##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SPIM_IntClock
		4.3::Critical Path Report for UART_ESP_IntClock
		4.4::Critical Path Report for UART_GSM_IntClock
		4.5::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_GSM_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_ESP_IntClock:R)
		5.4::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
		5.5::Critical Path Report for (UART_GSM_IntClock:R vs. UART_GSM_IntClock:R)
		5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.7::Critical Path Report for (UART_ESP_IntClock:R vs. UART_ESP_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 17
Clock: ADC_SAR_PR_theACLK                  | N/A                   | Target: 1.04 MHz   | 
Clock: ADC_SAR_PR_theACLK(fixed-function)  | N/A                   | Target: 1.04 MHz   | 
Clock: CyBUS_CLK                           | Frequency: 55.49 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                               | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                               | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                           | N/A                   | Target: 24.00 MHz  | 
Clock: SPIM_IntClock                       | Frequency: 24.20 MHz  | Target: 2.00 MHz   | 
Clock: UART_ESP_IntClock                   | Frequency: 56.67 MHz  | Target: 0.08 MHz   | 
Clock: UART_GSM_IntClock                   | Frequency: 43.57 MHz  | Target: 0.08 MHz   | 
Clock: UART_IntClock                       | Frequency: 48.52 MHz  | Target: 0.08 MHz   | 
Clock: beeper_clk                          | N/A                   | Target: 0.02 MHz   | 
Clock: beeper_clk(fixed-function)          | N/A                   | Target: 0.02 MHz   | 
Clock: pwn1_clk                            | N/A                   | Target: 0.06 MHz   | 
Clock: pwn1_clk(fixed-function)            | N/A                   | Target: 0.06 MHz   | 
Clock: timer_clock                         | N/A                   | Target: 0.06 MHz   | 
Clock: timer_clock(fixed-function)         | N/A                   | Target: 0.06 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          UART_ESP_IntClock  41666.7          24022       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_GSM_IntClock  41666.7          23645       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_IntClock      41666.7          23753       N/A              N/A         N/A              N/A         N/A              N/A         
SPIM_IntClock      SPIM_IntClock      500000           458670      N/A              N/A         N/A              N/A         N/A              N/A         
UART_ESP_IntClock  UART_ESP_IntClock  1.30417e+007     13024919    N/A              N/A         N/A              N/A         N/A              N/A         
UART_GSM_IntClock  UART_GSM_IntClock  1.30417e+007     13018716    N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock      UART_IntClock      1.30417e+007     13021055    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name         Setup to Clk  Clock Name:Phase  
----------------  ------------  ----------------  
SDAT_1(0)_PAD:in  17292         SPIM_IntClock:R   


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase              
-----------------  ------------  ----------------------------  
BACKLIGHT(0)_PAD   25260         pwn1_clk(fixed-function):R    
BEEPER(0)_PAD      19951         beeper_clk(fixed-function):R  
SCLK_1(0)_PAD      23459         SPIM_IntClock:R               
SDAT_1(0)_PAD:out  24038         SPIM_IntClock:R               
Tx_1(0)_PAD        32054         UART_IntClock:R               
Tx_2(0)_PAD        29085         UART_GSM_IntClock:R           
Tx_3(0)_PAD        31551         UART_ESP_IntClock:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.49 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14552
-------------------------------------   ----- 
End-of-path arrival time (ps)           14552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell27            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                  iocell27        1948   1948  23645  RISE       1
\UART_GSM:BUART:rx_postpoll\/main_0         macrocell18     6939   8887  23645  RISE       1
\UART_GSM:BUART:rx_postpoll\/q              macrocell18     3350  12237  23645  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2315  14552  23645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SPIM_IntClock
*******************************************
Clock: SPIM_IntClock
Frequency: 24.20 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 458670p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3470
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37860
-------------------------------------   ----- 
End-of-path arrival time (ps)           37860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
Net_8/q                          macrocell31     1250   1250  458670  RISE       1
SDAT_1(0)/pin_input              iocell16        6855   8105  458670  RISE       1
SDAT_1(0)/pad_out                iocell16       15933  24038  458670  RISE       1
SDAT_1(0)/pad_in                 iocell16           0  24038  458670  RISE       1
SDAT_1(0)/fb                     iocell16        7630  31668  458670  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/route_si  datapathcell1   6192  37860  458670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_ESP_IntClock
***********************************************
Clock: UART_ESP_IntClock
Frequency: 56.67 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_3(0)/fb
Path End       : \UART_ESP:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_ESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24022p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_ESP_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14175
-------------------------------------   ----- 
End-of-path arrival time (ps)           14175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_3(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_3(0)/fb                                  iocell29         2155   2155  24022  RISE       1
\UART_ESP:BUART:rx_postpoll\/main_1         macrocell26      6378   8533  24022  RISE       1
\UART_ESP:BUART:rx_postpoll\/q              macrocell26      3350  11883  24022  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2292  14175  24022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_GSM_IntClock
***********************************************
Clock: UART_GSM_IntClock
Frequency: 43.57 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018716p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16761
-------------------------------------   ----- 
End-of-path arrival time (ps)           16761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell6    190    190  13018716  RISE       1
\UART_GSM:BUART:counter_load_not\/main_2           macrocell14     7003   7193  13018716  RISE       1
\UART_GSM:BUART:counter_load_not\/q                macrocell14     3350  10543  13018716  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   6217  16761  13018716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 48.52 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13021055p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14421
-------------------------------------   ----- 
End-of-path arrival time (ps)           14421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell42     1250   1250  13021055  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell6      7508   8758  13021055  RISE       1
\UART:BUART:counter_load_not\/q                macrocell6      3350  12108  13021055  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2313  14421  13021055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_GSM_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14552
-------------------------------------   ----- 
End-of-path arrival time (ps)           14552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell27            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                  iocell27        1948   1948  23645  RISE       1
\UART_GSM:BUART:rx_postpoll\/main_0         macrocell18     6939   8887  23645  RISE       1
\UART_GSM:BUART:rx_postpoll\/q              macrocell18     3350  12237  23645  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2315  14552  23645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23753p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14444
-------------------------------------   ----- 
End-of-path arrival time (ps)           14444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell19        2009   2009  23753  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell10     6791   8800  23753  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell10     3350  12150  23753  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2294  14444  23753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_ESP_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_3(0)/fb
Path End       : \UART_ESP:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_ESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24022p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_ESP_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14175
-------------------------------------   ----- 
End-of-path arrival time (ps)           14175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_3(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_3(0)/fb                                  iocell29         2155   2155  24022  RISE       1
\UART_ESP:BUART:rx_postpoll\/main_1         macrocell26      6378   8533  24022  RISE       1
\UART_ESP:BUART:rx_postpoll\/q              macrocell26      3350  11883  24022  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2292  14175  24022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1


5.4::Critical Path Report for (SPIM_IntClock:R vs. SPIM_IntClock:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 458670p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3470
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37860
-------------------------------------   ----- 
End-of-path arrival time (ps)           37860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
Net_8/q                          macrocell31     1250   1250  458670  RISE       1
SDAT_1(0)/pin_input              iocell16        6855   8105  458670  RISE       1
SDAT_1(0)/pad_out                iocell16       15933  24038  458670  RISE       1
SDAT_1(0)/pad_in                 iocell16           0  24038  458670  RISE       1
SDAT_1(0)/fb                     iocell16        7630  31668  458670  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/route_si  datapathcell1   6192  37860  458670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1


5.5::Critical Path Report for (UART_GSM_IntClock:R vs. UART_GSM_IntClock:R)
***************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018716p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16761
-------------------------------------   ----- 
End-of-path arrival time (ps)           16761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell6    190    190  13018716  RISE       1
\UART_GSM:BUART:counter_load_not\/main_2           macrocell14     7003   7193  13018716  RISE       1
\UART_GSM:BUART:counter_load_not\/q                macrocell14     3350  10543  13018716  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   6217  16761  13018716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1


5.6::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13021055p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14421
-------------------------------------   ----- 
End-of-path arrival time (ps)           14421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell42     1250   1250  13021055  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell6      7508   8758  13021055  RISE       1
\UART:BUART:counter_load_not\/q                macrocell6      3350  12108  13021055  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2313  14421  13021055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1


5.7::Critical Path Report for (UART_ESP_IntClock:R vs. UART_ESP_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_ESP:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_ESP:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024919p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11387
-------------------------------------   ----- 
End-of-path arrival time (ps)           11387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_ctrl_mark_last\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_ctrl_mark_last\/q     macrocell76   1250   1250  13024919  RISE       1
\UART_ESP:BUART:rx_counter_load\/main_0  macrocell25   4492   5742  13024919  RISE       1
\UART_ESP:BUART:rx_counter_load\/q       macrocell25   3350   9092  13024919  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/load   count7cell    2296  11387  13024919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14552
-------------------------------------   ----- 
End-of-path arrival time (ps)           14552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell27            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_2(0)/fb                                  iocell27        1948   1948  23645  RISE       1
\UART_GSM:BUART:rx_postpoll\/main_0         macrocell18     6939   8887  23645  RISE       1
\UART_GSM:BUART:rx_postpoll\/q              macrocell18     3350  12237  23645  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2315  14552  23645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23753p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3470
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14444
-------------------------------------   ----- 
End-of-path arrival time (ps)           14444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell19        2009   2009  23753  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell10     6791   8800  23753  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell10     3350  12150  23753  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2294  14444  23753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_3(0)/fb
Path End       : \UART_ESP:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_ESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24022p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_ESP_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14175
-------------------------------------   ----- 
End-of-path arrival time (ps)           14175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_3(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_3(0)/fb                                  iocell29         2155   2155  24022  RISE       1
\UART_ESP:BUART:rx_postpoll\/main_1         macrocell26      6378   8533  24022  RISE       1
\UART_ESP:BUART:rx_postpoll\/q              macrocell26      3350  11883  24022  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2292  14175  24022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 29357p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell19      2009   2009  23753  RISE       1
MODIN1_1/main_2  macrocell51   6791   8800  29357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 29357p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8800
-------------------------------------   ---- 
End-of-path arrival time (ps)           8800
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb       iocell19      2009   2009  23753  RISE       1
MODIN1_0/main_2  macrocell52   6791   8800  29357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell52         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_3(0)/fb
Path End       : \UART_ESP:BUART:rx_last\/main_0
Capture Clock  : \UART_ESP:BUART:rx_last\/clock_0
Path slack     : 29459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_ESP_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8698
-------------------------------------   ---- 
End-of-path arrival time (ps)           8698
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_3(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_3(0)/fb                       iocell29      2155   2155  24022  RISE       1
\UART_ESP:BUART:rx_last\/main_0  macrocell86   6543   8698  29459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_last\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_3(0)/fb
Path End       : \UART_ESP:BUART:pollcount_1\/main_3
Capture Clock  : \UART_ESP:BUART:pollcount_1\/clock_0
Path slack     : 29623p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_ESP_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8533
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_3(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_3(0)/fb                           iocell29      2155   2155  24022  RISE       1
\UART_ESP:BUART:pollcount_1\/main_3  macrocell83   6378   8533  29623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_1\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_3(0)/fb
Path End       : \UART_ESP:BUART:pollcount_0\/main_2
Capture Clock  : \UART_ESP:BUART:pollcount_0\/clock_0
Path slack     : 29623p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_ESP_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8533
-------------------------------------   ---- 
End-of-path arrival time (ps)           8533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_3(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_3(0)/fb                           iocell29      2155   2155  24022  RISE       1
\UART_ESP:BUART:pollcount_0\/main_2  macrocell84   6378   8533  29623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_0\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 29978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8178
-------------------------------------   ---- 
End-of-path arrival time (ps)           8178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell27            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb       iocell27      1948   1948  23645  RISE       1
MODIN5_1/main_2  macrocell67   6230   8178  29978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell67         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 29978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8178
-------------------------------------   ---- 
End-of-path arrival time (ps)           8178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell27            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb       iocell27      1948   1948  23645  RISE       1
MODIN5_0/main_2  macrocell68   6230   8178  29978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_GSM:BUART:rx_last\/main_0
Capture Clock  : \UART_GSM:BUART:rx_last\/clock_0
Path slack     : 29978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8178
-------------------------------------   ---- 
End-of-path arrival time (ps)           8178
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell27            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                       iocell27      1948   1948  23645  RISE       1
\UART_GSM:BUART:rx_last\/main_0  macrocell70   6230   8178  29978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_last\/clock_0                           macrocell70         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 30079p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell19      2009   2009  23753  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell48   6069   8078  30079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 30079p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8078
-------------------------------------   ---- 
End-of-path arrival time (ps)           8078
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                   iocell19      2009   2009  23753  RISE       1
\UART:BUART:rx_last\/main_0  macrocell54   6069   8078  30079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell54         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 30102p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                      iocell19      2009   2009  23753  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell45   6046   8055  30102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 30102p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8055
-------------------------------------   ---- 
End-of-path arrival time (ps)           8055
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell19            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell19      2009   2009  23753  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell53   6046   8055  30102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_3(0)/fb
Path End       : \UART_ESP:BUART:rx_state_0\/main_9
Capture Clock  : \UART_ESP:BUART:rx_state_0\/clock_0
Path slack     : 30359p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_ESP_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_3(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_3(0)/fb                          iocell29      2155   2155  24022  RISE       1
\UART_ESP:BUART:rx_state_0\/main_9  macrocell77   5643   7798  30359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_3(0)/fb
Path End       : \UART_ESP:BUART:rx_status_3\/main_6
Capture Clock  : \UART_ESP:BUART:rx_status_3\/clock_0
Path slack     : 30359p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_ESP_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7798
-------------------------------------   ---- 
End-of-path arrival time (ps)           7798
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_3(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_3(0)/fb                           iocell29      2155   2155  24022  RISE       1
\UART_ESP:BUART:rx_status_3\/main_6  macrocell85   5643   7798  30359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_status_3\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_3(0)/fb
Path End       : \UART_ESP:BUART:rx_state_2\/main_8
Capture Clock  : \UART_ESP:BUART:rx_state_2\/clock_0
Path slack     : 30373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_ESP_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7784
-------------------------------------   ---- 
End-of-path arrival time (ps)           7784
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_3(0)/in_clock                                            iocell29            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_3(0)/fb                          iocell29      2155   2155  24022  RISE       1
\UART_ESP:BUART:rx_state_2\/main_8  macrocell80   5629   7784  30373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_GSM:BUART:rx_state_0\/main_5
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 30558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7599
-------------------------------------   ---- 
End-of-path arrival time (ps)           7599
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell27            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                          iocell27      1948   1948  23645  RISE       1
\UART_GSM:BUART:rx_state_0\/main_5  macrocell61   5651   7599  30558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_GSM:BUART:rx_state_2\/main_5
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 30565p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7592
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell27            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                          iocell27      1948   1948  23645  RISE       1
\UART_GSM:BUART:rx_state_2\/main_5  macrocell64   5644   7592  30565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_2(0)/fb
Path End       : \UART_GSM:BUART:rx_status_3\/main_5
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 30565p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_GSM_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7592
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_2(0)/in_clock                                            iocell27            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_2(0)/fb                           iocell27      1948   1948  23645  RISE       1
\UART_GSM:BUART:rx_status_3\/main_5  macrocell69   5644   7592  30565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/route_si
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 458670p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3470
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496530

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       37860
-------------------------------------   ----- 
End-of-path arrival time (ps)           37860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1

Data path
pin name                         model name     delay     AT   slack  edge  Fanout
-------------------------------  -------------  -----  -----  ------  ----  ------
Net_8/q                          macrocell31     1250   1250  458670  RISE       1
SDAT_1(0)/pin_input              iocell16        6855   8105  458670  RISE       1
SDAT_1(0)/pad_out                iocell16       15933  24038  458670  RISE       1
SDAT_1(0)/pad_in                 iocell16           0  24038  458670  RISE       1
SDAT_1(0)/fb                     iocell16        7630  31668  458670  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/route_si  datapathcell1   6192  37860  458670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPIM:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPIM:BSPIM:RxStsReg\/clock
Path slack     : 484378p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15122
-------------------------------------   ----- 
End-of-path arrival time (ps)           15122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  484378  RISE       1
\SPIM:BSPIM:rx_status_6\/main_5          macrocell4      5946   9526  484378  RISE       1
\SPIM:BSPIM:rx_status_6\/q               macrocell4      3350  12876  484378  RISE       1
\SPIM:BSPIM:RxStsReg\/status_6           statusicell2    2246  15122  484378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:RxStsReg\/clock                                statusicell2        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 484409p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -2850
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             497150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12741
-------------------------------------   ----- 
End-of-path arrival time (ps)           12741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell      1940   1940  484409  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell1      4814   6754  484409  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1      3350  10104  484409  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2637  12741  484409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 485974p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13526
-------------------------------------   ----- 
End-of-path arrival time (ps)           13526
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4   count7cell     1940   1940  484409  RISE       1
\SPIM:BSPIM:load_rx_data\/main_0  macrocell1     4814   6754  484409  RISE       1
\SPIM:BSPIM:load_rx_data\/q       macrocell1     3350  10104  484409  RISE       1
\SPIM:BSPIM:TxStsReg\/status_3    statusicell1   3422  13526  485974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPIM:BSPIM:TxStsReg\/clock
Path slack     : 486463p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                 -500
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13037
-------------------------------------   ----- 
End-of-path arrival time (ps)           13037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                         model name    delay     AT   slack  edge  Fanout
-------------------------------  ------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q           macrocell34    1250   1250  486463  RISE       1
\SPIM:BSPIM:tx_status_0\/main_2  macrocell2     6141   7391  486463  RISE       1
\SPIM:BSPIM:tx_status_0\/q       macrocell2     3350  10741  486463  RISE       1
\SPIM:BSPIM:TxStsReg\/status_0   statusicell1   2296  13037  486463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:TxStsReg\/clock                                statusicell1        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 488466p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5524
-------------------------------------   ---- 
End-of-path arrival time (ps)           5524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q            macrocell34     1250   1250  486463  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4274   5524  488466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:load_cond\/main_3
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 488848p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484409  RISE       1
\SPIM:BSPIM:load_cond\/main_3    macrocell36   5702   7642  488848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_2\/main_0
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 489051p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell32   1250   1250  489025  RISE       1
\SPIM:BSPIM:state_2\/main_0  macrocell32   6189   7439  489051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_1\/main_0
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 489051p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell32   1250   1250  489025  RISE       1
\SPIM:BSPIM:state_1\/main_0  macrocell33   6189   7439  489051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_0
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 489051p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7439
-------------------------------------   ---- 
End-of-path arrival time (ps)           7439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q        macrocell32   1250   1250  489025  RISE       1
\SPIM:BSPIM:ld_ident\/main_0  macrocell37   6189   7439  489051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 489099p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7391
-------------------------------------   ---- 
End-of-path arrival time (ps)           7391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q          macrocell34   1250   1250  486463  RISE       1
\SPIM:BSPIM:cnt_enable\/main_2  macrocell38   6141   7391  489099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_0\/main_3
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 489530p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  489530  RISE       1
\SPIM:BSPIM:state_0\/main_3              macrocell34     3380   6960  489530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489536p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q            macrocell33     1250   1250  488488  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3204   4454  489536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_8/main_4
Capture Clock  : Net_8/clock_0
Path slack     : 489601p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                        model name     delay     AT   slack  edge  Fanout
------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   4570   4570  489601  RISE       1
Net_8/main_4                    macrocell31     2319   6889  489601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:BitCounter\/enable
Capture Clock  : \SPIM:BSPIM:BitCounter\/clock
Path slack     : 489619p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -4060
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             495940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6321
-------------------------------------   ---- 
End-of-path arrival time (ps)           6321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell38   1250   1250  489619  RISE       1
\SPIM:BSPIM:BitCounter\/enable  count7cell    5071   6321  489619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:load_cond\/main_4
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 489703p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6787
-------------------------------------   ---- 
End-of-path arrival time (ps)           6787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485674  RISE       1
\SPIM:BSPIM:load_cond\/main_4    macrocell36   4847   6787  489703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : Net_8/main_5
Capture Clock  : Net_8/clock_0
Path slack     : 489736p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484409  RISE       1
Net_8/main_5                     macrocell31   4814   6754  489736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_2\/main_3
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 489745p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484409  RISE       1
\SPIM:BSPIM:state_2\/main_3      macrocell32   4805   6745  489745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:state_1\/main_3
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 489745p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484409  RISE       1
\SPIM:BSPIM:state_1\/main_3      macrocell33   4805   6745  489745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_4
Path End       : \SPIM:BSPIM:ld_ident\/main_3
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 489745p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6745
-------------------------------------   ---- 
End-of-path arrival time (ps)           6745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_4  count7cell    1940   1940  484409  RISE       1
\SPIM:BSPIM:ld_ident\/main_3     macrocell37   4805   6745  489745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPIM:BSPIM:sR8:Dp:u0\/clock
Path slack     : 489784p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -6010
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             493990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                          model name     delay     AT   slack  edge  Fanout
--------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q            macrocell32     1250   1250  489025  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   2956   4206  489784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 489966p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell32   1250   1250  489025  RISE       1
Net_25/main_1           macrocell30   5274   6524  489966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell30         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_11/main_0
Capture Clock  : Net_11/clock_0
Path slack     : 489966p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell32   1250   1250  489025  RISE       1
Net_11/main_0           macrocell35   5274   6524  489966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_11/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_2\/main_2
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490013p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell34   1250   1250  486463  RISE       1
\SPIM:BSPIM:state_2\/main_2  macrocell32   5227   6477  490013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_1\/main_2
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490013p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell34   1250   1250  486463  RISE       1
\SPIM:BSPIM:state_1\/main_2  macrocell33   5227   6477  490013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_2
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 490013p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6477
-------------------------------------   ---- 
End-of-path arrival time (ps)           6477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q        macrocell34   1250   1250  486463  RISE       1
\SPIM:BSPIM:ld_ident\/main_2  macrocell37   5227   6477  490013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_2\/main_8
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 490279p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  489530  RISE       1
\SPIM:BSPIM:state_2\/main_8              macrocell32     2631   6211  490279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPIM:BSPIM:state_1\/main_8
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 490279p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:sR8:Dp:u0\/clock                               datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\SPIM:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  489530  RISE       1
\SPIM:BSPIM:state_1\/main_8              macrocell33     2631   6211  490279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:state_0\/main_0
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 490500p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q       macrocell32   1250   1250  489025  RISE       1
\SPIM:BSPIM:state_0\/main_0  macrocell34   4740   5990  490500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:load_cond\/main_0
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490500p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5990
-------------------------------------   ---- 
End-of-path arrival time (ps)           5990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q         macrocell32   1250   1250  489025  RISE       1
\SPIM:BSPIM:load_cond\/main_0  macrocell36   4740   5990  490500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_8/main_3
Capture Clock  : Net_8/clock_0
Path slack     : 490580p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5910
-------------------------------------   ---- 
End-of-path arrival time (ps)           5910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell34   1250   1250  486463  RISE       1
Net_8/main_3            macrocell31   4660   5910  490580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:load_cond\/main_5
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490847p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5643
-------------------------------------   ---- 
End-of-path arrival time (ps)           5643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  486410  RISE       1
\SPIM:BSPIM:load_cond\/main_5    macrocell36   3703   5643  490847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:load_cond\/main_6
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 490866p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  486428  RISE       1
\SPIM:BSPIM:load_cond\/main_6    macrocell36   3684   5624  490866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : Net_8/main_6
Capture Clock  : Net_8/clock_0
Path slack     : 491001p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5489
-------------------------------------   ---- 
End-of-path arrival time (ps)           5489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485674  RISE       1
Net_8/main_6                     macrocell31   3549   5489  491001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:load_cond\/main_7
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491040p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5450
-------------------------------------   ---- 
End-of-path arrival time (ps)           5450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  486604  RISE       1
\SPIM:BSPIM:load_cond\/main_7    macrocell36   3510   5450  491040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:cnt_enable\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491070p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell38         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:cnt_enable\/q       macrocell38   1250   1250  489619  RISE       1
\SPIM:BSPIM:cnt_enable\/main_3  macrocell38   4170   5420  491070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491124p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q          macrocell33   1250   1250  488488  RISE       1
\SPIM:BSPIM:cnt_enable\/main_1  macrocell38   4116   5366  491124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_0\/main_1
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 491157p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell33   1250   1250  488488  RISE       1
\SPIM:BSPIM:state_0\/main_1  macrocell34   4083   5333  491157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:load_cond\/main_1
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 491157p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q         macrocell33   1250   1250  488488  RISE       1
\SPIM:BSPIM:load_cond\/main_1  macrocell36   4083   5333  491157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_2\/main_4
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491299p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485674  RISE       1
\SPIM:BSPIM:state_2\/main_4      macrocell32   3251   5191  491299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:state_1\/main_4
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491299p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485674  RISE       1
\SPIM:BSPIM:state_1\/main_4      macrocell33   3251   5191  491299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_3
Path End       : \SPIM:BSPIM:ld_ident\/main_4
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 491299p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_3  count7cell    1940   1940  485674  RISE       1
\SPIM:BSPIM:ld_ident\/main_4     macrocell37   3251   5191  491299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 491560p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell33   1250   1250  488488  RISE       1
Net_25/main_2           macrocell30   3680   4930  491560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell30         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_11/main_1
Capture Clock  : Net_11/clock_0
Path slack     : 491560p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4930
-------------------------------------   ---- 
End-of-path arrival time (ps)           4930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell33   1250   1250  488488  RISE       1
Net_11/main_1           macrocell35   3680   4930  491560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_11/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : \SPIM:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPIM:BSPIM:cnt_enable\/clock_0
Path slack     : 491660p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q          macrocell32   1250   1250  489025  RISE       1
\SPIM:BSPIM:cnt_enable\/main_0  macrocell38   3580   4830  491660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:cnt_enable\/clock_0                            macrocell38         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : Net_8/main_7
Capture Clock  : Net_8/clock_0
Path slack     : 491737p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4753
-------------------------------------   ---- 
End-of-path arrival time (ps)           4753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  486410  RISE       1
Net_8/main_7                     macrocell31   2813   4753  491737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_2\/main_5
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491750p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  486410  RISE       1
\SPIM:BSPIM:state_2\/main_5      macrocell32   2800   4740  491750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:state_1\/main_5
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491750p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  486410  RISE       1
\SPIM:BSPIM:state_1\/main_5      macrocell33   2800   4740  491750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_2
Path End       : \SPIM:BSPIM:ld_ident\/main_5
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 491750p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4740
-------------------------------------   ---- 
End-of-path arrival time (ps)           4740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_2  count7cell    1940   1940  486410  RISE       1
\SPIM:BSPIM:ld_ident\/main_5     macrocell37   2800   4740  491750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : Net_8/main_8
Capture Clock  : Net_8/clock_0
Path slack     : 491755p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  486428  RISE       1
Net_8/main_8                     macrocell31   2795   4735  491755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_2\/main_6
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491759p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  486428  RISE       1
\SPIM:BSPIM:state_2\/main_6      macrocell32   2791   4731  491759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:state_1\/main_6
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491759p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  486428  RISE       1
\SPIM:BSPIM:state_1\/main_6      macrocell33   2791   4731  491759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_1
Path End       : \SPIM:BSPIM:ld_ident\/main_6
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 491759p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4731
-------------------------------------   ---- 
End-of-path arrival time (ps)           4731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_1  count7cell    1940   1940  486428  RISE       1
\SPIM:BSPIM:ld_ident\/main_6     macrocell37   2791   4731  491759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 491784p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4706
-------------------------------------   ---- 
End-of-path arrival time (ps)           4706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell30         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_25/q       macrocell30   1250   1250  491784  RISE       1
Net_25/main_0  macrocell30   3456   4706  491784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell30         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : Net_8/main_9
Capture Clock  : Net_8/clock_0
Path slack     : 491931p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  486604  RISE       1
Net_8/main_9                     macrocell31   2619   4559  491931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_2\/main_7
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 491942p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  486604  RISE       1
\SPIM:BSPIM:state_2\/main_7      macrocell32   2608   4548  491942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:state_1\/main_7
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 491942p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  486604  RISE       1
\SPIM:BSPIM:state_1\/main_7      macrocell33   2608   4548  491942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:BitCounter\/count_0
Path End       : \SPIM:BSPIM:ld_ident\/main_7
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 491942p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4548
-------------------------------------   ---- 
End-of-path arrival time (ps)           4548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:BitCounter\/clock                              count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:BitCounter\/count_0  count7cell    1940   1940  486604  RISE       1
\SPIM:BSPIM:ld_ident\/main_7     macrocell37   2608   4548  491942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_8/q
Path End       : Net_8/main_0
Capture Clock  : Net_8/clock_0
Path slack     : 491980p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1

Data path
pin name      model name   delay     AT   slack  edge  Fanout
------------  -----------  -----  -----  ------  ----  ------
Net_8/q       macrocell31   1250   1250  458670  RISE       1
Net_8/main_0  macrocell31   3260   4510  491980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_2\/main_1
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492042p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell33   1250   1250  488488  RISE       1
\SPIM:BSPIM:state_2\/main_1  macrocell32   3198   4448  492042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:state_1\/main_1
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492042p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q       macrocell33   1250   1250  488488  RISE       1
\SPIM:BSPIM:state_1\/main_1  macrocell33   3198   4448  492042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_1
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 492042p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q        macrocell33   1250   1250  488488  RISE       1
\SPIM:BSPIM:ld_ident\/main_1  macrocell37   3198   4448  492042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_1\/q
Path End       : Net_8/main_2
Capture Clock  : Net_8/clock_0
Path slack     : 492045p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_1\/q  macrocell33   1250   1250  488488  RISE       1
Net_8/main_2            macrocell31   3195   4445  492045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_2\/q
Path End       : Net_8/main_1
Capture Clock  : Net_8/clock_0
Path slack     : 492291p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_2\/q  macrocell32   1250   1250  489025  RISE       1
Net_8/main_1            macrocell31   2949   4199  492291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:state_0\/main_2
Capture Clock  : \SPIM:BSPIM:state_0\/clock_0
Path slack     : 492542p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q       macrocell34   1250   1250  486463  RISE       1
\SPIM:BSPIM:state_0\/main_2  macrocell34   2698   3948  492542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : \SPIM:BSPIM:load_cond\/main_2
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 492542p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q         macrocell34   1250   1250  486463  RISE       1
\SPIM:BSPIM:load_cond\/main_2  macrocell36   2698   3948  492542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 492546p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell34   1250   1250  486463  RISE       1
Net_25/main_3           macrocell30   2694   3944  492546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:state_0\/q
Path End       : Net_11/main_2
Capture Clock  : Net_11/clock_0
Path slack     : 492546p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_0\/clock_0                               macrocell34         0      0  RISE       1

Data path
pin name                model name   delay     AT   slack  edge  Fanout
----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:state_0\/q  macrocell34   1250   1250  486463  RISE       1
Net_11/main_2           macrocell35   2694   3944  492546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_11/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_2\/main_9
Capture Clock  : \SPIM:BSPIM:state_2\/clock_0
Path slack     : 492650p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell37   1250   1250  492650  RISE       1
\SPIM:BSPIM:state_2\/main_9  macrocell32   2590   3840  492650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_2\/clock_0                               macrocell32         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:state_1\/main_9
Capture Clock  : \SPIM:BSPIM:state_1\/clock_0
Path slack     : 492650p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q      macrocell37   1250   1250  492650  RISE       1
\SPIM:BSPIM:state_1\/main_9  macrocell33   2590   3840  492650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:state_1\/clock_0                               macrocell33         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : \SPIM:BSPIM:ld_ident\/main_8
Capture Clock  : \SPIM:BSPIM:ld_ident\/clock_0
Path slack     : 492650p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q       macrocell37   1250   1250  492650  RISE       1
\SPIM:BSPIM:ld_ident\/main_8  macrocell37   2590   3840  492650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:ld_ident\/q
Path End       : Net_8/main_10
Capture Clock  : Net_8/clock_0
Path slack     : 492651p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:ld_ident\/clock_0                              macrocell37         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:ld_ident\/q  macrocell37   1250   1250  492650  RISE       1
Net_8/main_10            macrocell31   2589   3839  492651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_8/clock_0                                              macrocell31         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_11/q
Path End       : Net_11/main_3
Capture Clock  : Net_11/clock_0
Path slack     : 492994p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_11/clock_0                                             macrocell35         0      0  RISE       1

Data path
pin name       model name   delay     AT   slack  edge  Fanout
-------------  -----------  -----  -----  ------  ----  ------
Net_11/q       macrocell35   1250   1250  492994  RISE       1
Net_11/main_3  macrocell35   2246   3496  492994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_11/clock_0                                             macrocell35         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPIM:BSPIM:load_cond\/q
Path End       : \SPIM:BSPIM:load_cond\/main_8
Capture Clock  : \SPIM:BSPIM:load_cond\/clock_0
Path slack     : 493007p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (SPIM_IntClock:R#1 vs. SPIM_IntClock:R#2)   500000
- Setup time                                                -3510
--------------------------------------------------------   ------ 
End-of-path required time (ps)                             496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell36         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\SPIM:BSPIM:load_cond\/q       macrocell36   1250   1250  493007  RISE       1
\SPIM:BSPIM:load_cond\/main_8  macrocell36   2233   3483  493007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPIM:BSPIM:load_cond\/clock_0                             macrocell36         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018716p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16761
-------------------------------------   ----- 
End-of-path arrival time (ps)           16761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell6    190    190  13018716  RISE       1
\UART_GSM:BUART:counter_load_not\/main_2           macrocell14     7003   7193  13018716  RISE       1
\UART_GSM:BUART:counter_load_not\/q                macrocell14     3350  10543  13018716  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   6217  16761  13018716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13021055p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6190
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14421
-------------------------------------   ----- 
End-of-path arrival time (ps)           14421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q                      macrocell42     1250   1250  13021055  RISE       1
\UART:BUART:counter_load_not\/main_3           macrocell6      7508   8758  13021055  RISE       1
\UART:BUART:counter_load_not\/q                macrocell6      3350  12108  13021055  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2313  14421  13021055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_GSM:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024579p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11728
-------------------------------------   ----- 
End-of-path arrival time (ps)           11728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q     macrocell60   1250   1250  13024579  RISE       1
\UART_GSM:BUART:rx_counter_load\/main_0  macrocell17   4876   6126  13024579  RISE       1
\UART_GSM:BUART:rx_counter_load\/q       macrocell17   3350   9476  13024579  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/load   count7cell    2252  11728  13024579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_ESP:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_ESP:BUART:sRX:RxBitCounter\/clock
Path slack     : 13024919p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11387
-------------------------------------   ----- 
End-of-path arrival time (ps)           11387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_ctrl_mark_last\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_ctrl_mark_last\/q     macrocell76   1250   1250  13024919  RISE       1
\UART_ESP:BUART:rx_counter_load\/main_0  macrocell25   4492   5742  13024919  RISE       1
\UART_ESP:BUART:rx_counter_load\/q       macrocell25   3350   9092  13024919  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/load   count7cell    2296  11387  13024919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_1\/q
Path End       : \UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13025001p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -6190
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10476
-------------------------------------   ----- 
End-of-path arrival time (ps)           10476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_1\/q                      macrocell72     1250   1250  13025001  RISE       1
\UART_ESP:BUART:counter_load_not\/main_0           macrocell22     3579   4829  13025001  RISE       1
\UART_ESP:BUART:counter_load_not\/q                macrocell22     3350   8179  13025001  RISE       1
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2297  10476  13025001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_load_fifo\/q
Path End       : \UART_GSM:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_GSM:BUART:sRX:RxSts\/clock
Path slack     : 13025184p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15983
-------------------------------------   ----- 
End-of-path arrival time (ps)           15983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_load_fifo\/q      macrocell62    1250   1250  13025184  RISE       1
\UART_GSM:BUART:rx_status_4\/main_0  macrocell19    8484   9734  13025184  RISE       1
\UART_GSM:BUART:rx_status_4\/q       macrocell19    3350  13084  13025184  RISE       1
\UART_GSM:BUART:sRX:RxSts\/status_4  statusicell6   2899  15983  13025184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxSts\/clock                           statusicell6        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13025292p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15874
-------------------------------------   ----- 
End-of-path arrival time (ps)           15874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  13025292  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell11     6614  10194  13025292  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell11     3350  13544  13025292  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell4    2331  15874  13025292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13025426p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -5360
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10881
-------------------------------------   ----- 
End-of-path arrival time (ps)           10881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell45   1250   1250  13025426  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell9    3965   5215  13025426  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell9    3350   8565  13025426  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2316  10881  13025426  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025851p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9806
-------------------------------------   ---- 
End-of-path arrival time (ps)           9806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell49     1250   1250  13025851  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   8556   9806  13025851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026800p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8856
-------------------------------------   ---- 
End-of-path arrival time (ps)           8856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell44     1250   1250  13025777  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   7606   8856  13026800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027128p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8529
-------------------------------------   ---- 
End-of-path arrival time (ps)           8529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell45     1250   1250  13025426  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   7279   8529  13027128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GSM:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_GSM:BUART:sTX:TxSts\/clock
Path slack     : 13027152p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14015
-------------------------------------   ----- 
End-of-path arrival time (ps)           14015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  13027152  RISE       1
\UART_GSM:BUART:tx_status_0\/main_3                 macrocell15     4147   7727  13027152  RISE       1
\UART_GSM:BUART:tx_status_0\/q                      macrocell15     3350  11077  13027152  RISE       1
\UART_GSM:BUART:sTX:TxSts\/status_0                 statusicell5    2938  14015  13027152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxSts\/clock                           statusicell5        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_0\/q
Path End       : \UART_ESP:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_ESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13027591p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8066
-------------------------------------   ---- 
End-of-path arrival time (ps)           8066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_0\/q                macrocell77      1250   1250  13025043  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   6816   8066  13027591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_GSM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027684p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  13018716  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell5   7783   7973  13027684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13027785p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13381
-------------------------------------   ----- 
End-of-path arrival time (ps)           13381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q        macrocell42    1250   1250  13021055  RISE       1
\UART:BUART:tx_status_0\/main_4  macrocell7     5857   7107  13027785  RISE       1
\UART:BUART:tx_status_0\/q       macrocell7     3350  10457  13027785  RISE       1
\UART:BUART:sTX:TxSts\/status_0  statusicell3   2924  13381  13027785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell3        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_ESP:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_ESP:BUART:sTX:TxSts\/clock
Path slack     : 13028275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12892
-------------------------------------   ----- 
End-of-path arrival time (ps)           12892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:TxShifter:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13028275  RISE       1
\UART_ESP:BUART:tx_status_0\/main_3                 macrocell23     3637   7217  13028275  RISE       1
\UART_ESP:BUART:tx_status_0\/q                      macrocell23     3350  10567  13028275  RISE       1
\UART_ESP:BUART:sTX:TxSts\/status_0                 statusicell7    2326  12892  13028275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:TxSts\/clock                           statusicell7        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_load_fifo\/q
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028307p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10230
-------------------------------------   ----- 
End-of-path arrival time (ps)           10230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell62         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_load_fifo\/q            macrocell62     1250   1250  13025184  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   8980  10230  13028307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028562p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_0\/q                macrocell61     1250   1250  13025931  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   5845   7095  13028562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_ESP:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_ESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028601p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7055
-------------------------------------   ---- 
End-of-path arrival time (ps)           7055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_ctrl_mark_last\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_ctrl_mark_last\/q         macrocell76      1250   1250  13024919  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   5805   7055  13028601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028801p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6856
-------------------------------------   ---- 
End-of-path arrival time (ps)           6856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell41     1250   1250  13025382  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   5606   6856  13028801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13029016p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9140
-------------------------------------   ---- 
End-of-path arrival time (ps)           9140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13029016  RISE       1
MODIN1_1/main_0                        macrocell51   7200   9140  13029016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13029016p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9140
-------------------------------------   ---- 
End-of-path arrival time (ps)           9140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13029016  RISE       1
MODIN1_0/main_0                        macrocell52   7200   9140  13029016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell52         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13029166p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13029166  RISE       1
MODIN1_1/main_1                        macrocell51   7051   8991  13029166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13029166p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8991
-------------------------------------   ---- 
End-of-path arrival time (ps)           8991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13029166  RISE       1
MODIN1_0/main_1                        macrocell52   7051   8991  13029166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell52         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13029398p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell42   1250   1250  13021055  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell41   7508   8758  13029398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13029547p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                      macrocell52   1250   1250  13027895  RISE       1
\UART:BUART:rx_state_0\/main_7  macrocell45   7359   8609  13029547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13029547p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8609
-------------------------------------   ---- 
End-of-path arrival time (ps)           8609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell52         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                       macrocell52   1250   1250  13027895  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell53   7359   8609  13029547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_ESP:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_ESP:BUART:sRX:RxSts\/clock
Path slack     : 13029620p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11546
-------------------------------------   ----- 
End-of-path arrival time (ps)           11546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  13029620  RISE       1
\UART_ESP:BUART:rx_status_4\/main_1                 macrocell27      2306   5886  13029620  RISE       1
\UART_ESP:BUART:rx_status_4\/q                      macrocell27      3350   9236  13029620  RISE       1
\UART_ESP:BUART:sRX:RxSts\/status_4                 statusicell8     2311  11546  13029620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13029641p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                      macrocell51   1250   1250  13027475  RISE       1
\UART:BUART:rx_state_0\/main_6  macrocell45   7265   8515  13029641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13029641p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                       macrocell51   1250   1250  13027475  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell53   7265   8515  13029641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_ESP:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_ESP:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030262p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5395
-------------------------------------   ---- 
End-of-path arrival time (ps)           5395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025125  RISE       1
\UART_ESP:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   5205   5395  13030262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:TxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GSM:BUART:tx_state_0\/main_3
Capture Clock  : \UART_GSM:BUART:tx_state_0\/clock_0
Path slack     : 13030430p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7727
-------------------------------------   ---- 
End-of-path arrival time (ps)           7727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  13027152  RISE       1
\UART_GSM:BUART:tx_state_0\/main_3                  macrocell57     4147   7727  13030430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13030600p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7556
-------------------------------------   ---- 
End-of-path arrival time (ps)           7556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  13029014  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell41     3976   7556  13030600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3130
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7916
-------------------------------------   ---- 
End-of-path arrival time (ps)           7916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell46     1250   1250  13030620  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   6666   7916  13030620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13030666p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7490
-------------------------------------   ---- 
End-of-path arrival time (ps)           7490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  13025851  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell45   6240   7490  13030666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13030666p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7490
-------------------------------------   ---- 
End-of-path arrival time (ps)           7490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell49   1250   1250  13025851  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell46   6240   7490  13030666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13030666p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7490
-------------------------------------   ---- 
End-of-path arrival time (ps)           7490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  13025851  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell53   6240   7490  13030666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13030679p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  13025851  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell47   6227   7477  13030679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13030679p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell49   1250   1250  13025851  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell48   6227   7477  13030679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_GSM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030707p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4950
-------------------------------------   ---- 
End-of-path arrival time (ps)           4950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_0\/q                macrocell57     1250   1250  13022044  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   3700   4950  13030707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_1\/q
Path End       : \UART_GSM:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_GSM:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030716p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_1\/q                macrocell56     1250   1250  13022055  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   3691   4941  13030716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GSM:BUART:txn\/main_5
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 13030924p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  13030924  RISE       1
\UART_GSM:BUART:txn\/main_5                      macrocell55     7043   7233  13030924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_1\/q
Path End       : \UART_ESP:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_ESP:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030931p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_1\/q                macrocell72     1250   1250  13025001  RISE       1
\UART_ESP:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   3475   4725  13030931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:TxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:tx_state_0\/main_2
Capture Clock  : \UART_GSM:BUART:tx_state_0\/clock_0
Path slack     : 13030934p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  13018716  RISE       1
\UART_GSM:BUART:tx_state_0\/main_2               macrocell57     7032   7222  13030934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_GSM:BUART:tx_bitclk\/clock_0
Path slack     : 13030934p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  13018716  RISE       1
\UART_GSM:BUART:tx_bitclk\/main_2                macrocell59     7032   7222  13030934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_ESP:BUART:tx_state_0\/main_3
Capture Clock  : \UART_ESP:BUART:tx_state_0\/clock_0
Path slack     : 13030940p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7217
-------------------------------------   ---- 
End-of-path arrival time (ps)           7217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:TxShifter:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13028275  RISE       1
\UART_ESP:BUART:tx_state_0\/main_3                  macrocell73     3637   7217  13030940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:tx_state_1\/main_2
Capture Clock  : \UART_GSM:BUART:tx_state_1\/clock_0
Path slack     : 13030963p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7193
-------------------------------------   ---- 
End-of-path arrival time (ps)           7193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  13018716  RISE       1
\UART_GSM:BUART:tx_state_1\/main_2               macrocell56     7003   7193  13030963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GSM:BUART:tx_state_2\/main_2
Capture Clock  : \UART_GSM:BUART:tx_state_2\/clock_0
Path slack     : 13030963p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7193
-------------------------------------   ---- 
End-of-path arrival time (ps)           7193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell6    190    190  13018716  RISE       1
\UART_GSM:BUART:tx_state_2\/main_2               macrocell58     7003   7193  13030963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_0\/q
Path End       : \UART_ESP:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_ESP:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030975p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_0\/q                macrocell73     1250   1250  13025160  RISE       1
\UART_ESP:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   3431   4681  13030975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:TxShifter:u0\/clock                    datapathcell8       0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_0\/q
Path End       : \UART_ESP:BUART:rx_state_0\/main_1
Capture Clock  : \UART_ESP:BUART:rx_state_0\/clock_0
Path slack     : 13031000p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_0\/q       macrocell77   1250   1250  13025043  RISE       1
\UART_ESP:BUART:rx_state_0\/main_1  macrocell77   5906   7156  13031000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_0\/q
Path End       : \UART_ESP:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_ESP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031000p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_0\/q               macrocell77   1250   1250  13025043  RISE       1
\UART_ESP:BUART:rx_state_stop1_reg\/main_1  macrocell82   5906   7156  13031000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_stop1_reg\/clock_0                macrocell82         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_0\/q
Path End       : \UART_ESP:BUART:rx_status_3\/main_1
Capture Clock  : \UART_ESP:BUART:rx_status_3\/clock_0
Path slack     : 13031000p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_0\/q        macrocell77   1250   1250  13025043  RISE       1
\UART_ESP:BUART:rx_status_3\/main_1  macrocell85   5906   7156  13031000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_status_3\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13031049p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7107
-------------------------------------   ---- 
End-of-path arrival time (ps)           7107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell42   1250   1250  13021055  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell40   5857   7107  13031049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13031049p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7107
-------------------------------------   ---- 
End-of-path arrival time (ps)           7107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell42   1250   1250  13021055  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell42   5857   7107  13031049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13031049p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7107
-------------------------------------   ---- 
End-of-path arrival time (ps)           7107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell42   1250   1250  13021055  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell43   5857   7107  13031049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_bitclk_enable\/q
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031159p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_bitclk_enable\/q          macrocell65     1250   1250  13031159  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   3247   4497  13031159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_GSM:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031183p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q         macrocell60     1250   1250  13024579  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   3223   4473  13031183  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_ESP:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_ESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031214p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_bitclk_enable\/clock_0                  macrocell81         0      0  RISE       1

Data path
pin name                                     model name      delay     AT     slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_bitclk_enable\/q          macrocell81      1250   1250  13031214  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   3192   4442  13031214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031310p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell40     1250   1250  13023952  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3097   4347  13031310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13031312p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell41   1250   1250  13025382  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell40   5594   6844  13031312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13031312p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell41   1250   1250  13025382  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell42   5594   6844  13031312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13031312p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell41   1250   1250  13025382  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell43   5594   6844  13031312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13031331p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6826
-------------------------------------   ---- 
End-of-path arrival time (ps)           6826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell41   1250   1250  13025382  RISE       1
\UART:BUART:txn\/main_2    macrocell39   5576   6826  13031331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031339p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6010
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027304  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   4127   4317  13031339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13031464p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6693
-------------------------------------   ---- 
End-of-path arrival time (ps)           6693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  13031464  RISE       1
\UART:BUART:txn\/main_3                macrocell39     2323   6693  13031464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_GSM:BUART:txn\/main_3
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 13031472p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6685
-------------------------------------   ---- 
End-of-path arrival time (ps)           6685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:TxShifter:u0\/clock                    datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   4370   4370  13031472  RISE       1
\UART_GSM:BUART:txn\/main_3                macrocell55     2315   6685  13031472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_ESP:BUART:txn\/main_3
Capture Clock  : \UART_ESP:BUART:txn\/clock_0
Path slack     : 13031474p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6683
-------------------------------------   ---- 
End-of-path arrival time (ps)           6683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:TxShifter:u0\/clock                    datapathcell8       0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  13031474  RISE       1
\UART_ESP:BUART:txn\/main_3                macrocell71     2313   6683  13031474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:txn\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GSM:BUART:tx_state_1\/main_4
Capture Clock  : \UART_GSM:BUART:tx_state_1\/clock_0
Path slack     : 13031827p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  13030924  RISE       1
\UART_GSM:BUART:tx_state_1\/main_4               macrocell56     6140   6330  13031827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GSM:BUART:tx_state_2\/main_4
Capture Clock  : \UART_GSM:BUART:tx_state_2\/clock_0
Path slack     : 13031827p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6330
-------------------------------------   ---- 
End-of-path arrival time (ps)           6330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell6       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell6    190    190  13030924  RISE       1
\UART_GSM:BUART:tx_state_2\/main_4               macrocell58     6140   6330  13031827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_ESP:BUART:rx_state_0\/main_0
Capture Clock  : \UART_ESP:BUART:rx_state_0\/clock_0
Path slack     : 13031856p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_ctrl_mark_last\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  13024919  RISE       1
\UART_ESP:BUART:rx_state_0\/main_0    macrocell77   5051   6301  13031856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_ESP:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_ESP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13031856p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_ctrl_mark_last\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_ctrl_mark_last\/q        macrocell76   1250   1250  13024919  RISE       1
\UART_ESP:BUART:rx_state_stop1_reg\/main_0  macrocell82   5051   6301  13031856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_stop1_reg\/clock_0                macrocell82         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_ESP:BUART:rx_status_3\/main_0
Capture Clock  : \UART_ESP:BUART:rx_status_3\/clock_0
Path slack     : 13031856p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6301
-------------------------------------   ---- 
End-of-path arrival time (ps)           6301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_ctrl_mark_last\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  13024919  RISE       1
\UART_ESP:BUART:rx_status_3\/main_0   macrocell85   5051   6301  13031856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_status_3\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_7
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 13031999p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6157
-------------------------------------   ---- 
End-of-path arrival time (ps)           6157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                          macrocell68   1250   1250  13027891  RISE       1
\UART_GSM:BUART:rx_state_0\/main_7  macrocell61   4907   6157  13031999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_0
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 13032031p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q  macrocell60   1250   1250  13024579  RISE       1
\UART_GSM:BUART:rx_state_0\/main_0    macrocell61   4876   6126  13032031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 13032031p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q  macrocell60   1250   1250  13024579  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_0  macrocell62   4876   6126  13032031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:rx_state_3\/main_0
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 13032031p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6126
-------------------------------------   ---- 
End-of-path arrival time (ps)           6126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q  macrocell60   1250   1250  13024579  RISE       1
\UART_GSM:BUART:rx_state_3\/main_0    macrocell63   4876   6126  13032031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:rx_state_2\/main_0
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 13032041p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q  macrocell60   1250   1250  13024579  RISE       1
\UART_GSM:BUART:rx_state_2\/main_0    macrocell64   4866   6116  13032041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_GSM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032041p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q        macrocell60   1250   1250  13024579  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/main_0  macrocell66   4866   6116  13032041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/clock_0                macrocell66         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_0
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 13032041p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6116
-------------------------------------   ---- 
End-of-path arrival time (ps)           6116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_ctrl_mark_last\/clock_0                 macrocell60         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_ctrl_mark_last\/q  macrocell60   1250   1250  13024579  RISE       1
\UART_GSM:BUART:rx_status_3\/main_0   macrocell69   4866   6116  13032041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_ESP:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_ESP:BUART:rx_load_fifo\/clock_0
Path slack     : 13032223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_bitclk_enable\/clock_0                  macrocell81         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_bitclk_enable\/q   macrocell81   1250   1250  13031214  RISE       1
\UART_ESP:BUART:rx_load_fifo\/main_2  macrocell78   4684   5934  13032223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_load_fifo\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_ESP:BUART:rx_state_3\/main_2
Capture Clock  : \UART_ESP:BUART:rx_state_3\/clock_0
Path slack     : 13032223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_bitclk_enable\/clock_0                  macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  13031214  RISE       1
\UART_ESP:BUART:rx_state_3\/main_2   macrocell79   4684   5934  13032223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_ESP:BUART:rx_state_2\/main_2
Capture Clock  : \UART_ESP:BUART:rx_state_2\/clock_0
Path slack     : 13032223p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5934
-------------------------------------   ---- 
End-of-path arrival time (ps)           5934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_bitclk_enable\/clock_0                  macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  13031214  RISE       1
\UART_ESP:BUART:rx_state_2\/main_2   macrocell80   4684   5934  13032223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_ESP:BUART:rx_state_0\/main_2
Capture Clock  : \UART_ESP:BUART:rx_state_0\/clock_0
Path slack     : 13032236p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_bitclk_enable\/clock_0                  macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  13031214  RISE       1
\UART_ESP:BUART:rx_state_0\/main_2   macrocell77   4670   5920  13032236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_bitclk_enable\/q
Path End       : \UART_ESP:BUART:rx_status_3\/main_2
Capture Clock  : \UART_ESP:BUART:rx_status_3\/clock_0
Path slack     : 13032236p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5920
-------------------------------------   ---- 
End-of-path arrival time (ps)           5920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_bitclk_enable\/clock_0                  macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_bitclk_enable\/q  macrocell81   1250   1250  13031214  RISE       1
\UART_ESP:BUART:rx_status_3\/main_2  macrocell85   4670   5920  13032236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_status_3\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13032295p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell40   1250   1250  13023952  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell41   4612   5862  13032295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_bitclk_enable\/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_2
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 13032296p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_bitclk_enable\/q  macrocell65   1250   1250  13031159  RISE       1
\UART_GSM:BUART:rx_state_0\/main_2   macrocell61   4611   5861  13032296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_bitclk_enable\/q
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 13032296p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_bitclk_enable\/q   macrocell65   1250   1250  13031159  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_2  macrocell62   4611   5861  13032296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_bitclk_enable\/q
Path End       : \UART_GSM:BUART:rx_state_3\/main_2
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 13032296p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_bitclk_enable\/q  macrocell65   1250   1250  13031159  RISE       1
\UART_GSM:BUART:rx_state_3\/main_2   macrocell63   4611   5861  13032296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13032380p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell45   1250   1250  13025426  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell47   4526   5776  13032380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13032380p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell45   1250   1250  13025426  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell48   4526   5776  13032380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032380p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell45   1250   1250  13025426  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell50   4526   5776  13032380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032382p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5775
-------------------------------------   ---- 
End-of-path arrival time (ps)           5775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13029016  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell49   3835   5775  13032382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_ESP:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_ESP:BUART:rx_load_fifo\/clock_0
Path slack     : 13032415p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_ctrl_mark_last\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  13024919  RISE       1
\UART_ESP:BUART:rx_load_fifo\/main_0  macrocell78   4492   5742  13032415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_load_fifo\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_ESP:BUART:rx_state_3\/main_0
Capture Clock  : \UART_ESP:BUART:rx_state_3\/clock_0
Path slack     : 13032415p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_ctrl_mark_last\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  13024919  RISE       1
\UART_ESP:BUART:rx_state_3\/main_0    macrocell79   4492   5742  13032415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_ESP:BUART:rx_state_2\/main_0
Capture Clock  : \UART_ESP:BUART:rx_state_2\/clock_0
Path slack     : 13032415p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5742
-------------------------------------   ---- 
End-of-path arrival time (ps)           5742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_ctrl_mark_last\/clock_0                 macrocell76         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_ctrl_mark_last\/q  macrocell76   1250   1250  13024919  RISE       1
\UART_ESP:BUART:rx_state_2\/main_0    macrocell80   4492   5742  13032415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:pollcount_1\/q
Path End       : \UART_ESP:BUART:rx_state_0\/main_8
Capture Clock  : \UART_ESP:BUART:rx_state_0\/clock_0
Path slack     : 13032423p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5733
-------------------------------------   ---- 
End-of-path arrival time (ps)           5733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_1\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:pollcount_1\/q      macrocell83   1250   1250  13028135  RISE       1
\UART_ESP:BUART:rx_state_0\/main_8  macrocell77   4483   5733  13032423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:pollcount_1\/q
Path End       : \UART_ESP:BUART:rx_status_3\/main_5
Capture Clock  : \UART_ESP:BUART:rx_status_3\/clock_0
Path slack     : 13032423p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5733
-------------------------------------   ---- 
End-of-path arrival time (ps)           5733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_1\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:pollcount_1\/q       macrocell83   1250   1250  13028135  RISE       1
\UART_ESP:BUART:rx_status_3\/main_5  macrocell85   4483   5733  13032423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_status_3\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13032477p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5680
-------------------------------------   ---- 
End-of-path arrival time (ps)           5680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell42   1250   1250  13021055  RISE       1
\UART:BUART:txn\/main_4    macrocell39   4430   5680  13032477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_0\/q
Path End       : \UART_ESP:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_ESP:BUART:rx_load_fifo\/clock_0
Path slack     : 13032539p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_0\/q         macrocell77   1250   1250  13025043  RISE       1
\UART_ESP:BUART:rx_load_fifo\/main_1  macrocell78   4368   5618  13032539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_load_fifo\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_0\/q
Path End       : \UART_ESP:BUART:rx_state_3\/main_1
Capture Clock  : \UART_ESP:BUART:rx_state_3\/clock_0
Path slack     : 13032539p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_0\/q       macrocell77   1250   1250  13025043  RISE       1
\UART_ESP:BUART:rx_state_3\/main_1  macrocell79   4368   5618  13032539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_0\/q
Path End       : \UART_ESP:BUART:rx_state_2\/main_1
Capture Clock  : \UART_ESP:BUART:rx_state_2\/clock_0
Path slack     : 13032539p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_0\/q       macrocell77   1250   1250  13025043  RISE       1
\UART_ESP:BUART:rx_state_2\/main_1  macrocell80   4368   5618  13032539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_7
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 13032545p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q                           macrocell68   1250   1250  13027891  RISE       1
\UART_GSM:BUART:rx_status_3\/main_7  macrocell69   4362   5612  13032545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13032570p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell43   1250   1250  13032570  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell41   4337   5587  13032570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13032637p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5520
-------------------------------------   ---- 
End-of-path arrival time (ps)           5520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13029166  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell49   3580   5520  13032637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_2\/q
Path End       : \UART_ESP:BUART:rx_state_0\/main_4
Capture Clock  : \UART_ESP:BUART:rx_state_0\/clock_0
Path slack     : 13032725p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_2\/q       macrocell80   1250   1250  13025784  RISE       1
\UART_ESP:BUART:rx_state_0\/main_4  macrocell77   4182   5432  13032725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_2\/q
Path End       : \UART_ESP:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_ESP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032725p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_2\/q               macrocell80   1250   1250  13025784  RISE       1
\UART_ESP:BUART:rx_state_stop1_reg\/main_3  macrocell82   4182   5432  13032725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_stop1_reg\/clock_0                macrocell82         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_2\/q
Path End       : \UART_ESP:BUART:rx_status_3\/main_4
Capture Clock  : \UART_ESP:BUART:rx_status_3\/clock_0
Path slack     : 13032725p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5432
-------------------------------------   ---- 
End-of-path arrival time (ps)           5432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_2\/q        macrocell80   1250   1250  13025784  RISE       1
\UART_ESP:BUART:rx_status_3\/main_4  macrocell85   4182   5432  13032725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_status_3\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13032730p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  13025777  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell47   4176   5426  13032730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13032730p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  13025777  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell48   4176   5426  13032730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032730p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell44   1250   1250  13025777  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell50   4176   5426  13032730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13032736p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell48   1250   1250  13025778  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell47   4170   5420  13032736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13032736p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell48   1250   1250  13025778  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell48   4170   5420  13032736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032736p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell48   1250   1250  13025778  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell50   4170   5420  13032736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_ESP:BUART:tx_state_1\/main_2
Capture Clock  : \UART_ESP:BUART:tx_state_1\/clock_0
Path slack     : 13032747p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5410
-------------------------------------   ---- 
End-of-path arrival time (ps)           5410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025125  RISE       1
\UART_ESP:BUART:tx_state_1\/main_2               macrocell72     5220   5410  13032747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_bitclk_enable\/q
Path End       : \UART_GSM:BUART:rx_state_2\/main_2
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 13032823p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_bitclk_enable\/q  macrocell65   1250   1250  13031159  RISE       1
\UART_GSM:BUART:rx_state_2\/main_2   macrocell64   4083   5333  13032823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_bitclk_enable\/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_2
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 13032823p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_bitclk_enable\/q  macrocell65   1250   1250  13031159  RISE       1
\UART_GSM:BUART:rx_status_3\/main_2  macrocell69   4083   5333  13032823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_2\/q
Path End       : \UART_GSM:BUART:rx_state_2\/main_4
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 13032888p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_2\/q       macrocell64   1250   1250  13025969  RISE       1
\UART_GSM:BUART:rx_state_2\/main_4  macrocell64   4019   5269  13032888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_2\/q
Path End       : \UART_GSM:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_GSM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032888p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_2\/q               macrocell64   1250   1250  13025969  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/main_3  macrocell66   4019   5269  13032888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/clock_0                macrocell66         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_2\/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_4
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 13032888p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_2\/q        macrocell64   1250   1250  13025969  RISE       1
\UART_GSM:BUART:rx_status_3\/main_4  macrocell69   4019   5269  13032888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell45   1250   1250  13025426  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell45   3965   5215  13032942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell45   1250   1250  13025426  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell46   3965   5215  13032942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13032942p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell45   1250   1250  13025426  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell53   3965   5215  13032942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033079p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell51         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell51   1250   1250  13027475  RISE       1
MODIN1_1/main_3  macrocell51   3828   5078  13033079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_2\/q
Path End       : \UART_GSM:BUART:txn\/main_4
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 13033202p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_2\/q  macrocell58   1250   1250  13021853  RISE       1
\UART_GSM:BUART:txn\/main_4    macrocell55   3705   4955  13033202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_bitclk\/q
Path End       : \UART_GSM:BUART:txn\/main_6
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 13033215p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4941
-------------------------------------   ---- 
End-of-path arrival time (ps)           4941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_bitclk\/q  macrocell59   1250   1250  13033215  RISE       1
\UART_GSM:BUART:txn\/main_6   macrocell55   3691   4941  13033215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:txn\/main_2
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 13033232p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4924
-------------------------------------   ---- 
End-of-path arrival time (ps)           4924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_0\/q  macrocell57   1250   1250  13022044  RISE       1
\UART_GSM:BUART:txn\/main_2    macrocell55   3674   4924  13033232  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_1\/q
Path End       : \UART_GSM:BUART:txn\/main_1
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 13033236p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_1\/q  macrocell56   1250   1250  13022055  RISE       1
\UART_GSM:BUART:txn\/main_1    macrocell55   3671   4921  13033236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_2\/q
Path End       : \UART_ESP:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_ESP:BUART:rx_load_fifo\/clock_0
Path slack     : 13033279p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_2\/q         macrocell80   1250   1250  13025784  RISE       1
\UART_ESP:BUART:rx_load_fifo\/main_4  macrocell78   3627   4877  13033279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_load_fifo\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_2\/q
Path End       : \UART_ESP:BUART:rx_state_3\/main_4
Capture Clock  : \UART_ESP:BUART:rx_state_3\/clock_0
Path slack     : 13033279p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_2\/q       macrocell80   1250   1250  13025784  RISE       1
\UART_ESP:BUART:rx_state_3\/main_4  macrocell79   3627   4877  13033279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_2\/q
Path End       : \UART_ESP:BUART:rx_state_2\/main_4
Capture Clock  : \UART_ESP:BUART:rx_state_2\/clock_0
Path slack     : 13033279p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_2\/q       macrocell80   1250   1250  13025784  RISE       1
\UART_ESP:BUART:rx_state_2\/main_4  macrocell80   3627   4877  13033279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_ESP:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_ESP:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033291p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033291  RISE       1
\UART_ESP:BUART:rx_bitclk_enable\/main_0   macrocell81   2926   4866  13033291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_bitclk_enable\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_ESP:BUART:pollcount_1\/main_0
Capture Clock  : \UART_ESP:BUART:pollcount_1\/clock_0
Path slack     : 13033291p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033291  RISE       1
\UART_ESP:BUART:pollcount_1\/main_0        macrocell83   2926   4866  13033291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_1\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_ESP:BUART:pollcount_0\/main_0
Capture Clock  : \UART_ESP:BUART:pollcount_0\/clock_0
Path slack     : 13033291p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033291  RISE       1
\UART_ESP:BUART:pollcount_0\/main_0        macrocell84   2926   4866  13033291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_0\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_ESP:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_ESP:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033293  RISE       1
\UART_ESP:BUART:rx_bitclk_enable\/main_1   macrocell81   2924   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_bitclk_enable\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_ESP:BUART:pollcount_1\/main_1
Capture Clock  : \UART_ESP:BUART:pollcount_1\/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033293  RISE       1
\UART_ESP:BUART:pollcount_1\/main_1        macrocell83   2924   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_1\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_ESP:BUART:pollcount_0\/main_1
Capture Clock  : \UART_ESP:BUART:pollcount_0\/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033293  RISE       1
\UART_ESP:BUART:pollcount_0\/main_1        macrocell84   2924   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_0\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  13025777  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell45   3614   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  13025777  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell46   3614   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13033293p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell44         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell44   1250   1250  13025777  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell53   3614   4864  13033293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell48   1250   1250  13025778  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell45   3612   4862  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell48   1250   1250  13025778  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell46   3612   4862  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13033294p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell48   1250   1250  13025778  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell53   3612   4862  13033294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_ESP:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_ESP:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033296p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4861
-------------------------------------   ---- 
End-of-path arrival time (ps)           4861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033296  RISE       1
\UART_ESP:BUART:rx_bitclk_enable\/main_2   macrocell81   2921   4861  13033296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_bitclk_enable\/clock_0                  macrocell81         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_1\/q
Path End       : \UART_ESP:BUART:tx_state_2\/main_0
Capture Clock  : \UART_ESP:BUART:tx_state_2\/clock_0
Path slack     : 13033327p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4829
-------------------------------------   ---- 
End-of-path arrival time (ps)           4829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_1\/q       macrocell72   1250   1250  13025001  RISE       1
\UART_ESP:BUART:tx_state_2\/main_0  macrocell74   3579   4829  13033327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_1\/q
Path End       : \UART_ESP:BUART:tx_state_0\/main_0
Capture Clock  : \UART_ESP:BUART:tx_state_0\/clock_0
Path slack     : 13033335p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_1\/q       macrocell72   1250   1250  13025001  RISE       1
\UART_ESP:BUART:tx_state_0\/main_0  macrocell73   3572   4822  13033335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_1\/q
Path End       : \UART_ESP:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_ESP:BUART:tx_bitclk\/clock_0
Path slack     : 13033335p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4822
-------------------------------------   ---- 
End-of-path arrival time (ps)           4822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_1\/q      macrocell72   1250   1250  13025001  RISE       1
\UART_ESP:BUART:tx_bitclk\/main_0  macrocell75   3572   4822  13033335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_bitclk\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_6
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 13033359p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                          macrocell67   1250   1250  13027759  RISE       1
\UART_GSM:BUART:rx_state_0\/main_6  macrocell61   3548   4798  13033359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_GSM:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_GSM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033366p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4791
-------------------------------------   ---- 
End-of-path arrival time (ps)           4791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033366  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/main_2   macrocell65   2851   4791  13033366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_6
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 13033367p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4790
-------------------------------------   ---- 
End-of-path arrival time (ps)           4790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q                           macrocell67   1250   1250  13027759  RISE       1
\UART_GSM:BUART:rx_status_3\/main_6  macrocell69   3540   4790  13033367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_GSM:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_GSM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033371p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033371  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/main_1   macrocell65   2846   4786  13033371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033371p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033371  RISE       1
MODIN5_1/main_1                            macrocell67   2846   4786  13033371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell67         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033371p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4786
-------------------------------------   ---- 
End-of-path arrival time (ps)           4786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13033371  RISE       1
MODIN5_0/main_1                            macrocell68   2846   4786  13033371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_GSM:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_GSM:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033379p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033379  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/main_0   macrocell65   2838   4778  13033379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_bitclk_enable\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13033379p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033379  RISE       1
MODIN5_1/main_0                            macrocell67   2838   4778  13033379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell67         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13033379p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4778
-------------------------------------   ---- 
End-of-path arrival time (ps)           4778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13033379  RISE       1
MODIN5_0/main_0                            macrocell68   2838   4778  13033379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_1
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 13033383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_0\/q       macrocell61   1250   1250  13025931  RISE       1
\UART_GSM:BUART:rx_state_0\/main_1  macrocell61   3523   4773  13033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 13033383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_0\/q         macrocell61   1250   1250  13025931  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_1  macrocell62   3523   4773  13033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:rx_state_3\/main_1
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 13033383p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4773
-------------------------------------   ---- 
End-of-path arrival time (ps)           4773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_0\/q       macrocell61   1250   1250  13025931  RISE       1
\UART_GSM:BUART:rx_state_3\/main_1  macrocell63   3523   4773  13033383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\UART:BUART:rx_state_0\/main_9         macrocell45   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033420p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell46   2797   4737  13033420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_2\/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_4
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 13033421p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_2\/q       macrocell64   1250   1250  13025969  RISE       1
\UART_GSM:BUART:rx_state_0\/main_4  macrocell61   3486   4736  13033421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_2\/q
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 13033421p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_2\/q         macrocell64   1250   1250  13025969  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_4  macrocell62   3486   4736  13033421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_2\/q
Path End       : \UART_GSM:BUART:rx_state_3\/main_4
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 13033421p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_2\/q       macrocell64   1250   1250  13025969  RISE       1
\UART_GSM:BUART:rx_state_3\/main_4  macrocell63   3486   4736  13033421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell47   2794   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033420  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell48   2794   4734  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033423  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell45   2793   4733  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033423p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033423  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell46   2793   4733  13033423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033425p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033423  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell47   2792   4732  13033425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033425p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033423  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell48   2792   4732  13033425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_1\/q
Path End       : \UART_ESP:BUART:txn\/main_1
Capture Clock  : \UART_ESP:BUART:txn\/clock_0
Path slack     : 13033437p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_1\/q  macrocell72   1250   1250  13025001  RISE       1
\UART_ESP:BUART:txn\/main_1    macrocell71   3470   4720  13033437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:txn\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_1\/q
Path End       : \UART_ESP:BUART:tx_state_1\/main_0
Capture Clock  : \UART_ESP:BUART:tx_state_1\/clock_0
Path slack     : 13033437p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_1\/q       macrocell72   1250   1250  13025001  RISE       1
\UART_ESP:BUART:tx_state_1\/main_0  macrocell72   3470   4720  13033437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_ESP:BUART:tx_state_2\/main_2
Capture Clock  : \UART_ESP:BUART:tx_state_2\/clock_0
Path slack     : 13033451p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4705
-------------------------------------   ---- 
End-of-path arrival time (ps)           4705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025125  RISE       1
\UART_ESP:BUART:tx_state_2\/main_2               macrocell74     4515   4705  13033451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GSM:BUART:rx_state_0\/main_8
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 13033476p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033476  RISE       1
\UART_GSM:BUART:rx_state_0\/main_8         macrocell61   2741   4681  13033476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 13033476p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033476  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_5       macrocell62   2741   4681  13033476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GSM:BUART:rx_state_3\/main_5
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 13033476p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4681
-------------------------------------   ---- 
End-of-path arrival time (ps)           4681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033476  RISE       1
\UART_GSM:BUART:rx_state_3\/main_5         macrocell63   2741   4681  13033476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_0\/q
Path End       : \UART_ESP:BUART:tx_state_0\/main_1
Capture Clock  : \UART_ESP:BUART:tx_state_0\/clock_0
Path slack     : 13033486p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_0\/q       macrocell73   1250   1250  13025160  RISE       1
\UART_ESP:BUART:tx_state_0\/main_1  macrocell73   3420   4670  13033486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_0\/q
Path End       : \UART_ESP:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_ESP:BUART:tx_bitclk\/clock_0
Path slack     : 13033486p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_0\/q      macrocell73   1250   1250  13025160  RISE       1
\UART_ESP:BUART:tx_bitclk\/main_1  macrocell75   3420   4670  13033486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_bitclk\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_0\/q
Path End       : \UART_ESP:BUART:tx_state_2\/main_1
Capture Clock  : \UART_ESP:BUART:tx_state_2\/clock_0
Path slack     : 13033487p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_0\/q       macrocell73   1250   1250  13025160  RISE       1
\UART_ESP:BUART:tx_state_2\/main_1  macrocell74   3420   4670  13033487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GSM:BUART:rx_state_2\/main_7
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 13033488p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033476  RISE       1
\UART_GSM:BUART:rx_state_2\/main_7         macrocell64   2728   4668  13033488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GSM:BUART:rx_state_0\/main_9
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 13033492p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033492  RISE       1
\UART_GSM:BUART:rx_state_0\/main_9         macrocell61   2725   4665  13033492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 13033492p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033492  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_6       macrocell62   2725   4665  13033492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GSM:BUART:rx_state_3\/main_6
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 13033492p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4665
-------------------------------------   ---- 
End-of-path arrival time (ps)           4665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033492  RISE       1
\UART_GSM:BUART:rx_state_3\/main_6         macrocell63   2725   4665  13033492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033499p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell52         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell52   1250   1250  13027895  RISE       1
MODIN1_1/main_4  macrocell51   3407   4657  13033499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell51         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033499p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4657
-------------------------------------   ---- 
End-of-path arrival time (ps)           4657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell52         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell52   1250   1250  13027895  RISE       1
MODIN1_0/main_3  macrocell52   3407   4657  13033499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell52         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GSM:BUART:rx_state_2\/main_8
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 13033524p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033492  RISE       1
\UART_GSM:BUART:rx_state_2\/main_8         macrocell64   2692   4632  13033524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:pollcount_0\/q
Path End       : \UART_ESP:BUART:rx_state_0\/main_10
Capture Clock  : \UART_ESP:BUART:rx_state_0\/clock_0
Path slack     : 13033529p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_0\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:pollcount_0\/q       macrocell84   1250   1250  13028693  RISE       1
\UART_ESP:BUART:rx_state_0\/main_10  macrocell77   3378   4628  13033529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:pollcount_0\/q
Path End       : \UART_ESP:BUART:rx_status_3\/main_7
Capture Clock  : \UART_ESP:BUART:rx_status_3\/clock_0
Path slack     : 13033529p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_0\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:pollcount_0\/q       macrocell84   1250   1250  13028693  RISE       1
\UART_ESP:BUART:rx_status_3\/main_7  macrocell85   3378   4628  13033529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_status_3\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_ESP:BUART:rx_state_0\/main_7
Capture Clock  : \UART_ESP:BUART:rx_state_0\/clock_0
Path slack     : 13033568p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4589
-------------------------------------   ---- 
End-of-path arrival time (ps)           4589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033568  RISE       1
\UART_ESP:BUART:rx_state_0\/main_7         macrocell77   2649   4589  13033568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_ESP:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_ESP:BUART:rx_load_fifo\/clock_0
Path slack     : 13033576p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033568  RISE       1
\UART_ESP:BUART:rx_load_fifo\/main_7       macrocell78   2641   4581  13033576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_load_fifo\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_ESP:BUART:rx_state_3\/main_7
Capture Clock  : \UART_ESP:BUART:rx_state_3\/clock_0
Path slack     : 13033576p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033568  RISE       1
\UART_ESP:BUART:rx_state_3\/main_7         macrocell79   2641   4581  13033576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_ESP:BUART:rx_state_2\/main_7
Capture Clock  : \UART_ESP:BUART:rx_state_2\/clock_0
Path slack     : 13033576p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033568  RISE       1
\UART_ESP:BUART:rx_state_2\/main_7         macrocell80   2641   4581  13033576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033586p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033586  RISE       1
\UART:BUART:rx_state_0\/main_10        macrocell45   2631   4571  13033586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033586p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033586  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell46   2631   4571  13033586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_ESP:BUART:rx_state_0\/main_6
Capture Clock  : \UART_ESP:BUART:rx_state_0\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_ESP:BUART:rx_state_0\/main_6         macrocell77   2621   4561  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_ESP:BUART:rx_state_0\/main_5
Capture Clock  : \UART_ESP:BUART:rx_state_0\/clock_0
Path slack     : 13033596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033596  RISE       1
\UART_ESP:BUART:rx_state_0\/main_5         macrocell77   2620   4560  13033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033586  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell47   2619   4559  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033598p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4559
-------------------------------------   ---- 
End-of-path arrival time (ps)           4559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033586  RISE       1
\UART:BUART:rx_state_2\/main_9         macrocell48   2619   4559  13033598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_ESP:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_ESP:BUART:rx_load_fifo\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033596  RISE       1
\UART_ESP:BUART:rx_load_fifo\/main_5       macrocell78   2612   4552  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_load_fifo\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_ESP:BUART:rx_state_3\/main_5
Capture Clock  : \UART_ESP:BUART:rx_state_3\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033596  RISE       1
\UART_ESP:BUART:rx_state_3\/main_5         macrocell79   2612   4552  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_ESP:BUART:rx_state_2\/main_5
Capture Clock  : \UART_ESP:BUART:rx_state_2\/clock_0
Path slack     : 13033605p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13033596  RISE       1
\UART_ESP:BUART:rx_state_2\/main_5         macrocell80   2612   4552  13033605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_ESP:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_ESP:BUART:rx_load_fifo\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_ESP:BUART:rx_load_fifo\/main_6       macrocell78   2611   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_load_fifo\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_ESP:BUART:rx_state_3\/main_6
Capture Clock  : \UART_ESP:BUART:rx_state_3\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_ESP:BUART:rx_state_3\/main_6         macrocell79   2611   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_ESP:BUART:rx_state_2\/main_6
Capture Clock  : \UART_ESP:BUART:rx_state_2\/clock_0
Path slack     : 13033606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13033596  RISE       1
\UART_ESP:BUART:rx_state_2\/main_6         macrocell80   2611   4551  13033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_bitclk\/q
Path End       : \UART_ESP:BUART:tx_state_0\/main_5
Capture Clock  : \UART_ESP:BUART:tx_state_0\/clock_0
Path slack     : 13033636p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4521
-------------------------------------   ---- 
End-of-path arrival time (ps)           4521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_bitclk\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_bitclk\/q        macrocell75   1250   1250  13033636  RISE       1
\UART_ESP:BUART:tx_state_0\/main_5  macrocell73   3271   4521  13033636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_bitclk\/q
Path End       : \UART_ESP:BUART:tx_state_2\/main_5
Capture Clock  : \UART_ESP:BUART:tx_state_2\/clock_0
Path slack     : 13033639p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_bitclk\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_bitclk\/q        macrocell75   1250   1250  13033636  RISE       1
\UART_ESP:BUART:tx_state_2\/main_5  macrocell74   3268   4518  13033639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_bitclk\/q
Path End       : \UART_ESP:BUART:txn\/main_6
Capture Clock  : \UART_ESP:BUART:txn\/clock_0
Path slack     : 13033653p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_bitclk\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_bitclk\/q  macrocell75   1250   1250  13033636  RISE       1
\UART_ESP:BUART:txn\/main_6   macrocell71   3253   4503  13033653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:txn\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_bitclk\/q
Path End       : \UART_ESP:BUART:tx_state_1\/main_5
Capture Clock  : \UART_ESP:BUART:tx_state_1\/clock_0
Path slack     : 13033653p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_bitclk\/clock_0                         macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_bitclk\/q        macrocell75   1250   1250  13033636  RISE       1
\UART_ESP:BUART:tx_state_1\/main_5  macrocell72   3253   4503  13033653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GSM:BUART:rx_state_0\/main_10
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 13033655p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033655  RISE       1
\UART_GSM:BUART:rx_state_0\/main_10        macrocell61   2562   4502  13033655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 13033655p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033655  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_7       macrocell62   2562   4502  13033655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GSM:BUART:rx_state_3\/main_7
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 13033655p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033655  RISE       1
\UART_GSM:BUART:rx_state_3\/main_7         macrocell63   2562   4502  13033655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GSM:BUART:rx_state_2\/main_9
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 13033663p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033655  RISE       1
\UART_GSM:BUART:rx_state_2\/main_9         macrocell64   2554   4494  13033663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13033725p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell41   1250   1250  13025382  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell41   3182   4432  13033725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:pollcount_1\/q
Path End       : \UART_ESP:BUART:pollcount_1\/main_2
Capture Clock  : \UART_ESP:BUART:pollcount_1\/clock_0
Path slack     : 13033737p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_1\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:pollcount_1\/q       macrocell83   1250   1250  13028135  RISE       1
\UART_ESP:BUART:pollcount_1\/main_2  macrocell83   3170   4420  13033737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_1\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_0\/q
Path End       : \UART_ESP:BUART:txn\/main_2
Capture Clock  : \UART_ESP:BUART:txn\/clock_0
Path slack     : 13033764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_0\/q  macrocell73   1250   1250  13025160  RISE       1
\UART_ESP:BUART:txn\/main_2    macrocell71   3143   4393  13033764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:txn\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_0\/q
Path End       : \UART_ESP:BUART:tx_state_1\/main_1
Capture Clock  : \UART_ESP:BUART:tx_state_1\/clock_0
Path slack     : 13033764p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4393
-------------------------------------   ---- 
End-of-path arrival time (ps)           4393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_0\/clock_0                        macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_0\/q       macrocell73   1250   1250  13025160  RISE       1
\UART_ESP:BUART:tx_state_1\/main_1  macrocell72   3143   4393  13033764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:rx_state_2\/main_1
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 13033784p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_0\/q       macrocell61   1250   1250  13025931  RISE       1
\UART_GSM:BUART:rx_state_2\/main_1  macrocell64   3123   4373  13033784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_GSM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033784p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_0\/q               macrocell61   1250   1250  13025931  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/main_1  macrocell66   3123   4373  13033784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/clock_0                macrocell66         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_0\/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_1
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 13033784p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4373
-------------------------------------   ---- 
End-of-path arrival time (ps)           4373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_0\/q        macrocell61   1250   1250  13025931  RISE       1
\UART_GSM:BUART:rx_status_3\/main_1  macrocell69   3123   4373  13033784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13033818p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell40   1250   1250  13023952  RISE       1
\UART:BUART:txn\/main_1    macrocell39   3088   4338  13033818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13033840p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027304  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell40     4126   4316  13033840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13033840p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027304  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell42     4126   4316  13033840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033840p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027304  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell43     4126   4316  13033840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_2\/q
Path End       : \UART_ESP:BUART:tx_state_2\/main_3
Capture Clock  : \UART_ESP:BUART:tx_state_2\/clock_0
Path slack     : 13033846p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_2\/q       macrocell74   1250   1250  13025519  RISE       1
\UART_ESP:BUART:tx_state_2\/main_3  macrocell74   3061   4311  13033846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_2\/q
Path End       : \UART_ESP:BUART:txn\/main_4
Capture Clock  : \UART_ESP:BUART:txn\/clock_0
Path slack     : 13033847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_2\/q  macrocell74   1250   1250  13025519  RISE       1
\UART_ESP:BUART:txn\/main_4    macrocell71   3060   4310  13033847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:txn\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_2\/q
Path End       : \UART_ESP:BUART:tx_state_1\/main_3
Capture Clock  : \UART_ESP:BUART:tx_state_1\/clock_0
Path slack     : 13033847p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_2\/q       macrocell74   1250   1250  13025519  RISE       1
\UART_ESP:BUART:tx_state_1\/main_3  macrocell72   3060   4310  13033847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033880p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033880  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell49   2336   4276  13033880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13033961p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell40   1250   1250  13023952  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell40   2946   4196  13033961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13033961p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell40   1250   1250  13023952  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell42   2946   4196  13033961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033961p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4196
-------------------------------------   ---- 
End-of-path arrival time (ps)           4196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell40   1250   1250  13023952  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell43   2946   4196  13033961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13033969p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell43   1250   1250  13032570  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell40   2937   4187  13033969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13033969p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell43   1250   1250  13032570  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell42   2937   4187  13033969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13033970p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell43         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell43   1250   1250  13032570  RISE       1
\UART:BUART:txn\/main_6   macrocell39   2937   4187  13033970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_2\/q
Path End       : \UART_ESP:BUART:tx_state_0\/main_4
Capture Clock  : \UART_ESP:BUART:tx_state_0\/clock_0
Path slack     : 13033971p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_2\/q       macrocell74   1250   1250  13025519  RISE       1
\UART_ESP:BUART:tx_state_0\/main_4  macrocell73   2936   4186  13033971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:tx_state_2\/q
Path End       : \UART_ESP:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_ESP:BUART:tx_bitclk\/clock_0
Path slack     : 13033971p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4186
-------------------------------------   ---- 
End-of-path arrival time (ps)           4186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_2\/clock_0                        macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:tx_state_2\/q      macrocell74   1250   1250  13025519  RISE       1
\UART_ESP:BUART:tx_bitclk\/main_3  macrocell75   2936   4186  13033971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_bitclk\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_last\/q
Path End       : \UART_ESP:BUART:rx_state_2\/main_9
Capture Clock  : \UART_ESP:BUART:rx_state_2\/clock_0
Path slack     : 13033987p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_last\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_last\/q          macrocell86   1250   1250  13033987  RISE       1
\UART_ESP:BUART:rx_state_2\/main_9  macrocell80   2919   4169  13033987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_last\/q
Path End       : \UART_GSM:BUART:rx_state_2\/main_6
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 13034028p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4129
-------------------------------------   ---- 
End-of-path arrival time (ps)           4129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_last\/clock_0                           macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_last\/q          macrocell70   1250   1250  13034028  RISE       1
\UART_GSM:BUART:rx_state_2\/main_6  macrocell64   2879   4129  13034028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_3\/q
Path End       : \UART_ESP:BUART:rx_state_0\/main_3
Capture Clock  : \UART_ESP:BUART:rx_state_0\/clock_0
Path slack     : 13034095p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_3\/q       macrocell79   1250   1250  13026605  RISE       1
\UART_ESP:BUART:rx_state_0\/main_3  macrocell77   2811   4061  13034095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_3\/q
Path End       : \UART_ESP:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_ESP:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034095p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_3\/q               macrocell79   1250   1250  13026605  RISE       1
\UART_ESP:BUART:rx_state_stop1_reg\/main_2  macrocell82   2811   4061  13034095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_stop1_reg\/clock_0                macrocell82         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_3\/q
Path End       : \UART_ESP:BUART:rx_status_3\/main_3
Capture Clock  : \UART_ESP:BUART:rx_status_3\/clock_0
Path slack     : 13034095p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_3\/q        macrocell79   1250   1250  13026605  RISE       1
\UART_ESP:BUART:rx_status_3\/main_3  macrocell85   2811   4061  13034095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_status_3\/clock_0                       macrocell85         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_bitclk\/q
Path End       : \UART_GSM:BUART:tx_state_1\/main_5
Capture Clock  : \UART_GSM:BUART:tx_state_1\/clock_0
Path slack     : 13034097p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_bitclk\/q        macrocell59   1250   1250  13033215  RISE       1
\UART_GSM:BUART:tx_state_1\/main_5  macrocell56   2809   4059  13034097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_bitclk\/q
Path End       : \UART_GSM:BUART:tx_state_2\/main_5
Capture Clock  : \UART_GSM:BUART:tx_state_2\/clock_0
Path slack     : 13034097p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_bitclk\/q        macrocell59   1250   1250  13033215  RISE       1
\UART_GSM:BUART:tx_state_2\/main_5  macrocell58   2809   4059  13034097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_2\/q
Path End       : \UART_GSM:BUART:tx_state_0\/main_4
Capture Clock  : \UART_GSM:BUART:tx_state_0\/clock_0
Path slack     : 13034100p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_2\/q       macrocell58   1250   1250  13021853  RISE       1
\UART_GSM:BUART:tx_state_0\/main_4  macrocell57   2807   4057  13034100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_2\/q
Path End       : \UART_GSM:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_GSM:BUART:tx_bitclk\/clock_0
Path slack     : 13034100p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_2\/q      macrocell58   1250   1250  13021853  RISE       1
\UART_GSM:BUART:tx_bitclk\/main_3  macrocell59   2807   4057  13034100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_2\/q
Path End       : \UART_GSM:BUART:tx_state_1\/main_3
Capture Clock  : \UART_GSM:BUART:tx_state_1\/clock_0
Path slack     : 13034100p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_2\/q       macrocell58   1250   1250  13021853  RISE       1
\UART_GSM:BUART:tx_state_1\/main_3  macrocell56   2806   4056  13034100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_2\/q
Path End       : \UART_GSM:BUART:tx_state_2\/main_3
Capture Clock  : \UART_GSM:BUART:tx_state_2\/clock_0
Path slack     : 13034100p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_2\/q       macrocell58   1250   1250  13021853  RISE       1
\UART_GSM:BUART:tx_state_2\/main_3  macrocell58   2806   4056  13034100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_3\/q
Path End       : \UART_ESP:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_ESP:BUART:rx_load_fifo\/clock_0
Path slack     : 13034101p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_3\/q         macrocell79   1250   1250  13026605  RISE       1
\UART_ESP:BUART:rx_load_fifo\/main_3  macrocell78   2806   4056  13034101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_load_fifo\/clock_0                      macrocell78         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_3\/q
Path End       : \UART_ESP:BUART:rx_state_3\/main_3
Capture Clock  : \UART_ESP:BUART:rx_state_3\/clock_0
Path slack     : 13034101p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_3\/q       macrocell79   1250   1250  13026605  RISE       1
\UART_ESP:BUART:rx_state_3\/main_3  macrocell79   2806   4056  13034101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_state_3\/q
Path End       : \UART_ESP:BUART:rx_state_2\/main_3
Capture Clock  : \UART_ESP:BUART:rx_state_2\/clock_0
Path slack     : 13034101p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_state_3\/q       macrocell79   1250   1250  13026605  RISE       1
\UART_ESP:BUART:rx_state_2\/main_3  macrocell80   2806   4056  13034101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_state_2\/clock_0                        macrocell80         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_bitclk\/q
Path End       : \UART_GSM:BUART:tx_state_0\/main_5
Capture Clock  : \UART_GSM:BUART:tx_state_0\/clock_0
Path slack     : 13034116p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_bitclk\/q        macrocell59   1250   1250  13033215  RISE       1
\UART_GSM:BUART:tx_state_0\/main_5  macrocell57   2790   4040  13034116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13034161p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13034161  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell40     3806   3996  13034161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell40         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13034161p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3996
-------------------------------------   ---- 
End-of-path arrival time (ps)           3996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13034161  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell42     3806   3996  13034161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell42         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034181p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3976
-------------------------------------   ---- 
End-of-path arrival time (ps)           3976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  13034161  RISE       1
\UART:BUART:txn\/main_5                      macrocell39     3786   3976  13034181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_3\/q
Path End       : \UART_GSM:BUART:rx_state_2\/main_3
Capture Clock  : \UART_GSM:BUART:rx_state_2\/clock_0
Path slack     : 13034188p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3969
-------------------------------------   ---- 
End-of-path arrival time (ps)           3969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_3\/q       macrocell63   1250   1250  13026751  RISE       1
\UART_GSM:BUART:rx_state_2\/main_3  macrocell64   2719   3969  13034188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_2\/clock_0                        macrocell64         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_3\/q
Path End       : \UART_GSM:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_GSM:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034188p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3969
-------------------------------------   ---- 
End-of-path arrival time (ps)           3969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_3\/q               macrocell63   1250   1250  13026751  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/main_2  macrocell66   2719   3969  13034188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_stop1_reg\/clock_0                macrocell66         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_3\/q
Path End       : \UART_GSM:BUART:rx_status_3\/main_3
Capture Clock  : \UART_GSM:BUART:rx_status_3\/clock_0
Path slack     : 13034188p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3969
-------------------------------------   ---- 
End-of-path arrival time (ps)           3969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_3\/q        macrocell63   1250   1250  13026751  RISE       1
\UART_GSM:BUART:rx_status_3\/main_3  macrocell69   2719   3969  13034188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell69         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_3\/q
Path End       : \UART_GSM:BUART:rx_state_0\/main_3
Capture Clock  : \UART_GSM:BUART:rx_state_0\/clock_0
Path slack     : 13034203p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_3\/q       macrocell63   1250   1250  13026751  RISE       1
\UART_GSM:BUART:rx_state_0\/main_3  macrocell61   2704   3954  13034203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_0\/clock_0                        macrocell61         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_3\/q
Path End       : \UART_GSM:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_GSM:BUART:rx_load_fifo\/clock_0
Path slack     : 13034203p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_3\/q         macrocell63   1250   1250  13026751  RISE       1
\UART_GSM:BUART:rx_load_fifo\/main_3  macrocell62   2704   3954  13034203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_load_fifo\/clock_0                      macrocell62         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_state_3\/q
Path End       : \UART_GSM:BUART:rx_state_3\/main_3
Capture Clock  : \UART_GSM:BUART:rx_state_3\/clock_0
Path slack     : 13034203p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_state_3\/q       macrocell63   1250   1250  13026751  RISE       1
\UART_GSM:BUART:rx_state_3\/main_3  macrocell63   2704   3954  13034203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_state_3\/clock_0                        macrocell63         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_load_fifo\/q
Path End       : \UART_ESP:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_ESP:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034215p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_load_fifo\/clock_0                      macrocell78         0      0  RISE       1

Data path
pin name                                   model name      delay     AT     slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_load_fifo\/q            macrocell78      1250   1250  13031166  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   3072   4322  13034215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13034282p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell68   1250   1250  13027891  RISE       1
MODIN5_1/main_4  macrocell67   2625   3875  13034282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell67         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 13034282p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3875
-------------------------------------   ---- 
End-of-path arrival time (ps)           3875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell68         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_0/q       macrocell68   1250   1250  13027891  RISE       1
MODIN5_0/main_3  macrocell68   2625   3875  13034282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                           macrocell68         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:txn\/q
Path End       : \UART_ESP:BUART:txn\/main_0
Capture Clock  : \UART_ESP:BUART:txn\/clock_0
Path slack     : 13034284p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:txn\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:txn\/q       macrocell71   1250   1250  13034284  RISE       1
\UART_ESP:BUART:txn\/main_0  macrocell71   2623   3873  13034284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:txn\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell67         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN5_1/q       macrocell67   1250   1250  13027759  RISE       1
MODIN5_1/main_3  macrocell67   2621   3871  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                           macrocell67         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:txn\/q
Path End       : \UART_GSM:BUART:txn\/main_0
Capture Clock  : \UART_GSM:BUART:txn\/clock_0
Path slack     : 13034288p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell55         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:txn\/q       macrocell55   1250   1250  13034288  RISE       1
\UART_GSM:BUART:txn\/main_0  macrocell55   2618   3868  13034288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:txn\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:tx_state_1\/main_1
Capture Clock  : \UART_GSM:BUART:tx_state_1\/clock_0
Path slack     : 13034291p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_0\/q       macrocell57   1250   1250  13022044  RISE       1
\UART_GSM:BUART:tx_state_1\/main_1  macrocell56   2616   3866  13034291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:tx_state_2\/main_1
Capture Clock  : \UART_GSM:BUART:tx_state_2\/clock_0
Path slack     : 13034291p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_0\/q       macrocell57   1250   1250  13022044  RISE       1
\UART_GSM:BUART:tx_state_2\/main_1  macrocell58   2616   3866  13034291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:tx_state_0\/main_1
Capture Clock  : \UART_GSM:BUART:tx_state_0\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_0\/q       macrocell57   1250   1250  13022044  RISE       1
\UART_GSM:BUART:tx_state_0\/main_1  macrocell57   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_0\/q
Path End       : \UART_GSM:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_GSM:BUART:tx_bitclk\/clock_0
Path slack     : 13034292p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3865
-------------------------------------   ---- 
End-of-path arrival time (ps)           3865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_0\/q      macrocell57   1250   1250  13022044  RISE       1
\UART_GSM:BUART:tx_bitclk\/main_1  macrocell59   2615   3865  13034292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:pollcount_0\/q
Path End       : \UART_ESP:BUART:pollcount_1\/main_4
Capture Clock  : \UART_ESP:BUART:pollcount_1\/clock_0
Path slack     : 13034295p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_0\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:pollcount_0\/q       macrocell84   1250   1250  13028693  RISE       1
\UART_ESP:BUART:pollcount_1\/main_4  macrocell83   2612   3862  13034295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_1\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:pollcount_0\/q
Path End       : \UART_ESP:BUART:pollcount_0\/main_3
Capture Clock  : \UART_ESP:BUART:pollcount_0\/clock_0
Path slack     : 13034295p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_0\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_ESP:BUART:pollcount_0\/q       macrocell84   1250   1250  13028693  RISE       1
\UART_ESP:BUART:pollcount_0\/main_3  macrocell84   2612   3862  13034295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:pollcount_0\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_1\/q
Path End       : \UART_GSM:BUART:tx_state_1\/main_0
Capture Clock  : \UART_GSM:BUART:tx_state_1\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_1\/q       macrocell56   1250   1250  13022055  RISE       1
\UART_GSM:BUART:tx_state_1\/main_0  macrocell56   2604   3854  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell56         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_1\/q
Path End       : \UART_GSM:BUART:tx_state_2\/main_0
Capture Clock  : \UART_GSM:BUART:tx_state_2\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3854
-------------------------------------   ---- 
End-of-path arrival time (ps)           3854
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_1\/q       macrocell56   1250   1250  13022055  RISE       1
\UART_GSM:BUART:tx_state_2\/main_0  macrocell58   2604   3854  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_2\/clock_0                        macrocell58         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_1\/q
Path End       : \UART_GSM:BUART:tx_state_0\/main_0
Capture Clock  : \UART_GSM:BUART:tx_state_0\/clock_0
Path slack     : 13034304p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_1\/q       macrocell56   1250   1250  13022055  RISE       1
\UART_GSM:BUART:tx_state_0\/main_0  macrocell57   2602   3852  13034304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_0\/clock_0                        macrocell57         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:tx_state_1\/q
Path End       : \UART_GSM:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_GSM:BUART:tx_bitclk\/clock_0
Path slack     : 13034304p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_state_1\/clock_0                        macrocell56         0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\UART_GSM:BUART:tx_state_1\/q      macrocell56   1250   1250  13022055  RISE       1
\UART_GSM:BUART:tx_bitclk\/main_0  macrocell59   2602   3852  13034304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:tx_bitclk\/clock_0                         macrocell59         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell47   1250   1250  13026796  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell45   2595   3845  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell47   1250   1250  13026796  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell46   2595   3845  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell46         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell47   1250   1250  13026796  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell53   2595   3845  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell47   1250   1250  13026796  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell47   2595   3845  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell47   1250   1250  13026796  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell48   2595   3845  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034311p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell47   1250   1250  13026796  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell50   2595   3845  13034311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell50         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_ESP:BUART:tx_state_0\/main_2
Capture Clock  : \UART_ESP:BUART:tx_state_0\/clock_0
Path slack     : 13034519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3638
-------------------------------------   ---- 
End-of-path arrival time (ps)           3638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025125  RISE       1
\UART_ESP:BUART:tx_state_0\/main_2               macrocell73     3448   3638  13034519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_0\/clock_0                        macrocell73         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_ESP:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_ESP:BUART:tx_bitclk\/clock_0
Path slack     : 13034519p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3638
-------------------------------------   ---- 
End-of-path arrival time (ps)           3638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025125  RISE       1
\UART_ESP:BUART:tx_bitclk\/main_2                macrocell75     3448   3638  13034519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_bitclk\/clock_0                         macrocell75         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034619p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q       macrocell39   1250   1250  13034619  RISE       1
\UART:BUART:txn\/main_0  macrocell39   2288   3538  13034619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell39         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13034623p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell54         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_last\/q          macrocell54   1250   1250  13034623  RISE       1
\UART:BUART:rx_state_2\/main_6  macrocell48   2284   3534  13034623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell48         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_ESP:BUART:txn\/main_5
Capture Clock  : \UART_ESP:BUART:txn\/clock_0
Path slack     : 13035169p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2988
-------------------------------------   ---- 
End-of-path arrival time (ps)           2988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13035169  RISE       1
\UART_ESP:BUART:txn\/main_5                      macrocell71     2798   2988  13035169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:txn\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_ESP:BUART:tx_state_1\/main_4
Capture Clock  : \UART_ESP:BUART:tx_state_1\/clock_0
Path slack     : 13035169p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2988
-------------------------------------   ---- 
End-of-path arrival time (ps)           2988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13035169  RISE       1
\UART_ESP:BUART:tx_state_1\/main_4               macrocell72     2798   2988  13035169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_1\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_ESP:BUART:tx_state_2\/main_4
Capture Clock  : \UART_ESP:BUART:tx_state_2\/clock_0
Path slack     : 13035172p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2985
-------------------------------------   ---- 
End-of-path arrival time (ps)           2985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13035169  RISE       1
\UART_ESP:BUART:tx_state_2\/main_4               macrocell74     2795   2985  13035172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:tx_state_2\/clock_0                        macrocell74         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13035647p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2510
-------------------------------------   ---- 
End-of-path arrival time (ps)           2510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  13027304  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell41     2320   2510  13035647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell41         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GSM:BUART:rx_status_3\/q
Path End       : \UART_GSM:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_GSM:BUART:sRX:RxSts\/clock
Path slack     : 13036299p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_GSM_IntClock:R#1 vs. UART_GSM_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:rx_status_3\/clock_0                       macrocell69         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_GSM:BUART:rx_status_3\/q       macrocell69    1250   1250  13036299  RISE       1
\UART_GSM:BUART:sRX:RxSts\/status_3  statusicell6   3618   4868  13036299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_GSM:BUART:sRX:RxSts\/clock                           statusicell6        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_ESP:BUART:rx_status_3\/q
Path End       : \UART_ESP:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_ESP:BUART:sRX:RxSts\/clock
Path slack     : 13037017p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_ESP_IntClock:R#1 vs. UART_ESP_IntClock:R#2)   13041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:rx_status_3\/clock_0                       macrocell85         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_ESP:BUART:rx_status_3\/q       macrocell85    1250   1250  13037017  RISE       1
\UART_ESP:BUART:sRX:RxSts\/status_3  statusicell8   2900   4150  13037017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_ESP:BUART:sRX:RxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13037599p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                   -500
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3568
-------------------------------------   ---- 
End-of-path arrival time (ps)           3568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell53         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell53    1250   1250  13037599  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell4   2318   3568  13037599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

