Info: Starting: Create simulation model
Info: qsys-generate "C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioClk.qsys" --simulation=VHDL --output-directory="C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioClk\simulation" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Altera_Karaoke_DE1_Quartus_15_1/AudioClk.qsys
Progress: Reading input file
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 15.1]
Progress: Parameterizing module audio_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AudioClk: Generating AudioClk "AudioClk" for SIM_VHDL
Info: audio_pll_0: "AudioClk" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: audio_pll: Generating simgen model
Info: audio_pll: Info: ******************************************************************* Info: Running Quartus Prime Shell     Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition     Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus Prime License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Sun Feb 07 13:51:37 2016 Info: Command: quartus_sh -t run_simgen_cmd.tcl Info: ******************************************************************* Info: Running Quartus Prime Analysis & Synthesis     Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition     Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.     Info: Your use of Altera Corporation's design tools, logic functions      Info: and other software and tools, and its AMPP partner logic      Info: functions, and any output files from any of the foregoing      Info: (including device programming or simulation files), and any      Info: associated documentation or information are expressly subject      Info: to the terms and conditions of the Altera Program License      Info: Subscription Agreement, the Altera Quartus Prime License Agreement,     Info: the Altera MegaCore Function License Agreement, or other      Info: applicable license agreement, including, without limitation,      Info: that your use is for the sole purpose of programming logic      Info: devices manufactured by Altera and sold by Altera or its      Info: authorized distributors.  Please refer to the applicable      Info: agreement for further details.     Info: Processing started: Sun Feb 07 13:52:08 2016 Info: Command: quartus_map AudioClk_audio_pll_0_audio_pll.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL Info (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set. Warning (20028): Parallel compilation is not licensed and has been disabled Info (12021): Found 1 design units, including 1 entities, in source file audioclk_audio_pll_0_audio_pll.v     Info (12023): Found entity 1: AudioClk_audio_pll_0_audio_pll File: C:/Users/Royai_2/AppData/Local/Temp/alt6838_2692565037019314034.dir/0001_audio_pll_gen/AudioClk_audio_pll_0_audio_pll.v Line: 2 Info (12127): Elaborating entity "AudioClk_audio_pll_0_audio_pll" for the top level hierarchy Info (12128): Elaborating entity "altera_pll" for hierarchy "altera_pll:altera_pll_i" File: C:/Users/Royai_2/AppData/Local/Temp/alt6838_2692565037019314034.dir/0001_audio_pll_gen/AudioClk_audio_pll_0_audio_pll.v Line: 85 Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus Info (12130): Elaborated megafunction instantiation "altera_pll:altera_pll_i" File: C:/Users/Royai_2/AppData/Local/Temp/alt6838_2692565037019314034.dir/0001_audio_pll_gen/AudioClk_audio_pll_0_audio_pll.v Line: 85 Info (12133): Instantiated megafunction "altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Royai_2/AppData/Local/Temp/alt6838_2692565037019314034.dir/0001_audio_pll_gen/AudioClk_audio_pll_0_audio_pll.v Line: 85     Info (12134): Parameter "fractional_vco_multiplier" = "false"     Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"     Info (12134): Parameter "operation_mode" = "direct"     Info (12134): Parameter "number_of_clocks" = "1"     Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"     Info (12134): Parameter "phase_shift0" = "0 ps"     Info (12134): Parameter "duty_cycle0" = "50"     Info (12134): Parameter "output_clock_frequency1" = "0 MHz"     Info (12134): Parameter "phase_shift1" = "0 ps"     Info (12134): Parameter "duty_cycle1" = "50"     Info (12134): Parameter "output_clock_frequency2" = "0 MHz"     Info (12134): Parameter "phase_shift2" = "0 ps"     Info (12134): Parameter "duty_cycle2" = "50"     Info (12134): Parameter "output_clock_frequency3" = "0 MHz"     Info (12134): Parameter "phase_shift3" = "0 ps"     Info (12134): Parameter "duty_cycle3" = "50"     Info (12134): Parameter "output_clock_frequency4" = "0 MHz"     Info (12134): Parameter "phase_shift4" = "0 ps"     Info (12134): Parameter "duty_cycle4" = "50"     Info (12134): Parameter "output_clock_frequency5" = "0 MHz"     Info (12134): Parameter "phase_shift5" = "0 ps"     Info (12134): Parameter "duty_cycle5" = "50"     Info (12134): Parameter "output_clock_frequency6" = "0 MHz"     Info (12134): Parameter "phase_shift6" = "0 ps"     Info (12134): Parameter "duty_cycle6" = "50"     Info (12134): Parameter "output_clock_frequency7" = "0 MHz"     Info (12134): Parameter "phase_shift7" = "0 ps"     Info (12134): Parameter "duty_cycle7" = "50"     Info (12134): Parameter "output_clock_frequency8" = "0 MHz"     Info (12134): Parameter "phase_shift8" = "0 ps"     Info (12134): Parameter "duty_cycle8" = "50"     Info (12134): Parameter "output_clock_frequency9" = "0 MHz"     Info (12134): Parameter "phase_shift9" = "0 ps"     Info (12134): Parameter "duty_cycle9" = "50"     Info (12134): Parameter "output_clock_frequency10" = "0 MHz"     Info (12134): Parameter "phase_shift10" = "0 ps"     Info (12134): Parameter "duty_cycle10" = "50"     Info (12134): Parameter "output_clock_frequency11" = "0 MHz"     Info (12134): Parameter "phase_shift11" = "0 ps"     Info (12134): Parameter "duty_cycle11" = "50"     Info (12134): Parameter "output_clock_frequency12" = "0 MHz"     Info (12134): Parameter "phase_shift12" = "0 ps"     Info (12134): Parameter "duty_cycle12" = "50"     Info (12134): Parameter "output_clock_frequency13" = "0 MHz"     Info (12134): Parameter "phase_shift13" = "0 ps"     Info (12134): Parameter "duty_cycle13" = "50"     Info (12134): Parameter "output_clock_frequency14" = "0 MHz"     Info (12134): Parameter "phase_shift14" = "0 ps"     Info (12134): Parameter "duty_cycle14" = "50"     Info (12134): Parameter "output_clock_frequency15" = "0 MHz"     Info (12134): Parameter "phase_shift15" = "0 ps"     Info (12134): Parameter "duty_cycle15" = "50"     Info (12134): Parameter "output_clock_frequency16" = "0 MHz"     Info (12134): Parameter "phase_shift16" = "0 ps"     Info (12134): Parameter "duty_cycle16" = "50"     Info (12134): Parameter "output_clock_frequency17" = "0 MHz"     Info (12134): Parameter "phase_shift17" = "0 ps"     Info (12134): Parameter "duty_cycle17" = "50"     Info (12134): Parameter "pll_type" = "General"     Info (12134): Parameter "pll_subtype" = "General" Info (281010): Generating sgate simulator netlist using Simgen SIMGEN_PROGRESS Start of Model generation -- 0% complete SIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete SIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete SIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning     Info: Peak virtual memory: 811 megabytes     Info: Processing ended: Sun Feb 07 13:53:32 2016     Info: Elapsed time: 00:01:24     Info: Total CPU time (on all processors): 00:00:04 Info (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful Info: Quartus Prime Shell was successful. 0 errors, 0 warnings     Info: Peak virtual memory: 327 megabytes     Info: Processing ended: Sun Feb 07 13:53:35 2016     Info: Elapsed time: 00:01:58     Info: Total CPU time (on all processors): 00:00:27
Info: audio_pll: Simgen was successful
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: AudioClk: Done "AudioClk" with 4 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd="C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioClk\AudioClk.spd" --output-directory="C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioClk/simulation/" --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioClk\AudioClk.spd --output-directory=C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioClk/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioClk/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioClk/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioClk/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	3 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioClk/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Royai_2/Documents/College/Senior Project/Altera_Karaoke_DE1_Quartus_15_1/AudioClk/simulation/.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioClk.qsys" --block-symbol-file --output-directory="C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioClk" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Altera_Karaoke_DE1_Quartus_15_1/AudioClk.qsys
Progress: Reading input file
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 15.1]
Progress: Parameterizing module audio_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioClk.qsys" --synthesis=VHDL --output-directory="C:\Users\Royai_2\Documents\College\Senior Project\Altera_Karaoke_DE1_Quartus_15_1\AudioClk\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Altera_Karaoke_DE1_Quartus_15_1/AudioClk.qsys
Progress: Reading input file
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 15.1]
Progress: Parameterizing module audio_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AudioClk: Generating AudioClk "AudioClk" for QUARTUS_SYNTH
Info: audio_pll_0: "AudioClk" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: AudioClk: Done "AudioClk" with 4 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
