Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: DemoWithMemCfg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DemoWithMemCfg.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DemoWithMemCfg"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : DemoWithMemCfg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : False
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllCtrl.vhd" in Library work.
Architecture behavioral of Entity clkdllctrl is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/DispCtrl.vhd" in Library work.
Architecture behavioral of Entity dispctrl is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/gnd10.vhd" in Library work.
Architecture behavioral of Entity gnd10 is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/MouseCtrl.vhd" in Library work.
Architecture behavioral of Entity mouse_controller is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/MouseCursor.vhd" in Library work.
Architecture behavioral of Entity mouse_displayer is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/Ps2Inerface.vhd" in Library work.
Architecture behavioral of Entity ps2interface is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/Synchro.vhd" in Library work.
Architecture behavioral of Entity synchro is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/VideoRom.vhd" in Library work.
Architecture behavioral of Entity videorom is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/BlockRamCtrl.vhd" in Library work.
Architecture behavioral of Entity blockramctrl is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/Bus8Or.vhd" in Library work.
Architecture behavioral of Entity bus8or is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllDiv16.vhd" in Library work.
Architecture behavioral of Entity clkdlldiv16 is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/CompSel.vhd" in Library work.
Architecture behavioral of Entity compsel is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/confreg.vhd" in Library work.
Architecture behavioral of Entity confreg is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" in Library work.
Architecture behavioral of Entity demo is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/dispMux.vhd" in Library work.
Architecture behavioral of Entity dispmux is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/EppCtrl.vhd" in Library work.
Architecture behavioral of Entity eppctrl is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/NexysOnBoardMemTest.vhd" in Library work.
Architecture behavioral of Entity nexysonboardmemtest is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/PinDrivers.vhd" in Library work.
Architecture behavioral of Entity pindrivers is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/shiftReg.vhd" in Library work.
Architecture behavioral of Entity shiftreg is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/VGAselect.vhd" in Library work.
Architecture behavioral of Entity vgaselect is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/EppSyncMux.vhd" in Library work.
Architecture behavioral of Entity eppsyncmux is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/NexysOnBoardMemCtrl.vhd" in Library work.
Architecture behavioral of Entity nexysonboardmemctrl is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" in Library work.
Architecture behavioral of Entity vgaps2demo_muser_demowithmemcfg is up to date.
Architecture behavioral of Entity demowithmemcfg is up to date.
Compiling vhdl file "C:/Users/Err/Desktop/Nexys 2 500K BIST/VgaPs2Demo.vhf" in Library work.
Architecture behavioral of Entity vgaps2demo is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DemoWithMemCfg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BlockRamCtrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Bus8Or> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ClkDllDiv16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CompSel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ConfReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Demo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DispMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EppCtrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NexysOnBoardMemTest> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PinDrivers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ShiftReg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VgaPs2Demo_MUSER_DemoWithMemCfg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VgaSelect> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <EppSyncMux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <NexysOnBoardMemCtrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clkdllctrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DispCtrl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gnd10> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mouse_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mouse_displayer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ps2interface> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Synchro> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VideoRom> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DemoWithMemCfg> in library <work> (Architecture <behavioral>).
WARNING:Xst:754 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" line 622: Unconnected inout port 'ckOut' of component 'ClkDllDiv16'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" line 683: Unconnected output port 'FlashByte' of component 'NexysOnBoardMemTest'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" line 683: Unconnected output port 'TestCtrlEnabled' of component 'NexysOnBoardMemTest'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" line 683: Unconnected output port 'HandShakeReqOut' of component 'NexysOnBoardMemTest'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" line 683: Unconnected output port 'ctlMsmDoneOut' of component 'NexysOnBoardMemTest'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" line 778: Unconnected output port 'MemCtrlEnabled' of component 'NexysOnBoardMemCtrl'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" line 778: Unconnected output port 'FlashByte' of component 'NexysOnBoardMemCtrl'.
Entity <DemoWithMemCfg> analyzed. Unit <DemoWithMemCfg> generated.

Analyzing Entity <BlockRamCtrl> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/BlockRamCtrl.vhd" line 199: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/BlockRamCtrl.vhd" line 202: Index value(s) does not match array range, simulation mismatch.
Entity <BlockRamCtrl> analyzed. Unit <BlockRamCtrl> generated.

Analyzing Entity <Bus8Or> in library <work> (Architecture <behavioral>).
Entity <Bus8Or> analyzed. Unit <Bus8Or> generated.

Analyzing Entity <ClkDllDiv16> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllDiv16.vhd" line 85: Unconnected output port 'CLK0' of component 'CLKDLL'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllDiv16.vhd" line 85: Unconnected output port 'CLK180' of component 'CLKDLL'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllDiv16.vhd" line 85: Unconnected output port 'CLK270' of component 'CLKDLL'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllDiv16.vhd" line 85: Unconnected output port 'CLK90' of component 'CLKDLL'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllDiv16.vhd" line 85: Unconnected output port 'LOCKED' of component 'CLKDLL'.
WARNING:Xst:2211 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllDiv16.vhd" line 85: Instantiating black box module <CLKDLL>.
    Set user-defined property "CLKDV_DIVIDE =  16.0000000000000000" for instance <CLKDLL_inst> in unit <ClkDllDiv16>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <CLKDLL_inst> in unit <ClkDllDiv16>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <CLKDLL_inst> in unit <ClkDllDiv16>.
Entity <ClkDllDiv16> analyzed. Unit <ClkDllDiv16> generated.

Analyzing Entity <CompSel> in library <work> (Architecture <behavioral>).
Entity <CompSel> analyzed. Unit <CompSel> generated.

Analyzing Entity <ConfReg> in library <work> (Architecture <behavioral>).
Entity <ConfReg> analyzed. Unit <ConfReg> generated.

Analyzing Entity <Demo> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 190: Width mismatch. <NextSnake> has a width of 42 bits but assigned expression is 36-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 192: Width mismatch. <NextSnake> has a width of 42 bits but assigned expression is 36-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 200: Width mismatch. <NextSnake<0>> has a width of 6 bits but assigned expression is 7-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 202: Width mismatch. <NextSnake<0>> has a width of 6 bits but assigned expression is 7-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 204: Width mismatch. <NextSnake<0>> has a width of 6 bits but assigned expression is 5-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 206: Width mismatch. <NextSnake<0>> has a width of 6 bits but assigned expression is 5-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 212: Width mismatch. <NextSnake<0>> has a width of 6 bits but assigned expression is 4-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 214: Width mismatch. <NextSnake<0>> has a width of 6 bits but assigned expression is 4-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 222: Width mismatch. <NextSnake<0>> has a width of 6 bits but assigned expression is 7-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 224: Width mismatch. <NextSnake<0>> has a width of 6 bits but assigned expression is 7-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 228: Width mismatch. <NextSnake<0>> has a width of 6 bits but assigned expression is 5-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 230: Width mismatch. <NextSnake<0>> has a width of 6 bits but assigned expression is 5-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 232: Width mismatch. <NextSnake<0>> has a width of 6 bits but assigned expression is 4-bit wide.
WARNING:Xst:1610 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 234: Width mismatch. <NextSnake<0>> has a width of 6 bits but assigned expression is 4-bit wide.
WARNING:Xst:819 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 186: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Target>, <NextTarget>, <Direction>
WARNING:Xst:819 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 249: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Target>
WARNING:Xst:819 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd" line 266: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <segPwm>, <Target>
Entity <Demo> analyzed. Unit <Demo> generated.

Analyzing Entity <DispMux> in library <work> (Architecture <behavioral>).
Entity <DispMux> analyzed. Unit <DispMux> generated.

Analyzing Entity <EppCtrl> in library <work> (Architecture <behavioral>).
    Set property "fsm_extract = no" for signal <stEppCur>.
    Set property "fsm_encoding = user" for signal <stEppCur>.
    Set property "signal_encoding = user" for signal <stEppCur>.
    Set property "fsm_extract = no" for signal <stEppNext>.
    Set property "fsm_encoding = user" for signal <stEppNext>.
    Set property "signal_encoding = user" for signal <stEppNext>.
WARNING:Xst:819 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/EppCtrl.vhd" line 307: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <EppAstb>, <EppDstb>, <HandShakeReqIn>, <ctlEppDoneIn>
Entity <EppCtrl> analyzed. Unit <EppCtrl> generated.

Analyzing Entity <NexysOnBoardMemTest> in library <work> (Architecture <behavioral>).
    Set property "fsm_extract = no" for signal <stTestCur>.
    Set property "fsm_encoding = user" for signal <stTestCur>.
    Set property "signal_encoding = user" for signal <stTestCur>.
    Set property "fsm_extract = no" for signal <stTestNext>.
    Set property "fsm_encoding = user" for signal <stTestNext>.
    Set property "signal_encoding = user" for signal <stTestNext>.
    Set property "fsm_extract = no" for signal <stMsmCur>.
    Set property "fsm_encoding = user" for signal <stMsmCur>.
    Set property "signal_encoding = user" for signal <stMsmCur>.
    Set property "fsm_extract = no" for signal <stMsmNext>.
    Set property "fsm_encoding = user" for signal <stMsmNext>.
    Set property "signal_encoding = user" for signal <stMsmNext>.
WARNING:Xst:790 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/NexysOnBoardMemTest.vhd" line 563: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1561 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/NexysOnBoardMemTest.vhd" line 738: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/NexysOnBoardMemTest.vhd" line 593: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <regMemAdr>, <stMsmCur>, <regMemRdData>, <regMemWrData>, <flagRightCode>
INFO:Xst:1561 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/NexysOnBoardMemTest.vhd" line 819: Mux is complete : default of case is discarded
WARNING:Xst:819 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/NexysOnBoardMemTest.vhd" line 768: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <stTestCur>, <flagTestRun>, <flagMsmWrCycle>, <DelayCnt>
WARNING:Xst:819 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/NexysOnBoardMemTest.vhd" line 872: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <stTestCur>, <regMemRdData>
Entity <NexysOnBoardMemTest> analyzed. Unit <NexysOnBoardMemTest> generated.

Analyzing Entity <PinDrivers> in library <work> (Architecture <behavioral>).
Entity <PinDrivers> analyzed. Unit <PinDrivers> generated.

Analyzing Entity <ShiftReg> in library <work> (Architecture <behavioral>).
Entity <ShiftReg> analyzed. Unit <ShiftReg> generated.

Analyzing Entity <VgaPs2Demo_MUSER_DemoWithMemCfg> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" line 187: Unconnected output port 'middle' of component 'mouse_controller'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" line 187: Unconnected output port 'right' of component 'mouse_controller'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" line 187: Unconnected output port 'new_event' of component 'mouse_controller'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" line 187: Unconnected output port 'zpos' of component 'mouse_controller'.
    Set property "rom_extract = yes" for unit <mouse_displayer>.
    Set property "rom_style = distributed" for unit <mouse_displayer>.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf" line 223: Unconnected output port 'busy' of component 'ps2interface'.
    Set property "rom_extract = yes" for unit <ps2interface>.
    Set property "rom_style = distributed" for unit <ps2interface>.
Entity <VgaPs2Demo_MUSER_DemoWithMemCfg> analyzed. Unit <VgaPs2Demo_MUSER_DemoWithMemCfg> generated.

Analyzing Entity <clkdllctrl> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllCtrl.vhd" line 73: Unconnected output port 'CLK0' of component 'CLKDLL'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllCtrl.vhd" line 73: Unconnected output port 'CLK180' of component 'CLKDLL'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllCtrl.vhd" line 73: Unconnected output port 'CLK270' of component 'CLKDLL'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllCtrl.vhd" line 73: Unconnected output port 'CLK90' of component 'CLKDLL'.
WARNING:Xst:753 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllCtrl.vhd" line 73: Unconnected output port 'LOCKED' of component 'CLKDLL'.
WARNING:Xst:2211 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllCtrl.vhd" line 73: Instantiating black box module <CLKDLL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <CLKDLL_inst> in unit <clkdllctrl>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <CLKDLL_inst> in unit <clkdllctrl>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <CLKDLL_inst> in unit <clkdllctrl>.
Entity <clkdllctrl> analyzed. Unit <clkdllctrl> generated.

Analyzing Entity <DispCtrl> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/DispCtrl.vhd" line 84: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Horigin>, <Vorigin>, <inRed>, <inGreen>, <inBlue>
Entity <DispCtrl> analyzed. Unit <DispCtrl> generated.

Analyzing Entity <gnd10> in library <work> (Architecture <behavioral>).
Entity <gnd10> analyzed. Unit <gnd10> generated.

Analyzing Entity <mouse_controller> in library <work> (Architecture <behavioral>).
Entity <mouse_controller> analyzed. Unit <mouse_controller> generated.

Analyzing Entity <mouse_displayer> in library <work> (Architecture <behavioral>).
Entity <mouse_displayer> analyzed. Unit <mouse_displayer> generated.

Analyzing Entity <ps2interface> in library <work> (Architecture <behavioral>).
Entity <ps2interface> analyzed. Unit <ps2interface> generated.

Analyzing Entity <Synchro> in library <work> (Architecture <behavioral>).
Entity <Synchro> analyzed. Unit <Synchro> generated.

Analyzing Entity <VideoRom> in library <work> (Architecture <behavioral>).
Entity <VideoRom> analyzed. Unit <VideoRom> generated.

Analyzing Entity <VgaSelect> in library <work> (Architecture <behavioral>).
Entity <VgaSelect> analyzed. Unit <VgaSelect> generated.

Analyzing Entity <EppSyncMux> in library <work> (Architecture <behavioral>).
Entity <EppSyncMux> analyzed. Unit <EppSyncMux> generated.

Analyzing Entity <NexysOnBoardMemCtrl> in library <work> (Architecture <behavioral>).
    Set property "fsm_extract = no" for signal <stMsmCur>.
    Set property "fsm_encoding = user" for signal <stMsmCur>.
    Set property "signal_encoding = user" for signal <stMsmCur>.
    Set property "fsm_extract = no" for signal <stMsmNext>.
    Set property "fsm_encoding = user" for signal <stMsmNext>.
    Set property "signal_encoding = user" for signal <stMsmNext>.
WARNING:Xst:819 - "C:/Users/Err/Desktop/Nexys 2 500K BIST/NexysOnBoardMemCtrl.vhd" line 661: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ctlMsmStartIn>, <ComponentSelect>, <regEppAdrIn>, <ctlMcrWord>, <ctlEppRdCycleIn>, <regMemAdr>, <DelayCnt>, <busMemIn>
Entity <NexysOnBoardMemCtrl> analyzed. Unit <NexysOnBoardMemCtrl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BlockRamCtrl>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/BlockRamCtrl.vhd".
WARNING:Xst:647 - Input <Stream6Bytes<47>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 24576x8-bit single-port RAM <Mram_RamData> for signal <RamData>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 17                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | UsbClk                    (rising_edge)        |
    | Power Up State     | stidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <UsbPktEnd>.
    Found 15-bit updown counter for signal <adrCounter>.
    Found 32-bit down counter for signal <byteCounter>.
    Found 8-bit register for signal <RamDO>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <BlockRamCtrl> synthesized.


Synthesizing Unit <Bus8Or>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/Bus8Or.vhd".
Unit <Bus8Or> synthesized.


Synthesizing Unit <CompSel>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/CompSel.vhd".
Unit <CompSel> synthesized.


Synthesizing Unit <ConfReg>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/confreg.vhd".
WARNING:Xst:646 - Signal <configReg<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <configReg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <ConfReg> synthesized.


Synthesizing Unit <DispMux>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/dispMux.vhd".
    Found 4-bit register for signal <btnOld>.
    Found 3-bit up counter for signal <init>.
    Found 1-bit register for signal <sel>.
    Found 8-bit comparator not equal for signal <sel$cmp_ne0000> created at line 69.
    Found 4-bit comparator not equal for signal <sel$cmp_ne0001> created at line 69.
    Found 8-bit register for signal <swOld>.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <DispMux> synthesized.


Synthesizing Unit <EppCtrl>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/EppCtrl.vhd".
    Found 8-bit register for signal <regEppAdrOut>.
    Found 1-bit register for signal <ctlEppRdCycleOut>.
    Found 3-bit register for signal <stEppCur>.
    Found 3-bit 8-to-1 multiplexer for signal <stEppNext>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <EppCtrl> synthesized.


Synthesizing Unit <NexysOnBoardMemTest>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/NexysOnBoardMemTest.vhd".
WARNING:Xst:647 - Input <ctlMsmDwrIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EppWrDataIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctlEppRdCycleIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RamWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <regEppAdrIn<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ctlMsmStartIn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <ctlMsmDoneOut> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FlashStSts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <ctlMsmWrCmd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <busMemOut> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4x35-bit ROM for signal <cntTimer_16_15$rom0000>.
    Found 1-of-4 decoder for signal <an>.
    Found 16-bit tristate buffer for signal <MemDB>.
    Found 1-bit tristate buffer for signal <RamClk>.
    Found 1-bit tristate buffer for signal <RamUB>.
    Found 1-bit tristate buffer for signal <RamCre>.
    Found 1-bit tristate buffer for signal <FlashCS>.
    Found 1-bit tristate buffer for signal <MemOE>.
    Found 23-bit tristate buffer for signal <MemAdr>.
    Found 1-bit tristate buffer for signal <MemWR>.
    Found 1-bit tristate buffer for signal <RamAdv>.
    Found 1-bit tristate buffer for signal <FlashRp>.
    Found 1-bit tristate buffer for signal <RamCS>.
    Found 1-bit tristate buffer for signal <FlashByte>.
    Found 1-bit tristate buffer for signal <RamLB>.
    Found 26-bit up counter for signal <cntTimer>.
    Found 5-bit up counter for signal <DelayCnt>.
    Found 23-bit register for signal <regMemAdr<23:1>>.
    Found 8-bit adder for signal <regMemAdr_15_8$add0000> created at line 511.
    Found 8-bit adder for signal <regMemAdr_23_16$add0000> created at line 530.
    Found 7-bit adder for signal <regMemAdr_7_1$add0000> created at line 493.
    Found 16-bit register for signal <regMemRdData>.
    Found 16-bit register for signal <regMemWrData>.
    Found 16-bit adder for signal <regMemWrData$addsub0000> created at line 575.
    Found 3-bit register for signal <stMsmCur>.
    Found 3-bit 8-to-1 multiplexer for signal <stMsmNext>.
    Found 4-bit register for signal <stTestCur>.
    Found 4-bit 16-to-1 multiplexer for signal <stTestNext>.
    Found 16-bit comparator not equal for signal <stTestNext$cmp_ne0000> created at line 635.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  62 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Decoder(s).
	inferred  50 Tristate(s).
Unit <NexysOnBoardMemTest> synthesized.


Synthesizing Unit <PinDrivers>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/PinDrivers.vhd".
WARNING:Xst:647 - Input <adrIn<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adrIn<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <ps2C>.
    Found 1-bit tristate buffer for signal <ps2D>.
    Found 8-bit register for signal <rgbOut>.
    Found 2-bit register for signal <syncOut>.
    Found 1-bit register for signal <rsTx>.
    Found 68-bit tristate buffer for signal <pIO>.
    Found 68-bit register for signal <pIOInt>.
    Found 2-bit register for signal <ps2Int>.
    Summary:
	inferred  81 D-type flip-flop(s).
	inferred  70 Tristate(s).
Unit <PinDrivers> synthesized.


Synthesizing Unit <ShiftReg>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/shiftReg.vhd".
    Found 48-bit register for signal <ShiftReg6>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <ShiftReg> synthesized.


Synthesizing Unit <VgaSelect>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/VGAselect.vhd".
WARNING:Xst:647 - Input <greenDemoIn<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <blueDemoIn<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <redDemoIn<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <VgaSelect> synthesized.


Synthesizing Unit <EppSyncMux>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/EppSyncMux.vhd".
    Found 8-bit tristate buffer for signal <UsbDB>.
    Summary:
	inferred   8 Tristate(s).
Unit <EppSyncMux> synthesized.


Synthesizing Unit <NexysOnBoardMemCtrl>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/NexysOnBoardMemCtrl.vhd".
WARNING:Xst:647 - Input <RamWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FlashStSts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit tristate buffer for signal <MemDB>.
    Found 1-bit tristate buffer for signal <RamClk>.
    Found 1-bit tristate buffer for signal <RamUB>.
    Found 1-bit tristate buffer for signal <RamCre>.
    Found 1-bit tristate buffer for signal <FlashCS>.
    Found 1-bit tristate buffer for signal <MemOE>.
    Found 23-bit tristate buffer for signal <MemAdr>.
    Found 1-bit tristate buffer for signal <MemWR>.
    Found 1-bit tristate buffer for signal <RamAdv>.
    Found 1-bit tristate buffer for signal <FlashRp>.
    Found 1-bit tristate buffer for signal <RamCS>.
    Found 1-bit tristate buffer for signal <FlashByte>.
    Found 1-bit tristate buffer for signal <RamLB>.
    Found 5-bit up counter for signal <DelayCnt>.
    Found 24-bit register for signal <regMemAdr>.
    Found 8-bit adder for signal <regMemAdr_15_8$add0000> created at line 572.
    Found 8-bit adder for signal <regMemAdr_23_16$add0000> created at line 589.
    Found 8-bit adder for signal <regMemAdr_7_0$add0000> created at line 556.
    Found 8-bit register for signal <regMemCtl>.
    Found 8-bit register for signal <regMemRdData>.
    Found 8-bit register for signal <regMemRdDataAux>.
    Found 16-bit register for signal <regMemWrData>.
    Found 4-bit register for signal <stMsmCur>.
    Found 4-bit 16-to-1 multiplexer for signal <stMsmNext>.
    Summary:
	inferred   1 Counter(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
	inferred  50 Tristate(s).
Unit <NexysOnBoardMemCtrl> synthesized.


Synthesizing Unit <DispCtrl>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/DispCtrl.vhd".
WARNING:Xst:647 - Input <Hcnt<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Vcnt<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <Horigin>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Vorigin>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 6-bit subtractor for signal <adrVideoLine>.
    Found 8-bit subtractor for signal <adrVideoPixel>.
    Found 28-bit up counter for signal <cntDyn>.
    Found 8-bit subtractor for signal <outBlue$sub0000> created at line 101.
    Found 8-bit subtractor for signal <outGreen$sub0000> created at line 98.
    Found 32-bit adder for signal <outRed$add0000> created at line 87.
    Found 32-bit adder for signal <outRed$add0001> created at line 87.
    Found 8-bit subtractor for signal <outRed$addsub0000> created at line 95.
    Found 32-bit comparator greater for signal <outRed$cmp_gt0000> created at line 87.
    Found 32-bit comparator greater for signal <outRed$cmp_gt0001> created at line 87.
    Found 10-bit comparator less for signal <outRed$cmp_lt0000> created at line 86.
    Found 10-bit comparator less for signal <outRed$cmp_lt0001> created at line 86.
    Found 32-bit comparator less for signal <outRed$cmp_lt0002> created at line 87.
    Found 32-bit comparator less for signal <outRed$cmp_lt0003> created at line 87.
    Found 11-bit adder for signal <outRed$sub0000> created at line 95.
    Found 8-bit subtractor for signal <outRed$sub0001> created at line 95.
    Summary:
	inferred   1 Counter(s).
	inferred   9 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <DispCtrl> synthesized.


Synthesizing Unit <gnd10>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/gnd10.vhd".
Unit <gnd10> synthesized.


Synthesizing Unit <mouse_controller>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/MouseCtrl.vhd".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 34                                             |
    | Transitions        | 91                                             |
    | Inputs             | 8                                              |
    | Outputs            | 20                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset                                          |
    | Power Up State     | reset                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <tx_data>.
    Found 1-bit register for signal <new_event>.
    Found 4-bit register for signal <zpos>.
    Found 1-bit register for signal <right>.
    Found 1-bit register for signal <middle>.
    Found 1-bit register for signal <left>.
    Found 10-bit register for signal <ypos>.
    Found 10-bit register for signal <xpos>.
    Found 1-bit register for signal <write>.
    Found 1-bit register for signal <haswheel>.
    Found 1-bit register for signal <left_down>.
    Found 1-bit register for signal <middle_down>.
    Found 1-bit register for signal <right_down>.
    Found 8-bit register for signal <x_inc>.
    Found 11-bit adder for signal <x_inter$add0001> created at line 366.
    Found 10-bit register for signal <x_max>.
    Found 1-bit register for signal <x_new>.
    Found 1-bit register for signal <x_overflow>.
    Found 11-bit register for signal <x_pos>.
    Found 11-bit adder for signal <x_pos$addsub0000> created at line 390.
    Found 11-bit comparator greater for signal <x_pos$cmp_gt0000> created at line 394.
    Found 1-bit register for signal <x_sign>.
    Found 8-bit register for signal <y_inc>.
    Found 8-bit adder for signal <y_inc$addsub0000> created at line 966.
    Found 11-bit adder for signal <y_inter$add0001> created at line 430.
    Found 10-bit register for signal <y_max>.
    Found 1-bit register for signal <y_new>.
    Found 1-bit register for signal <y_overflow>.
    Found 11-bit register for signal <y_pos>.
    Found 11-bit adder for signal <y_pos$addsub0000> created at line 454.
    Found 11-bit comparator greater for signal <y_pos$cmp_gt0000> created at line 458.
    Found 1-bit register for signal <y_sign>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 105 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <mouse_controller> synthesized.


Synthesizing Unit <mouse_displayer>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/MouseCursor.vhd".
    Found 256x2-bit ROM for signal <mousepixel$rom0000> created at line 198.
    Found 4-bit register for signal <blue_out>.
    Found 4-bit register for signal <red_out>.
    Found 4-bit register for signal <green_out>.
    Found 10-bit adder for signal <$add0000> created at line 205.
    Found 10-bit adder for signal <$add0001> created at line 205.
    Found 1-bit register for signal <enable_mouse_display>.
    Found 11-bit comparator greatequal for signal <enable_mouse_display$cmp_ge0000> created at line 205.
    Found 11-bit comparator greatequal for signal <enable_mouse_display$cmp_ge0001> created at line 205.
    Found 11-bit comparator less for signal <enable_mouse_display$cmp_lt0000> created at line 205.
    Found 11-bit comparator less for signal <enable_mouse_display$cmp_lt0001> created at line 205.
    Found 2-bit register for signal <mousepixel>.
    Found 11-bit subtractor for signal <temp_diff$sub0000> created at line 181.
    Found 11-bit subtractor for signal <temp_diff0$sub0000> created at line 191.
    Found 4-bit register for signal <xdiff>.
    Found 4-bit register for signal <ydiff>.
    Summary:
	inferred   1 ROM(s).
	inferred  23 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <mouse_displayer> synthesized.


Synthesizing Unit <ps2interface>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/Ps2Inerface.vhd".
    Found 256x1-bit ROM for signal <tx_parity$rom0000> created at line 413.
    Found 256x1-bit ROM for signal <rx_parity$rom0000> created at line 410.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 39                                             |
    | Inputs             | 10                                             |
    | Outputs            | 19                                             |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <ps2_clk>.
    Found 1-bit register for signal <read>.
    Found 8-bit register for signal <rx_data>.
    Found 1-bit tristate buffer for signal <ps2_data>.
    Found 1-bit register for signal <err>.
    Found 4-bit up counter for signal <bit_count>.
    Found 4-bit up counter for signal <clk_count>.
    Found 1-bit register for signal <clk_inter>.
    Found 1-bit xor2 for signal <clk_inter$xor0000> created at line 365.
    Found 4-bit up counter for signal <data_count>.
    Found 1-bit register for signal <data_inter>.
    Found 1-bit xor2 for signal <data_inter$xor0000> created at line 389.
    Found 14-bit up counter for signal <delay_100us_count>.
    Found 1-bit register for signal <delay_100us_done>.
    Found 11-bit up counter for signal <delay_20us_count>.
    Found 1-bit register for signal <delay_20us_done>.
    Found 6-bit up counter for signal <delay_63clk_count>.
    Found 1-bit register for signal <delay_63clk_done>.
    Found 11-bit register for signal <frame>.
    Found 1-bit register for signal <load_rx_data>.
    Found 1-bit xor2 for signal <load_rx_data$xor0000> created at line 490.
    Found 1-bit register for signal <load_tx_data>.
    Found 1-bit register for signal <ps2_clk_clean>.
    Found 1-bit register for signal <ps2_clk_h>.
    Found 1-bit register for signal <ps2_clk_s>.
    Found 1-bit register for signal <ps2_data_clean>.
    Found 1-bit register for signal <ps2_data_h>.
    Found 1-bit register for signal <ps2_data_s>.
    Found 1-bit register for signal <rx_parity>.
    Found 1-bit register for signal <tx_parity>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 ROM(s).
	inferred   6 Counter(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <ps2interface> synthesized.


Synthesizing Unit <Synchro>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/Synchro.vhd".
    Found 1-bit tristate buffer for signal <HS>.
    Found 1-bit tristate buffer for signal <VS>.
    Found 10-bit up counter for signal <intHcnt>.
    Found 10-bit up counter for signal <intVcnt>.
    Found 1-bit register for signal <Mtridata_HS> created at line 64.
    Found 1-bit register for signal <Mtridata_VS> created at line 71.
    Found 1-bit register for signal <Mtrien_HS> created at line 64.
    Found 1-bit register for signal <Mtrien_VS> created at line 71.
    Summary:
	inferred   2 Counter(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Tristate(s).
Unit <Synchro> synthesized.


Synthesizing Unit <VideoRom>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/VideoRom.vhd".
WARNING:Xst:1781 - Signal <Rom> is used but never assigned. Tied to default value.
    Found 16x12-bit ROM for signal <varindex0000$rom0000>.
    Found 16384x4-bit ROM for signal <$varindex0000> created at line 114.
    Summary:
	inferred   2 ROM(s).
Unit <VideoRom> synthesized.


Synthesizing Unit <ClkDllDiv16>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllDiv16.vhd".
WARNING:Xst:1780 - Signal <ckX2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ClkDllDiv16> synthesized.


Synthesizing Unit <Demo>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/Demo.vhd".
WARNING:Xst:1780 - Signal <segPwm<7>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4x4-bit ROM for signal <an$mux0001> created at line 255.
    Found 8-bit updown counter for signal <cmpPwm>.
    Found 17-bit up counter for signal <cntDiv>.
    Found 1-bit register for signal <Direction<0>>.
    Found 3-bit comparator greatequal for signal <Direction_0$cmp_ge0000> created at line 171.
    Found 3-bit comparator lessequal for signal <Direction_0$cmp_le0000> created at line 168.
    Found 3-bit comparator not equal for signal <Direction_0$cmp_ne0000>.
    Found 3-bit comparator equal for signal <dp$cmp_eq0000> created at line 274.
    Found 8-bit comparator less for signal <led_0$cmp_lt0000> created at line 137.
    Found 8-bit comparator less for signal <led_1$cmp_lt0000> created at line 137.
    Found 8-bit comparator less for signal <led_2$cmp_lt0000> created at line 137.
    Found 8-bit comparator less for signal <led_3$cmp_lt0000> created at line 137.
    Found 8-bit comparator less for signal <led_4$cmp_lt0000> created at line 137.
    Found 8-bit comparator less for signal <led_5$cmp_lt0000> created at line 137.
    Found 8-bit comparator less for signal <led_6$cmp_lt0000> created at line 137.
    Found 8-bit comparator less for signal <led_7$cmp_lt0000> created at line 137.
    Found 3-bit adder carry out for signal <NextSnake<0>_0$addsub0000> created at line 221.
    Found 3-bit adder carry out for signal <NextSnake<0>_0$addsub0001> created at line 222.
    Found 3-bit adder carry out for signal <NextSnake<0>_0$addsub0002> created at line 224.
    Found 4-bit comparator equal for signal <NextSnake<0>_0$cmp_eq0000>.
    Found 4-bit comparator equal for signal <NextSnake<0>_0$cmp_eq0001>.
    Found 4-bit comparator equal for signal <NextSnake<0>_0$cmp_eq0002>.
    Found 4-bit comparator equal for signal <NextSnake<0>_0$cmp_eq0009>.
    Found 4-bit comparator equal for signal <NextSnake<0>_0$cmp_eq0010>.
    Found 4-bit comparator equal for signal <NextSnake<0>_0$cmp_eq0011>.
    Found 3-bit addsub for signal <NextSnake<0>_0$share0000> created at line 198.
    Found 4-bit subtractor for signal <NextSnake<0>_0$sub0000> created at line 199.
    Found 4-bit subtractor for signal <NextSnake<0>_0$sub0001> created at line 200.
    Found 4-bit subtractor for signal <NextSnake<0>_0$sub0002> created at line 202.
    Found 3-bit comparator equal for signal <NextSnake<4>_1$cmp_eq0000>.
    Found 3-bit comparator greater for signal <NextSnake<4>_1$cmp_gt0000> created at line 189.
    Found 3-bit comparator less for signal <NextSnake<4>_1$cmp_lt0000> created at line 190.
    Found 2-bit register for signal <NextTarget>.
    Found 3-bit comparator equal for signal <seg_0$cmp_eq0000>.
    Found 3-bit comparator equal for signal <seg_0$cmp_eq0002>.
    Found 3-bit comparator equal for signal <seg_0$cmp_eq0004>.
    Found 3-bit comparator equal for signal <seg_0$cmp_eq0006>.
    Found 3-bit comparator equal for signal <seg_0$cmp_eq0008>.
    Found 3-bit comparator equal for signal <seg_0$cmp_eq0010>.
    Found 3-bit comparator equal for signal <seg_0$cmp_eq0012>.
    Found 6-bit register for signal <Snake<0>>.
    Found 6-bit register for signal <Snake<1>>.
    Found 6-bit register for signal <Snake<2>>.
    Found 6-bit register for signal <Snake<3>>.
    Found 6-bit register for signal <Snake<4>>.
    Found 6-bit register for signal <Snake<5>>.
    Found 6-bit register for signal <Snake<6>>.
    Found 3-bit register for signal <Target>.
    Summary:
	inferred   1 ROM(s).
	inferred   9 Counter(s).
	inferred  48 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred  28 Comparator(s).
Unit <Demo> synthesized.


Synthesizing Unit <clkdllctrl>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/clkDllCtrl.vhd".
WARNING:Xst:1780 - Signal <ckX2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <clkdllctrl> synthesized.


Synthesizing Unit <VgaPs2Demo_MUSER_DemoWithMemCfg>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf".
Unit <VgaPs2Demo_MUSER_DemoWithMemCfg> synthesized.


Synthesizing Unit <DemoWithMemCfg>.
    Related source file is "C:/Users/Err/Desktop/Nexys 2 500K BIST/DemoWithMemCfg.vhf".
Unit <DemoWithMemCfg> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 24576x8-bit single-port RAM                           : 1
# ROMs                                                 : 7
 16384x4-bit ROM                                       : 1
 16x12-bit ROM                                         : 1
 256x1-bit ROM                                         : 2
 256x2-bit ROM                                         : 1
 4x35-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 32
 10-bit adder                                          : 2
 11-bit adder                                          : 5
 11-bit subtractor                                     : 2
 16-bit adder                                          : 1
 3-bit adder carry out                                 : 3
 3-bit addsub                                          : 1
 32-bit adder                                          : 2
 4-bit subtractor                                      : 3
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 6
 8-bit subtractor                                      : 5
# Counters                                             : 24
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 15-bit updown counter                                 : 1
 17-bit up counter                                     : 1
 26-bit up counter                                     : 1
 28-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit down counter                                   : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 8-bit updown counter                                  : 8
# Registers                                            : 282
 1-bit register                                        : 232
 10-bit register                                       : 4
 11-bit register                                       : 2
 16-bit register                                       : 2
 2-bit register                                        : 4
 3-bit register                                        : 17
 4-bit register                                        : 9
 8-bit register                                        : 12
# Latches                                              : 2
 32-bit latch                                          : 2
# Comparators                                          : 43
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 2
 16-bit comparator not equal                           : 1
 3-bit comparator equal                                : 9
 3-bit comparator greatequal                           : 1
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 1
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 1
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 2
 4-bit comparator equal                                : 6
 4-bit comparator not equal                            : 1
 8-bit comparator less                                 : 8
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 4
 3-bit 8-to-1 multiplexer                              : 2
 4-bit 16-to-1 multiplexer                             : 2
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Tristates                                            : 101
 1-bit tristate buffer                                 : 96
 16-bit tristate buffer                                : 2
 23-bit tristate buffer                                : 2
 8-bit tristate buffer                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <instVgaPs2Demo/instPs2Interface/state/FSM> on signal <state[1:17]> with one-hot encoding.
-------------------------------------------------
 State                      | Encoding
-------------------------------------------------
 idle                       | 00000000000000001
 rx_clk_h                   | 00000000000100000
 rx_clk_l                   | 00000000001000000
 rx_down_edge               | 00000000000000010
 rx_error_parity            | 00000000000001000
 rx_data_ready              | 00000000000010000
 tx_force_clk_l             | 00000000000000100
 tx_bring_data_down         | 00000000010000000
 tx_release_clk             | 00000000100000000
 tx_first_wait_down_edge    | 00000001000000000
 tx_clk_l                   | 00000010000000000
 tx_wait_up_edge            | 00000100000000000
 tx_clk_h                   | 00010000000000000
 tx_wait_up_edge_before_ack | 00001000000000000
 tx_wait_ack                | 00100000000000000
 tx_received_ack            | 01000000000000000
 tx_error_no_ack            | 10000000000000000
-------------------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <instVgaPs2Demo/instMouseController/state/FSM> on signal <state[1:34]> with one-hot encoding.
---------------------------------------------------------------------------
 State                               | Encoding
---------------------------------------------------------------------------
 reset                               | 0000000000000000000000000000000001
 reset_wait_ack                      | 0000000000000000000000000000000010
 reset_wait_bat_completion           | 0000000000000000000000000000000100
 reset_wait_id                       | 0000000000000000000000000000001000
 reset_set_sample_rate_200           | 0000000000000000000000000000010000
 reset_set_sample_rate_200_wait_ack  | 0000000000000000000000000000100000
 reset_send_sample_rate_200          | 0000000000000000000000000001000000
 reset_send_sample_rate_200_wait_ack | 0000000000000000000000000010000000
 reset_set_sample_rate_100           | 0000000000000000000000000100000000
 reset_set_sample_rate_100_wait_ack  | 0000000000000000000000001000000000
 reset_send_sample_rate_100          | 0000000000000000000000010000000000
 reset_send_sample_rate_100_wait_ack | 0000000000000000000000100000000000
 reset_set_sample_rate_80            | 0000000000000000000001000000000000
 reset_set_sample_rate_80_wait_ack   | 0000000000000000000010000000000000
 reset_send_sample_rate_80           | 0000000000000000000100000000000000
 reset_send_sample_rate_80_wait_ack  | 0000000000000000001000000000000000
 reset_read_id                       | 0000000000000000010000000000000000
 reset_read_id_wait_ack              | 0000000000000000100000000000000000
 reset_read_id_wait_id               | 0000000000000001000000000000000000
 reset_set_resolution                | 0000000000000010000000000000000000
 reset_set_resolution_wait_ack       | 0000000000000100000000000000000000
 reset_send_resolution               | 0000000000001000000000000000000000
 reset_send_resolution_wait_ack      | 0000000000010000000000000000000000
 reset_set_sample_rate_40            | 0000000000100000000000000000000000
 reset_set_sample_rate_40_wait_ack   | 0000000001000000000000000000000000
 reset_send_sample_rate_40           | 0000000010000000000000000000000000
 reset_send_sample_rate_40_wait_ack  | 0000000100000000000000000000000000
 reset_enable_reporting              | 0000001000000000000000000000000000
 reset_enable_reporting_wait_ack     | 0000010000000000000000000000000000
 read_byte_1                         | 0000100000000000000000000000000000
 read_byte_2                         | 0001000000000000000000000000000000
 read_byte_3                         | 0010000000000000000000000000000000
 read_byte_4                         | 0100000000000000000000000000000000
 mark_new_event                      | 1000000000000000000000000000000000
---------------------------------------------------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <instBlockRamCtrl/state/FSM> on signal <state[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 stidle    | 000
 stwait    | 001
 stout     | 010
 stinstart | 011
 stin      | 100
 stinstop  | 101
-----------------------
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_7> has a constant value of 0 in block <instMouseController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_8> has a constant value of 0 in block <instMouseController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_5> has a constant value of 0 in block <instMouseController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_max_9> has a constant value of 0 in block <instMouseController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_HS> (without init value) has a constant value of 0 in block <instSynchro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Mtridata_VS> (without init value) has a constant value of 0 in block <instSynchro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Target_2> has a constant value of 0 in block <instDemo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <13>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <15>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <16>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <17>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <19>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <20>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <21>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <22>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <23>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <24>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <25>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <26>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <27>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <28>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <29>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <31>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <11>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <12>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <configReg_1> of sequential type is unconnected in block <instConfReg>.
WARNING:Xst:2677 - Node <configReg_2> of sequential type is unconnected in block <instConfReg>.
WARNING:Xst:2677 - Node <configReg_3> of sequential type is unconnected in block <instConfReg>.
WARNING:Xst:2677 - Node <configReg_4> of sequential type is unconnected in block <instConfReg>.
WARNING:Xst:2677 - Node <configReg_5> of sequential type is unconnected in block <instConfReg>.
WARNING:Xst:2677 - Node <configReg_6> of sequential type is unconnected in block <instConfReg>.
WARNING:Xst:2677 - Node <configReg_7> of sequential type is unconnected in block <instConfReg>.
WARNING:Xst:2677 - Node <red_out_0> of sequential type is unconnected in block <instMouseDisplayer>.
WARNING:Xst:2677 - Node <blue_out_0> of sequential type is unconnected in block <instMouseDisplayer>.
WARNING:Xst:2677 - Node <blue_out_1> of sequential type is unconnected in block <instMouseDisplayer>.
WARNING:Xst:2677 - Node <green_out_0> of sequential type is unconnected in block <instMouseDisplayer>.
WARNING:Xst:638 - in unit instVgaPs2Demo/instSynchro Conflict on KEEP property on signal Mtridata_HS and Mtridata_VS Mtridata_VS signal will be lost.

Synthesizing (advanced) Unit <BlockRamCtrl>.
INFO:Xst:3226 - The RAM <Mram_RamData> will be implemented as a BLOCK RAM, absorbing the following register(s): <RamDO>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 24576-word x 8-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <UsbClk>        | rise     |
    |     weA            | connected to signal <RamWr>         | low      |
    |     addrA          | connected to signal <adrCounter>    |          |
    |     diA            | connected to signal <UsbDBIn>       |          |
    |     doA            | connected to signal <RamDO>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BlockRamCtrl> synthesized (advanced).

Synthesizing (advanced) Unit <mouse_displayer>.
INFO:Xst:3029 - HDL ADVISOR - LUT implementation is currently selected for the ROM <Mrom_mousepixel_rom0000>. If you want the register to be removed and the ROM to be implemented as read-only block RAM, please change the ROM implementation style accordingly.
Unit <mouse_displayer> synthesized (advanced).

Synthesizing (advanced) Unit <ps2interface>.
INFO:Xst:3029 - HDL ADVISOR - LUT implementation is currently selected for the ROM <Mrom_rx_parity_rom0000>. If you want the register to be removed and the ROM to be implemented as read-only block RAM, please change the ROM implementation style accordingly.
INFO:Xst:3029 - HDL ADVISOR - LUT implementation is currently selected for the ROM <Mrom_tx_parity_rom0000>. If you want the register to be removed and the ROM to be implemented as read-only block RAM, please change the ROM implementation style accordingly.
Unit <ps2interface> synthesized (advanced).
WARNING:Xst:2677 - Node <configReg_1> of sequential type is unconnected in block <ConfReg>.
WARNING:Xst:2677 - Node <configReg_2> of sequential type is unconnected in block <ConfReg>.
WARNING:Xst:2677 - Node <configReg_3> of sequential type is unconnected in block <ConfReg>.
WARNING:Xst:2677 - Node <configReg_4> of sequential type is unconnected in block <ConfReg>.
WARNING:Xst:2677 - Node <configReg_5> of sequential type is unconnected in block <ConfReg>.
WARNING:Xst:2677 - Node <configReg_6> of sequential type is unconnected in block <ConfReg>.
WARNING:Xst:2677 - Node <configReg_7> of sequential type is unconnected in block <ConfReg>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# RAMs                                                 : 1
 24576x8-bit single-port block RAM                     : 1
# ROMs                                                 : 7
 16384x4-bit ROM                                       : 1
 16x12-bit ROM                                         : 1
 256x1-bit ROM                                         : 2
 256x2-bit ROM                                         : 1
 4x35-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 32
 10-bit adder                                          : 2
 11-bit adder                                          : 4
 16-bit adder                                          : 1
 3-bit adder carry out                                 : 3
 3-bit addsub                                          : 1
 32-bit adder                                          : 2
 4-bit subtractor                                      : 5
 6-bit subtractor                                      : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 7
 8-bit subtractor                                      : 5
# Counters                                             : 24
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 14-bit up counter                                     : 1
 15-bit updown counter                                 : 1
 17-bit up counter                                     : 1
 26-bit up counter                                     : 1
 28-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit down counter                                   : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
 8-bit updown counter                                  : 8
# Registers                                            : 502
 Flip-Flops                                            : 502
# Latches                                              : 2
 32-bit latch                                          : 2
# Comparators                                          : 43
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 2
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 2
 16-bit comparator not equal                           : 1
 3-bit comparator equal                                : 9
 3-bit comparator greatequal                           : 1
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 1
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 1
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 2
 4-bit comparator equal                                : 6
 4-bit comparator not equal                            : 1
 8-bit comparator less                                 : 8
 8-bit comparator not equal                            : 1
# Multiplexers                                         : 4
 3-bit 8-to-1 multiplexer                              : 2
 4-bit 16-to-1 multiplexer                             : 2
# Decoders                                             : 1
 1-of-4 decoder                                        : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Mtridata_HS> (without init value) has a constant value of 0 in block <Synchro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_VS> (without init value) has a constant value of 0 in block <Synchro>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit Synchro Conflict on KEEP property on signal Mtridata_HS and Mtridata_VS Mtridata_VS signal will be lost.
WARNING:Xst:1293 - FF/Latch <Target_2> has a constant value of 0 in block <Demo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <31> in Unit <LPM_LATCH_34> is equivalent to the following 21 FFs/Latches, which will be removed : <30> <29> <28> <27> <26> <25> <24> <23> <22> <21> <20> <19> <18> <17> <16> <15> <14> <13> <12> <11> <10> 
INFO:Xst:2261 - The FF/Latch <31> in Unit <LPM_LATCH_1> is equivalent to the following 21 FFs/Latches, which will be removed : <30> <29> <28> <27> <26> <25> <24> <23> <22> <21> <20> <19> <18> <17> <16> <15> <14> <13> <12> <11> <10> 
INFO:Xst:2261 - The FF/Latch <x_max_7> in Unit <mouse_controller> is equivalent to the following 3 FFs/Latches, which will be removed : <x_max_8> <y_max_5> <y_max_9> 
INFO:Xst:2261 - The FF/Latch <x_max_0> in Unit <mouse_controller> is equivalent to the following 15 FFs/Latches, which will be removed : <x_max_1> <x_max_2> <x_max_3> <x_max_4> <x_max_5> <x_max_6> <x_max_9> <y_max_0> <y_max_1> <y_max_2> <y_max_3> <y_max_4> <y_max_6> <y_max_7> <y_max_8> 
WARNING:Xst:1293 - FF/Latch <31> has a constant value of 0 in block <LPM_LATCH_34>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <31> has a constant value of 0 in block <LPM_LATCH_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_max_7> has a constant value of 0 in block <mouse_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <DelayCnt_3> of sequential type is unconnected in block <NexysOnBoardMemTest>.
WARNING:Xst:2677 - Node <DelayCnt_4> of sequential type is unconnected in block <NexysOnBoardMemTest>.
WARNING:Xst:2040 - Unit DemoWithMemCfg: 51 multi-source signals are replaced by logic (pull-up yes): FlashCS_MLTSRCEDGE, FlashRp_MLTSRCEDGE, MemAdr<10>_MLTSRCEDGE, MemAdr<11>_MLTSRCEDGE, MemAdr<12>_MLTSRCEDGE, MemAdr<13>_MLTSRCEDGE, MemAdr<14>_MLTSRCEDGE, MemAdr<15>_MLTSRCEDGE, MemAdr<16>_MLTSRCEDGE, MemAdr<17>_MLTSRCEDGE, MemAdr<18>_MLTSRCEDGE, MemAdr<19>_MLTSRCEDGE, MemAdr<1>_MLTSRCEDGE, MemAdr<20>_MLTSRCEDGE, MemAdr<21>_MLTSRCEDGE, MemAdr<22>_MLTSRCEDGE, MemAdr<23>_MLTSRCEDGE, MemAdr<2>_MLTSRCEDGE, MemAdr<3>_MLTSRCEDGE, MemAdr<4>_MLTSRCEDGE, MemAdr<5>_MLTSRCEDGE, MemAdr<6>_MLTSRCEDGE, MemAdr<7>_MLTSRCEDGE, MemAdr<8>_MLTSRCEDGE, MemAdr<9>_MLTSRCEDGE, MemDB<0>_MLTSRCEDGE, MemDB<10>_MLTSRCEDGE, MemDB<11>_MLTSRCEDGE, MemDB<12>_MLTSRCEDGE, MemDB<13>_MLTSRCEDGE, MemDB<14>_MLTSRCEDGE, MemDB<15>_MLTSRCEDGE, MemDB<1>_MLTSRCEDGE, MemDB<2>_MLTSRCEDGE, MemDB<3>_MLTSRCEDGE, MemDB<4>_MLTSRCEDGE, MemDB<5>_MLTSRCEDGE, MemDB<6>_MLTSRCEDGE, MemDB<7>_MLTSRCEDGE, MemDB<8>_MLTSRCEDGE, MemDB<9>_MLTSRCEDGE, MemOe_MLTSRCEDGE, MemWr_MLTSRCEDGE, PS2C_MLTSRCEDGE, PS2D_MLTSRCEDGE, RamAdv_MLTSRCEDGE, RamCS_MLTSRCEDGE, RamClk_MLTSRCEDGE, RamCre_MLTSRCEDGE, RamLB_MLTSRCEDGE, RamUB_MLTSRCEDGE.
WARNING:Xst:2042 - Unit Synchro: 2 internal tristates are replaced by logic (pull-up yes): HS, VS.

Optimizing unit <DemoWithMemCfg> ...

Optimizing unit <BlockRamCtrl> ...

Optimizing unit <DispMux> ...

Optimizing unit <EppCtrl> ...

Optimizing unit <ShiftReg> ...

Optimizing unit <mouse_controller> ...

Optimizing unit <mouse_displayer> ...

Optimizing unit <Synchro> ...

Optimizing unit <Demo> ...

Optimizing unit <DispCtrl> ...
WARNING:Xst:1426 - The value init of the FF/Latch instVgaPs2Demo/instMouseController/x_max_0 hinder the constant cleaning in the block DemoWithMemCfg.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <instVgaPs2Demo/instMouseController/x_max_0> has a constant value of 1 in block <DemoWithMemCfg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <instShiftReg/ShiftReg6_47> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseController/middle> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseController/right> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseController/zpos_3> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseController/zpos_2> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseController/zpos_1> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseController/zpos_0> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseController/right_down> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseController/new_event> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseController/middle_down> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseDisplayer/green_out_0> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseDisplayer/blue_out_1> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseDisplayer/blue_out_0> of sequential type is unconnected in block <DemoWithMemCfg>.
WARNING:Xst:2677 - Node <instVgaPs2Demo/instMouseDisplayer/red_out_0> of sequential type is unconnected in block <DemoWithMemCfg>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DemoWithMemCfg, actual ratio is 37.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 776
 Flip-Flops                                            : 776

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DemoWithMemCfg.ngr
Top Level Output File Name         : DemoWithMemCfg
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 186

Cell Usage :
# BELS                             : 4104
#      GND                         : 1
#      INV                         : 48
#      LUT1                        : 141
#      LUT2                        : 312
#      LUT2_D                      : 10
#      LUT2_L                      : 1
#      LUT3                        : 635
#      LUT3_D                      : 13
#      LUT3_L                      : 9
#      LUT4                        : 1488
#      LUT4_D                      : 48
#      LUT4_L                      : 30
#      MULT_AND                    : 14
#      MUXCY                       : 531
#      MUXF5                       : 402
#      MUXF6                       : 71
#      MUXF7                       : 13
#      MUXF8                       : 3
#      VCC                         : 1
#      XORCY                       : 333
# FlipFlops/Latches                : 796
#      FD                          : 136
#      FDC                         : 73
#      FDE                         : 403
#      FDP                         : 2
#      FDR                         : 35
#      FDRE                        : 99
#      FDRSE                       : 1
#      FDS                         : 24
#      FDSE                        : 3
#      LD                          : 20
# RAMS                             : 12
#      RAMB16_S1                   : 8
#      RAMB16_S2                   : 4
# Clock Buffers                    : 9
#      BUFG                        : 8
#      BUFGP                       : 1
# IO Buffers                       : 183
#      IBUF                        : 18
#      IBUFG                       : 1
#      IOBUF                       : 94
#      OBUF                        : 37
#      OBUFT                       : 33
# DLLs                             : 2
#      CLKDLL                      : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                     1511  out of   4656    32%  
 Number of Slice Flip Flops:            796  out of   9312     8%  
 Number of 4 input LUTs:               2735  out of   9312    29%  
 Number of IOs:                         186
 Number of bonded IOBs:                 184  out of    232    79%  
 Number of BRAMs:                        12  out of     20    60%  
 Number of GCLKs:                         9  out of     24    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+------------------------------------------------+-------+
Clock Signal                            | Clock buffer(FF name)                          | Load  |
----------------------------------------+------------------------------------------------+-------+
clk                                     | IBUFG+BUFG                                     | 321   |
clk                                     | instVgaPs2Demo/instClkDllCtrl/CLKDLL_inst:CLK2X| 214   |
UsbClk                                  | BUFGP                                          | 64    |
clk                                     | instVgaPs2Demo/instClkDllCtrl/CLKDLL_inst:CLKDV| 61    |
instDemo/cntDiv_12                      | BUFG                                           | 64    |
clk                                     | instClkDllDiv16/CLKDLL_inst:CLKDV              | 17    |
instDemo/cntDiv_16                      | BUFG                                           | 47    |
instVgaPs2Demo/instMouseController/left1| BUFG                                           | 20    |
----------------------------------------+------------------------------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+--------------------------------------------------+-------+
Control Signal                     | Buffer(FF name)                                  | Load  |
-----------------------------------+--------------------------------------------------+-------+
XLXN_1938(XLXI_82:G)               | NONE(instVgaPs2Demo/instMouseController/haswheel)| 75    |
-----------------------------------+--------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 14.405ns (Maximum Frequency: 69.422MHz)
   Minimum input arrival time before clock: 6.895ns
   Maximum output required time after clock: 15.531ns
   Maximum combinational path delay: 11.314ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.405ns (frequency: 69.422MHz)
  Total number of paths / destination ports: 331866 / 926
-------------------------------------------------------------------------
Delay:               7.202ns (Levels of Logic = 15)
  Source:            instVgaPs2Demo/instMouseController/x_overflow (FF)
  Destination:       instVgaPs2Demo/instMouseController/x_pos_10 (FF)
  Source Clock:      clk rising 2.0X
  Destination Clock: clk rising 2.0X

  Data Path: instVgaPs2Demo/instMouseController/x_overflow to instVgaPs2Demo/instMouseController/x_pos_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.514   0.938  instVgaPs2Demo/instMouseController/x_overflow (instVgaPs2Demo/instMouseController/x_overflow)
     LUT3:I2->O            1   0.612   0.000  instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_lut<0> (instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<0> (instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<1> (instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<2> (instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<3> (instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<4> (instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<5> (instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<6> (instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<7> (instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<8> (instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_cy<8>)
     XORCY:CI->O           2   0.699   0.532  instVgaPs2Demo/instMouseController/Madd_x_pos_addsub0000_xor<9> (instVgaPs2Demo/instMouseController/Mcompar_x_pos_cmp_gt0000_lut<8>)
     LUT1:I0->O            1   0.612   0.000  instVgaPs2Demo/instMouseController/Mcompar_x_pos_cmp_gt0000_cy<8>_rt (instVgaPs2Demo/instMouseController/Mcompar_x_pos_cmp_gt0000_cy<8>_rt)
     MUXCY:S->O            1   0.404   0.000  instVgaPs2Demo/instMouseController/Mcompar_x_pos_cmp_gt0000_cy<8> (instVgaPs2Demo/instMouseController/Mcompar_x_pos_cmp_gt0000_cy<8>)
     MUXCY:CI->O          11   0.400   0.796  instVgaPs2Demo/instMouseController/Mcompar_x_pos_cmp_gt0000_cy<9> (instVgaPs2Demo/instMouseController/Mcompar_x_pos_cmp_gt0000_cy<9>)
     LUT4:I3->O            1   0.612   0.000  instVgaPs2Demo/instMouseController/x_pos_mux0003<9>1 (instVgaPs2Demo/instMouseController/x_pos_mux0003<9>)
     FDRE:D                    0.268          instVgaPs2Demo/instMouseController/x_pos_9
    ----------------------------------------
    Total                      7.202ns (4.937ns logic, 2.266ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UsbClk'
  Clock period: 8.589ns (frequency: 116.430MHz)
  Total number of paths / destination ports: 11737 / 276
-------------------------------------------------------------------------
Delay:               8.589ns (Levels of Logic = 27)
  Source:            instBlockRamCtrl/byteCounter_8 (FF)
  Destination:       instBlockRamCtrl/adrCounter_14 (FF)
  Source Clock:      UsbClk rising
  Destination Clock: UsbClk rising

  Data Path: instBlockRamCtrl/byteCounter_8 to instBlockRamCtrl/adrCounter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  instBlockRamCtrl/byteCounter_8 (instBlockRamCtrl/byteCounter_8)
     LUT4:I0->O            1   0.612   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_lut<0> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<0> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<1> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<2> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<3> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<4> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<5> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<6> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           8   0.399   0.795  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<7> (instBlockRamCtrl/counterZero)
     LUT4_D:I0->LO         1   0.612   0.252  instBlockRamCtrl/iUsbOp (N1052)
     LUT3:I0->O           15   0.612   0.894  instBlockRamCtrl/adrCounter_or00001 (instBlockRamCtrl/adrCounter_or0000)
     LUT4:I2->O            1   0.612   0.000  instBlockRamCtrl/Mcount_adrCounter_lut<0> (instBlockRamCtrl/Mcount_adrCounter_lut<0>)
     MUXCY:S->O            1   0.404   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<0> (instBlockRamCtrl/Mcount_adrCounter_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<1> (instBlockRamCtrl/Mcount_adrCounter_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<2> (instBlockRamCtrl/Mcount_adrCounter_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<3> (instBlockRamCtrl/Mcount_adrCounter_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<4> (instBlockRamCtrl/Mcount_adrCounter_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<5> (instBlockRamCtrl/Mcount_adrCounter_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<6> (instBlockRamCtrl/Mcount_adrCounter_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<7> (instBlockRamCtrl/Mcount_adrCounter_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<8> (instBlockRamCtrl/Mcount_adrCounter_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<9> (instBlockRamCtrl/Mcount_adrCounter_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<10> (instBlockRamCtrl/Mcount_adrCounter_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<11> (instBlockRamCtrl/Mcount_adrCounter_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<12> (instBlockRamCtrl/Mcount_adrCounter_cy<12>)
     MUXCY:CI->O           0   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<13> (instBlockRamCtrl/Mcount_adrCounter_cy<13>)
     XORCY:CI->O           1   0.699   0.000  instBlockRamCtrl/Mcount_adrCounter_xor<14> (instBlockRamCtrl/Mcount_adrCounter15)
     FDE:D                     0.268          instBlockRamCtrl/adrCounter_14
    ----------------------------------------
    Total                      8.589ns (6.115ns logic, 2.474ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'instDemo/cntDiv_12'
  Clock period: 5.184ns (frequency: 192.883MHz)
  Total number of paths / destination ports: 4352 / 128
-------------------------------------------------------------------------
Delay:               5.184ns (Levels of Logic = 3)
  Source:            instDemo/cmpPwm_7_3 (FF)
  Destination:       instDemo/cmpPwm_7_7 (FF)
  Source Clock:      instDemo/cntDiv_12 rising
  Destination Clock: instDemo/cntDiv_12 rising

  Data Path: instDemo/cmpPwm_7_3 to instDemo/cmpPwm_7_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.514   0.690  instDemo/cmpPwm_7_3 (instDemo/cmpPwm_7_3)
     LUT4:I0->O            1   0.612   0.509  instDemo/cmpPwm_7_not000153 (instDemo/cmpPwm_7_not000153)
     LUT2:I0->O            1   0.612   0.509  instDemo/cmpPwm_7_not000159 (instDemo/cmpPwm_7_not000159)
     LUT4:I0->O            8   0.612   0.643  instDemo/cmpPwm_7_not000180 (instDemo/cmpPwm_7_not0001)
     FDE:CE                    0.483          instDemo/cmpPwm_7_0
    ----------------------------------------
    Total                      5.184ns (2.833ns logic, 2.352ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'instDemo/cntDiv_16'
  Clock period: 10.605ns (frequency: 94.298MHz)
  Total number of paths / destination ports: 2450 / 89
-------------------------------------------------------------------------
Delay:               10.605ns (Levels of Logic = 8)
  Source:            instDemo/Target_0 (FF)
  Destination:       instDemo/Snake<0>_0_1 (FF)
  Source Clock:      instDemo/cntDiv_16 rising
  Destination Clock: instDemo/cntDiv_16 rising

  Data Path: instDemo/Target_0 to instDemo/Snake<0>_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             30   0.514   1.141  instDemo/Target_0 (instDemo/Target_0)
     LUT2:I1->O           12   0.612   0.886  instDemo/NextSnake<0>_0_cmp_eq00011 (instDemo/NextSnake<0>_0_cmp_eq00011)
     LUT4:I1->O           44   0.612   1.228  instDemo/NextSnake<4>_1_cmp_eq000031 (instDemo/NextSnake<4>_1_cmp_eq0000)
     LUT4:I0->O            1   0.612   0.000  instDemo/NextSnake<0>_0_mux0023<0>21_F (N1035)
     MUXF5:I0->O           8   0.278   0.646  instDemo/NextSnake<0>_0_mux0023<0>21 (instDemo/N31)
     LUT4:I3->O            1   0.612   0.360  instDemo/NextSnake<0>_0_mux0023<0>213 (instDemo/NextSnake<0>_0_mux0023<0>213)
     LUT4:I3->O            1   0.612   0.000  instDemo/NextSnake<0>_0_mux0023<0>234_F (N977)
     MUXF5:I0->O           2   0.278   0.449  instDemo/NextSnake<0>_0_mux0023<0>234 (instDemo/N19)
     LUT4:I1->O            1   0.612   0.357  instDemo/NextSnake<0>_0_mux0023<0>41 (instDemo/NextSnake<0>_0_mux0023<0>4)
     FDS:S                     0.795          instDemo/Snake<0>_0_0
    ----------------------------------------
    Total                     10.605ns (5.537ns logic, 5.068ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 610 / 400
-------------------------------------------------------------------------
Offset:              6.479ns (Levels of Logic = 5)
  Source:            EppDstb (PAD)
  Destination:       instPinDrivers/pIOInt_59 (FF)
  Destination Clock: clk rising

  Data Path: EppDstb to instPinDrivers/pIOInt_59
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.541  EppDstb_IBUF (EppDstb_IBUF)
     LUT4:I3->O            1   0.612   0.000  instEppCtrl/ctlEppDwrOut_and00001 (instEppCtrl/ctlEppDwrOut_and0000)
     MUXF5:I0->O           8   0.278   0.646  instEppCtrl/ctlEppDwrOut_and0000_f5 (XLXN_2252)
     LUT4:I3->O           11   0.612   0.945  instPinDrivers/pIOInt_0_not000111 (N94)
     LUT4:I0->O            8   0.612   0.643  instPinDrivers/pIOInt_60_not00011 (instPinDrivers/pIOInt_60_not0001)
     FDE:CE                    0.483          instPinDrivers/pIOInt_60
    ----------------------------------------
    Total                      6.479ns (3.703ns logic, 2.776ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UsbClk'
  Total number of paths / destination ports: 231 / 93
-------------------------------------------------------------------------
Offset:              6.895ns (Levels of Logic = 19)
  Source:            UsbFlag (PAD)
  Destination:       instBlockRamCtrl/adrCounter_14 (FF)
  Destination Clock: UsbClk rising

  Data Path: UsbFlag to instBlockRamCtrl/adrCounter_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.766  UsbFlag_IBUF (UsbFlag_IBUF)
     LUT4_D:I1->LO         1   0.612   0.252  instBlockRamCtrl/iUsbOp (N1052)
     LUT3:I0->O           15   0.612   0.894  instBlockRamCtrl/adrCounter_or00001 (instBlockRamCtrl/adrCounter_or0000)
     LUT4:I2->O            1   0.612   0.000  instBlockRamCtrl/Mcount_adrCounter_lut<0> (instBlockRamCtrl/Mcount_adrCounter_lut<0>)
     MUXCY:S->O            1   0.404   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<0> (instBlockRamCtrl/Mcount_adrCounter_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<1> (instBlockRamCtrl/Mcount_adrCounter_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<2> (instBlockRamCtrl/Mcount_adrCounter_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<3> (instBlockRamCtrl/Mcount_adrCounter_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<4> (instBlockRamCtrl/Mcount_adrCounter_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<5> (instBlockRamCtrl/Mcount_adrCounter_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<6> (instBlockRamCtrl/Mcount_adrCounter_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<7> (instBlockRamCtrl/Mcount_adrCounter_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<8> (instBlockRamCtrl/Mcount_adrCounter_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<9> (instBlockRamCtrl/Mcount_adrCounter_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<10> (instBlockRamCtrl/Mcount_adrCounter_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<11> (instBlockRamCtrl/Mcount_adrCounter_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<12> (instBlockRamCtrl/Mcount_adrCounter_cy<12>)
     MUXCY:CI->O           0   0.051   0.000  instBlockRamCtrl/Mcount_adrCounter_cy<13> (instBlockRamCtrl/Mcount_adrCounter_cy<13>)
     XORCY:CI->O           1   0.699   0.000  instBlockRamCtrl/Mcount_adrCounter_xor<14> (instBlockRamCtrl/Mcount_adrCounter15)
     FDE:D                     0.268          instBlockRamCtrl/adrCounter_14
    ----------------------------------------
    Total                      6.895ns (4.982ns logic, 1.912ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'instDemo/cntDiv_12'
  Total number of paths / destination ports: 416 / 128
-------------------------------------------------------------------------
Offset:              4.390ns (Levels of Logic = 10)
  Source:            sw<7> (PAD)
  Destination:       instDemo/cmpPwm_7_7 (FF)
  Destination Clock: instDemo/cntDiv_12 rising

  Data Path: sw<7> to instDemo/cmpPwm_7_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.106   0.988  sw_7_IBUF (sw_7_IBUF)
     LUT3:I0->O            1   0.612   0.357  instDemo/cmpPwm_7_and0000_inv20 (instDemo/cmpPwm_7_and0000_inv)
     MUXCY:CI->O           1   0.051   0.000  instDemo/Mcount_cmpPwm_7_cy<0> (instDemo/Mcount_cmpPwm_7_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  instDemo/Mcount_cmpPwm_7_cy<1> (instDemo/Mcount_cmpPwm_7_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  instDemo/Mcount_cmpPwm_7_cy<2> (instDemo/Mcount_cmpPwm_7_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  instDemo/Mcount_cmpPwm_7_cy<3> (instDemo/Mcount_cmpPwm_7_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  instDemo/Mcount_cmpPwm_7_cy<4> (instDemo/Mcount_cmpPwm_7_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  instDemo/Mcount_cmpPwm_7_cy<5> (instDemo/Mcount_cmpPwm_7_cy<5>)
     MUXCY:CI->O           0   0.051   0.000  instDemo/Mcount_cmpPwm_7_cy<6> (instDemo/Mcount_cmpPwm_7_cy<6>)
     XORCY:CI->O           1   0.699   0.000  instDemo/Mcount_cmpPwm_7_xor<7> (instDemo/Result<7>8)
     FDE:D                     0.268          instDemo/cmpPwm_7_7
    ----------------------------------------
    Total                      4.390ns (3.046ns logic, 1.345ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'instDemo/cntDiv_16'
  Total number of paths / destination ports: 12 / 6
-------------------------------------------------------------------------
Offset:              3.591ns (Levels of Logic = 2)
  Source:            btn<3> (PAD)
  Destination:       instDemo/NextTarget_1 (FF)
  Destination Clock: instDemo/cntDiv_16 rising

  Data Path: btn<3> to instDemo/NextTarget_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.106   0.721  btn_3_IBUF (btn_3_IBUF)
     LUT2:I0->O            1   0.612   0.357  instDemo/btn<3>1 (instDemo/btn<3>1)
     FDSE:S                    0.795          instDemo/NextTarget_1
    ----------------------------------------
    Total                      3.591ns (2.513ns logic, 1.078ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3787 / 159
-------------------------------------------------------------------------
Offset:              15.531ns (Levels of Logic = 13)
  Source:            instDemo/cntDiv_11 (FF)
  Destination:       seg<2> (PAD)
  Source Clock:      clk rising 0.1X

  Data Path: instDemo/cntDiv_11 to seg<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              21   0.514   1.028  instDemo/cntDiv_11 (instDemo/cntDiv_11)
     LUT4:I1->O            1   0.612   0.000  instDemo/seg_0_cmp_eq001031 (instDemo/seg_0_cmp_eq00103)
     MUXF5:I0->O           4   0.278   0.529  instDemo/seg_0_cmp_eq00103_f5 (instDemo/seg_0_cmp_eq0010)
     LUT3:I2->O            4   0.612   0.529  instDemo/seg_2_and000511 (instDemo/N106)
     LUT4:I2->O            1   0.612   0.360  instDispMux/seg<2>63 (instDispMux/seg<2>63)
     LUT4:I3->O            1   0.612   0.360  instDispMux/seg<2>74_SW0 (N559)
     LUT4:I3->O            1   0.612   0.426  instDispMux/seg<2>74 (instDispMux/seg<2>74)
     LUT4:I1->O            1   0.612   0.426  instDispMux/seg<2>122_SW0 (N561)
     LUT4:I1->O            1   0.612   0.360  instDispMux/seg<2>158_SW0 (N563)
     LUT4:I3->O            2   0.612   0.410  instDispMux/seg<2>158 (instDispMux/seg<2>158)
     LUT3:I2->O            1   0.612   0.387  instDispMux/seg<2>191_SW0 (N629)
     LUT3:I2->O            1   0.612   0.000  instDispMux/seg<2>332_G (N948)
     MUXF5:I1->O           1   0.278   0.357  instDispMux/seg<2>332 (seg_2_OBUF)
     OBUF:I->O                 3.169          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                     15.531ns (10.359ns logic, 5.172ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'instDemo/cntDiv_16'
  Total number of paths / destination ports: 445 / 12
-------------------------------------------------------------------------
Offset:              15.035ns (Levels of Logic = 13)
  Source:            instDemo/Snake<1>_0_0 (FF)
  Destination:       seg<2> (PAD)
  Source Clock:      instDemo/cntDiv_16 rising

  Data Path: instDemo/Snake<1>_0_0 to seg<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  instDemo/Snake<1>_0_0 (instDemo/Snake<1>_0_0)
     LUT4:I0->O            1   0.612   0.000  instDemo/seg_0_cmp_eq001031 (instDemo/seg_0_cmp_eq00103)
     MUXF5:I0->O           4   0.278   0.529  instDemo/seg_0_cmp_eq00103_f5 (instDemo/seg_0_cmp_eq0010)
     LUT3:I2->O            4   0.612   0.529  instDemo/seg_2_and000511 (instDemo/N106)
     LUT4:I2->O            1   0.612   0.360  instDispMux/seg<2>63 (instDispMux/seg<2>63)
     LUT4:I3->O            1   0.612   0.360  instDispMux/seg<2>74_SW0 (N559)
     LUT4:I3->O            1   0.612   0.426  instDispMux/seg<2>74 (instDispMux/seg<2>74)
     LUT4:I1->O            1   0.612   0.426  instDispMux/seg<2>122_SW0 (N561)
     LUT4:I1->O            1   0.612   0.360  instDispMux/seg<2>158_SW0 (N563)
     LUT4:I3->O            2   0.612   0.410  instDispMux/seg<2>158 (instDispMux/seg<2>158)
     LUT3:I2->O            1   0.612   0.387  instDispMux/seg<2>191_SW0 (N629)
     LUT3:I2->O            1   0.612   0.000  instDispMux/seg<2>332_G (N948)
     MUXF5:I1->O           1   0.278   0.357  instDispMux/seg<2>332 (seg_2_OBUF)
     OBUF:I->O                 3.169          seg_2_OBUF (seg<2>)
    ----------------------------------------
    Total                     15.035ns (10.359ns logic, 4.676ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'UsbClk'
  Total number of paths / destination ports: 95 / 11
-------------------------------------------------------------------------
Offset:              9.265ns (Levels of Logic = 13)
  Source:            instBlockRamCtrl/byteCounter_8 (FF)
  Destination:       EppWait (PAD)
  Source Clock:      UsbClk rising

  Data Path: instBlockRamCtrl/byteCounter_8 to EppWait
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.532  instBlockRamCtrl/byteCounter_8 (instBlockRamCtrl/byteCounter_8)
     LUT4:I0->O            1   0.612   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_lut<0> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<0> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<1> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<2> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<3> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<4> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<5> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<6> (instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O           8   0.399   0.795  instBlockRamCtrl/counterZero_cmp_eq0000_wg_cy<7> (instBlockRamCtrl/counterZero)
     LUT4_D:I0->O          7   0.612   0.671  instBlockRamCtrl/iUsbOp (instBlockRamCtrl/iUsbOp)
     LUT2:I1->O            1   0.612   0.000  XLXI_85/UsbRD2 (XLXI_85/UsbRD1)
     MUXF5:I0->O           1   0.278   0.357  XLXI_85/UsbRD_f5 (EppWait_OBUF)
     OBUF:I->O                 3.169          EppWait_OBUF (EppWait)
    ----------------------------------------
    Total                      9.265ns (6.909ns logic, 2.355ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'instDemo/cntDiv_12'
  Total number of paths / destination ports: 64 / 8
-------------------------------------------------------------------------
Offset:              7.341ns (Levels of Logic = 11)
  Source:            instDemo/cmpPwm_7_0 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      instDemo/cntDiv_12 rising

  Data Path: instDemo/cmpPwm_7_0 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.514   0.607  instDemo/cmpPwm_7_0 (instDemo/cmpPwm_7_0)
     LUT2:I1->O            1   0.612   0.000  instDemo/Mcompar_led_7_cmp_lt0000_lut<0> (instDemo/Mcompar_led_7_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  instDemo/Mcompar_led_7_cmp_lt0000_cy<0> (instDemo/Mcompar_led_7_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  instDemo/Mcompar_led_7_cmp_lt0000_cy<1> (instDemo/Mcompar_led_7_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  instDemo/Mcompar_led_7_cmp_lt0000_cy<2> (instDemo/Mcompar_led_7_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  instDemo/Mcompar_led_7_cmp_lt0000_cy<3> (instDemo/Mcompar_led_7_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  instDemo/Mcompar_led_7_cmp_lt0000_cy<4> (instDemo/Mcompar_led_7_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  instDemo/Mcompar_led_7_cmp_lt0000_cy<5> (instDemo/Mcompar_led_7_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  instDemo/Mcompar_led_7_cmp_lt0000_cy<6> (instDemo/Mcompar_led_7_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.399   0.357  instDemo/Mcompar_led_7_cmp_lt0000_cy<7> (instDemo/Mcompar_led_7_cmp_lt0000_cy<7>)
     INV:I->O              1   0.612   0.357  instDemo/Mcompar_led_7_cmp_lt0000_cy<7>_inv_INV_0 (led_7_OBUF)
     OBUF:I->O                 3.169          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      7.341ns (6.020ns logic, 1.321ns route)
                                       (82.0% logic, 18.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 150 / 12
-------------------------------------------------------------------------
Delay:               11.314ns (Levels of Logic = 9)
  Source:            sw<7> (PAD)
  Destination:       UsbDB<7> (PAD)

  Data Path: sw<7> to UsbDB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.106   0.839  sw_7_IBUF (sw_7_IBUF)
     LUT4:I3->O            1   0.612   0.360  XLXI_85/UsbDB_mux0000<7>122 (XLXI_85/UsbDB_mux0000<7>122)
     LUT4:I3->O            1   0.612   0.426  XLXI_85/UsbDB_mux0000<7>126 (XLXI_85/UsbDB_mux0000<7>126)
     LUT3:I1->O            1   0.612   0.360  XLXI_85/UsbDB_mux0000<7>172 (XLXI_85/UsbDB_mux0000<7>172)
     LUT4:I3->O            1   0.612   0.360  XLXI_85/UsbDB_mux0000<7>196 (XLXI_85/UsbDB_mux0000<7>196)
     LUT4:I3->O            1   0.612   0.387  XLXI_85/UsbDB_mux0000<7>276_SW0 (N635)
     LUT3:I2->O            1   0.612   0.000  XLXI_85/UsbDB_mux0000<7>300_G (N936)
     MUXF5:I1->O           1   0.278   0.357  XLXI_85/UsbDB_mux0000<7>300 (UsbDB_7_IOBUF)
     IOBUF:I->IO               3.169          UsbDB_7_IOBUF (UsbDB<7>)
    ----------------------------------------
    Total                     11.314ns (8.225ns logic, 3.089ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
WARNING:Xst:615 - Flip flop associated with net XLXN_1938 not found, property IOB not attached.


Total REAL time to Xst completion: 115.00 secs
Total CPU time to Xst completion: 115.24 secs
 
--> 

Total memory usage is 445620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  175 (   0 filtered)
Number of infos    :   11 (   0 filtered)

