$comment
	File created using the following command:
		vcd file BehavioralVerilog.msim.vcd -direction
$end
$date
	Wed Dec 11 12:01:34 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module BasicBehavioralVerilog_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " D $end
$var wire 1 # Qa $end
$var wire 1 $ Qb $end
$var wire 1 % Qc $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Qa~output_o $end
$var wire 1 . Qb~output_o $end
$var wire 1 / Qc~output_o $end
$var wire 1 0 D~input_o $end
$var wire 1 1 CLK~input_o $end
$var wire 1 2 CLK~inputclkctrl_outclk $end
$var wire 1 3 comb_3|Q~combout $end
$var wire 1 4 comb_4|Q~feeder_combout $end
$var wire 1 5 comb_4|Q~q $end
$var wire 1 6 comb_5|Q~feeder_combout $end
$var wire 1 7 comb_5|Q~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
x#
0$
0%
x&
0'
1(
x)
1*
1+
1,
x-
0.
0/
00
01
02
x3
04
05
06
07
$end
#80000
1"
10
0&
16
14
#100000
1!
11
12
1&
13
1-
1#
15
1.
1$
#120000
0"
00
0&
06
04
03
0-
0#
#140000
1"
10
1&
16
14
13
1-
1#
#160000
0"
00
0&
06
04
03
0-
0#
#200000
0!
01
02
1&
#220000
1"
10
0&
16
14
#240000
0"
00
1&
06
04
#260000
1"
10
0&
16
14
#280000
0"
00
1&
06
04
#300000
1!
11
12
0&
05
0.
0$
#320000
1"
10
1&
16
14
13
1-
1#
#340000
0"
00
0&
06
04
03
0-
0#
#380000
1"
10
1&
16
14
13
1-
1#
#400000
0!
01
02
0&
17
1/
1%
#420000
0"
00
1&
06
04
#500000
1!
11
12
0&
03
0-
0#
#600000
0!
01
02
1&
07
0/
0%
#700000
1!
11
12
0&
#800000
0!
01
02
1&
#900000
1!
11
12
0&
#1000000
