--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
leon3mp.twr -v 30 -l 30 leon3mp_routed.ncd leon3mp.pcf

Design file:              leon3mp_routed.ncd
Physical constraint file: leon3mp.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13, STEPPING level 0)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock clk_33 associated with OFFSET = OUT 20 ns AFTER 
   COMP "clk_33"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint OFFSET = OUT 20 ns AFTER COMP "clk_33"; 
   ignored during timing analysis
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk33" PERIOD = 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 255 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.271ns.
--------------------------------------------------------------------------------
Slack:                  27.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y152.SR    net (fanout=4)        0.488   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_3
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (1.022ns logic, 1.192ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  27.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y152.SR    net (fanout=4)        0.488   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_2
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (1.022ns logic, 1.192ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  27.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y152.SR    net (fanout=4)        0.488   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_1
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (1.022ns logic, 1.192ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  27.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.214ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y152.SR    net (fanout=4)        0.488   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_0
    -------------------------------------------------  ---------------------------
    Total                                      2.214ns (1.022ns logic, 1.192ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  27.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.098ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y153.SR    net (fanout=4)        0.372   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_6
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (1.022ns logic, 1.076ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  27.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.098ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y153.SR    net (fanout=4)        0.372   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_5
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (1.022ns logic, 1.076ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  27.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_7 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.098ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y153.SR    net (fanout=4)        0.372   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_7
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (1.022ns logic, 1.076ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  27.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.098ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y153.SR    net (fanout=4)        0.372   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_4
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (1.022ns logic, 1.076ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  27.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_11 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y154.SR    net (fanout=4)        0.360   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_11
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (1.022ns logic, 1.064ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  27.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_10 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y154.SR    net (fanout=4)        0.360   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_10
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (1.022ns logic, 1.064ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  27.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_9 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y154.SR    net (fanout=4)        0.360   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_9
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (1.022ns logic, 1.064ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  27.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_8 (FF)
  Requirement:          30.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y154.SR    net (fanout=4)        0.360   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_8
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (1.022ns logic, 1.064ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  27.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.959ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.959 - 1.015)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.BMUX  Tilo                  0.196   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y152.SR    net (fanout=4)        0.488   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_1
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (1.032ns logic, 0.927ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  27.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.959ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.959 - 1.015)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.BMUX  Tilo                  0.196   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y152.SR    net (fanout=4)        0.488   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_0
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (1.032ns logic, 0.927ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  27.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.959ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.959 - 1.015)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.BMUX  Tilo                  0.196   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y152.SR    net (fanout=4)        0.488   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_3
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (1.032ns logic, 0.927ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  27.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.959ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.959 - 1.015)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.BMUX  Tilo                  0.196   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y152.SR    net (fanout=4)        0.488   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_2
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (1.032ns logic, 0.927ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  27.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_13 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.970ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y155.SR    net (fanout=4)        0.244   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y155.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (1.022ns logic, 0.948ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  27.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutB_13 (FF)
  Destination:          reset_block.lockTimeoutB_12 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.970ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutB_13 to reset_block.lockTimeoutB_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y155.BQ    Tcko                  0.381   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    SLICE_X117Y155.B3    net (fanout=2)        0.704   reset_block.lockTimeoutB[13]
    SLICE_X117Y155.BMUX  Tilo                  0.186   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y155.SR    net (fanout=4)        0.244   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y155.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_12
    -------------------------------------------------  ---------------------------
    Total                                      1.970ns (1.022ns logic, 0.948ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  28.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_4 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.959 - 1.015)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.BMUX  Tilo                  0.196   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y153.SR    net (fanout=4)        0.372   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_4
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (1.032ns logic, 0.811ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  28.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.959 - 1.015)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.BMUX  Tilo                  0.196   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y153.SR    net (fanout=4)        0.372   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_5
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (1.032ns logic, 0.811ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  28.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.959 - 1.015)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.BMUX  Tilo                  0.196   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y153.SR    net (fanout=4)        0.372   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_6
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (1.032ns logic, 0.811ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  28.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_7 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (0.959 - 1.015)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.BMUX  Tilo                  0.196   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y153.SR    net (fanout=4)        0.372   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_7
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (1.032ns logic, 0.811ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  28.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_10 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.831ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.960 - 1.015)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.BMUX  Tilo                  0.196   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y154.SR    net (fanout=4)        0.360   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_10
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (1.032ns logic, 0.799ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  28.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_11 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.831ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.960 - 1.015)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.BMUX  Tilo                  0.196   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y154.SR    net (fanout=4)        0.360   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_11
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (1.032ns logic, 0.799ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  28.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_8 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.831ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.960 - 1.015)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.BMUX  Tilo                  0.196   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y154.SR    net (fanout=4)        0.360   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_8
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (1.032ns logic, 0.799ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  28.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutB_9 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.831ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.960 - 1.015)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutB_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.BMUX  Tilo                  0.196   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y154.SR    net (fanout=4)        0.360   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_9
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (1.032ns logic, 0.799ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  28.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutA_0 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.837ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y152.SR    net (fanout=4)        0.494   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_0
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.904ns logic, 0.933ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  28.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutA_3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.837ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y152.SR    net (fanout=4)        0.494   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_3
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.904ns logic, 0.933ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  28.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutA_1 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.837ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y152.SR    net (fanout=4)        0.494   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_1
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.904ns logic, 0.933ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack:                  28.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_block.lockTimeoutA_12 (FF)
  Destination:          reset_block.lockTimeoutA_2 (FF)
  Requirement:          30.000ns
  Data Path Delay:      1.837ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.093 - 0.115)
  Source Clock:         clk33_BUFG rising at 0.000ns
  Destination Clock:    clk33_BUFG rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_block.lockTimeoutA_12 to reset_block.lockTimeoutA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y155.AQ    Tcko                  0.381   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    SLICE_X117Y155.B5    net (fanout=6)        0.439   reset_block.lockTimeoutA[12]
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y152.SR    net (fanout=4)        0.494   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_2
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.904ns logic, 0.933ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk33" PERIOD = 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.571ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: clk33_BUFG/I0
  Logical resource: clk33_BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk33
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_0/CK
  Location pin: SLICE_X120Y152.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_0/CK
  Location pin: SLICE_X120Y152.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_0/CK
  Location pin: SLICE_X120Y152.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_1/CK
  Location pin: SLICE_X120Y152.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_1/CK
  Location pin: SLICE_X120Y152.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_1/CK
  Location pin: SLICE_X120Y152.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_2/CK
  Location pin: SLICE_X120Y152.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_2/CK
  Location pin: SLICE_X120Y152.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_2/CK
  Location pin: SLICE_X120Y152.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_3/CK
  Location pin: SLICE_X120Y152.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_3/CK
  Location pin: SLICE_X120Y152.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[3]/CLK
  Logical resource: reset_block.lockTimeoutA_3/CK
  Location pin: SLICE_X120Y152.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_4/CK
  Location pin: SLICE_X120Y153.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_4/CK
  Location pin: SLICE_X120Y153.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_4/CK
  Location pin: SLICE_X120Y153.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_5/CK
  Location pin: SLICE_X120Y153.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_5/CK
  Location pin: SLICE_X120Y153.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_5/CK
  Location pin: SLICE_X120Y153.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_6/CK
  Location pin: SLICE_X120Y153.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_6/CK
  Location pin: SLICE_X120Y153.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_6/CK
  Location pin: SLICE_X120Y153.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_7/CK
  Location pin: SLICE_X120Y153.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_7/CK
  Location pin: SLICE_X120Y153.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[7]/CLK
  Logical resource: reset_block.lockTimeoutA_7/CK
  Location pin: SLICE_X120Y153.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[11]/CLK
  Logical resource: reset_block.lockTimeoutA_8/CK
  Location pin: SLICE_X120Y154.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[11]/CLK
  Logical resource: reset_block.lockTimeoutA_8/CK
  Location pin: SLICE_X120Y154.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: reset_block.lockTimeoutA[11]/CLK
  Logical resource: reset_block.lockTimeoutA_8/CK
  Location pin: SLICE_X120Y154.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: reset_block.lockTimeoutA[11]/CLK
  Logical resource: reset_block.lockTimeoutA_9/CK
  Location pin: SLICE_X120Y154.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------
Slack: 29.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: reset_block.lockTimeoutA[11]/CLK
  Logical resource: reset_block.lockTimeoutA_9/CK
  Location pin: SLICE_X120Y154.CLK
  Clock network: clk33_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_ref = PERIOD TIMEGRP "TNM_clk_ref" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack:                  3.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.082ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (1.520 - 1.626)
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y140.DQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11
    SLICE_X65Y140.AX     net (fanout=1)        0.711   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
    SLICE_X65Y140.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (0.371ns logic, 0.711ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  3.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 0)
  Clock Path Skew:      -0.072ns (1.022 - 1.094)
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y132.DQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7
    SLICE_X85Y140.AX     net (fanout=1)        0.663   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
    SLICE_X85Y140.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.371ns logic, 0.663ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack:                  4.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.088 - 0.109)
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y131.DQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3
    SLICE_X87Y132.AX     net (fanout=1)        0.369   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
    SLICE_X87Y132.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.371ns logic, 0.369ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y131.CQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2
    SLICE_X87Y131.DX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[2]
    SLICE_X87Y131.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y140.CQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10
    SLICE_X85Y140.DX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[10]
    SLICE_X85Y140.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y140.BQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13
    SLICE_X65Y140.CX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[13]
    SLICE_X65Y140.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_14
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y140.BQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9
    SLICE_X85Y140.CX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[9]
    SLICE_X85Y140.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y132.CQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6
    SLICE_X87Y132.DX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[6]
    SLICE_X87Y132.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y132.BQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5
    SLICE_X87Y132.CX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[5]
    SLICE_X87Y132.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y131.BQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1
    SLICE_X87Y131.CX     net (fanout=1)        0.370   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[1]
    SLICE_X87Y131.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.741ns (0.371ns logic, 0.370ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y140.AQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12
    SLICE_X65Y140.BX     net (fanout=1)        0.369   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[12]
    SLICE_X65Y140.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.371ns logic, 0.369ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y132.AQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4
    SLICE_X87Y132.BX     net (fanout=1)        0.369   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[4]
    SLICE_X87Y132.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.371ns logic, 0.369ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y140.AQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8
    SLICE_X85Y140.BX     net (fanout=1)        0.369   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[8]
    SLICE_X85Y140.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.371ns logic, 0.369ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  4.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0 (FF)
  Destination:          ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.740ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/clk_200 rising at 0.000ns
  Destination Clock:    ddr3ctrl/clk_200 rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0 to ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y131.AQ     Tcko                  0.337   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0
    SLICE_X87Y131.BX     net (fanout=1)        0.369   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[0]
    SLICE_X87Y131.CLK    Tdick                 0.034   ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]
                                                       ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1
    -------------------------------------------------  ---------------------------
    Total                                      0.740ns (0.371ns logic, 0.369ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_ref = PERIOD TIMEGRP "TNM_clk_ref" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate3/REFCLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate3/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y8.CLKOUT0
  Clock network: ddr3ctrl/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y8.CLKOUT2
  Clock network: ddr3ctrl/clk_rd_base
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/u_bufg_clk_ref/I0
  Logical resource: ddr3ctrl/u_iodelay_ctrl/u_bufg_clk_ref/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ddr3ctrl/u_iodelay_ctrl/clk_ref_ibufg
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y8.CLKIN1
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y8.CLKFBOUT
  Clock network: ddr3ctrl/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ddr3ctrl/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y8.CLKOUT1
  Clock network: ddr3ctrl/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12/SR
  Location pin: SLICE_X65Y140.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13/SR
  Location pin: SLICE_X65Y140.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_14/SR
  Location pin: SLICE_X65Y140.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_8/SR
  Location pin: SLICE_X85Y140.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_9/SR
  Location pin: SLICE_X85Y140.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_10/SR
  Location pin: SLICE_X85Y140.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[11]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_11/SR
  Location pin: SLICE_X85Y140.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_0/SR
  Location pin: SLICE_X87Y131.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_1/SR
  Location pin: SLICE_X87Y131.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_2/SR
  Location pin: SLICE_X87Y131.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[3]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_3/SR
  Location pin: SLICE_X87Y131.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_4/SR
  Location pin: SLICE_X87Y132.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_5/SR
  Location pin: SLICE_X87Y132.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_6/SR
  Location pin: SLICE_X87Y132.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[7]/SR
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_7/SR
  Location pin: SLICE_X87Y132.SR
  Clock network: reset_block.resetOrTimeout
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/CLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12/CK
  Location pin: SLICE_X65Y140.CLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/CLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12/CK
  Location pin: SLICE_X65Y140.CLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 4.272ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/CLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_12/CK
  Location pin: SLICE_X65Y140.CLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------
Slack: 4.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r[14]/CLK
  Logical resource: ddr3ctrl/u_iodelay_ctrl/rst_ref_sync_r_13/CK
  Location pin: SLICE_X65Y140.CLK
  Clock network: ddr3ctrl/clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rsync" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8379 paths analyzed, 5348 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.852ns.
--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.816ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.861 - 0.862)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y154.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
    SLICE_X62Y165.D3     net (fanout=3)        1.905   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q[3]
    SLICE_X62Y165.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X60Y178.A1     net (fanout=2)        1.660   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X60Y178.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[41]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X60Y178.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X60Y178.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[41]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.816ns (0.911ns logic, 3.905ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.662ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.861 - 0.862)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y154.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
    SLICE_X62Y165.D3     net (fanout=3)        1.905   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q[3]
    SLICE_X62Y165.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X60Y178.C3     net (fanout=2)        1.504   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X60Y178.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[41]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X60Y178.D3     net (fanout=1)        0.342   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X60Y178.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[41]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.662ns (0.911ns logic, 3.751ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.572ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.827 - 0.856)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y131.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq
    SLICE_X62Y156.D6     net (fanout=2)        1.917   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_q[2]
    SLICE_X62Y156.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X65Y171.A4     net (fanout=3)        1.210   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_q_mux[2]
    SLICE_X65Y171.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[56]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X65Y171.B6     net (fanout=1)        0.492   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X65Y171.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[56]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (0.953ns logic, 3.619ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.554ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.819 - 0.854)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y146.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
    SLICE_X64Y168.A6     net (fanout=2)        1.984   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q[5]
    SLICE_X64Y168.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X65Y181.A1     net (fanout=2)        1.282   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X65Y181.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[52]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X65Y181.B3     net (fanout=1)        0.335   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X65Y181.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[52]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.554ns (0.953ns logic, 3.601ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.490ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.825 - 0.858)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y149.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
    SLICE_X64Y175.A3     net (fanout=2)        2.112   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q[2]
    SLICE_X64Y175.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X65Y185.A3     net (fanout=3)        1.090   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_mux[2]
    SLICE_X65Y185.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[42]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X65Y185.B3     net (fanout=1)        0.335   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X65Y185.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[42]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (0.953ns logic, 3.537ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/qout_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.481ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.828 - 0.846)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/qout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq
    SLICE_X62Y159.D6     net (fanout=3)        1.817   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/iserdes_q[3]
    SLICE_X62Y159.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].rst_dq_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X69Y174.C5     net (fanout=2)        1.400   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X69Y174.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[50]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/Mmux_slip_out43
    SLICE_X69Y174.D5     net (fanout=1)        0.311   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/slip_out[3]
    SLICE_X69Y174.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[50]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/mux1121
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/qout_3
    -------------------------------------------------  ---------------------------
    Total                                      4.481ns (0.953ns logic, 3.528ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/qout_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.464ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.831 - 0.861)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/qout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
    SLICE_X65Y153.A5     net (fanout=2)        1.850   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q[4]
    SLICE_X65Y153.AMUX   Tilo                  0.193   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/Mmux_slip_out42
    SLICE_X64Y167.C5     net (fanout=1)        1.236   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/Mmux_slip_out41
    SLICE_X64Y167.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[63]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/Mmux_slip_out43
    SLICE_X64Y167.D3     net (fanout=1)        0.342   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/slip_out[3]
    SLICE_X64Y167.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[63]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/mux1121
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_rd_bitslip/qout_3
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (1.036ns logic, 3.428ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.446ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.825 - 0.858)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y149.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
    SLICE_X64Y175.A3     net (fanout=2)        2.112   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q[2]
    SLICE_X64Y175.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X65Y185.C3     net (fanout=3)        1.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_mux[2]
    SLICE_X65Y185.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[42]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X65Y185.D5     net (fanout=1)        0.311   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X65Y185.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[42]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (0.953ns logic, 3.493ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.404ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.825 - 0.858)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y149.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
    SLICE_X64Y171.A5     net (fanout=2)        1.763   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q[0]
    SLICE_X64Y171.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/Mmux_slip_out12
    SLICE_X65Y185.A1     net (fanout=1)        1.353   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/Mmux_slip_out11
    SLICE_X65Y185.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[42]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X65Y185.B3     net (fanout=1)        0.335   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X65Y185.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[42]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.404ns (0.953ns logic, 3.451ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  0.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.833 - 0.850)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y136.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
    SLICE_X65Y153.C5     net (fanout=3)        1.770   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q[3]
    SLICE_X65Y153.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X66Y168.A3     net (fanout=2)        1.332   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X66Y168.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[55]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X66Y168.B3     net (fanout=1)        0.346   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X66Y168.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[55]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (0.953ns logic, 3.448ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  0.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.414ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.861 - 0.862)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y154.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
    SLICE_X62Y165.D5     net (fanout=2)        1.503   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q[1]
    SLICE_X62Y165.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X60Y178.A1     net (fanout=2)        1.660   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X60Y178.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[41]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X60Y178.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X60Y178.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[41]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (0.911ns logic, 3.503ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.413ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.861 - 0.863)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y158.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_iserdes_dq
    SLICE_X60Y169.D2     net (fanout=2)        1.857   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/iserdes_q[1]
    SLICE_X60Y169.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/iserdes_q_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X60Y181.A1     net (fanout=2)        1.305   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X60Y181.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[40]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X60Y181.B3     net (fanout=1)        0.340   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X60Y181.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[40]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[40].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (0.911ns logic, 3.502ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/slip_out_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.410ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.861 - 0.862)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/slip_out_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y154.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
    SLICE_X62Y165.D3     net (fanout=3)        1.905   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q[3]
    SLICE_X62Y165.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X60Y178.A1     net (fanout=2)        1.660   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X60Y178.CLK    Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[41]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/slip_out_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (0.845ns logic, 3.565ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.369ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.825 - 0.858)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y149.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
    SLICE_X64Y175.A3     net (fanout=2)        2.112   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q[2]
    SLICE_X64Y175.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X64Y185.A4     net (fanout=3)        1.039   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_mux[2]
    SLICE_X64Y185.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[42]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X64Y185.B5     net (fanout=1)        0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X64Y185.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[42]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.369ns (0.911ns logic, 3.458ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.827 - 0.856)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y131.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_iserdes_dq
    SLICE_X62Y156.D6     net (fanout=2)        1.917   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_q[2]
    SLICE_X62Y156.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X65Y171.C4     net (fanout=3)        1.191   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/iserdes_q_mux[2]
    SLICE_X65Y171.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[56]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X65Y171.D5     net (fanout=1)        0.311   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X65Y171.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[56]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (0.953ns logic, 3.419ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  0.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.825 - 0.846)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq
    SLICE_X62Y148.D6     net (fanout=2)        0.901   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/iserdes_q[2]
    SLICE_X62Y148.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X67Y176.A5     net (fanout=3)        2.002   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/iserdes_q_mux[2]
    SLICE_X67Y176.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[50]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X67Y176.B6     net (fanout=1)        0.488   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X67Y176.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[50]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.344ns (0.953ns logic, 3.391ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/qout_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.346ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.833 - 0.850)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/qout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y136.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
    SLICE_X65Y153.C5     net (fanout=3)        1.770   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q[3]
    SLICE_X65Y153.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X66Y168.C5     net (fanout=2)        1.278   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X66Y168.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[55]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/Mmux_slip_out43
    SLICE_X66Y168.D3     net (fanout=1)        0.345   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/slip_out[3]
    SLICE_X66Y168.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[55]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/mux1121
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/qout_3
    -------------------------------------------------  ---------------------------
    Total                                      4.346ns (0.953ns logic, 3.393ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.828 - 0.846)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq
    SLICE_X62Y159.D6     net (fanout=3)        1.817   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/iserdes_q[3]
    SLICE_X62Y159.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].rst_dq_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X69Y174.A6     net (fanout=2)        1.320   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X69Y174.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[50]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X69Y174.B6     net (fanout=1)        0.228   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X69Y174.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[50]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (0.953ns logic, 3.365ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/qout_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.271ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.610 - 0.673)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/qout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y123.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
    SLICE_X63Y140.C4     net (fanout=2)        1.858   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q[4]
    SLICE_X63Y140.CMUX   Tilo                  0.186   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/Mmux_slip_out42
    SLICE_X64Y155.C6     net (fanout=1)        1.042   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/Mmux_slip_out41
    SLICE_X64Y155.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[59]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/Mmux_slip_out43
    SLICE_X64Y155.D3     net (fanout=1)        0.342   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/slip_out[3]
    SLICE_X64Y155.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[59]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/mux1121
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/qout_3
    -------------------------------------------------  ---------------------------
    Total                                      4.271ns (1.029ns logic, 3.242ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.282ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.825 - 0.860)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y151.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq
    SLICE_X64Y171.B3     net (fanout=2)        2.177   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/iserdes_q[0]
    SLICE_X64Y171.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/Mmux_slip_out12
    SLICE_X67Y183.A6     net (fanout=1)        0.817   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/Mmux_slip_out11
    SLICE_X67Y183.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[46]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X67Y183.B3     net (fanout=1)        0.335   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X67Y183.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[46]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (0.953ns logic, 3.329ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.307ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.861 - 0.862)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y154.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
    SLICE_X62Y169.A3     net (fanout=2)        1.891   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q[2]
    SLICE_X62Y169.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X60Y178.C2     net (fanout=3)        1.163   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_mux[2]
    SLICE_X60Y178.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[41]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X60Y178.D3     net (fanout=1)        0.342   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X60Y178.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[41]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.307ns (0.911ns logic, 3.396ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.284ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.832 - 0.850)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y136.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_iserdes_dq
    SLICE_X67Y151.A6     net (fanout=2)        1.676   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q[2]
    SLICE_X67Y151.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X66Y169.A4     net (fanout=3)        1.347   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/iserdes_q_mux[2]
    SLICE_X66Y169.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[55]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X66Y169.B5     net (fanout=1)        0.308   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X66Y169.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[55]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.284ns (0.953ns logic, 3.331ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  0.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.256ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.826 - 0.844)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y140.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq
    SLICE_X65Y164.A3     net (fanout=2)        2.069   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q[2]
    SLICE_X65Y164.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X67Y175.A5     net (fanout=3)        0.737   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_mux[2]
    SLICE_X67Y175.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[49]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X67Y175.B6     net (fanout=1)        0.497   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X67Y175.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[49]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (0.953ns logic, 3.303ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  0.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.241ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.646 - 0.674)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
    SLICE_X63Y139.A5     net (fanout=2)        1.531   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q[4]
    SLICE_X63Y139.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_rd_bitslip/Mmux_slip_out22
    SLICE_X62Y152.C5     net (fanout=2)        1.412   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X62Y152.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[57]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X62Y152.D3     net (fanout=1)        0.345   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X62Y152.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[57]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.241ns (0.953ns logic, 3.288ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.260ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.861 - 0.862)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y154.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
    SLICE_X62Y165.D5     net (fanout=2)        1.503   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q[1]
    SLICE_X62Y165.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X60Y178.C3     net (fanout=2)        1.504   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X60Y178.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[41]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
    SLICE_X60Y178.D3     net (fanout=1)        0.342   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/slip_out[1]
    SLICE_X60Y178.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[41]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/mux111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/qout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (0.911ns logic, 3.349ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.242ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.825 - 0.844)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y140.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq
    SLICE_X65Y164.A3     net (fanout=2)        2.069   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q[2]
    SLICE_X65Y164.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/din2_r
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/Mmux_iserdes_q_mux11
    SLICE_X66Y176.A6     net (fanout=3)        0.912   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_mux[2]
    SLICE_X66Y176.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[49]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X66Y176.B5     net (fanout=1)        0.308   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X66Y176.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[49]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.242ns (0.953ns logic, 3.289ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  0.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/slip_out_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.861 - 0.862)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/slip_out_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y154.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
    SLICE_X62Y165.D3     net (fanout=3)        1.905   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q[3]
    SLICE_X62Y165.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X60Y178.C3     net (fanout=2)        1.504   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out1
    SLICE_X60Y178.CLK    Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[41]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/Mmux_slip_out23
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_rd_bitslip/slip_out_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (0.845ns logic, 3.409ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/qout_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.198ns (Levels of Logic = 3)
  Clock Path Skew:      -0.040ns (0.822 - 0.862)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/qout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y156.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_iserdes_dq
    SLICE_X62Y174.A5     net (fanout=2)        1.658   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/iserdes_q[0]
    SLICE_X62Y174.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/Mmux_slip_out12
    SLICE_X65Y183.A1     net (fanout=1)        1.184   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/Mmux_slip_out11
    SLICE_X65Y183.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[47]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/Mmux_slip_out13
    SLICE_X65Y183.B4     net (fanout=1)        0.403   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/slip_out[0]
    SLICE_X65Y183.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise1[47]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/mux41
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[47].u_iob_dq/u_rd_bitslip/qout_0
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (0.953ns logic, 3.245ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  0.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/qout_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.203ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.819 - 0.854)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/qout_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y146.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
    SLICE_X64Y168.A6     net (fanout=2)        1.984   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q[5]
    SLICE_X64Y168.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/Mmux_slip_out31
    SLICE_X65Y181.C6     net (fanout=2)        0.933   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/Mmux_slip_out3
    SLICE_X65Y181.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[52]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/Mmux_slip_out43
    SLICE_X65Y181.D3     net (fanout=1)        0.333   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/slip_out[3]
    SLICE_X65Y181.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[52]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/mux1121
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_rd_bitslip/qout_3
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (0.953ns logic, 3.250ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/qout_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.610 - 0.673)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/qout_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y123.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
    SLICE_X63Y140.C4     net (fanout=2)        1.858   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q[4]
    SLICE_X63Y140.C      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/Mmux_slip_out22
    SLICE_X64Y155.A5     net (fanout=2)        1.097   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/Mmux_slip_out21
    SLICE_X64Y155.A      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[59]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/Mmux_slip_out33
    SLICE_X64Y155.B5     net (fanout=1)        0.307   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/slip_out[2]
    SLICE_X64Y155.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/rd_data_rise0[59]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/mux1111
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_rd_bitslip/qout_2
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (0.911ns logic, 3.262ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_rsync = PERIOD TIMEGRP "TNM_clk_rsync" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[34].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[34].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[33].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[33].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[34].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[34].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[33].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[33].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[32].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[32].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[31].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[31].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[32].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[32].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[31].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[31]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[31].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X54Y198.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[81].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[81].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[80].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[80].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[81].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[81].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[80].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[80].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[7].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[7].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[79].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[79].u_RAM64X1D/DP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[7].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/n0591[79]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rddata_sync/gen_c1.u_rddata_sync_c1/gen_ram[7].u_RAM64X1D/SP/CLK
  Location pin: SLICE_X56Y192.CLK
  Clock network: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_rsync_rise_to_fall = MAXDELAY FROM TIMEGRP 
"TG_clk_rsync_rise" TO         TIMEGRP "TG_clk_rsync_fall" TS_clk_ref;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 389 paths analyzed, 389 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.600ns.
 Maximum delay is   2.800ns.
--------------------------------------------------------------------------------
Slack:                  2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.729ns (Levels of Logic = 1)
  Clock Path Skew:      -0.036ns (0.638 - 0.674)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
    SLICE_X62Y135.B1     net (fanout=2)        1.935   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q[5]
    SLICE_X62Y135.CLK    Tas                   0.047   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q[5]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (0.794ns logic, 1.935ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  2.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.620ns (Levels of Logic = 0)
  Clock Path Skew:      -0.036ns (0.638 - 0.674)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y121.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/u_iserdes_dq
    SLICE_X62Y135.CX     net (fanout=2)        1.837   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q[2]
    SLICE_X62Y135.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/iserdes_q_neg_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.783ns logic, 1.837ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  2.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/iserdes_q_neg_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.621ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (0.828 - 0.860)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/iserdes_q_neg_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y151.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/u_iserdes_dq
    SLICE_X64Y170.AX     net (fanout=2)        1.853   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/iserdes_q[0]
    SLICE_X64Y170.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/iserdes_q_neg_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (0.768ns logic, 1.853ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  2.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.868 - 0.854)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y146.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
    SLICE_X63Y168.B1     net (fanout=2)        1.843   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q[1]
    SLICE_X63Y168.CLK    Tas                   0.047   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q[1]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.794ns logic, 1.843ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  2.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.586ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.641 - 0.665)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq
    SLICE_X62Y147.B3     net (fanout=2)        1.803   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q[1]
    SLICE_X62Y147.CLK    Tas                   0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q[1]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.586ns (0.783ns logic, 1.803ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  2.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.903 - 0.857)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y155.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/u_iserdes_dq
    SLICE_X100Y167.C1    net (fanout=2)        1.788   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/iserdes_q[5]
    SLICE_X100Y167.CLK   Tas                   0.007   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/iserdes_q[5]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[16].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.542ns (0.754ns logic, 1.788ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  2.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.504ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.868 - 0.854)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y146.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
    SLICE_X63Y168.BX     net (fanout=2)        1.721   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q[5]
    SLICE_X63Y168.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (0.783ns logic, 1.721ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  2.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.426ns (Levels of Logic = 0)
  Clock Path Skew:      -0.035ns (0.642 - 0.677)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y199.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/u_iserdes_dq
    SLICE_X63Y184.AX     net (fanout=2)        1.643   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q[4]
    SLICE_X63Y184.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[36].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (0.783ns logic, 1.643ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  2.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.423ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.835 - 0.844)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y140.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq
    SLICE_X67Y160.BX     net (fanout=2)        1.640   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q[5]
    SLICE_X67Y160.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.423ns (0.783ns logic, 1.640ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  2.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.868 - 0.854)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y146.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
    SLICE_X63Y168.AX     net (fanout=2)        1.661   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q[4]
    SLICE_X63Y168.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (0.783ns logic, 1.661ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  2.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_neg_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.828 - 0.858)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_neg_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y149.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
    SLICE_X65Y170.AX     net (fanout=2)        1.584   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q[0]
    SLICE_X65Y170.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_neg_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (0.783ns logic, 1.584ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  2.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.350ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.835 - 0.851)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y144.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/u_iserdes_dq
    SLICE_X67Y162.BX     net (fanout=2)        1.567   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/iserdes_q[1]
    SLICE_X67Y162.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (0.783ns logic, 1.567ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  2.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y157.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq
    SLICE_X62Y174.BX     net (fanout=2)        1.579   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q[5]
    SLICE_X62Y174.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (0.783ns logic, 1.579ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  2.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.825 - 0.846)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[0] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y144.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/u_iserdes_dq
    SLICE_X90Y160.BX     net (fanout=2)        1.554   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q[5]
    SLICE_X90Y160.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[10].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (0.783ns logic, 1.554ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  2.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.362ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.868 - 0.854)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y146.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
    SLICE_X63Y168.DX     net (fanout=3)        1.579   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q[3]
    SLICE_X63Y168.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (0.783ns logic, 1.579ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  2.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_neg_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.870 - 0.862)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_neg_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y154.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/u_iserdes_dq
    SLICE_X62Y164.DX     net (fanout=3)        1.570   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q[3]
    SLICE_X62Y164.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[41].u_iob_dq/iserdes_q_neg_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.783ns logic, 1.570ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  2.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.301ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.825 - 0.863)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y159.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/u_iserdes_dq
    SLICE_X65Y174.B2     net (fanout=2)        1.507   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/iserdes_q[5]
    SLICE_X65Y174.CLK    Tas                   0.047   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/iserdes_q[5]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[45].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.301ns (0.794ns logic, 1.507ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  2.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/iserdes_q_neg_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.265ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.600 - 0.674)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/iserdes_q_neg_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y122.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/u_iserdes_dq
    SLICE_X64Y143.CX     net (fanout=2)        1.497   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/iserdes_q[2]
    SLICE_X64Y143.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/iserdes_q_neg_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (0.768ns logic, 1.497ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  2.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_neg_r_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.302ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.828 - 0.858)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_neg_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y149.Q3     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
    SLICE_X65Y170.CX     net (fanout=2)        1.519   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q[2]
    SLICE_X65Y170.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_neg_r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.783ns logic, 1.519ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  2.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.258ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns (0.604 - 0.672)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q5     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
    SLICE_X64Y147.AX     net (fanout=2)        1.490   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q[4]
    SLICE_X64Y147.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_4
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (0.768ns logic, 1.490ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  2.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/iserdes_q_neg_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.647 - 0.657)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/iserdes_q_neg_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y138.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/u_iserdes_dq
    SLICE_X63Y158.DX     net (fanout=3)        1.533   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/iserdes_q[3]
    SLICE_X63Y158.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/iserdes_q_neg_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.316ns (0.783ns logic, 1.533ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  2.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q_neg_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.291ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.641 - 0.665)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q_neg_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y133.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/u_iserdes_dq
    SLICE_X62Y147.A2     net (fanout=2)        1.499   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q[0]
    SLICE_X62Y147.CLK    Tas                   0.045   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q[0]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/iserdes_q_neg_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.291ns (0.792ns logic, 1.499ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  2.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_neg_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.336ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.870 - 0.844)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_neg_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y140.Q4     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq
    SLICE_X63Y160.DX     net (fanout=3)        1.553   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q[3]
    SLICE_X63Y160.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_neg_r_3
    -------------------------------------------------  ---------------------------
    Total                                      2.336ns (0.783ns logic, 1.553ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  2.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.026ns (0.870 - 0.844)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y140.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/u_iserdes_dq
    SLICE_X63Y160.BX     net (fanout=2)        1.552   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q[1]
    SLICE_X63Y160.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (0.783ns logic, 1.552ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  2.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.868 - 0.854)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y146.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/u_iserdes_dq
    SLICE_X63Y168.A3     net (fanout=2)        1.542   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q[0]
    SLICE_X63Y168.CLK    Tas                   0.033   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q[0]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/iserdes_q_neg_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.322ns (0.780ns logic, 1.542ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  2.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.239ns (Levels of Logic = 0)
  Clock Path Skew:      -0.068ns (0.604 - 0.672)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y126.Q6     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/u_iserdes_dq
    SLICE_X64Y147.BX     net (fanout=2)        1.471   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q[5]
    SLICE_X64Y147.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r[5]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[63].u_iob_dq/iserdes_q_neg_r_5
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (0.768ns logic, 1.471ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  2.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.260ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (0.825 - 0.863)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y157.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/u_iserdes_dq
    SLICE_X65Y174.BX     net (fanout=2)        1.477   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q[1]
    SLICE_X65Y174.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.260ns (0.783ns logic, 1.477ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  2.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.262ns (Levels of Logic = 1)
  Clock Path Skew:      -0.035ns (0.638 - 0.673)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y123.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/u_iserdes_dq
    SLICE_X61Y138.A4     net (fanout=2)        1.478   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q[0]
    SLICE_X61Y138.CLK    Tas                   0.037   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q[0]_rt
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/iserdes_q_neg_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.262ns (0.784ns logic, 1.478ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  2.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_neg_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (0.828 - 0.858)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_neg_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y149.Q2     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/u_iserdes_dq
    SLICE_X65Y170.BX     net (fanout=2)        1.462   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q[1]
    SLICE_X65Y170.CLK    Tdick                 0.036   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[42].u_iob_dq/iserdes_q_neg_r_1
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.783ns logic, 1.462ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  2.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/u_iserdes_dq (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/iserdes_q_neg_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.259ns (Levels of Logic = 0)
  Clock Path Skew:      -0.016ns (0.832 - 0.848)
  Source Clock:         ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] rising at 0.000ns
  Destination Clock:    ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/clk_rsync[1] falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/u_iserdes_dq to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/iserdes_q_neg_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y142.Q1     Tiscko_Q              0.747   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/u_iserdes_dq
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/u_iserdes_dq
    SLICE_X64Y160.AX     net (fanout=2)        1.491   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/iserdes_q[0]
    SLICE_X64Y160.CLK    Tdick                 0.021   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/iserdes_q_neg_r[3]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/iserdes_q_neg_r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (0.768ns logic, 1.491ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_SEL = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_SEL" TO TIMEGRP "FFS"         TS_clk_ref * 2;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 518 paths analyzed, 518 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.200ns.
--------------------------------------------------------------------------------
Slack:                  3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.921ns (Levels of Logic = 2)
  Clock Path Skew:      -0.221ns (1.538 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X70Y123.B3     net (fanout=172)      4.727   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X70Y123.BMUX   Tilo                  0.186   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0551
    SLICE_X71Y122.D5     net (fanout=2)        0.329   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[59]
    SLICE_X71Y122.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      5.921ns (0.865ns logic, 5.056ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack:                  4.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/u_rddata_en_srl (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.823ns (Levels of Logic = 1)
  Clock Path Skew:      -0.076ns (1.568 - 1.644)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/u_rddata_en_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X112Y216.A2    net (fanout=172)      3.996   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X112Y216.A     Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rddata_en
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/Mmux_rddata_en11
    SLICE_X134Y216.AI    net (fanout=1)        0.994   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/rddata_en
    SLICE_X134Y216.CLK   Tds                   0.300   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/dfi_rddata_valid_phy
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/u_rddata_en_srl
    -------------------------------------------------  ---------------------------
    Total                                      5.823ns (0.833ns logic, 4.990ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  4.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_rise0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.668ns (Levels of Logic = 1)
  Clock Path Skew:      -0.221ns (1.538 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_rise0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X70Y123.B3     net (fanout=172)      4.727   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X70Y123.BMUX   Tilo                  0.186   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0551
    SLICE_X70Y123.AX     net (fanout=2)        0.256   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[59]
    SLICE_X70Y123.CLK    Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_rise0_r1
    -------------------------------------------------  ---------------------------
    Total                                      5.668ns (0.685ns logic, 4.983ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack:                  4.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 2)
  Clock Path Skew:      -0.221ns (1.538 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X70Y123.B3     net (fanout=172)      4.727   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X70Y123.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0531
    SLICE_X70Y123.D6     net (fanout=1)        0.123   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[57]
    SLICE_X70Y123.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (0.747ns logic, 4.850ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack:                  4.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_rise0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 1)
  Clock Path Skew:      -0.221ns (1.538 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_rise0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X70Y123.B3     net (fanout=172)      4.727   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X70Y123.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0531
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_rise0_r1
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (0.535ns logic, 4.727ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack:                  4.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.537 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X69Y120.A1     net (fanout=172)      4.621   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X69Y120.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0551
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (0.538ns logic, 4.621ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack:                  4.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.131ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.537 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X69Y120.A1     net (fanout=172)      4.621   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X69Y120.CLK    Tas                   0.045   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0531
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[57].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      5.131ns (0.510ns logic, 4.621ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack:                  4.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.989ns (Levels of Logic = 2)
  Clock Path Skew:      -0.227ns (1.532 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X86Y134.B1     net (fanout=172)      3.185   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X86Y134.BMUX   Tilo                  0.197   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0511
    SLICE_X69Y131.D5     net (fanout=2)        0.928   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[55]
    SLICE_X69Y131.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.989ns (0.876ns logic, 4.113ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack:                  4.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.898ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.537 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X69Y119.A2     net (fanout=172)      4.360   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X69Y119.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0541
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.898ns (0.538ns logic, 4.360ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  4.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.870ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.537 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X69Y119.A2     net (fanout=172)      4.360   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X69Y119.CLK    Tas                   0.045   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0521
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.870ns (0.510ns logic, 4.360ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack:                  4.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 2)
  Clock Path Skew:      -0.225ns (1.534 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X71Y132.B3     net (fanout=172)      3.458   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X71Y132.BMUX   Tilo                  0.186   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0541
    SLICE_X70Y130.D6     net (fanout=2)        0.474   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[58]
    SLICE_X70Y130.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (0.865ns logic, 3.932ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  5.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.646ns (Levels of Logic = 2)
  Clock Path Skew:      -0.230ns (1.529 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X71Y135.B4     net (fanout=172)      3.157   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X71Y135.BMUX   Tilo                  0.216   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0581
    SLICE_X71Y135.D2     net (fanout=1)        0.594   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[61]
    SLICE_X71Y135.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.646ns (0.895ns logic, 3.751ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  5.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/dfi_rddata_valid (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 0)
  Clock Path Skew:      -0.092ns (1.552 - 1.644)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/dfi_rddata_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X125Y217.AX    net (fanout=172)      4.235   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X125Y217.CLK   Tdick                 0.034   dfi_rddata_valid
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdctrl_sync/dfi_rddata_valid
    -------------------------------------------------  ---------------------------
    Total                                      4.734ns (0.499ns logic, 4.235ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack:                  5.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.600ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.537 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X68Y124.A1     net (fanout=172)      4.105   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X68Y124.CLK    Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/ocb_d2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0561
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.600ns (0.495ns logic, 4.105ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack:                  5.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.587ns (Levels of Logic = 2)
  Clock Path Skew:      -0.229ns (1.530 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X64Y130.B3     net (fanout=172)      3.505   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X64Y130.BMUX   Tilo                  0.198   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0591
    SLICE_X64Y131.D6     net (fanout=2)        0.247   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[62]
    SLICE_X64Y131.CLK    Tas                   0.172   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_rise0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.587ns (0.835ns logic, 3.752ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  5.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 1)
  Clock Path Skew:      -0.222ns (1.537 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X68Y124.A1     net (fanout=172)      4.105   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X68Y124.CLK    Tas                   0.007   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/ocb_d2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0581
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (0.472ns logic, 4.105ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack:                  5.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 2)
  Clock Path Skew:      -0.234ns (1.525 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X71Y145.B2     net (fanout=172)      3.049   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X71Y145.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0461
    SLICE_X67Y142.D2     net (fanout=2)        0.751   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[50]
    SLICE_X67Y142.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (0.747ns logic, 3.800ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  5.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.492ns (Levels of Logic = 1)
  Clock Path Skew:      -0.226ns (1.533 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X68Y130.A2     net (fanout=172)      3.997   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X68Y130.CLK    Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d3
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0571
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.492ns (0.495ns logic, 3.997ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack:                  5.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.469ns (Levels of Logic = 1)
  Clock Path Skew:      -0.226ns (1.533 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X68Y130.A2     net (fanout=172)      3.997   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X68Y130.CLK    Tas                   0.007   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d3
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0591
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.469ns (0.472ns logic, 3.997ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack:                  5.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.448ns (Levels of Logic = 2)
  Clock Path Skew:      -0.237ns (1.522 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X69Y142.B2     net (fanout=172)      3.044   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X69Y142.BMUX   Tilo                  0.197   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0491
    SLICE_X67Y139.D6     net (fanout=2)        0.528   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[53]
    SLICE_X67Y139.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.448ns (0.876ns logic, 3.572ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  5.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_rise0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.434ns (Levels of Logic = 1)
  Clock Path Skew:      -0.228ns (1.531 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_rise0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X64Y130.B3     net (fanout=172)      3.505   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X64Y130.BMUX   Tilo                  0.198   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0591
    SLICE_X64Y130.AX     net (fanout=2)        0.251   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[62]
    SLICE_X64Y130.CLK    Tdick                 0.015   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_rise0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (0.678ns logic, 3.756ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack:                  5.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.391ns (Levels of Logic = 1)
  Clock Path Skew:      -0.227ns (1.532 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X71Y132.B3     net (fanout=172)      3.458   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X71Y132.BMUX   Tilo                  0.186   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0541
    SLICE_X71Y132.AX     net (fanout=2)        0.248   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[58]
    SLICE_X71Y132.CLK    Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.391ns (0.685ns logic, 3.706ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  5.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 2)
  Clock Path Skew:      -0.228ns (1.531 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X64Y130.B3     net (fanout=172)      3.505   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X64Y130.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0571
    SLICE_X64Y130.D6     net (fanout=1)        0.129   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[60]
    SLICE_X64Y130.CLK    Tas                   0.172   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[60].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.705ns logic, 3.634ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  5.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.322ns (Levels of Logic = 2)
  Clock Path Skew:      -0.227ns (1.532 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X71Y132.B3     net (fanout=172)      3.458   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X71Y132.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0521
    SLICE_X71Y132.D6     net (fanout=1)        0.117   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[56]
    SLICE_X71Y132.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (0.747ns logic, 3.575ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack:                  5.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.295ns (Levels of Logic = 2)
  Clock Path Skew:      -0.218ns (1.541 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X71Y135.B4     net (fanout=172)      3.157   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X71Y135.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0561
    SLICE_X85Y135.D6     net (fanout=2)        0.391   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[5]
    SLICE_X85Y135.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[5].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.295ns (0.747ns logic, 3.548ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  5.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/ocb_d4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.184ns (Levels of Logic = 2)
  Clock Path Skew:      -0.228ns (1.531 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X71Y145.B2     net (fanout=172)      3.049   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X71Y145.BMUX   Tilo                  0.222   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0481
    SLICE_X71Y145.D6     net (fanout=1)        0.234   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[52]
    SLICE_X71Y145.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.184ns (0.901ns logic, 3.283ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  5.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.225ns (1.534 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X69Y129.A2     net (fanout=172)      3.613   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X69Y129.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1541
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.538ns logic, 3.613ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack:                  5.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.121ns (Levels of Logic = 1)
  Clock Path Skew:      -0.234ns (1.525 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X69Y142.B2     net (fanout=172)      3.044   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X69Y142.BMUX   Tilo                  0.197   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0491
    SLICE_X69Y142.AX     net (fanout=2)        0.381   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[53]
    SLICE_X69Y142.CLK    Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[53].u_iob_dq/wr_data_rise0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (0.696ns logic, 3.425ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  5.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_rise0_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 1)
  Clock Path Skew:      -0.215ns (1.544 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_rise0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X86Y134.B1     net (fanout=172)      3.185   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X86Y134.BMUX   Tilo                  0.197   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0511
    SLICE_X86Y134.AX     net (fanout=2)        0.257   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[55]
    SLICE_X86Y134.CLK    Tdick                 0.034   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[13].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[55].u_iob_dq/wr_data_rise0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (0.696ns logic, 3.442ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  5.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.123ns (Levels of Logic = 1)
  Clock Path Skew:      -0.225ns (1.534 - 1.759)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y163.AMUX   Tshcko                0.465   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[24].u_iob_dq/wr_data_rise0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/u_ff_phy_init_data_sel
    SLICE_X69Y129.A2     net (fanout=172)      3.613   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_init_data_sel
    SLICE_X69Y129.CLK    Tas                   0.045   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1591
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[62].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (0.510ns logic, 3.613ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP    
     "ddr3ctrl_u_infrastructure_clk_mem_pll" TS_clk_ref / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr3ctrl_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ddr3ctrl_u_infrastructure_clk_mem_pll" TS_clk_ref / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ddr3ctrl/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ddr3ctrl/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: ddr3ctrl/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ddr3ctrl/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ddr3ctrl/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: ddr3ctrl/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_u_infrastructure_clk_pll = PERIOD TIMEGRP        
 "ddr3ctrl_u_infrastructure_clk_pll" TS_clk_ref HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48238 paths analyzed, 21443 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.969ns.
--------------------------------------------------------------------------------
Slack:                  0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.821ns (Levels of Logic = 2)
  Clock Path Skew:      -0.090ns (1.537 - 1.627)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y151.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[1]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X68Y118.B1     net (fanout=144)      3.586   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[0]
    SLICE_X68Y118.BMUX   Tilo                  0.205   ddr3ctrl/u_memc_ui_top/wr_data[121]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMB
    SLICE_X69Y119.A1     net (fanout=1)        0.576   ddr3ctrl/u_memc_ui_top/wr_data[122]
    SLICE_X69Y119.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0541
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.821ns (0.659ns logic, 4.162ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMB_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 0)
  Clock Path Skew:      -0.179ns (1.532 - 1.711)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y181.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.D1     net (fanout=49)       4.500   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.CLK    Tas                  -0.123   ddr3ctrl/u_memc_ui_top/wr_data[247]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (0.214ns logic, 4.500ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMC (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 0)
  Clock Path Skew:      -0.179ns (1.532 - 1.711)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y181.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.D1     net (fanout=49)       4.500   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.CLK    Tas                  -0.123   ddr3ctrl/u_memc_ui_top/wr_data[247]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (0.214ns logic, 4.500ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMC_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 0)
  Clock Path Skew:      -0.179ns (1.532 - 1.711)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y181.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.D1     net (fanout=49)       4.500   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.CLK    Tas                  -0.123   ddr3ctrl/u_memc_ui_top/wr_data[247]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (0.214ns logic, 4.500ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMD (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 0)
  Clock Path Skew:      -0.179ns (1.532 - 1.711)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y181.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.D1     net (fanout=49)       4.500   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.CLK    Tas                  -0.123   ddr3ctrl/u_memc_ui_top/wr_data[247]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (0.214ns logic, 4.500ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMD_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 0)
  Clock Path Skew:      -0.179ns (1.532 - 1.711)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y181.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.D1     net (fanout=49)       4.500   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.CLK    Tas                  -0.123   ddr3ctrl/u_memc_ui_top/wr_data[247]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (0.214ns logic, 4.500ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 0)
  Clock Path Skew:      -0.179ns (1.532 - 1.711)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y181.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.D1     net (fanout=49)       4.500   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.CLK    Tas                  -0.123   ddr3ctrl/u_memc_ui_top/wr_data[247]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (0.214ns logic, 4.500ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMA_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 0)
  Clock Path Skew:      -0.179ns (1.532 - 1.711)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y181.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.D1     net (fanout=49)       4.500   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.CLK    Tas                  -0.123   ddr3ctrl/u_memc_ui_top/wr_data[247]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (0.214ns logic, 4.500ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMA (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.714ns (Levels of Logic = 0)
  Clock Path Skew:      -0.179ns (1.532 - 1.711)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y181.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.D1     net (fanout=49)       4.500   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr0_r
    SLICE_X92Y133.CLK    Tas                  -0.123   ddr3ctrl/u_memc_ui_top/wr_data[247]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.714ns (0.214ns logic, 4.500ns route)
                                                       (4.5% logic, 95.5% route)

--------------------------------------------------------------------------------
Slack:                  0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.813ns (Levels of Logic = 2)
  Clock Path Skew:      -0.066ns (1.050 - 1.116)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y151.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[1]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X68Y125.B1     net (fanout=144)      3.019   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[0]
    SLICE_X68Y125.BMUX   Tilo                  0.205   ddr3ctrl/u_memc_ui_top/wr_data[181]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[30].RAM32M0_RAMB
    SLICE_X70Y146.A4     net (fanout=1)        1.135   ddr3ctrl/u_memc_ui_top/wr_data[182]
    SLICE_X70Y146.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/ocb_d2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1501
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (0.659ns logic, 4.154ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  0.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.654ns (Levels of Logic = 2)
  Clock Path Skew:      -0.213ns (1.534 - 1.747)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y165.BMUX   Tshcko                0.468   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_wrdata[192]
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/phy_wrdata_0
    SLICE_X71Y132.B1     net (fanout=24)       3.301   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_wrdata[0]
    SLICE_X71Y132.BMUX   Tilo                  0.197   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0541
    SLICE_X70Y130.D6     net (fanout=2)        0.474   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0[58]
    SLICE_X70Y130.CLK    Tas                   0.214   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[58].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (0.879ns logic, 3.775ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_248 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.645ns (Levels of Logic = 1)
  Clock Path Skew:      -0.221ns (1.528 - 1.749)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd3 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_248
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y186.CQ     Tcko                  0.337   r_sync
                                                       ahb2mig0/r_dstate_FSM_FFd3
    SLICE_X98Y133.A5     net (fanout=296)      4.235   r_dstate_FSM_FFd3
    SLICE_X98Y133.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[251]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<7>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_248
    -------------------------------------------------  ---------------------------
    Total                                      4.645ns (0.410ns logic, 4.235ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack:                  0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.828ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.081 - 0.113)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y151.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[1]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X68Y125.C1     net (fanout=144)      3.154   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[0]
    SLICE_X68Y125.CMUX   Tilo                  0.198   ddr3ctrl/u_memc_ui_top/wr_data[181]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[30].RAM32M0_RAMC
    SLICE_X69Y141.A5     net (fanout=1)        1.051   ddr3ctrl/u_memc_ui_top/wr_data[180]
    SLICE_X69Y141.CLK    Tas                   0.044   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_rise0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1481
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.828ns (0.623ns logic, 4.205ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_241 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (1.531 - 1.749)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd3 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_241
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y186.CQ     Tcko                  0.337   r_sync
                                                       ahb2mig0/r_dstate_FSM_FFd3
    SLICE_X95Y133.B5     net (fanout=296)      4.227   r_dstate_FSM_FFd3
    SLICE_X95Y133.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[243]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<14>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_241
    -------------------------------------------------  ---------------------------
    Total                                      4.634ns (0.407ns logic, 4.227ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------
Slack:                  0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_242 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.631ns (Levels of Logic = 1)
  Clock Path Skew:      -0.218ns (1.531 - 1.749)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd3 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_242
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y186.CQ     Tcko                  0.337   r_sync
                                                       ahb2mig0/r_dstate_FSM_FFd3
    SLICE_X95Y133.C5     net (fanout=296)      4.221   r_dstate_FSM_FFd3
    SLICE_X95Y133.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[243]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<13>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_242
    -------------------------------------------------  ---------------------------
    Total                                      4.631ns (0.410ns logic, 4.221ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_62 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.615ns (Levels of Logic = 1)
  Clock Path Skew:      -0.224ns (1.525 - 1.749)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd3 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y186.CQ     Tcko                  0.337   r_sync
                                                       ahb2mig0/r_dstate_FSM_FFd3
    SLICE_X96Y136.C1     net (fanout=296)      4.248   r_dstate_FSM_FFd3
    SLICE_X96Y136.CLK    Tas                   0.030   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[63]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<193>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_62
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (0.367ns logic, 4.248ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack:                  0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_61 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.606ns (Levels of Logic = 1)
  Clock Path Skew:      -0.224ns (1.525 - 1.749)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd3 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y186.CQ     Tcko                  0.337   r_sync
                                                       ahb2mig0/r_dstate_FSM_FFd3
    SLICE_X96Y136.B1     net (fanout=296)      4.241   r_dstate_FSM_FFd3
    SLICE_X96Y136.CLK    Tas                   0.028   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[63]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<194>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_61
    -------------------------------------------------  ---------------------------
    Total                                      4.606ns (0.365ns logic, 4.241ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMA (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.168ns (1.537 - 1.705)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y180.CQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2
    SLICE_X68Y118.D3     net (fanout=48)       4.260   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
    SLICE_X68Y118.CLK    Tas                  -0.011   ddr3ctrl/u_memc_ui_top/wr_data[121]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.370ns logic, 4.260ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMC (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.168ns (1.537 - 1.705)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y180.CQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2
    SLICE_X68Y118.D3     net (fanout=48)       4.260   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
    SLICE_X68Y118.CLK    Tas                  -0.011   ddr3ctrl/u_memc_ui_top/wr_data[121]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.370ns logic, 4.260ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMB_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.168ns (1.537 - 1.705)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y180.CQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2
    SLICE_X68Y118.D3     net (fanout=48)       4.260   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
    SLICE_X68Y118.CLK    Tas                  -0.011   ddr3ctrl/u_memc_ui_top/wr_data[121]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.370ns logic, 4.260ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMD_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.168ns (1.537 - 1.705)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y180.CQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2
    SLICE_X68Y118.D3     net (fanout=48)       4.260   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
    SLICE_X68Y118.CLK    Tas                  -0.011   ddr3ctrl/u_memc_ui_top/wr_data[121]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.370ns logic, 4.260ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMA_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.168ns (1.537 - 1.705)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y180.CQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2
    SLICE_X68Y118.D3     net (fanout=48)       4.260   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
    SLICE_X68Y118.CLK    Tas                  -0.011   ddr3ctrl/u_memc_ui_top/wr_data[121]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.370ns logic, 4.260ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMD (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.168ns (1.537 - 1.705)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y180.CQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2
    SLICE_X68Y118.D3     net (fanout=48)       4.260   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
    SLICE_X68Y118.CLK    Tas                  -0.011   ddr3ctrl/u_memc_ui_top/wr_data[121]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.370ns logic, 4.260ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMC_D1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.168ns (1.537 - 1.705)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y180.CQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2
    SLICE_X68Y118.D3     net (fanout=48)       4.260   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
    SLICE_X68Y118.CLK    Tas                  -0.011   ddr3ctrl/u_memc_ui_top/wr_data[121]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.370ns logic, 4.260ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.630ns (Levels of Logic = 0)
  Clock Path Skew:      -0.168ns (1.537 - 1.705)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y180.CQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r_2
    SLICE_X68Y118.D3     net (fanout=48)       4.260   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]
    SLICE_X68Y118.CLK    Tas                  -0.011   ddr3ctrl/u_memc_ui_top/wr_data[121]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (0.370ns logic, 4.260ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_245 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 1)
  Clock Path Skew:      -0.221ns (1.528 - 1.749)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd3 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_245
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y186.CQ     Tcko                  0.337   r_sync
                                                       ahb2mig0/r_dstate_FSM_FFd3
    SLICE_X99Y132.B6     net (fanout=296)      4.166   r_dstate_FSM_FFd3
    SLICE_X99Y132.CLK    Tas                   0.070   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[247]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<10>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_245
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (0.407ns logic, 4.166ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------
Slack:                  0.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_dstate_FSM_FFd3 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_246 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.571ns (Levels of Logic = 1)
  Clock Path Skew:      -0.221ns (1.528 - 1.749)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_dstate_FSM_FFd3 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_246
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y186.CQ     Tcko                  0.337   r_sync
                                                       ahb2mig0/r_dstate_FSM_FFd3
    SLICE_X99Y132.C6     net (fanout=296)      4.161   r_dstate_FSM_FFd3
    SLICE_X99Y132.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[247]
                                                       ahb2mig0/ddr_ctrl.app_wdf_data<9>1
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_246
    -------------------------------------------------  ---------------------------
    Total                                      4.571ns (0.410ns logic, 4.161ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------
Slack:                  0.180ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.701ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (1.055 - 1.116)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y151.AQ     Tcko                  0.381   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[1]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X68Y118.B1     net (fanout=144)      3.586   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r[0]
    SLICE_X68Y118.B      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/wr_data[121]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMB_D1
    SLICE_X69Y120.A2     net (fanout=1)        0.593   ddr3ctrl/u_memc_ui_top/wr_data[123]
    SLICE_X69Y120.CLK    Tas                   0.073   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall0_r2
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0551
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[59].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.701ns (0.522ns logic, 4.179ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_150 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns (1.493 - 1.709)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_150
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y179.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy4
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2
    SLICE_X110Y141.CE    net (fanout=74)       3.918   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2
    SLICE_X110Y141.CLK   Tceck                 0.284   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[151]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_150
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (0.621ns logic, 3.918ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack:                  0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2 (FF)
  Destination:          ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_151 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns (1.493 - 1.709)
  Source Clock:         clkddr rising at 0.000ns
  Destination Clock:    clkddr rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2 to ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_151
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y179.BQ     Tcko                  0.337   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy4
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2
    SLICE_X110Y141.CE    net (fanout=74)       3.918   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2
    SLICE_X110Y141.CLK   Tceck                 0.284   ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1[151]
                                                       ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_151
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (0.621ns logic, 3.918ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr3ctrl_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ddr3ctrl_u_infrastructure_clk_pll" TS_clk_ref HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.600ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: lock/SR
  Logical resource: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete/SR
  Location pin: OLOGIC_X1Y82.SR
  Clock network: ddr3ctrl/rstdiv0_sync_r_7_37
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMA/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMB/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMB/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMB_D1/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMB_D1/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMC_D1/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[2]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[0].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X56Y180.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMA/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMB/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMB/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMB_D1/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMB_D1/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMC/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMC/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMC_D1/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMC_D1/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_data_control.wb_wr_data_addr_r[4]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/pointer_ram.rams[1].RAM32M0_RAMD_D1/CLK
  Location pin: SLICE_X56Y181.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ddr3ctrl/u_memc_ui_top/wr_data[115]/CLK
  Logical resource: ddr3ctrl/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_RAMA/CLK
  Location pin: SLICE_X60Y137.CLK
  Clock network: clkddr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_clk_rd_base = PERIOD TIMEGRP 
"ddr3ctrl_clk_rd_base" TS_clk_ref / 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr3ctrl_u_infrastructure_clk_pll_amba = PERIOD TIMEGRP   
      "ddr3ctrl_u_infrastructure_clk_pll_amba" TS_clk_ref / 0.1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2050006179 paths analyzed, 94645 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  39.110ns.
--------------------------------------------------------------------------------
Slack:                  1.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete_1 (FF)
  Destination:          reset_block.rst0/r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.391ns (Levels of Logic = 0)
  Clock Path Skew:      -0.320ns (2.761 - 3.081)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete_1 to reset_block.rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y182.DQ     Tcko                  0.381   dfi_init_complete_1
                                                       ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_init/dfi_init_complete_1
    SLICE_X61Y141.AX     net (fanout=36)       2.976   dfi_init_complete_1
    SLICE_X61Y141.CLK    Tdick                 0.034   reset_block.rst0/r[3]
                                                       reset_block.rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (0.415ns logic, 2.976ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  1.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_39 (FF)
  Destination:          ahb2mig0/ra_hrdata_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.078ns (Levels of Logic = 3)
  Clock Path Skew:      -0.309ns (2.901 - 3.210)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_39 to ahb2mig0/ra_hrdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y203.DQ     Tcko                  0.337   ahb2mig0/r_hrdata[39]
                                                       ahb2mig0/r_hrdata_39
    SLICE_X85Y202.C1     net (fanout=2)        0.593   ahb2mig0/r_hrdata[39]
    SLICE_X85Y202.C      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out29
                                                       ahb2mig0/ra_raddr<3>501
    SLICE_X93Y188.D2     net (fanout=2)        1.476   ahb2mig0/ra_raddr<3>_mmx_out29
    SLICE_X93Y188.D      Tilo                  0.068   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1063
    SLICE_X93Y188.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1062
    SLICE_X93Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1064
                                                       ahb2mig0/ra_hrdata_7
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (0.546ns logic, 2.532ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  1.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_167 (FF)
  Destination:          ahb2mig0/ra_hrdata_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.072ns (Levels of Logic = 3)
  Clock Path Skew:      -0.311ns (2.901 - 3.212)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_167 to ahb2mig0/ra_hrdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y202.DQ     Tcko                  0.337   ahb2mig0/r_hrdata[167]
                                                       ahb2mig0/r_hrdata_167
    SLICE_X85Y202.C2     net (fanout=2)        0.587   ahb2mig0/r_hrdata[167]
    SLICE_X85Y202.C      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out29
                                                       ahb2mig0/ra_raddr<3>501
    SLICE_X93Y188.D2     net (fanout=2)        1.476   ahb2mig0/ra_raddr<3>_mmx_out29
    SLICE_X93Y188.D      Tilo                  0.068   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1063
    SLICE_X93Y188.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1062
    SLICE_X93Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1064
                                                       ahb2mig0/ra_hrdata_7
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (0.546ns logic, 2.526ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  1.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_423 (FF)
  Destination:          ahb2mig0/ra_hrdata_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.195ns (2.901 - 3.096)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_423 to ahb2mig0/ra_hrdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y198.AMUX   Tshcko                0.422   ahb2mig0/r_hrdata[430]
                                                       ahb2mig0/r_hrdata_423
    SLICE_X85Y202.C5     net (fanout=2)        0.434   ahb2mig0/r_hrdata[423]
    SLICE_X85Y202.C      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out29
                                                       ahb2mig0/ra_raddr<3>501
    SLICE_X93Y188.D2     net (fanout=2)        1.476   ahb2mig0/ra_raddr<3>_mmx_out29
    SLICE_X93Y188.D      Tilo                  0.068   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1063
    SLICE_X93Y188.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1062
    SLICE_X93Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1064
                                                       ahb2mig0/ra_hrdata_7
    -------------------------------------------------  ---------------------------
    Total                                      3.004ns (0.631ns logic, 2.373ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_431 (FF)
  Destination:          ahb2mig0/ra_hrdata_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.963ns (Levels of Logic = 3)
  Clock Path Skew:      -0.180ns (2.916 - 3.096)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_431 to ahb2mig0/ra_hrdata_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y198.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[436]
                                                       ahb2mig0/r_hrdata_431
    SLICE_X89Y199.A2     net (fanout=2)        0.966   ahb2mig0/r_hrdata[431]
    SLICE_X89Y199.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out65
                                                       ahb2mig0/ra_raddr<3>901
    SLICE_X89Y191.D1     net (fanout=2)        0.988   ahb2mig0/ra_raddr<3>_mmx_out65
    SLICE_X89Y191.D      Tilo                  0.068   ahbso[0]_hrdata[15]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata353
    SLICE_X89Y191.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata352
    SLICE_X89Y191.CLK    Tas                   0.073   ahbso[0]_hrdata[15]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata354
                                                       ahb2mig0/ra_hrdata_15
    -------------------------------------------------  ---------------------------
    Total                                      2.963ns (0.546ns logic, 2.417ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  1.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_481 (FF)
  Destination:          ahb2mig0/ra_hrdata_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.946ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (2.913 - 3.094)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_481 to ahb2mig0/ra_hrdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y193.CMUX   Tshcko                0.420   ahb2mig0/r_hrdata[314]
                                                       ahb2mig0/r_hrdata_481
    SLICE_X91Y196.B1     net (fanout=2)        0.870   ahb2mig0/r_hrdata[481]
    SLICE_X91Y196.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out76
                                                       ahb2mig0/ra_raddr<3>1021
    SLICE_X91Y188.D2     net (fanout=2)        0.984   ahb2mig0/ra_raddr<3>_mmx_out76
    SLICE_X91Y188.D      Tilo                  0.068   ahbso[0]_hrdata[1]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata403
    SLICE_X91Y188.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata402
    SLICE_X91Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[1]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata404
                                                       ahb2mig0/ra_hrdata_1
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.629ns logic, 2.317ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  1.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_418 (FF)
  Destination:          ahb2mig0/ra_hrdata_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.774ns (Levels of Logic = 3)
  Clock Path Skew:      -0.313ns (2.899 - 3.212)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_418 to ahb2mig0/ra_hrdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y201.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[422]
                                                       ahb2mig0/r_hrdata_418
    SLICE_X86Y201.A1     net (fanout=2)        0.585   ahb2mig0/r_hrdata[418]
    SLICE_X86Y201.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out100
                                                       ahb2mig0/ra_raddr<3>31
    SLICE_X94Y187.B1     net (fanout=2)        1.518   ahb2mig0/ra_raddr<3>_mmx_out100
    SLICE_X94Y187.B      Tilo                  0.068   ahbso[0]_hrdata[3]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata513
    SLICE_X94Y187.A6     net (fanout=1)        0.125   ahb2mig0/Mmux_ahb_ctrl.va_hrdata512
    SLICE_X94Y187.CLK    Tas                   0.073   ahbso[0]_hrdata[3]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata514
                                                       ahb2mig0/ra_hrdata_2
    -------------------------------------------------  ---------------------------
    Total                                      2.774ns (0.546ns logic, 2.228ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  1.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_44 (FF)
  Destination:          ahb2mig0/ra_hrdata_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.863ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (2.914 - 3.095)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_44 to ahb2mig0/ra_hrdata_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y199.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[47]
                                                       ahb2mig0/r_hrdata_44
    SLICE_X84Y199.A2     net (fanout=2)        0.891   ahb2mig0/r_hrdata[44]
    SLICE_X84Y199.A      Tilo                  0.068   dfi_rddata_255
                                                       ahb2mig0/ra_raddr<3>761
    SLICE_X91Y189.B2     net (fanout=2)        1.316   ahb2mig0/ra_raddr<3>_mmx_out52
    SLICE_X91Y189.B      Tilo                  0.068   ahbso[0]_hrdata[13]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata323
    SLICE_X91Y189.A6     net (fanout=1)        0.110   ahb2mig0/Mmux_ahb_ctrl.va_hrdata322
    SLICE_X91Y189.CLK    Tas                   0.073   ahbso[0]_hrdata[13]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata324
                                                       ahb2mig0/ra_hrdata_12
    -------------------------------------------------  ---------------------------
    Total                                      2.863ns (0.546ns logic, 2.317ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  1.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_422 (FF)
  Destination:          ahb2mig0/ra_hrdata_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.731ns (Levels of Logic = 2)
  Clock Path Skew:      -0.311ns (2.901 - 3.212)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_422 to ahb2mig0/ra_hrdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y201.DQ     Tcko                  0.337   ahb2mig0/r_hrdata[422]
                                                       ahb2mig0/r_hrdata_422
    SLICE_X85Y202.A2     net (fanout=2)        0.785   ahb2mig0/r_hrdata[422]
    SLICE_X85Y202.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out29
                                                       ahb2mig0/ra_raddr<3>461
    SLICE_X93Y188.A1     net (fanout=2)        1.468   ahb2mig0/ra_raddr<3>_mmx_out25
    SLICE_X93Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata954
                                                       ahb2mig0/ra_hrdata_6
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.478ns logic, 2.253ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  1.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_225 (FF)
  Destination:          ahb2mig0/ra_hrdata_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.837ns (Levels of Logic = 3)
  Clock Path Skew:      -0.169ns (2.913 - 3.082)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_225 to ahb2mig0/ra_hrdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y194.BQ     Tcko                  0.337   ahb2mig0/r_hrdata[227]
                                                       ahb2mig0/r_hrdata_225
    SLICE_X91Y196.B3     net (fanout=2)        0.844   ahb2mig0/r_hrdata[225]
    SLICE_X91Y196.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out76
                                                       ahb2mig0/ra_raddr<3>1021
    SLICE_X91Y188.D2     net (fanout=2)        0.984   ahb2mig0/ra_raddr<3>_mmx_out76
    SLICE_X91Y188.D      Tilo                  0.068   ahbso[0]_hrdata[1]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata403
    SLICE_X91Y188.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata402
    SLICE_X91Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[1]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata404
                                                       ahb2mig0/ra_hrdata_1
    -------------------------------------------------  ---------------------------
    Total                                      2.837ns (0.546ns logic, 2.291ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  1.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_301 (FF)
  Destination:          ahb2mig0/ra_hrdata_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (2.914 - 3.095)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_301 to ahb2mig0/ra_hrdata_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y199.DQ     Tcko                  0.337   ahb2mig0/r_hrdata[301]
                                                       ahb2mig0/r_hrdata_301
    SLICE_X86Y196.A4     net (fanout=2)        0.815   ahb2mig0/r_hrdata[301]
    SLICE_X86Y196.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out44
                                                       ahb2mig0/ra_raddr<3>811
    SLICE_X91Y189.D1     net (fanout=2)        0.997   ahb2mig0/ra_raddr<3>_mmx_out57
    SLICE_X91Y189.D      Tilo                  0.068   ahbso[0]_hrdata[13]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata333
    SLICE_X91Y189.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata332
    SLICE_X91Y189.CLK    Tas                   0.073   ahbso[0]_hrdata[13]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata334
                                                       ahb2mig0/ra_hrdata_13
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.546ns logic, 2.275ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  1.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_37 (FF)
  Destination:          ahb2mig0/ra_hrdata_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.698ns (Levels of Logic = 3)
  Clock Path Skew:      -0.297ns (2.913 - 3.210)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_37 to ahb2mig0/ra_hrdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y203.BQ     Tcko                  0.337   ahb2mig0/r_hrdata[39]
                                                       ahb2mig0/r_hrdata_37
    SLICE_X85Y201.A2     net (fanout=2)        0.698   ahb2mig0/r_hrdata[37]
    SLICE_X85Y201.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out20
                                                       ahb2mig0/ra_raddr<3>411
    SLICE_X90Y188.D1     net (fanout=2)        1.333   ahb2mig0/ra_raddr<3>_mmx_out20
    SLICE_X90Y188.D      Tilo                  0.068   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata843
    SLICE_X90Y188.C6     net (fanout=1)        0.121   ahb2mig0/Mmux_ahb_ctrl.va_hrdata842
    SLICE_X90Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata844
                                                       ahb2mig0/ra_hrdata_5
    -------------------------------------------------  ---------------------------
    Total                                      2.698ns (0.546ns logic, 2.152ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  1.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_34 (FF)
  Destination:          ahb2mig0/ra_hrdata_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.312ns (2.899 - 3.211)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_34 to ahb2mig0/ra_hrdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y203.CQ     Tcko                  0.337   ahb2mig0/r_hrdata[35]
                                                       ahb2mig0/r_hrdata_34
    SLICE_X86Y201.A3     net (fanout=2)        0.480   ahb2mig0/r_hrdata[34]
    SLICE_X86Y201.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out100
                                                       ahb2mig0/ra_raddr<3>31
    SLICE_X94Y187.B1     net (fanout=2)        1.518   ahb2mig0/ra_raddr<3>_mmx_out100
    SLICE_X94Y187.B      Tilo                  0.068   ahbso[0]_hrdata[3]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata513
    SLICE_X94Y187.A6     net (fanout=1)        0.125   ahb2mig0/Mmux_ahb_ctrl.va_hrdata512
    SLICE_X94Y187.CLK    Tas                   0.073   ahbso[0]_hrdata[3]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata514
                                                       ahb2mig0/ra_hrdata_2
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (0.546ns logic, 2.123ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  1.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_395 (FF)
  Destination:          ahb2mig0/ra_hrdata_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.812ns (Levels of Logic = 3)
  Clock Path Skew:      -0.163ns (2.916 - 3.079)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_395 to ahb2mig0/ra_hrdata_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y193.AMUX   Tshcko                0.465   ahb2mig0/r_hrdata[401]
                                                       ahb2mig0/r_hrdata_395
    SLICE_X96Y189.D3     net (fanout=2)        0.596   ahb2mig0/r_hrdata[395]
    SLICE_X96Y189.D      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata231
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata232
    SLICE_X87Y190.D2     net (fanout=1)        1.079   ahb2mig0/Mmux_ahb_ctrl.va_hrdata231
    SLICE_X87Y190.D      Tilo                  0.068   ahbso[0]_hrdata[11]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata233
    SLICE_X87Y190.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata232
    SLICE_X87Y190.CLK    Tas                   0.073   ahbso[0]_hrdata[11]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata234
                                                       ahb2mig0/ra_hrdata_11
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (0.674ns logic, 2.138ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  1.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_162 (FF)
  Destination:          ahb2mig0/ra_hrdata_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 3)
  Clock Path Skew:      -0.312ns (2.899 - 3.211)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_162 to ahb2mig0/ra_hrdata_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y201.CQ     Tcko                  0.381   ahb2mig0/r_hrdata[163]
                                                       ahb2mig0/r_hrdata_162
    SLICE_X86Y201.A4     net (fanout=2)        0.421   ahb2mig0/r_hrdata[162]
    SLICE_X86Y201.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out100
                                                       ahb2mig0/ra_raddr<3>31
    SLICE_X94Y187.B1     net (fanout=2)        1.518   ahb2mig0/ra_raddr<3>_mmx_out100
    SLICE_X94Y187.B      Tilo                  0.068   ahbso[0]_hrdata[3]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata513
    SLICE_X94Y187.A6     net (fanout=1)        0.125   ahb2mig0/Mmux_ahb_ctrl.va_hrdata512
    SLICE_X94Y187.CLK    Tas                   0.073   ahbso[0]_hrdata[3]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata514
                                                       ahb2mig0/ra_hrdata_2
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (0.590ns logic, 2.064ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  1.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_316 (FF)
  Destination:          ahb2mig0/ra_hrdata_28 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.790ns (Levels of Logic = 3)
  Clock Path Skew:      -0.175ns (2.918 - 3.093)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_316 to ahb2mig0/ra_hrdata_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y191.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[321]
                                                       ahb2mig0/r_hrdata_316
    SLICE_X91Y190.D4     net (fanout=2)        0.898   ahb2mig0/r_hrdata[316]
    SLICE_X91Y190.D      Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r[15]
                                                       ahb2mig0/ra_raddr<3>281
    SLICE_X85Y194.D2     net (fanout=2)        0.883   ahb2mig0/ra_raddr<3>_mmx_out123
    SLICE_X85Y194.D      Tilo                  0.068   ahbso[0]_hrdata[28]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata493
    SLICE_X85Y194.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata492
    SLICE_X85Y194.CLK    Tas                   0.073   ahbso[0]_hrdata[28]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata494
                                                       ahb2mig0/ra_hrdata_28
    -------------------------------------------------  ---------------------------
    Total                                      2.790ns (0.546ns logic, 2.244ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  1.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_52 (FF)
  Destination:          ahb2mig0/ra_hrdata_20 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.771ns (Levels of Logic = 3)
  Clock Path Skew:      -0.188ns (2.906 - 3.094)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_52 to ahb2mig0/ra_hrdata_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y192.AQ     Tcko                  0.337   ahb2mig0/r_hrdata[55]
                                                       ahb2mig0/r_hrdata_52
    SLICE_X91Y194.D1     net (fanout=2)        1.220   ahb2mig0/r_hrdata[52]
    SLICE_X91Y194.D      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out87
                                                       ahb2mig0/ra_raddr<3>1141
    SLICE_X93Y194.D4     net (fanout=2)        0.542   ahb2mig0/ra_raddr<3>_mmx_out87
    SLICE_X93Y194.D      Tilo                  0.068   ahbso[0]_hrdata[20]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata413
    SLICE_X93Y194.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata412
    SLICE_X93Y194.CLK    Tas                   0.073   ahbso[0]_hrdata[20]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata414
                                                       ahb2mig0/ra_hrdata_20
    -------------------------------------------------  ---------------------------
    Total                                      2.771ns (0.546ns logic, 2.225ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  1.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_295 (FF)
  Destination:          ahb2mig0/ra_hrdata_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.644ns (Levels of Logic = 3)
  Clock Path Skew:      -0.310ns (2.901 - 3.211)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_295 to ahb2mig0/ra_hrdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y202.DQ     Tcko                  0.381   ahb2mig0/r_hrdata[295]
                                                       ahb2mig0/r_hrdata_295
    SLICE_X85Y202.C6     net (fanout=2)        0.115   ahb2mig0/r_hrdata[295]
    SLICE_X85Y202.C      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out29
                                                       ahb2mig0/ra_raddr<3>501
    SLICE_X93Y188.D2     net (fanout=2)        1.476   ahb2mig0/ra_raddr<3>_mmx_out29
    SLICE_X93Y188.D      Tilo                  0.068   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1063
    SLICE_X93Y188.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata1062
    SLICE_X93Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata1064
                                                       ahb2mig0/ra_hrdata_7
    -------------------------------------------------  ---------------------------
    Total                                      2.644ns (0.590ns logic, 2.054ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  1.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_173 (FF)
  Destination:          ahb2mig0/ra_hrdata_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.182ns (2.914 - 3.096)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_173 to ahb2mig0/ra_hrdata_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y198.BQ     Tcko                  0.381   ahb2mig0/r_hrdata[175]
                                                       ahb2mig0/r_hrdata_173
    SLICE_X86Y196.A1     net (fanout=2)        0.719   ahb2mig0/r_hrdata[173]
    SLICE_X86Y196.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out44
                                                       ahb2mig0/ra_raddr<3>811
    SLICE_X91Y189.D1     net (fanout=2)        0.997   ahb2mig0/ra_raddr<3>_mmx_out57
    SLICE_X91Y189.D      Tilo                  0.068   ahbso[0]_hrdata[13]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata333
    SLICE_X91Y189.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata332
    SLICE_X91Y189.CLK    Tas                   0.073   ahbso[0]_hrdata[13]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata334
                                                       ahb2mig0/ra_hrdata_13
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (0.590ns logic, 2.179ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  1.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_267 (FF)
  Destination:          ahb2mig0/ra_hrdata_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.785ns (Levels of Logic = 3)
  Clock Path Skew:      -0.162ns (2.916 - 3.078)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_267 to ahb2mig0/ra_hrdata_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y189.DMUX   Tshcko                0.422   ahb2mig0/r_hrdata[268]
                                                       ahb2mig0/r_hrdata_267
    SLICE_X96Y189.D1     net (fanout=2)        0.612   ahb2mig0/r_hrdata[267]
    SLICE_X96Y189.D      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata231
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata232
    SLICE_X87Y190.D2     net (fanout=1)        1.079   ahb2mig0/Mmux_ahb_ctrl.va_hrdata231
    SLICE_X87Y190.D      Tilo                  0.068   ahbso[0]_hrdata[11]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata233
    SLICE_X87Y190.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata232
    SLICE_X87Y190.CLK    Tas                   0.073   ahbso[0]_hrdata[11]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata234
                                                       ahb2mig0/ra_hrdata_11
    -------------------------------------------------  ---------------------------
    Total                                      2.785ns (0.631ns logic, 2.154ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  1.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_422 (FF)
  Destination:          ahb2mig0/ra_hrdata_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.630ns (Levels of Logic = 3)
  Clock Path Skew:      -0.311ns (2.901 - 3.212)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_422 to ahb2mig0/ra_hrdata_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y201.DQ     Tcko                  0.337   ahb2mig0/r_hrdata[422]
                                                       ahb2mig0/r_hrdata_422
    SLICE_X85Y202.A2     net (fanout=2)        0.785   ahb2mig0/r_hrdata[422]
    SLICE_X85Y202.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out29
                                                       ahb2mig0/ra_raddr<3>461
    SLICE_X93Y188.B5     net (fanout=2)        1.189   ahb2mig0/ra_raddr<3>_mmx_out25
    SLICE_X93Y188.B      Tilo                  0.068   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata953
    SLICE_X93Y188.A6     net (fanout=1)        0.110   ahb2mig0/Mmux_ahb_ctrl.va_hrdata952
    SLICE_X93Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[7]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata954
                                                       ahb2mig0/ra_hrdata_6
    -------------------------------------------------  ---------------------------
    Total                                      2.630ns (0.546ns logic, 2.084ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  1.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_510 (FF)
  Destination:          ahb2mig0/ra_hrdata_30 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.772ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (2.919 - 3.079)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_510 to ahb2mig0/ra_hrdata_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y195.AMUX   Tshcko                0.422   ahb2mig0/r_hrdata[408]
                                                       ahb2mig0/r_hrdata_510
    SLICE_X91Y194.B2     net (fanout=2)        1.082   ahb2mig0/r_hrdata[510]
    SLICE_X91Y194.B      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out87
                                                       ahb2mig0/ra_raddr<3>731
    SLICE_X87Y194.D1     net (fanout=2)        0.596   ahb2mig0/ra_raddr<3>_mmx_out5
    SLICE_X87Y194.D      Tilo                  0.068   ahbso[0]_hrdata[30]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata523
    SLICE_X87Y194.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata522
    SLICE_X87Y194.CLK    Tas                   0.073   ahbso[0]_hrdata[30]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata524
                                                       ahb2mig0/ra_hrdata_30
    -------------------------------------------------  ---------------------------
    Total                                      2.772ns (0.631ns logic, 2.141ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  1.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_449 (FF)
  Destination:          ahb2mig0/ra_hrdata_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.747ns (Levels of Logic = 3)
  Clock Path Skew:      -0.179ns (2.913 - 3.092)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_449 to ahb2mig0/ra_hrdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y190.DMUX   Tshcko                0.422   ahb2mig0/r_hrdata[450]
                                                       ahb2mig0/r_hrdata_449
    SLICE_X94Y190.D3     net (fanout=2)        0.733   ahb2mig0/r_hrdata[449]
    SLICE_X94Y190.D      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata40
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata401
    SLICE_X91Y188.D1     net (fanout=1)        0.920   ahb2mig0/Mmux_ahb_ctrl.va_hrdata40
    SLICE_X91Y188.D      Tilo                  0.068   ahbso[0]_hrdata[1]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata403
    SLICE_X91Y188.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata402
    SLICE_X91Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[1]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata404
                                                       ahb2mig0/ra_hrdata_1
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (0.631ns logic, 2.116ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  1.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_282 (FF)
  Destination:          ahb2mig0/ra_hrdata_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.291ns (2.919 - 3.210)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_282 to ahb2mig0/ra_hrdata_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y203.AQ     Tcko                  0.381   ahb2mig0/r_hrdata[289]
                                                       ahb2mig0/r_hrdata_282
    SLICE_X88Y205.C1     net (fanout=2)        0.753   ahb2mig0/r_hrdata[282]
    SLICE_X88Y205.C      Tilo                  0.068   ahb2mig0/Mmux_ahb_ctrl.va_hrdata471
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata472
    SLICE_X87Y195.D4     net (fanout=1)        0.819   ahb2mig0/Mmux_ahb_ctrl.va_hrdata471
    SLICE_X87Y195.D      Tilo                  0.068   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata473
    SLICE_X87Y195.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata472
    SLICE_X87Y195.CLK    Tas                   0.073   ahbso[0]_hrdata[26]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata474
                                                       ahb2mig0/ra_hrdata_26
    -------------------------------------------------  ---------------------------
    Total                                      2.625ns (0.590ns logic, 2.035ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  1.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_461 (FF)
  Destination:          ahb2mig0/ra_hrdata_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.761ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (2.914 - 3.063)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_461 to ahb2mig0/ra_hrdata_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y189.BQ    Tcko                  0.381   ahb2mig0/r_hrdata[465]
                                                       ahb2mig0/r_hrdata_461
    SLICE_X100Y189.A1    net (fanout=2)        0.741   ahb2mig0/r_hrdata[461]
    SLICE_X100Y189.A     Tilo                  0.068   ddr3ctrl/u_memc_ui_top/u_mem_intfc/phy_top0/phy_cas_n0
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata331
    SLICE_X91Y189.D3     net (fanout=1)        0.967   ahb2mig0/Mmux_ahb_ctrl.va_hrdata33
    SLICE_X91Y189.D      Tilo                  0.068   ahbso[0]_hrdata[13]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata333
    SLICE_X91Y189.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata332
    SLICE_X91Y189.CLK    Tas                   0.073   ahbso[0]_hrdata[13]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata334
                                                       ahb2mig0/ra_hrdata_13
    -------------------------------------------------  ---------------------------
    Total                                      2.761ns (0.590ns logic, 2.171ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  1.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_45 (FF)
  Destination:          ahb2mig0/ra_hrdata_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.717ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (2.914 - 3.095)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_45 to ahb2mig0/ra_hrdata_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y199.BQ     Tcko                  0.337   ahb2mig0/r_hrdata[47]
                                                       ahb2mig0/r_hrdata_45
    SLICE_X86Y196.A5     net (fanout=2)        0.711   ahb2mig0/r_hrdata[45]
    SLICE_X86Y196.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out44
                                                       ahb2mig0/ra_raddr<3>811
    SLICE_X91Y189.D1     net (fanout=2)        0.997   ahb2mig0/ra_raddr<3>_mmx_out57
    SLICE_X91Y189.D      Tilo                  0.068   ahbso[0]_hrdata[13]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata333
    SLICE_X91Y189.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata332
    SLICE_X91Y189.CLK    Tas                   0.073   ahbso[0]_hrdata[13]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata334
                                                       ahb2mig0/ra_hrdata_13
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.546ns logic, 2.171ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  1.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_421 (FF)
  Destination:          ahb2mig0/ra_hrdata_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.299ns (2.913 - 3.212)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_421 to ahb2mig0/ra_hrdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y201.CQ     Tcko                  0.337   ahb2mig0/r_hrdata[422]
                                                       ahb2mig0/r_hrdata_421
    SLICE_X85Y201.A3     net (fanout=2)        0.597   ahb2mig0/r_hrdata[421]
    SLICE_X85Y201.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out20
                                                       ahb2mig0/ra_raddr<3>411
    SLICE_X90Y188.D1     net (fanout=2)        1.333   ahb2mig0/ra_raddr<3>_mmx_out20
    SLICE_X90Y188.D      Tilo                  0.068   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata843
    SLICE_X90Y188.C6     net (fanout=1)        0.121   ahb2mig0/Mmux_ahb_ctrl.va_hrdata842
    SLICE_X90Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata844
                                                       ahb2mig0/ra_hrdata_5
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.546ns logic, 2.051ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_165 (FF)
  Destination:          ahb2mig0/ra_hrdata_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.596ns (Levels of Logic = 3)
  Clock Path Skew:      -0.299ns (2.913 - 3.212)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_165 to ahb2mig0/ra_hrdata_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y202.BQ     Tcko                  0.337   ahb2mig0/r_hrdata[167]
                                                       ahb2mig0/r_hrdata_165
    SLICE_X85Y201.A1     net (fanout=2)        0.596   ahb2mig0/r_hrdata[165]
    SLICE_X85Y201.A      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out20
                                                       ahb2mig0/ra_raddr<3>411
    SLICE_X90Y188.D1     net (fanout=2)        1.333   ahb2mig0/ra_raddr<3>_mmx_out20
    SLICE_X90Y188.D      Tilo                  0.068   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata843
    SLICE_X90Y188.C6     net (fanout=1)        0.121   ahb2mig0/Mmux_ahb_ctrl.va_hrdata842
    SLICE_X90Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata844
                                                       ahb2mig0/ra_hrdata_5
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (0.546ns logic, 2.050ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  1.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_420 (FF)
  Destination:          ahb2mig0/ra_hrdata_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.586ns (Levels of Logic = 3)
  Clock Path Skew:      -0.299ns (2.913 - 3.212)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_420 to ahb2mig0/ra_hrdata_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y201.BQ     Tcko                  0.337   ahb2mig0/r_hrdata[422]
                                                       ahb2mig0/r_hrdata_420
    SLICE_X86Y202.D2     net (fanout=2)        0.735   ahb2mig0/r_hrdata[420]
    SLICE_X86Y202.D      Tilo                  0.068   ahb2mig0/ra_raddr<3>_mmx_out16
                                                       ahb2mig0/ra_raddr<3>361
    SLICE_X90Y188.B3     net (fanout=2)        1.180   ahb2mig0/ra_raddr<3>_mmx_out16
    SLICE_X90Y188.B      Tilo                  0.068   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata733
    SLICE_X90Y188.A6     net (fanout=1)        0.125   ahb2mig0/Mmux_ahb_ctrl.va_hrdata732
    SLICE_X90Y188.CLK    Tas                   0.073   ahbso[0]_hrdata[5]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata734
                                                       ahb2mig0/ra_hrdata_4
    -------------------------------------------------  ---------------------------
    Total                                      2.586ns (0.546ns logic, 2.040ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  1.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ahb2mig0/r_hrdata_43 (FF)
  Destination:          ahb2mig0/ra_hrdata_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.705ns (Levels of Logic = 3)
  Clock Path Skew:      -0.179ns (2.916 - 3.095)
  Source Clock:         clkddr rising at 45.000ns
  Destination Clock:    clkm rising at 50.000ns
  Clock Uncertainty:    0.200ns

  Clock Uncertainty:          0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.144ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ahb2mig0/r_hrdata_43 to ahb2mig0/ra_hrdata_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y197.DQ     Tcko                  0.337   ahb2mig0/r_hrdata[43]
                                                       ahb2mig0/r_hrdata_43
    SLICE_X84Y199.D1     net (fanout=2)        0.990   ahb2mig0/r_hrdata[43]
    SLICE_X84Y199.D      Tilo                  0.068   dfi_rddata_255
                                                       ahb2mig0/ra_raddr<3>701
    SLICE_X87Y190.D4     net (fanout=2)        0.706   ahb2mig0/ra_raddr<3>_mmx_out47
    SLICE_X87Y190.D      Tilo                  0.068   ahbso[0]_hrdata[11]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata233
    SLICE_X87Y190.C2     net (fanout=1)        0.463   ahb2mig0/Mmux_ahb_ctrl.va_hrdata232
    SLICE_X87Y190.CLK    Tas                   0.073   ahbso[0]_hrdata[11]
                                                       ahb2mig0/Mmux_ahb_ctrl.va_hrdata234
                                                       ahb2mig0/ra_hrdata_11
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (0.546ns logic, 2.159ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr3ctrl_u_infrastructure_clk_pll_amba = PERIOD TIMEGRP
        "ddr3ctrl_u_infrastructure_clk_pll_amba" TS_clk_ref / 0.1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[1].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[1].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X4Y10.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[0].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[0].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X6Y41.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 46.407ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 3.593ns (278.319MHz) (Tdspper_BREG_PREG_MULT)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[0].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/pls_inst/pl_gen[0].pl_inst/mulu_gen.mulu_inst/Mmult_result<4>1/CLK
  Location pin: DSP48_X2Y54.CLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKARDCLK
  Location pin: RAMB18_X4Y56.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKBWRCLK
  Location pin: RAMB18_X4Y56.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKARDCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKARDCLK
  Location pin: RAMB18_X6Y36.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKBWRCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram/CLKBWRCLK
  Location pin: RAMB18_X6Y36.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKARDCLK
  Location pin: RAMB18_X4Y55.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKBWRCLK
  Location pin: RAMB18_X4Y55.CLKBWRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKARDCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKARDCLK
  Location pin: RAMB18_X6Y33.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKBWRCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0132/CLKBWRCLK
  Location pin: RAMB18_X6Y33.CLKBWRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKARDCLK
  Location pin: RAMB18_X4Y63.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKBWRCLK
  Location pin: RAMB18_X4Y63.CLKBWRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKARDCLK
  Location pin: RAMB18_X1Y55.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKBWRCLK
  Location pin: RAMB18_X1Y55.CLKBWRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKARDCLK
  Location pin: RAMB18_X4Y54.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKBWRCLK
  Location pin: RAMB18_X4Y54.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKARDCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKARDCLK
  Location pin: RAMB18_X1Y2.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKBWRCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1122/CLKBWRCLK
  Location pin: RAMB18_X1Y2.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKARDCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKARDCLK
  Location pin: RAMB18_X6Y32.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKBWRCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0330/CLKBWRCLK
  Location pin: RAMB18_X6Y32.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKARDCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKARDCLK
  Location pin: RAMB18_X6Y31.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKBWRCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0066/CLKBWRCLK
  Location pin: RAMB18_X6Y31.CLKBWRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1320/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1320/CLKARDCLK
  Location pin: RAMB18_X3Y53.CLKARDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1320/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1320/CLKBWRCLK
  Location pin: RAMB18_X3Y53.CLKBWRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1056/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1056/CLKARDCLK
  Location pin: RAMB18_X4Y62.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1056/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_1056/CLKBWRCLK
  Location pin: RAMB18_X4Y62.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0264/CLKARDCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0264/CLKARDCLK
  Location pin: RAMB18_X1Y54.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0264/CLKBWRCLK
  Logical resource: rvsys_gen[1].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_0264/CLKBWRCLK
  Location pin: RAMB18_X1Y54.WRCLK
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 47.500ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_2112/CLKARDCLK
  Logical resource: rvsys_gen[0].rvsys_inst/rvex_block.rvex_inst/gpreg_inst/synth_mem_gen.synth_mem/Mram_ram_2112/CLKARDCLK
  Location pin: RAMB18_X2Y4.RDCLK
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 20 ns BEFORE COMP "clk_33";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 28 paths analyzed, 28 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.934ns.
--------------------------------------------------------------------------------
Slack:                  19.066ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_3 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 2)
  Clock Path Delay:     3.789ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y152.SR    net (fanout=4)        0.488   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_3
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (1.817ns logic, 2.881ns route)
                                                       (38.7% logic, 61.3% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y152.CLK   net (fanout=9)        1.545   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (0.737ns logic, 3.052ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.066ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_2 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 2)
  Clock Path Delay:     3.789ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y152.SR    net (fanout=4)        0.488   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_2
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (1.817ns logic, 2.881ns route)
                                                       (38.7% logic, 61.3% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y152.CLK   net (fanout=9)        1.545   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (0.737ns logic, 3.052ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.066ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_1 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 2)
  Clock Path Delay:     3.789ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y152.SR    net (fanout=4)        0.488   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_1
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (1.817ns logic, 2.881ns route)
                                                       (38.7% logic, 61.3% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y152.CLK   net (fanout=9)        1.545   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (0.737ns logic, 3.052ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.066ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_0 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 2)
  Clock Path Delay:     3.789ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y152.SR    net (fanout=4)        0.488   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[3]
                                                       reset_block.lockTimeoutB_0
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (1.817ns logic, 2.881ns route)
                                                       (38.7% logic, 61.3% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y152.CLK   net (fanout=9)        1.545   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (0.737ns logic, 3.052ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.181ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_1 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 2)
  Clock Path Delay:     3.781ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y152.SR    net (fanout=4)        0.494   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_1
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (1.688ns logic, 2.887ns route)
                                                       (36.9% logic, 63.1% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y152.CLK   net (fanout=9)        1.537   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.737ns logic, 3.044ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.181ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_3 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 2)
  Clock Path Delay:     3.781ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y152.SR    net (fanout=4)        0.494   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_3
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (1.688ns logic, 2.887ns route)
                                                       (36.9% logic, 63.1% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y152.CLK   net (fanout=9)        1.537   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.737ns logic, 3.044ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.181ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_2 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 2)
  Clock Path Delay:     3.781ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y152.SR    net (fanout=4)        0.494   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_2
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (1.688ns logic, 2.887ns route)
                                                       (36.9% logic, 63.1% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y152.CLK   net (fanout=9)        1.537   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.737ns logic, 3.044ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.181ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_0 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 2)
  Clock Path Delay:     3.781ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y152.SR    net (fanout=4)        0.494   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y152.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[3]
                                                       reset_block.lockTimeoutA_0
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (1.688ns logic, 2.887ns route)
                                                       (36.9% logic, 63.1% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y152.CLK   net (fanout=9)        1.537   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.737ns logic, 3.044ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.182ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_7 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 2)
  Clock Path Delay:     3.789ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y153.SR    net (fanout=4)        0.372   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_7
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (1.817ns logic, 2.765ns route)
                                                       (39.7% logic, 60.3% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y153.CLK   net (fanout=9)        1.545   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (0.737ns logic, 3.052ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.182ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_6 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 2)
  Clock Path Delay:     3.789ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y153.SR    net (fanout=4)        0.372   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_6
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (1.817ns logic, 2.765ns route)
                                                       (39.7% logic, 60.3% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y153.CLK   net (fanout=9)        1.545   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (0.737ns logic, 3.052ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.182ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_5 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 2)
  Clock Path Delay:     3.789ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y153.SR    net (fanout=4)        0.372   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_5
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (1.817ns logic, 2.765ns route)
                                                       (39.7% logic, 60.3% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y153.CLK   net (fanout=9)        1.545   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (0.737ns logic, 3.052ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.182ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_4 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.582ns (Levels of Logic = 2)
  Clock Path Delay:     3.789ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y153.SR    net (fanout=4)        0.372   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[7]
                                                       reset_block.lockTimeoutB_4
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (1.817ns logic, 2.765ns route)
                                                       (39.7% logic, 60.3% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y153.CLK   net (fanout=9)        1.545   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (0.737ns logic, 3.052ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.192ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_5 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 2)
  Clock Path Delay:     3.781ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y153.SR    net (fanout=4)        0.483   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[7]
                                                       reset_block.lockTimeoutA_5
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.688ns logic, 2.876ns route)
                                                       (37.0% logic, 63.0% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y153.CLK   net (fanout=9)        1.537   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.737ns logic, 3.044ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.192ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_7 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 2)
  Clock Path Delay:     3.781ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y153.SR    net (fanout=4)        0.483   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[7]
                                                       reset_block.lockTimeoutA_7
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.688ns logic, 2.876ns route)
                                                       (37.0% logic, 63.0% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y153.CLK   net (fanout=9)        1.537   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.737ns logic, 3.044ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.192ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_4 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 2)
  Clock Path Delay:     3.781ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y153.SR    net (fanout=4)        0.483   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[7]
                                                       reset_block.lockTimeoutA_4
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.688ns logic, 2.876ns route)
                                                       (37.0% logic, 63.0% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y153.CLK   net (fanout=9)        1.537   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.737ns logic, 3.044ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.192ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_6 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 2)
  Clock Path Delay:     3.781ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y153.SR    net (fanout=4)        0.483   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y153.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[7]
                                                       reset_block.lockTimeoutA_6
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.688ns logic, 2.876ns route)
                                                       (37.0% logic, 63.0% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y153.CLK   net (fanout=9)        1.537   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.737ns logic, 3.044ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.195ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_11 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 2)
  Clock Path Delay:     3.790ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y154.SR    net (fanout=4)        0.360   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_11
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.817ns logic, 2.753ns route)
                                                       (39.8% logic, 60.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y154.CLK   net (fanout=9)        1.546   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (0.737ns logic, 3.053ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  19.195ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_10 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 2)
  Clock Path Delay:     3.790ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y154.SR    net (fanout=4)        0.360   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_10
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.817ns logic, 2.753ns route)
                                                       (39.8% logic, 60.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y154.CLK   net (fanout=9)        1.546   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (0.737ns logic, 3.053ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  19.195ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_8 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 2)
  Clock Path Delay:     3.790ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y154.SR    net (fanout=4)        0.360   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_8
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.817ns logic, 2.753ns route)
                                                       (39.8% logic, 60.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y154.CLK   net (fanout=9)        1.546   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (0.737ns logic, 3.053ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  19.195ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_9 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.570ns (Levels of Logic = 2)
  Clock Path Delay:     3.790ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y154.SR    net (fanout=4)        0.360   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[11]
                                                       reset_block.lockTimeoutB_9
    -------------------------------------------------  ---------------------------
    Total                                      4.570ns (1.817ns logic, 2.753ns route)
                                                       (39.8% logic, 60.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y154.CLK   net (fanout=9)        1.546   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (0.737ns logic, 3.053ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  19.296ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_12 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.461ns (Levels of Logic = 2)
  Clock Path Delay:     3.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y155.SR    net (fanout=4)        0.380   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y155.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[12]
                                                       reset_block.lockTimeoutA_12
    -------------------------------------------------  ---------------------------
    Total                                      4.461ns (1.688ns logic, 2.773ns route)
                                                       (37.8% logic, 62.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y155.CLK   net (fanout=9)        1.538   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (0.737ns logic, 3.045ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.311ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_12 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.454ns (Levels of Logic = 2)
  Clock Path Delay:     3.790ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y155.SR    net (fanout=4)        0.244   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y155.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_12
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (1.817ns logic, 2.637ns route)
                                                       (40.8% logic, 59.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y155.CLK   net (fanout=9)        1.546   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (0.737ns logic, 3.053ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  19.311ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutB_13 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.454ns (Levels of Logic = 2)
  Clock Path Delay:     3.790ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutB_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.BMUX  Tilo                  0.197   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutB_val11
    SLICE_X116Y155.SR    net (fanout=4)        0.244   Mcount_reset_block.lockTimeoutB_val
    SLICE_X116Y155.CLK   Tsrck                 0.455   reset_block.lockTimeoutB[13]
                                                       reset_block.lockTimeoutB_13
    -------------------------------------------------  ---------------------------
    Total                                      4.454ns (1.817ns logic, 2.637ns route)
                                                       (40.8% logic, 59.2% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutB_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X116Y155.CLK   net (fanout=9)        1.546   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (0.737ns logic, 3.053ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack:                  19.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_8 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 2)
  Clock Path Delay:     3.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y154.SR    net (fanout=4)        0.363   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[11]
                                                       reset_block.lockTimeoutA_8
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (1.688ns logic, 2.756ns route)
                                                       (38.0% logic, 62.0% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y154.CLK   net (fanout=9)        1.538   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (0.737ns logic, 3.045ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_10 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 2)
  Clock Path Delay:     3.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y154.SR    net (fanout=4)        0.363   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[11]
                                                       reset_block.lockTimeoutA_10
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (1.688ns logic, 2.756ns route)
                                                       (38.0% logic, 62.0% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y154.CLK   net (fanout=9)        1.538   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (0.737ns logic, 3.045ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_11 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 2)
  Clock Path Delay:     3.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y154.SR    net (fanout=4)        0.363   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[11]
                                                       reset_block.lockTimeoutA_11
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (1.688ns logic, 2.756ns route)
                                                       (38.0% logic, 62.0% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y154.CLK   net (fanout=9)        1.538   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (0.737ns logic, 3.045ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.313ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeoutA_9 (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      4.444ns (Levels of Logic = 2)
  Clock Path Delay:     3.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to reset_block.lockTimeoutA_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 1.165   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X117Y155.B1    net (fanout=4)        2.393   reset_IBUF
    SLICE_X117Y155.B     Tilo                  0.068   reset_block.lockTimeout
                                                       Mcount_reset_block.lockTimeoutA_val11
    SLICE_X120Y154.SR    net (fanout=4)        0.363   Mcount_reset_block.lockTimeoutA_val
    SLICE_X120Y154.CLK   Tsrck                 0.455   reset_block.lockTimeoutA[11]
                                                       reset_block.lockTimeoutA_9
    -------------------------------------------------  ---------------------------
    Total                                      4.444ns (1.688ns logic, 2.756ns route)
                                                       (38.0% logic, 62.0% route)

  Minimum Clock Path at Slow Process Corner: clk_33 to reset_block.lockTimeoutA_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.650   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.507   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.087   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X120Y154.CLK   net (fanout=9)        1.538   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      3.782ns (0.737ns logic, 3.045ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  19.484ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               reset (PAD)
  Destination:          reset_block.lockTimeout (FF)
  Destination Clock:    clk33_BUFG rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      2.185ns (Levels of Logic = 2)
  Clock Path Delay:     1.694ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: reset to reset_block.lockTimeout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H10.I                Tiopi                 0.654   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X118Y155.A6    net (fanout=4)        1.151   reset_IBUF
    SLICE_X118Y155.A     Tilo                  0.043   reset_block.lockTimeoutRst
                                                       reset_block.lockTimeoutRst11
    SLICE_X117Y155.SR    net (fanout=1)        0.157   reset_block.lockTimeoutRst
    SLICE_X117Y155.CLK   Tsrck                 0.180   reset_block.lockTimeout
                                                       reset_block.lockTimeout
    -------------------------------------------------  ---------------------------
    Total                                      2.185ns (0.877ns logic, 1.308ns route)
                                                       (40.1% logic, 59.9% route)

  Minimum Clock Path at Fast Process Corner: clk_33 to reset_block.lockTimeout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE16.I               Tiopi                 0.296   clk_33
                                                       clk_33
                                                       clk_33_pad/xcv2.u0/g0.cmos0.cmos_25.ip
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.678   clk33
    BUFGCTRL_X0Y0.O      Tbgcko_O              0.033   clk33_BUFG
                                                       clk33_BUFG
    SLICE_X117Y155.CLK   net (fanout=9)        0.687   clk33_BUFG
    -------------------------------------------------  ---------------------------
    Total                                      1.694ns (0.329ns logic, 1.365ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 20 ns AFTER COMP "clk_33";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_ref
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_ref                     |      5.000ns|      4.761ns|      5.600ns|            0|            0|           14|   2050055324|
| TS_clk_rsync_rise_to_fall     |      5.000ns|      5.600ns|          N/A|            0|            0|          389|            0|
| TS_MC_PHY_INIT_SEL            |     10.000ns|      6.200ns|          N/A|            0|            0|          518|            0|
| TS_ddr3ctrl_u_infrastructure_c|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| lk_mem_pll                    |             |             |             |             |             |             |             |
| TS_ddr3ctrl_u_infrastructure_c|      5.000ns|      4.969ns|          N/A|            0|            0|        48238|            0|
| lk_pll                        |             |             |             |             |             |             |             |
| TS_ddr3ctrl_clk_rd_base       |      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ddr3ctrl_u_infrastructure_c|     50.000ns|     39.110ns|          N/A|            0|            0|   2050006179|            0|
| lk_pll_amba                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_33
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    0.934(R)|      SLOW  |    0.777(R)|      SLOW  |clk33_BUFG        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk_33
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_33         |    2.271|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_ref_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ref_n      |   28.239|    3.167|    1.527|         |
clk_ref_p      |   28.239|    3.167|    1.527|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_ref_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_ref_n      |   28.239|    3.167|    1.527|         |
clk_ref_p      |   28.239|    3.167|    1.527|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2050064000 paths, 0 nets, and 247999 connections

Design statistics:
   Minimum period:  39.110ns{1}   (Maximum frequency:  25.569MHz)
   Maximum path delay from/to any node:   6.200ns
   Minimum input required time before clock:   0.934ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 19 20:24:13 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1629 MB



