

================================================================
== Vivado HLS Report for 'DCT_Loop_1_proc'
================================================================
* Date:           Thu Oct 29 23:53:05 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|   81|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   80|   80|        10|          -|          -|     8|    no    |
        | + Loop 1.1  |    8|    8|         1|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7_i_i)
3 --> 
	2  / (exitcond1)
	3  / (!exitcond1)
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %X, [8 x i8]* @p_str19, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

ST_1: stg_5 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(float* %Xbuff, [8 x i8]* @str14, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str14, [8 x i8]* @str14, [8 x i8]* @str14)

ST_1: stg_6 [1/1] 1.57ns
newFuncRoot:2  br label %.loopexit


 <State 2>: 3.45ns
ST_2: rowrcv_0_i_i [1/1] 0.00ns
.loopexit:0  %rowrcv_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %rowrcv, %.preheader11.i.i ]

ST_2: exitcond7_i_i [1/1] 1.88ns
.loopexit:1  %exitcond7_i_i = icmp eq i4 %rowrcv_0_i_i, -8

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_2: rowrcv [1/1] 0.80ns
.loopexit:3  %rowrcv = add i4 %rowrcv_0_i_i, 1

ST_2: stg_11 [1/1] 1.57ns
.loopexit:4  br i1 %exitcond7_i_i, label %DCT_.exit2.exitStub, label %.preheader11.i.i

ST_2: stg_12 [1/1] 0.00ns
DCT_.exit2.exitStub:0  ret void


 <State 3>: 8.75ns
ST_3: p_1_rec_i_i [1/1] 0.00ns
.preheader11.i.i:0  %p_1_rec_i_i = phi i4 [ %p_rec4_i_i, %0 ], [ 0, %.loopexit ]

ST_3: empty_6 [1/1] 0.00ns
.preheader11.i.i:1  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

ST_3: exitcond1 [1/1] 1.88ns
.preheader11.i.i:2  %exitcond1 = icmp eq i4 %p_1_rec_i_i, -8

ST_3: p_rec4_i_i [1/1] 0.80ns
.preheader11.i.i:3  %p_rec4_i_i = add i4 %p_1_rec_i_i, 1

ST_3: stg_17 [1/1] 0.00ns
.preheader11.i.i:4  br i1 %exitcond1, label %.loopexit, label %0

ST_3: temp [1/1] 4.38ns
:0  %temp = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %X)

ST_3: tmp_4_i [1/1] 0.00ns
:1  %tmp_4_i = bitcast i32 %temp to float

ST_3: stg_20 [1/1] 4.38ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %Xbuff, float %tmp_4_i)

ST_3: stg_21 [1/1] 0.00ns
:3  br label %.preheader11.i.i



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x77b0a20; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Xbuff]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x77b0bd0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4         (specinterface    ) [ 0000]
stg_5         (specinterface    ) [ 0000]
stg_6         (br               ) [ 0111]
rowrcv_0_i_i  (phi              ) [ 0010]
exitcond7_i_i (icmp             ) [ 0011]
empty         (speclooptripcount) [ 0000]
rowrcv        (add              ) [ 0111]
stg_11        (br               ) [ 0011]
stg_12        (ret              ) [ 0000]
p_1_rec_i_i   (phi              ) [ 0001]
empty_6       (speclooptripcount) [ 0000]
exitcond1     (icmp             ) [ 0011]
p_rec4_i_i    (add              ) [ 0011]
stg_17        (br               ) [ 0111]
temp          (read             ) [ 0000]
tmp_4_i       (bitcast          ) [ 0000]
stg_20        (write            ) [ 0000]
stg_21        (br               ) [ 0011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Xbuff">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xbuff"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str14"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="temp_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="34" class="1004" name="stg_20_write_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="0" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="0" index="2" bw="32" slack="0"/>
<pin id="38" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_20/3 "/>
</bind>
</comp>

<comp id="41" class="1005" name="rowrcv_0_i_i_reg_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="4" slack="1"/>
<pin id="43" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rowrcv_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="45" class="1004" name="rowrcv_0_i_i_phi_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="1" slack="1"/>
<pin id="47" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="4" slack="0"/>
<pin id="49" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rowrcv_0_i_i/2 "/>
</bind>
</comp>

<comp id="52" class="1005" name="p_1_rec_i_i_reg_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="4" slack="1"/>
<pin id="54" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_1_rec_i_i (phireg) "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_1_rec_i_i_phi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="1" slack="1"/>
<pin id="60" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1_rec_i_i/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="exitcond7_i_i_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="4" slack="0"/>
<pin id="67" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7_i_i/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="rowrcv_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowrcv/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="exitcond1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_rec4_i_i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec4_i_i/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_4_i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="rowrcv_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="rowrcv "/>
</bind>
</comp>

<comp id="104" class="1005" name="p_rec4_i_i_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p_rec4_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="24" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="0" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="39"><net_src comp="26" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="14" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="51"><net_src comp="41" pin="1"/><net_sink comp="45" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="52" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="45" pin="4"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="45" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="56" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="56" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="22" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="28" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="92"><net_src comp="88" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="99"><net_src comp="70" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="45" pin=2"/></net>

<net id="107"><net_src comp="82" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="56" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Xbuff | {3 }
  - Chain level:
	State 1
	State 2
		exitcond7_i_i : 1
		rowrcv : 1
		stg_11 : 2
	State 3
		exitcond1 : 1
		p_rec4_i_i : 1
		stg_17 : 2
		stg_20 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |     rowrcv_fu_70    |    0    |    4    |
|          |   p_rec4_i_i_fu_82  |    0    |    4    |
|----------|---------------------|---------|---------|
|   icmp   | exitcond7_i_i_fu_64 |    0    |    2    |
|          |   exitcond1_fu_76   |    0    |    2    |
|----------|---------------------|---------|---------|
|   read   |   temp_read_fu_28   |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |  stg_20_write_fu_34 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    12   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| p_1_rec_i_i_reg_52|    4   |
| p_rec4_i_i_reg_104|    4   |
|rowrcv_0_i_i_reg_41|    4   |
|   rowrcv_reg_96   |    4   |
+-------------------+--------+
|       Total       |   16   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   12   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   16   |    -   |
+-----------+--------+--------+
|   Total   |   16   |   12   |
+-----------+--------+--------+
