
---------- Begin Simulation Statistics ----------
final_tick                               2127671633000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60586                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707520                       # Number of bytes of host memory used
host_op_rate                                    60782                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 38865.90                       # Real time elapsed on the host
host_tick_rate                               54743921                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354736579                       # Number of instructions simulated
sim_ops                                    2362345492                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.127672                       # Number of seconds simulated
sim_ticks                                2127671633000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.290387                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292043359                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           334565316                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19225771                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        457173271                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38753140                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39129786                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          376646                       # Number of indirect misses.
system.cpu0.branchPred.lookups              581579095                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963420                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801864                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13601924                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555000569                       # Number of branches committed
system.cpu0.commit.bw_lim_events             60813922                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419499                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      101218354                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224680975                       # Number of instructions committed
system.cpu0.commit.committedOps            2228488131                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3942730034                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.565214                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.314743                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2836072933     71.93%     71.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    683080116     17.33%     89.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    146239277      3.71%     92.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    147197739      3.73%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     41201626      1.05%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15813886      0.40%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5224811      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7085724      0.18%     98.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     60813922      1.54%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3942730034                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44160720                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150792781                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691528302                       # Number of loads committed
system.cpu0.commit.membars                    7608890                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608896      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238698491     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695330158     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264732304     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228488131                       # Class of committed instruction
system.cpu0.commit.refs                     960062486                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224680975                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228488131                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.910297                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.910297                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            627232043                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5642307                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           290680478                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2362022224                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1668128281                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1645471079                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13623663                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10582527                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10043975                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  581579095                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                413506701                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2289930590                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8874940                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          199                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2382128170                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 105                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          533                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38495192                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136849                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1655320018                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         330796499                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.560527                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3964499041                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.601825                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.880783                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2259623672     57.00%     57.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1265461293     31.92%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               266290188      6.72%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               141524168      3.57%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14064630      0.35%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9572475      0.24%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  345179      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809144      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3808292      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3964499041                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      285301828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13782708                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               565784320                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.544042                       # Inst execution rate
system.cpu0.iew.exec_refs                  1008240333                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274466746                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              529070748                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            732437989                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810992                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4367977                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           278930826                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2329672504                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            733773587                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12709585                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2312071973                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2826925                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6999938                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13623663                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14375504                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       146465                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        33456878                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        71994                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        23969                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8646264                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     40909687                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10396642                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         23969                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1957808                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11824900                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                941472448                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2292646108                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897814                       # average fanout of values written-back
system.cpu0.iew.wb_producers                845266869                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.539471                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2292787876                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2822602510                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1469051214                       # number of integer regfile writes
system.cpu0.ipc                              0.523479                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.523479                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611934      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1279405768     55.03%     55.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18326992      0.79%     56.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802453      0.16%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           741732913     31.91%     88.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273901451     11.78%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2324781559                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     50                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 98                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           48                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               628                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4383164                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001885                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 701264     16.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3323394     75.82%     91.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               358504      8.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2321552739                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8618661519                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2292646060                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2430879034                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2318252066                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2324781559                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420438                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      101184369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           216295                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           939                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     40575867                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3964499041                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.586400                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797265                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2264773849     57.13%     57.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1187435538     29.95%     87.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          427122944     10.77%     97.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67277026      1.70%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11133569      0.28%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4705305      0.12%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1371006      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             456214      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             223590      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3964499041                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547033                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35269537                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4816843                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           732437989                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          278930826                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2899                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4249800869                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5543366                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              572259716                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421267142                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25454234                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1684025344                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15202273                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                86623                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2871858096                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2348658035                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1509096854                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1636675245                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15079630                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13623663                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             57696786                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                87829704                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2871858056                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        218287                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8887                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54970681                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8880                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6211585430                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4681221219                       # The number of ROB writes
system.cpu0.timesIdled                       53922870                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2866                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.739671                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17697523                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18879438                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1780512                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32076154                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            914213                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         921172                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6959                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35217162                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46763                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801575                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1373728                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29514981                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2973280                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405412                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13880245                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130055604                       # Number of instructions committed
system.cpu1.commit.committedOps             133857361                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    635327150                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.210690                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.893727                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    579426082     91.20%     91.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27741076      4.37%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8896672      1.40%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9209659      1.45%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2543118      0.40%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       740297      0.12%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3544995      0.56%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       251971      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2973280      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    635327150                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456783                       # Number of function calls committed.
system.cpu1.commit.int_insts                125261770                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888410                       # Number of loads committed
system.cpu1.commit.membars                    7603277                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603277      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77443120     57.85%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40689985     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8120835      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133857361                       # Class of committed instruction
system.cpu1.commit.refs                      48810832                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130055604                       # Number of Instructions Simulated
system.cpu1.committedOps                    133857361                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.912281                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.912281                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            558693679                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               424961                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17070500                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153277696                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17924682                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51399436                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1374807                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1124609                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8603858                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35217162                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19623821                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    615356010                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               146373                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154220286                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3563182                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.055124                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20858860                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18611736                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.241396                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         637996462                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.247686                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.692830                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               543401700     85.17%     85.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53883347      8.45%     93.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24622324      3.86%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10303326      1.61%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5010428      0.79%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  710832      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63535      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     167      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     803      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           637996462                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         873168                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1486833                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31355879                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.224698                       # Inst execution rate
system.cpu1.iew.exec_refs                    51877595                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12379181                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              480198285                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40009801                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802278                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1173874                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12680577                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147724256                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39498414                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1525566                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143552466                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2314719                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4134977                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1374807                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11115893                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        39877                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          979296                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29426                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1298                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3096                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3121391                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       758155                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1298                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       501781                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        985052                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 81184826                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142578714                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864375                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 70174138                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.223173                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142617750                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178580975                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95847217                       # number of integer regfile writes
system.cpu1.ipc                              0.203571                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.203571                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603383      5.24%      5.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85176930     58.71%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43666201     30.10%     94.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8631373      5.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145078032                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4077043                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028102                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 662639     16.25%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3082824     75.61%     91.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               331578      8.13%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141551678                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         932459943                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142578702                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        161592212                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136318434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145078032                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405822                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13866894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           230400                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           410                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5472027                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    637996462                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.227396                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.697934                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          549928002     86.20%     86.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55688514      8.73%     94.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18968963      2.97%     97.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6109162      0.96%     98.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5236268      0.82%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             799368      0.13%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             813916      0.13%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             319454      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             132815      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      637996462                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.227086                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23478289                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2164699                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40009801                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12680577                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       638869630                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3616466961                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              518977864                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89317440                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25401085                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21105296                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4577982                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                55280                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188848913                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151335172                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101635435                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54357349                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10542805                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1374807                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             42147810                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12317995                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188848901                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         33336                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               645                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 51177493                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           642                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   780091229                       # The number of ROB reads
system.cpu1.rob.rob_writes                  298152205                       # The number of ROB writes
system.cpu1.timesIdled                          14983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10778900                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2192419                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13465402                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1532                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                675595                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14385209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28630003                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4182704                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       189182                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123866215                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7586810                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247738555                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7775992                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10084451                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5623164                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8621504                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4299891                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4299890                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10084451                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           390                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     43014334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               43014334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1280480320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1280480320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14385325                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14385325    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            14385325                       # Request fanout histogram
system.membus.respLayer1.occupancy        74936283035                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         54924772266                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       346460875                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   536480972.809298                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       104000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1415203000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2124899946000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2771687000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    347190159                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       347190159                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    347190159                       # number of overall hits
system.cpu0.icache.overall_hits::total      347190159                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66316542                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66316542                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66316542                       # number of overall misses
system.cpu0.icache.overall_misses::total     66316542                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 865098920494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 865098920494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 865098920494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 865098920494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    413506701                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    413506701                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    413506701                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    413506701                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.160376                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.160376                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.160376                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.160376                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13044.994422                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13044.994422                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13044.994422                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13044.994422                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3855                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          490                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.723684                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    61.250000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62517998                       # number of writebacks
system.cpu0.icache.writebacks::total         62517998                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3798511                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3798511                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3798511                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3798511                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62518031                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62518031                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62518031                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62518031                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 766817071498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 766817071498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 766817071498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 766817071498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.151190                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.151190                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.151190                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.151190                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12265.534586                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12265.534586                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12265.534586                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12265.534586                       # average overall mshr miss latency
system.cpu0.icache.replacements              62517998                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    347190159                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      347190159                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66316542                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66316542                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 865098920494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 865098920494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    413506701                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    413506701                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.160376                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.160376                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13044.994422                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13044.994422                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3798511                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3798511                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62518031                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62518031                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 766817071498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 766817071498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.151190                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.151190                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12265.534586                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12265.534586                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999979                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          409707965                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62517998                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.553440                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999979                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        889531432                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       889531432                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    862841809                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       862841809                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    862841809                       # number of overall hits
system.cpu0.dcache.overall_hits::total      862841809                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     92948894                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      92948894                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     92948894                       # number of overall misses
system.cpu0.dcache.overall_misses::total     92948894                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1878594818413                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1878594818413                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1878594818413                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1878594818413                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955790703                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955790703                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955790703                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955790703                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.097248                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.097248                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.097248                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.097248                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20211.050800                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20211.050800                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20211.050800                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20211.050800                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7796703                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       824014                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           164930                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8134                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.272801                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   101.304893                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57649442                       # number of writebacks
system.cpu0.dcache.writebacks::total         57649442                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     36758527                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     36758527                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     36758527                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     36758527                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56190367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56190367                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56190367                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56190367                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 910456479576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 910456479576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 910456479576                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 910456479576                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058789                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058789                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058789                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058789                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16203.070529                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16203.070529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16203.070529                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16203.070529                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57649442                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    622210131                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      622210131                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     68854125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     68854125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1234764077000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1234764077000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    691064256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    691064256                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.099635                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.099635                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17933.044346                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17933.044346                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23128901                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23128901                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45725224                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45725224                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 661665178500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 661665178500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066166                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066166                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14470.463360                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14470.463360                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240631678                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240631678                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24094769                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24094769                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 643830741413                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 643830741413                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264726447                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264726447                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.091018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.091018                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26720.768371                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26720.768371                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13629626                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13629626                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10465143                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10465143                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 248791301076                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 248791301076                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039532                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039532                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23773.330290                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23773.330290                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4559                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4559                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1388                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1388                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9980500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9980500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.233395                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.233395                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7190.561960                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7190.561960                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1371                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1371                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       844000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       844000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002859                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002859                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 49647.058824                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49647.058824                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       666000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       666000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5869                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025217                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025217                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4500                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       519000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       519000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025217                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025217                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3506.756757                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3506.756757                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335014                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335014                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466850                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466850                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 125201608000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 125201608000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385824                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385824                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 85354.063469                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 85354.063469                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466850                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466850                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 123734758000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 123734758000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385824                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385824                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 84354.063469                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 84354.063469                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995361                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          922843851                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57656982                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.005761                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995361                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999855                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999855                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976865780                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976865780                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62399048                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            54093418                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9136                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1180317                       # number of demand (read+write) hits
system.l2.demand_hits::total                117681919                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62399048                       # number of overall hits
system.l2.overall_hits::.cpu0.data           54093418                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9136                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1180317                       # number of overall hits
system.l2.overall_hits::total               117681919                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            118981                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3554546                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2497717                       # number of demand (read+write) misses
system.l2.demand_misses::total                6177238                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           118981                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3554546                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5994                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2497717                       # number of overall misses
system.l2.overall_misses::total               6177238                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10650438498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 350792827099                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    562392999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 260317441356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     622323099952                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10650438498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 350792827099                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    562392999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 260317441356                       # number of overall miss cycles
system.l2.overall_miss_latency::total    622323099952                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62518029                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57647964                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15130                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3678034                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123859157                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62518029                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57647964                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15130                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3678034                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123859157                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001903                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.061660                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.396167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.679090                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.049873                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001903                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.061660                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.396167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.679090                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.049873                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89513.775292                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98688.503989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93825.992492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104222.152212                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100744.556054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89513.775292                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98688.503989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93825.992492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104222.152212                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100744.556054                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             193557                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4094                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.278212                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6225909                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5623165                       # number of writebacks
system.l2.writebacks::total                   5623165                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            332                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         262290                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         113858                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              376494                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           332                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        262290                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        113858                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             376494                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       118649                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3292256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2383859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5800744                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       118649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3292256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2383859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8754313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         14555057                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9443960498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 297765037167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    501851499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 226197939884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 533908789048                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9443960498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 297765037167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    501851499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 226197939884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 766731366302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1300640155350                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.057110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.395241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.648134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.046833                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.057110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.395241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.648134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117513                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79595.786715                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90444.071532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83921.655351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94887.298235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92041.432797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79595.786715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90444.071532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83921.655351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94887.298235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87583.270818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89360.017989                       # average overall mshr miss latency
system.l2.replacements                       21820828                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15170084                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15170084                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15170084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15170084                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108321359                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108321359                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108321359                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108321359                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8754313                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8754313                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 766731366302                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 766731366302                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87583.270818                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87583.270818                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 49                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       361000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       420000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.804878                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.753846                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10939.393939                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3687.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8571.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       664000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       315500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       979500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.804878                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.753846                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20121.212121                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19718.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19989.795918                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2458.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2107.142857                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        39500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       245000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       284500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20416.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20321.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          9443559                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           500697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9944256                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2495183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1984930                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4480113                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 246497305858                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 203310265977                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  449807571835                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11938742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2485627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14424369                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.208999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.798563                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.310593                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98789.269508                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102426.919829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100400.943422                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       125908                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        58887                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           184795                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2369275                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1926043                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4295318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 211849557387                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 178301774486                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 390151331873                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.198453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.774872                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.297782                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89415.351695                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92574.140082                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90831.768887                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62399048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9136                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62408184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       118981                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           124975                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10650438498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    562392999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11212831497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62518029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15130                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62533159                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001903                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.396167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89513.775292                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93825.992492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89720.596095                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          332                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           346                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       118649                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       124629                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9443960498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    501851499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   9945811997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.395241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79595.786715                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83921.655351                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79803.352326                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44649859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       679620                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          45329479                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1059363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       512787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1572150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 104295521241                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  57007175379                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 161302696620                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45709222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1192407                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46901629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.430044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.033520                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98451.164748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111171.257031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102600.067818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       136382                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        54971                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       191353                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       922981                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       457816                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1380797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  85915479780                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  47896165398                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 133811645178                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.020192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.383943                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029440                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93084.776155                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104618.810610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96908.991820                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          761                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           63                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               824                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          492                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           47                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             539                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10552000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2417000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12969000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1253                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          110                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1363                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.392658                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.427273                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.395451                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21447.154472                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 51425.531915                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24061.224490                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          135                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          154                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          357                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          385                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7141487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       559998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7701485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.284916                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.254545                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.282465                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20004.165266                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19999.928571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20003.857143                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999958                       # Cycle average of tags in use
system.l2.tags.total_refs                   255558366                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  21821801                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.711149                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.463110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.038011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.909244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.307338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.274839                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.460361                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.047469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.020427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.316794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2000638265                       # Number of tag accesses
system.l2.tags.data_accesses               2000638265                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7594176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     210946880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        382720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     152687360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    548986688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          920597824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7594176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       382720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7976896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    359882496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       359882496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         118659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3296045                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2385740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8577917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            14384341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5623164                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5623164                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3569242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         99144472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           179877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         71762652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    258022281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             432678525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3569242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       179877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3749120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169143814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169143814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169143814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3569242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        99144472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          179877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        71762652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    258022281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            601822340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5550502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    118657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3177096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2318046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8554748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012873516750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       339008                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       339008                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            27911606                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5229552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    14384341                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5623164                       # Number of write requests accepted
system.mem_ctrls.readBursts                  14384341                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5623164                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 209814                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 72662                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            731578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            731197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            921336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1280697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            989434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1038609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            921364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            928355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1079181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            864323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           837063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           760144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           846356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           759051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           716517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           769322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            292165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            359417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            345730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            410218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            416684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            394187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            405008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            402755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            370119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           342902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           309264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           317791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           309213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           295933                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 524643918708                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                70872635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            790416299958                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37013.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55763.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10085763                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2973123                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              14384341                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5623164                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3346186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3393519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2158801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1336112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  679209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  552471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  471959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  411183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  353414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  299038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 272721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 391482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 196108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 104083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  75743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  57345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  43297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  28088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  36272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  41418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 125029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 234539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 301282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 332967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 349868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 361987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 370344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 375206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 382148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 391574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 376969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 372670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 365090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 353375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 351556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   5017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     31                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6666112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    189.375660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.110776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.590079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2891443     43.38%     43.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2271042     34.07%     77.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       578167      8.67%     86.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       303129      4.55%     90.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       198914      2.98%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       136259      2.04%     95.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        64420      0.97%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        36944      0.55%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       185794      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6666112                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       339008                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.811547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.372179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    412.352172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       339003    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::237568-245759            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        339008                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       339008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.372696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.346105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.987588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           286620     84.55%     84.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7901      2.33%     86.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27292      8.05%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10207      3.01%     97.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4152      1.22%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1559      0.46%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              676      0.20%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              302      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              154      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               69      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               38      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        339008                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              907169728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                13428096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               355230400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               920597824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            359882496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       426.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       166.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    432.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2127671586500                       # Total gap between requests
system.mem_ctrls.avgGap                     106343.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7594048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    203334144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       382720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    148354944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    547503872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    355230400                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3569182.331623443868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 95566506.055871263146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 179877.380543147010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 69726428.504769191146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 257325361.445940762758                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 166957341.767595976591                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       118659                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3296045                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5980                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2385740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8577917                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5623164                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4513733002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 161844413575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    249457893                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 127432092105                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 496376603383                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50711193964425                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38039.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49102.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41715.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53414.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57866.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9018266.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22877052660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12159434265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         47352172980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13747465080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     167956526400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     393928383390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     485296742400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1143317777175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        537.356310                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1257481707432                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  71047600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 799142325568                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          24719015580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13138460775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         53853949800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15226014420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     167956526400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     515750973330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     382709298240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1173354238545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.473367                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 989195196076                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  71047600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1067428836924                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20780850712.643677                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100405661463.640427                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 782073038500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   319737621000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1807934012000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19607346                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19607346                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19607346                       # number of overall hits
system.cpu1.icache.overall_hits::total       19607346                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16475                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16475                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16475                       # number of overall misses
system.cpu1.icache.overall_misses::total        16475                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    738277500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    738277500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    738277500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    738277500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19623821                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19623821                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19623821                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19623821                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000840                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000840                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000840                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000840                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 44811.987860                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44811.987860                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 44811.987860                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44811.987860                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15098                       # number of writebacks
system.cpu1.icache.writebacks::total            15098                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1345                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1345                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1345                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15130                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15130                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15130                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15130                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    686485000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    686485000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    686485000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    686485000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000771                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000771                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000771                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000771                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 45372.438863                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45372.438863                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 45372.438863                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45372.438863                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15098                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19607346                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19607346                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16475                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16475                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    738277500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    738277500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19623821                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19623821                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000840                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000840                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 44811.987860                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44811.987860                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1345                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15130                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15130                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    686485000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    686485000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000771                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 45372.438863                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45372.438863                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995427                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19482992                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15098                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1290.435289                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        302951500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995427                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999857                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999857                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39262772                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39262772                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38057145                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38057145                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38057145                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38057145                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8443045                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8443045                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8443045                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8443045                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 538718396314                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 538718396314                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 538718396314                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 538718396314                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46500190                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46500190                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46500190                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46500190                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.181570                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.181570                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.181570                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.181570                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 63806.173758                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 63806.173758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 63806.173758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 63806.173758                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2407283                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       571662                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            41740                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5560                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.673287                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   102.816906                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3677901                       # number of writebacks
system.cpu1.dcache.writebacks::total          3677901                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6103983                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6103983                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6103983                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6103983                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2339062                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2339062                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2339062                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2339062                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 164874908087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 164874908087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 164874908087                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 164874908087                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050302                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050302                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050302                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050302                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 70487.617723                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 70487.617723                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 70487.617723                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 70487.617723                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3677901                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33515613                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33515613                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4864184                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4864184                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 284807704000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 284807704000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38379797                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38379797                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.126738                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.126738                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58552.000500                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58552.000500                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3671557                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3671557                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1192627                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1192627                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  67026683500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  67026683500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031074                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031074                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 56200.877139                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 56200.877139                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4541532                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4541532                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3578861                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3578861                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 253910692314                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 253910692314                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.440725                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.440725                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70947.346744                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70947.346744                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2432426                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2432426                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1146435                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1146435                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  97848224587                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  97848224587                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.141180                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.141180                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85349.997677                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85349.997677                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          323                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6797500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6797500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.314225                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.314225                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45929.054054                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45929.054054                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3439500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3439500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101911                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101911                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71656.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71656.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          337                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       848500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       848500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.256071                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.256071                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7314.655172                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7314.655172                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       733500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       733500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.256071                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.256071                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6323.275862                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6323.275862                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454842                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454842                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346733                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346733                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 117172821000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 117172821000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354257                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354257                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87005.234891                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87005.234891                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346733                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346733                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 115826088000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 115826088000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354257                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354257                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86005.234891                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86005.234891                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.773046                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44196149                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3685694                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.991269                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        302963000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.773046                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899158                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899158                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104291098                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104291098                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2127671633000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109435506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20793249                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108690350                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16197663                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13481371                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             349                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           262                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            611                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14439023                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14439023                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62533161                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46902346                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1363                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1363                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187554057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172956085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11042045                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371597545                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8002305664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7379033728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1934592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    470779840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15854053824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        35318101                       # Total snoops (count)
system.tol2bus.snoopTraffic                 360866624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        159179654                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076437                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.270558                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              147215933     92.48%     92.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11764236      7.39%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 195480      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4005      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          159179654                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247730481456                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86490704477                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93852562662                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5532090486                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22711467                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3169497951000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146644                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707520                       # Number of bytes of host memory used
host_op_rate                                   147005                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21137.60                       # Real time elapsed on the host
host_tick_rate                               49287823                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3099712246                       # Number of instructions simulated
sim_ops                                    3107322560                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.041826                       # Number of seconds simulated
sim_ticks                                1041826318000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            97.972343                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              163851540                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           167242647                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          6750735                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        181315814                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7987                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          11508                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3521                       # Number of indirect misses.
system.cpu0.branchPred.lookups              184840053                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1549                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           751                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6748816                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122297235                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30467852                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2815                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      152350031                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           541032840                       # Number of instructions committed
system.cpu0.commit.committedOps             541033465                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2051055029                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.263783                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.247317                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1919873076     93.60%     93.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     28198367      1.37%     94.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41243295      2.01%     96.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5193731      0.25%     97.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1648579      0.08%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2991251      0.15%     97.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       598218      0.03%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     20840660      1.02%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30467852      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2051055029                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10343                       # Number of function calls committed.
system.cpu0.commit.int_insts                537884678                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166570714                       # Number of loads committed
system.cpu0.commit.membars                        997                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1048      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       371415081     68.65%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166571409     30.79%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3044571      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        541033465                       # Class of committed instruction
system.cpu0.commit.refs                     169616074                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  541032840                       # Number of Instructions Simulated
system.cpu0.committedOps                    541033465                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.838109                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.838109                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1694657861                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1994                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           144229551                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             736144333                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                87669395                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                250660248                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6749295                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3712                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             35574911                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  184840053                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                166838076                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1898750059                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2020166                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           34                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     826441830                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               13502428                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.089013                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         169810398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         163859527                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.397989                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2075311710                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.398226                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.716889                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1467538006     70.71%     70.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               423384773     20.40%     91.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               168562839      8.12%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6183870      0.30%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5226341      0.25%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   22727      0.00%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4391410      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     446      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1298      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2075311710                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     217                       # number of floating regfile writes
system.cpu0.idleCycles                        1231099                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7023919                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               138822662                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.445786                       # Inst execution rate
system.cpu0.iew.exec_refs                   495813941                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3078703                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              148259945                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            213512204                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1984                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5132703                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3779583                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          688938771                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            492735238                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6052942                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            925693512                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1515206                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1083499146                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6749295                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1085528079                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     31131690                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            2173                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          379                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           49                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     46941490                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       734223                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           379                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1457107                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5566812                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                528329569                       # num instructions consuming a value
system.cpu0.iew.wb_count                    616837737                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.737044                       # average fanout of values written-back
system.cpu0.iew.wb_producers                389402375                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.297050                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     618297163                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1133215279                       # number of integer regfile reads
system.cpu0.int_regfile_writes              476402378                       # number of integer regfile writes
system.cpu0.ipc                              0.260545                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.260545                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1305      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            431959378     46.36%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 970      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  252      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     46.36% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           496615864     53.30%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3168360      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             61      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             931746453                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    324                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                648                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          323                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               337                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   62271239                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.066833                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3612716      5.80%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      5.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              58657481     94.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1042      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             994016063                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4007128815                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    616837414                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        836843980                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 688935715                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                931746453                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3056                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      147905309                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6053607                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           241                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     95838080                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2075311710                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.448967                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.166677                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1684240551     81.16%     81.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          173405302      8.36%     89.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75720616      3.65%     93.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34971141      1.69%     94.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           58105920      2.80%     97.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           32782272      1.58%     99.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            9432308      0.45%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4171192      0.20%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2482408      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2075311710                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.448701                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4482963                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1238293                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           213512204                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3779583                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    581                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2076542809                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7109827                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1249312901                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            415696772                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              43169837                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107447145                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             431038060                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               443371                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            953278458                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             711375862                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          548942991                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                260841366                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2606661                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6749295                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            450875239                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               133246227                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       953278144                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         85764                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1163                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                212013423                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1159                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2713967644                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1411042669                       # The number of ROB writes
system.cpu0.timesIdled                          16078                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  257                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.998264                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               68822442                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73216716                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9025380                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        104241719                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              5248                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          38708                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33460                       # Number of indirect misses.
system.cpu1.branchPred.lookups              108308431                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          352                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           456                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9024825                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46518948                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11155671                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2568                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      176064999                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           203942827                       # Number of instructions committed
system.cpu1.commit.committedOps             203943603                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    681713390                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.299163                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.220555                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    613527146     90.00%     90.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29378361      4.31%     94.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15772255      2.31%     96.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4384575      0.64%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1967102      0.29%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2814369      0.41%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       315991      0.05%     98.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2397920      0.35%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11155671      1.64%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    681713390                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4162                       # Number of function calls committed.
system.cpu1.commit.int_insts                200796268                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53850021                       # Number of loads committed
system.cpu1.commit.membars                       1124                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1124      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146421589     71.80%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53850477     26.40%     98.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3670173      1.80%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        203943603                       # Class of committed instruction
system.cpu1.commit.refs                      57520650                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  203942827                       # Number of Instructions Simulated
system.cpu1.committedOps                    203943603                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.493390                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.493390                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            417473222                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  568                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            58776567                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             428056865                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                65210867                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                211950764                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9036875                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2099                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8560594                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  108308431                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 75966900                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    624688903                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2916246                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     496991672                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18074860                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.152022                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          78505989                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          68827690                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.697579                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         712232322                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.697798                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.027503                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               394439425     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               201598416     28.31%     83.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                88148175     12.38%     96.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 8918144      1.25%     97.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11171098      1.57%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   82827      0.01%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7873696      1.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      55      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     486      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           712232322                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         219435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9530402                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                65462544                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.448868                       # Inst execution rate
system.cpu1.iew.exec_refs                   101860094                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4129842                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              161142272                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            100100115                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1580                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12328937                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7053684                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          378164333                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             97730252                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7630028                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            319797073                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                988854                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            161963743                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9036875                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            163394022                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3116007                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          591089                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3075                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        11913                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     46250094                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3383055                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         11913                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3972089                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5558313                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                238062874                       # num instructions consuming a value
system.cpu1.iew.wb_count                    291755979                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.737085                       # average fanout of values written-back
system.cpu1.iew.wb_producers                175472459                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.409510                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     292947125                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               413594378                       # number of integer regfile reads
system.cpu1.int_regfile_writes              223358017                       # number of integer regfile writes
system.cpu1.ipc                              0.286255                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.286255                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1311      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            221982502     67.80%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3590      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           100960710     30.83%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4478828      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             327427101                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4502420                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013751                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 701389     15.58%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3800648     84.41%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  383      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             331928210                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1373213978                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    291755979                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        552396964                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 378161494                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                327427101                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2839                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      174220730                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1625034                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           271                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    117180404                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    712232322                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.459720                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.991628                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          529390229     74.33%     74.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          104921020     14.73%     89.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           42320208      5.94%     95.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           16560796      2.33%     97.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12046876      1.69%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3798982      0.53%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1885185      0.26%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             782455      0.11%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             526571      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      712232322                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.459578                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14380031                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2208175                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           100100115                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7053684                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    187                       # number of misc regfile reads
system.cpu1.numCycles                       712451757                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1371104323                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              340850580                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            153756320                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               8228662                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                75347661                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              70006941                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               475950                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            550412277                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             409238473                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          312966966                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                207164248                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2555303                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9036875                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             79795005                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               159210646                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       550412277                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         37953                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1249                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 35184247                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1247                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1050565957                       # The number of ROB reads
system.cpu1.rob.rob_writes                  790573301                       # The number of ROB writes
system.cpu1.timesIdled                           2468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         50243767                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3860033                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            55138005                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1295                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1882041                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     83391314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     166053051                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       965441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       574380                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     47936805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     33412796                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     95867487                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       33987176                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           83351529                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1148120                       # Transaction distribution
system.membus.trans_dist::CleanEvict         81513924                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1382                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            439                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37655                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37646                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      83351531                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    249442226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              249442226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5410386880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5410386880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1257                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          83391007                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                83391007    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            83391007                       # Request fanout histogram
system.membus.respLayer1.occupancy       433536256770                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             41.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        194949246658                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 46                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           23                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    154561956.521739                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   102578745.986029                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       999500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    228667000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             23                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1038271393000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3554925000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    166821093                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       166821093                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    166821093                       # number of overall hits
system.cpu0.icache.overall_hits::total      166821093                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16983                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16983                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16983                       # number of overall misses
system.cpu0.icache.overall_misses::total        16983                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1045801499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1045801499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1045801499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1045801499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    166838076                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    166838076                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    166838076                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    166838076                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000102                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000102                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 61579.314550                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61579.314550                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 61579.314550                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61579.314550                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          837                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    22.621622                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15325                       # number of writebacks
system.cpu0.icache.writebacks::total            15325                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1657                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1657                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1657                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1657                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15326                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15326                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15326                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15326                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    944484499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    944484499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    944484499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    944484499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61626.288595                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61626.288595                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61626.288595                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61626.288595                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15325                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    166821093                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      166821093                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16983                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16983                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1045801499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1045801499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    166838076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    166838076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 61579.314550                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61579.314550                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1657                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1657                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15326                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15326                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    944484499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    944484499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61626.288595                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61626.288595                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          166836642                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15357                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         10863.882399                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        333691477                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       333691477                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    131085706                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       131085706                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    131085706                       # number of overall hits
system.cpu0.dcache.overall_hits::total      131085706                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     64208055                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      64208055                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     64208055                       # number of overall misses
system.cpu0.dcache.overall_misses::total     64208055                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 4899035308809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4899035308809                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 4899035308809                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4899035308809                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    195293761                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    195293761                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    195293761                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    195293761                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.328777                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.328777                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.328777                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.328777                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76299.388119                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76299.388119                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76299.388119                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76299.388119                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1464603854                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        91273                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31647189                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1689                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.279114                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    54.039668                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39733264                       # number of writebacks
system.cpu0.dcache.writebacks::total         39733264                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24472331                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24472331                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24472331                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24472331                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39735724                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39735724                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39735724                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39735724                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3510905473646                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3510905473646                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3510905473646                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3510905473646                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.203466                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.203466                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.203466                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.203466                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88356.398732                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88356.398732                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88356.398732                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88356.398732                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39733264                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    128962222                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      128962222                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     63287689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     63287689                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 4840758039000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 4840758039000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    192249911                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    192249911                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.329195                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.329195                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76488.146676                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76488.146676                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23658309                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23658309                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39629380                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39629380                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3505100012000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3505100012000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.206135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.206135                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 88447.006034                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88447.006034                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2123484                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2123484                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       920366                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       920366                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  58277269809                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  58277269809                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3043850                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3043850                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.302369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.302369                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63319.668272                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63319.668272                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       814022                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       814022                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       106344                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       106344                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5805461646                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5805461646                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034937                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034937                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 54591.341740                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54591.341740                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          686                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          686                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          164                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7274000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7274000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          850                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.192941                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.192941                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44353.658537                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44353.658537                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          159                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       192000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005882                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005882                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        38400                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38400                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          515                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          515                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          243                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          243                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1079500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1079500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          758                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          758                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.320580                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.320580                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4442.386831                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4442.386831                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          243                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          243                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       836500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       836500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.320580                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.320580                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3442.386831                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3442.386831                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          665                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            665                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           86                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           86                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       356000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       356000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          751                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          751                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.114514                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.114514                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4139.534884                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4139.534884                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           86                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           86                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       270000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       270000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.114514                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.114514                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3139.534884                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3139.534884                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999601                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          170829327                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39733947                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.299329                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999601                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        430326155                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       430326155                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5174                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5944534                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 787                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1738497                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7688992                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5174                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5944534                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                787                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1738497                       # number of overall hits
system.l2.overall_hits::total                 7688992                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10152                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          33788384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1751                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6410543                       # number of demand (read+write) misses
system.l2.demand_misses::total               40210830                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10152                       # number of overall misses
system.l2.overall_misses::.cpu0.data         33788384                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1751                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6410543                       # number of overall misses
system.l2.overall_misses::total              40210830                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    864378500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3364557111617                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    159911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 742955733127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4108537134244                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    864378500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3364557111617                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    159911000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 742955733127                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4108537134244                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15326                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39732918                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2538                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8149040                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47899822                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15326                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39732918                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2538                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8149040                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47899822                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.662404                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.850388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.689913                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.786662                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.839478                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.662404                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.850388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.689913                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.786662                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.839478                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85143.666273                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99577.331417                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91325.528270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115895.912893                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102174.890054                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85143.666273                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99577.331417                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91325.528270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115895.912893                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102174.890054                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            3993059                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    183710                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.735665                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  42356648                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1148119                       # number of writebacks
system.l2.writebacks::total                   1148119                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             49                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2713126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         178599                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2891791                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            49                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2713126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        178599                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2891791                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        10103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     31075258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6231944                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          37319039                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     31075258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6231944                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     46467810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         83786849                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    760415000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2888019711118                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    141522500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 667959368294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3556881016912                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    760415000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2888019711118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    141522500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 667959368294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3891689584878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7448570601790                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.659207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.782104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.683215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.764746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.779106                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.659207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.782104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.683215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.764746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.749210                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75266.257547                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92936.306792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81616.205306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107183.146751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95310.091370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75266.257547                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92936.306792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81616.205306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107183.146751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 83750.225906                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88899.041922                       # average overall mshr miss latency
system.l2.replacements                      116190581                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1292983                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1292983                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1292983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1292983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     45645563                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45645563                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     45645563                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45645563                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     46467810                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       46467810                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3891689584878                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3891689584878                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 83750.225906                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 83750.225906                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             864                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  887                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           548                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                560                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     15071000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       216000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     15287000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1412                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1447                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.388102                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.342857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.387008                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 27501.824818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data        18000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 27298.214286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          547                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           558                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     11021500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       219000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11240500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.387394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.314286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.385625                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20148.994516                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19909.090909                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20144.265233                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       219500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       278000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.846154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19954.545455                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            50954                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            55366                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                106320                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          53569                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          51385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              104954                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5052936994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4794606496                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9847543490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.512509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.481354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94325.766656                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93307.511842                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93827.233740                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        33618                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        33718                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            67336                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        19951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        17667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37618                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2303259998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2108666996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4411926994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.190877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.165497                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.178053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 115445.842213                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119356.257203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117282.338083                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           787                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10152                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    864378500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    159911000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1024289500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15326                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17864                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.662404                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.689913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.666312                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85143.666273                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91325.528270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86053.053852                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           49                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            66                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10103                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1734                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11837                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    760415000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    141522500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    901937500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.659207                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.683215                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.662618                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75266.257547                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81616.205306                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76196.460252                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5893580                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1683131                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7576711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     33734815                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6359158                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        40093973                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3359504174623                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 738161126631                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4097665301254                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39628395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8042289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47670684                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.851279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.790715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.841061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99585.670608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 116078.437842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102201.527927                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2679508                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       144881                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2824389                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     31055307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6214277                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     37269584                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2885716451120                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 665850701298                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3551567152418                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.783663                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.772700                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.781813                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92921.845890                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107148.538969                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95293.984296                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   138018314                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 116190645                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.187861                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      17.401462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.011162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       19.520834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.515359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.549415                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.271898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.305013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.383585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 874913109                       # Number of tag accesses
system.l2.tags.data_accesses                874913109                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        646656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1991905920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        111040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     399159872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2945083776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5336907264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       646656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       111040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        757696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     73479680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        73479680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       31123530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6236873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     46016934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            83389176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1148120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1148120                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           620695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1911936650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           106582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        383134756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2826847167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5122645850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       620695                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       106582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           727277                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       70529683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70529683                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       70529683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          620695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1911936650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          106582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       383134756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2826847167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5193175533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1081895.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  31056446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6163073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  45974320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.061082680500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        65288                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        65288                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           125510626                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1022848                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    83389177                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1148120                       # Number of write requests accepted
system.mem_ctrls.readBursts                  83389177                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1148120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 183498                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66225                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3582221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3751105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3440571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3290913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8505919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9610898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7591235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           6570649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6106831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5744944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5223570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3594470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5019330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4298767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3385326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3488930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             77863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             68352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             63795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             76852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             71688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             60239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             57845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            68999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            78736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            72106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            63658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            65754                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2894133667147                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               416028395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4454240148397                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34782.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53532.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 62265589                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  782211                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.83                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              83389177                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1148120                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6431510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 9239076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10899369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                11306915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 9818722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 8005407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 6026446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4505430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 3277297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2837844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2656255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3197433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2128063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1106347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 778622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 520930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 307700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 138542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  37916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  64249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  66996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  69185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  71850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  73075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  76445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  69792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  68077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  67645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  67346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21239770                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.976502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.901797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.393840                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2397249     11.29%     11.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     11036052     51.96%     63.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3269518     15.39%     78.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1640148      7.72%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       937006      4.41%     90.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       509790      2.40%     93.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       347194      1.63%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       250928      1.18%     95.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       851885      4.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21239770                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1274.440586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    136.861292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  43824.366872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        65256     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.17965e+06-1.31072e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.3593e+06-2.49037e+06            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.49037e+06-2.62144e+06           14      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65288                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.571162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.490836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.893610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            55684     85.29%     85.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1190      1.82%     87.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3370      5.16%     92.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1766      2.70%     94.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              831      1.27%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              511      0.78%     97.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              379      0.58%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              339      0.52%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              283      0.43%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              231      0.35%     98.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              181      0.28%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              154      0.24%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              111      0.17%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               61      0.09%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               48      0.07%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               32      0.05%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               19      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               15      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               18      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35               11      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                7      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                8      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                7      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65288                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5325163456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                11743872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                69241472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5336907328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             73479680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5111.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        66.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5122.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     70.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        40.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    39.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1041826341000                       # Total gap between requests
system.mem_ctrls.avgGap                      12323.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       646720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1987612544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       111040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    394436672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2942356480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     69241472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 620756.059648706228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1907815640.341694593430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 106582.064670015374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 378601178.704337537289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2824229364.495666503906                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 66461626.860150024295                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     31123530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1735                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6236873                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     46016934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1148120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    341555619                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1594724889525                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     69203256                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 409014717280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2450089782717                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25998004427713                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33800.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51238.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39886.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65580.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53243.22                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  22643978.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          72237450600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38395107960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        263195879520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2805661260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82240675920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     467562447720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6324507840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       932761730820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        895.314041                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  12336352509                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34788780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 994701185491                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          79414557180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          42209819190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        330892668540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2841846300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82240675920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     469799649270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4440548640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1011839765040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        971.217321                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   7542440047                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34788780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 999495097953                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4285003243.750000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8600437200.702927                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        93000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  22601527500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   356225799000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 685600519000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     75964149                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        75964149                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     75964149                       # number of overall hits
system.cpu1.icache.overall_hits::total       75964149                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2751                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2751                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2751                       # number of overall misses
system.cpu1.icache.overall_misses::total         2751                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    188671000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    188671000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    188671000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    188671000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     75966900                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     75966900                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     75966900                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     75966900                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68582.697201                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68582.697201                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68582.697201                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68582.697201                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2538                       # number of writebacks
system.cpu1.icache.writebacks::total             2538                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          213                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          213                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          213                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          213                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2538                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2538                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2538                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2538                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    172779000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    172779000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    172779000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    172779000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68076.832151                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68076.832151                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68076.832151                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68076.832151                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2538                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     75964149                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       75964149                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2751                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2751                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    188671000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    188671000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     75966900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     75966900                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68582.697201                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68582.697201                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          213                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          213                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2538                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2538                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    172779000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    172779000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68076.832151                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68076.832151                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           76106171                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2570                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29613.296109                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        151936338                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       151936338                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62663756                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62663756                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62663756                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62663756                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16808119                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16808119                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16808119                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16808119                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1343388686187                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1343388686187                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1343388686187                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1343388686187                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     79471875                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     79471875                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     79471875                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     79471875                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211498                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211498                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211498                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211498                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79924.986620                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79924.986620                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79924.986620                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79924.986620                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    198366972                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        24404                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3285185                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            342                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.382283                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.356725                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8148321                       # number of writebacks
system.cpu1.dcache.writebacks::total          8148321                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8657368                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8657368                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8657368                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8657368                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8150751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8150751                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8150751                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8150751                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 779564417279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 779564417279                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 779564417279                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 779564417279                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.102561                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.102561                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.102561                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.102561                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95643.262477                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95643.262477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95643.262477                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95643.262477                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8148321                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     59914920                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       59914920                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15887583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15887583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1286245907000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1286245907000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     75802503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     75802503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.209592                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.209592                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80959.193541                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80959.193541                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7843479                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7843479                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8044104                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8044104                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 773960280000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 773960280000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.106119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.106119                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96214.603889                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96214.603889                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2748836                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2748836                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       920536                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       920536                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  57142779187                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  57142779187                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3669372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3669372                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.250870                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.250870                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 62075.550752                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62075.550752                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       813889                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       813889                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106647                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106647                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   5604137279                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5604137279                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.029064                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.029064                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 52548.475616                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52548.475616                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          692                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          692                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          137                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          137                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12564500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12564500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.165259                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.165259                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 91711.678832                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 91711.678832                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           83                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      6506500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      6506500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100121                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100121                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 78391.566265                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78391.566265                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          599                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          599                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          200                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          200                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1136500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1136500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250313                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250313                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5682.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5682.500000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          200                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          200                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       936500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       936500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250313                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250313                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4682.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4682.500000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          315                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            315                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          141                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          141                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       627500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       627500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          456                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          456                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.309211                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.309211                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4450.354610                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4450.354610                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          141                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          141                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       486500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       486500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.309211                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.309211                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3450.354610                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3450.354610                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996123                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           70819074                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8150635                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.688780                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996123                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999879                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999879                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        167098527                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       167098527                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1041826318000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47690938                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2441102                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46606463                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       115042462                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         66197394                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2270                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           443                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211449                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211449                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17864                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47673075                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119203662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24448584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             143705836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1961600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5085835776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       324864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1043031040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6131153280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       182391792                       # Total snoops (count)
system.tol2bus.snoopTraffic                  73644032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        230321730                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.154257                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.368035                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              195367342     84.82%     84.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1               34380008     14.93%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 574380      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          230321730                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        95863248761                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59617034762                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23000973                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12233621621                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3812988                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
