Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Wed Aug 11 23:31:14 2021
| Host             : NTNU13875 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z030sbg485-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.278        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.124        |
| Device Static (W)        | 0.155        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 77.4         |
| Junction Temperature (C) | 32.6         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.093 |        8 |       --- |             --- |
| Slice Logic              |     0.023 |    38547 |       --- |             --- |
|   LUT as Logic           |     0.020 |    11832 |     78600 |           15.05 |
|   Register               |     0.001 |    19067 |    157200 |           12.13 |
|   CARRY4                 |    <0.001 |      510 |     19650 |            2.60 |
|   LUT as Distributed RAM |    <0.001 |      548 |     26600 |            2.06 |
|   LUT as Shift Register  |    <0.001 |      852 |     26600 |            3.20 |
|   F7/F8 Muxes            |    <0.001 |      128 |     78600 |            0.16 |
|   Others                 |     0.000 |     2104 |       --- |             --- |
| Signals                  |     0.026 |    27063 |       --- |             --- |
| Block RAM                |     0.042 |     48.5 |       265 |           18.30 |
| I/O                      |     0.000 |        6 |       135 |            4.44 |
| GTX                      |     0.537 |        2 |         4 |           50.00 |
| PS7                      |     1.402 |        1 |       --- |             --- |
| Static Power             |     0.155 |          |           |                 |
| Total                    |     2.278 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.249 |       0.219 |      0.029 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.003 |      0.003 |
| MGTAVcc   |       1.000 |     0.266 |       0.263 |      0.002 |
| MGTAVtt   |       1.200 |     0.199 |       0.197 |      0.003 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.741 |       0.720 |      0.021 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                  | Domain                                                                                                                                                                              | Constraint (ns) |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                                                                                                             | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                                                                                         |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                |            33.0 |
| design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/gtxe2_i/TXOUTCLK | design_1_i/gigabit_block/sfp_0_1/aurora_8b10b_0/U0/design_1_aurora_8b10b_0_0_core_i/gt_wrapper_i/design_1_aurora_8b10b_0_0_multi_gt_i/gt0_design_1_aurora_8b10b_0_0_i/TXOUTCLK1_OUT |             8.0 |
| mgt_refclk0_clk_p                                                                                                                                                                      | mgt_refclk0_clk_p                                                                                                                                                                   |             8.0 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     2.124 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   design_1_i             |     2.053 |
|     axi_interconnect_0   |     0.006 |
|       s00_couplers       |     0.004 |
|       xbar               |     0.001 |
|     axi_timer_0          |     0.003 |
|       U0                 |     0.003 |
|     converter_1          |     0.003 |
|       pwm                |     0.003 |
|     gigabit_block        |     0.638 |
|       sfp_0_1            |     0.635 |
|     processing_system7_0 |     1.403 |
|       inst               |     1.403 |
|   u_ila_0                |     0.029 |
|     inst                 |     0.029 |
|       ila_core_inst      |     0.029 |
|   u_ila_1                |     0.038 |
|     inst                 |     0.038 |
|       ila_core_inst      |     0.038 |
+--------------------------+-----------+


