// Seed: 2067846223
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output id_6,
    input id_7,
    input id_8,
    output logic id_9,
    input id_10,
    input id_11,
    input id_12,
    input logic id_13,
    input id_14,
    input id_15,
    input id_16,
    input id_17,
    output id_18,
    input logic id_19,
    input logic id_20,
    output id_21
);
  assign id_6 = 1'h0;
  logic id_22;
  always @(posedge 1 or posedge ~id_19) begin
    id_18 <= 1 - id_0;
  end
endmodule
