INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_20/project_20.srcs/sources_1/new/procesador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module procesador
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Rey Messon/Desktop/procesador_mips/project_20/project_20.srcs/sim_1/new/tb_procesador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_procesador
