// Seed: 2178879105
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    output uwire id_0
    , id_16,
    input tri0 id_1,
    input supply0 id_2,
    output wire id_3,
    input wand id_4
    , id_17,
    input supply0 id_5,
    input supply1 id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri0 id_10,
    input wand id_11,
    input tri id_12,
    input tri0 id_13,
    input tri1 id_14
);
  always #id_18 id_18++;
  always begin : LABEL_0
    @(1) #id_19 id_0 = -id_11;
  end
  assign id_17 = 1;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17
  );
endmodule
