Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a2b2ec84ea76426f9ebe8577461c0135 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CLA_sim_behav xil_defaultlib.CLA_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sc
Compiling module xil_defaultlib.UAT
Compiling module xil_defaultlib.GUAT
Compiling module xil_defaultlib.TopLevel
Compiling module xil_defaultlib.CLA_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot CLA_sim_behav
