
---------- Begin Simulation Statistics ----------
final_tick                                65037761500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82968                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667620                       # Number of bytes of host memory used
host_op_rate                                    90513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1205.28                       # Real time elapsed on the host
host_tick_rate                               53960639                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109093866                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065038                       # Number of seconds simulated
sim_ticks                                 65037761500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109093866                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.300755                       # CPI: cycles per instruction
system.cpu.discardedOps                       1413905                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        11424432                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.768784                       # IPC: instructions per cycle
system.cpu.numCycles                        130075523                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71946983     65.95%     65.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                 575325      0.53%     66.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       5      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::MemRead               21228313     19.46%     85.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15343240     14.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109093866                       # Class of committed instruction
system.cpu.tickCycles                       118651091                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47455                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        39174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       790634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          380                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1582169                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            380                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20944539                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16699946                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            457738                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8381000                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7985175                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.277115                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1238623                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                472                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          349466                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             304164                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            45302                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1198                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35483454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35483454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35554198                       # number of overall hits
system.cpu.dcache.overall_hits::total        35554198                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        83137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          83137                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        83169                       # number of overall misses
system.cpu.dcache.overall_misses::total         83169                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4640782500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4640782500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4640782500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4640782500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35566591                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35566591                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35637367                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35637367                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002338                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002338                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002334                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002334                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55820.904050                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55820.904050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55799.426469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55799.426469                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        55987                       # number of writebacks
system.cpu.dcache.writebacks::total             55987                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17928                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17928                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17928                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17928                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        65209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        65209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        65236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        65236                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3499577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3499577000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3500950000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3500950000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001833                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001833                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001831                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001831                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53667.085832                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53667.085832                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53665.920657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53665.920657                       # average overall mshr miss latency
system.cpu.dcache.replacements                  64728                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21063100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21063100                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    366411000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    366411000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21087712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21087712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001167                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14887.493905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14887.493905                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24592                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    340788500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    340788500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13857.697625                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13857.697625                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14420354                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14420354                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        58525                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        58525                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4274371500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4274371500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14478879                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14478879                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73034.967962                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73034.967962                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17908                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17908                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3158788500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3158788500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002805                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002805                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77770.108575                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77770.108575                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        70744                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         70744                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        70776                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        70776                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000452                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000452                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           27                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1373000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1373000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000381                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000381                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 50851.851852                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 50851.851852                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       198000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       198000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        49500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       194000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       194000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000044                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        48500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.145750                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35799990                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             65240                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            548.742949                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.145750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998332                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998332                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71701086                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71701086                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            54038123                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           18447665                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11089439                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     29404729                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29404729                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29404729                       # number of overall hits
system.cpu.icache.overall_hits::total        29404729                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       726298                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         726298                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       726298                       # number of overall misses
system.cpu.icache.overall_misses::total        726298                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   9520312500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9520312500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   9520312500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9520312500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30131027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30131027                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30131027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30131027                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024105                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024105                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024105                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024105                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13107.997681                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13107.997681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13107.997681                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13107.997681                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       725903                       # number of writebacks
system.cpu.icache.writebacks::total            725903                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       726298                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       726298                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       726298                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       726298                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8794014500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8794014500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8794014500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8794014500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024105                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024105                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024105                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024105                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12107.997681                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12107.997681                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12107.997681                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12107.997681                       # average overall mshr miss latency
system.cpu.icache.replacements                 725903                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29404729                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29404729                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       726298                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        726298                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   9520312500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9520312500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30131027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30131027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13107.997681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13107.997681                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       726298                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       726298                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8794014500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8794014500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024105                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12107.997681                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12107.997681                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           394.613871                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30131027                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            726298                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.485763                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   394.613871                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.770730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.770730                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60988352                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60988352                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  65037761500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109093866                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               725692                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                25545                       # number of demand (read+write) hits
system.l2.demand_hits::total                   751237                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              725692                       # number of overall hits
system.l2.overall_hits::.cpu.data               25545                       # number of overall hits
system.l2.overall_hits::total                  751237                       # number of overall hits
system.l2.demand_misses::.cpu.inst                606                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39695                       # number of demand (read+write) misses
system.l2.demand_misses::total                  40301                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               606                       # number of overall misses
system.l2.overall_misses::.cpu.data             39695                       # number of overall misses
system.l2.overall_misses::total                 40301                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     45653000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3134965000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3180618000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     45653000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3134965000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3180618000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           726298                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            65240                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               791538                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          726298                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           65240                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              791538                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000834                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.608446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.050915                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000834                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.608446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.050915                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75334.983498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78976.319436                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78921.565222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75334.983498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78976.319436                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78921.565222                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6917                       # number of writebacks
system.l2.writebacks::total                      6917                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             40298                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            40298                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39593000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2737843500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2777436500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39593000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2737843500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2777436500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.608400                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050911                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.608400                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.050911                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65334.983498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68977.212033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68922.440320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65334.983498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68977.212033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68922.440320                       # average overall mshr miss latency
system.l2.replacements                           7535                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        55987                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            55987                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        55987                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        55987                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       686763                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           686763                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       686763                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       686763                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1531                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           39086                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39086                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3081754500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3081754500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.962306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.962306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78845.481758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78845.481758                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        39086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39086                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2690894500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2690894500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.962306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.962306                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68845.481758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68845.481758                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         725692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             725692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     45653000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     45653000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       726298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         726298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75334.983498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75334.983498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          606                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39593000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39593000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65334.983498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65334.983498                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24014                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             609                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     53210500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     53210500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24623                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.024733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.024733                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87373.563218                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87373.563218                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          606                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          606                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     46949000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     46949000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.024611                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.024611                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77473.597360                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77473.597360                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26559.216923                       # Cycle average of tags in use
system.l2.tags.total_refs                     1542990                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     38.284743                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.809574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       367.492968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26190.914381                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.799283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.810523                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28981                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12384263                       # Number of tag accesses
system.l2.tags.data_accesses                 12384263                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018369762500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104185                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6519                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       40298                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6917                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40298                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6917                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40298                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6917                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   40023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     105.203655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.121820                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1624.464326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          382     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           383                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.015666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.014345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.216505                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                2      0.52%      0.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              371     96.87%     97.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      2.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           383                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2579072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               442688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     39.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   65036880000                       # Total gap between requests
system.mem_ctrls.avgGap                    1377462.25                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        38784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2540096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       441600                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 596330.487173978123                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 39055710.735062740743                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 6789901.586634404957                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          606                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39692                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6917                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14808500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1107358250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 663837836000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24436.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27898.78                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  95971929.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        38784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2540288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2579072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       442688                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       442688                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          606                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39692                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          40298                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6917                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6917                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       596330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     39058663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         39654993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       596330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       596330                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      6806630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         6806630                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      6806630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       596330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     39058663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        46461624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                40295                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6900                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2488                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2533                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2495                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2555                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2524                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2531                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          419                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          453                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          433                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               366635500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             201475000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1122166750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9098.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27848.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29668                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5715                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.63                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.83                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11808                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   255.777778                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   193.369840                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   229.093973                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1459     12.36%     12.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7661     64.88%     77.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          594      5.03%     82.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          312      2.64%     84.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          550      4.66%     89.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          435      3.68%     93.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          125      1.06%     94.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          477      4.04%     98.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          195      1.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11808                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2578880                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             441600                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               39.652041                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                6.789902                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.36                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        42797160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22735845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      144285120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      18348300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5133473280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  14021195730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13167178080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   32550013515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   500.478688                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  34106669500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2171520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28759572000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41540520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22075515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      143421180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17669700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5133473280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13703179050                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  13434981600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   32496340845                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   499.653434                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  34806505000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2171520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28059736500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1212                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6917                       # Transaction distribution
system.membus.trans_dist::CleanEvict              240                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39086                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39086                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1212                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        87753                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  87753                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3021760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3021760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40298                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40298    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40298                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            85762000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          214058500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            750921                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       725903                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40617                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        726298                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24623                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2178499                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       195208                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2373707                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     92940864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7758528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              100699392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7535                       # Total snoops (count)
system.tol2bus.snoopTraffic                    442688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           799073                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049504                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.216917                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 759516     95.05%     95.05% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39557      4.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             799073                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  65037761500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1572974500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1089447000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          97861497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
