Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date              : Sun May  5 22:25:13 2024
| Host              : franz-MS-7C02 running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -file ./report/add_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.11 2022-11-23
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (65)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (65)
-------------------------------------
 There are 65 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.362        0.000                      0                   34           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          9.362        0.000                      0                   34                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        9.362ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.362ns  (required time - arrival time)
  Source:                 b[0]
                            (input port)
  Destination:            ap_return[31]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.638ns  (logic 0.566ns (88.715%)  route 0.072ns (11.285%))
  Logic Levels:           7  (LOOKAHEAD8=4 LUTCY1=1 LUTCY2=2)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  b[0] (IN)
                         net (fo=1, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_return[0]_INST_0/I2
                         LUTCY2 (Prop_LUTCY2_I2_GE)
                                                      0.088     0.088 r  bd_0_i/hls_inst/inst/ap_return[0]_INST_0/LUTCY2_INST/GE
                         net (fo=1, unplaced)         0.036     0.124    bd_0_i/hls_inst/inst/ap_return[0]_INST_0_n_0
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_GEA_COUTH)
                                                      0.242     0.366 r  bd_0_i/hls_inst/inst/ap_return[8]_INST_0_i_1/COUTH
                         net (fo=3, unplaced)         0.002     0.368    bd_0_i/hls_inst/inst/ap_return[8]_INST_0_i_1_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.408 r  bd_0_i/hls_inst/inst/ap_return[16]_INST_0_i_1/COUTH
                         net (fo=3, unplaced)         0.002     0.410    bd_0_i/hls_inst/inst/ap_return[16]_INST_0_i_1_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTH)
                                                      0.040     0.450 r  bd_0_i/hls_inst/inst/ap_return[24]_INST_0_i_1/COUTH
                         net (fo=3, unplaced)         0.002     0.452    bd_0_i/hls_inst/inst/ap_return[24]_INST_0_i_1_n_3
                         LOOKAHEAD8 (Prop_LOOKAHEAD8_CIN_COUTF)
                                                      0.053     0.505 r  bd_0_i/hls_inst/inst/ap_return[30]_INST_0_i_1/COUTF
                         net (fo=2, unplaced)         0.013     0.518    bd_0_i/hls_inst/inst/ap_return[30]_INST_0/I4
                         LUTCY2 (Prop_LUTCY2_I4_O)    0.048     0.566 r  bd_0_i/hls_inst/inst/ap_return[30]_INST_0/LUTCY2_INST/O
                         net (fo=3, unplaced)         0.017     0.583    bd_0_i/hls_inst/inst/ap_return[31]_INST_0/I4
                         LUTCY1 (Prop_LUTCY1_I4_O)    0.055     0.638 r  bd_0_i/hls_inst/inst/ap_return[31]_INST_0/LUTCY1_INST/O
                         net (fo=0)                   0.000     0.638    ap_return[31]
                                                                      r  ap_return[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         clock pessimism              0.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  9.362    





