$comment
	File created using the following command:
		vcd file Lab2-3_Part5.msim.vcd -direction
$end
$date
	Tue Oct 02 09:15:12 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module part5_vlg_vec_tst $end
$var reg 10 ! SW [9:0] $end
$var wire 1 " HEX0 [0] $end
$var wire 1 # HEX0 [1] $end
$var wire 1 $ HEX0 [2] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [4] $end
$var wire 1 ' HEX0 [5] $end
$var wire 1 ( HEX0 [6] $end
$var wire 1 ) HEX1 [0] $end
$var wire 1 * HEX1 [1] $end
$var wire 1 + HEX1 [2] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [4] $end
$var wire 1 . HEX1 [5] $end
$var wire 1 / HEX1 [6] $end
$var wire 1 0 HEX2 [0] $end
$var wire 1 1 HEX2 [1] $end
$var wire 1 2 HEX2 [2] $end
$var wire 1 3 HEX2 [3] $end
$var wire 1 4 HEX2 [4] $end
$var wire 1 5 HEX2 [5] $end
$var wire 1 6 HEX2 [6] $end
$var wire 1 7 LEDR [9] $end
$var wire 1 8 LEDR [8] $end
$var wire 1 9 LEDR [7] $end
$var wire 1 : LEDR [6] $end
$var wire 1 ; LEDR [5] $end
$var wire 1 < LEDR [4] $end
$var wire 1 = LEDR [3] $end
$var wire 1 > LEDR [2] $end
$var wire 1 ? LEDR [1] $end
$var wire 1 @ LEDR [0] $end

$scope module i1 $end
$var wire 1 A gnd $end
$var wire 1 B vcc $end
$var wire 1 C unknown $end
$var tri1 1 D devclrn $end
$var tri1 1 E devpor $end
$var tri1 1 F devoe $end
$var wire 1 G ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 H SW[0]~input_o $end
$var wire 1 I SW[1]~input_o $end
$var wire 1 J SW[2]~input_o $end
$var wire 1 K SW[3]~input_o $end
$var wire 1 L SW[4]~input_o $end
$var wire 1 M SW[5]~input_o $end
$var wire 1 N SW[6]~input_o $end
$var wire 1 O SW[7]~input_o $end
$var wire 1 P SW[8]~input_o $end
$var wire 1 Q SW[9]~input_o $end
$var wire 1 R U0|M[1]~0_combout $end
$var wire 1 S U0|M[0]~1_combout $end
$var wire 1 T U1|M[1]~0_combout $end
$var wire 1 U U1|M[0]~1_combout $end
$var wire 1 V U2|M[1]~0_combout $end
$var wire 1 W U2|M[0]~1_combout $end
$var wire 1 X H0|Display [0] $end
$var wire 1 Y H0|Display [1] $end
$var wire 1 Z H0|Display [2] $end
$var wire 1 [ H0|Display [3] $end
$var wire 1 \ H0|Display [4] $end
$var wire 1 ] H0|Display [5] $end
$var wire 1 ^ H0|Display [6] $end
$var wire 1 _ H1|Display [0] $end
$var wire 1 ` H1|Display [1] $end
$var wire 1 a H1|Display [2] $end
$var wire 1 b H1|Display [3] $end
$var wire 1 c H1|Display [4] $end
$var wire 1 d H1|Display [5] $end
$var wire 1 e H1|Display [6] $end
$var wire 1 f H2|Display [0] $end
$var wire 1 g H2|Display [1] $end
$var wire 1 h H2|Display [2] $end
$var wire 1 i H2|Display [3] $end
$var wire 1 j H2|Display [4] $end
$var wire 1 k H2|Display [5] $end
$var wire 1 l H2|Display [6] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0xx000110 !
0(
1'
0&
0%
0$
0#
1"
0/
0.
0-
0,
1+
1*
0)
16
15
14
13
02
01
10
0@
1?
1>
0=
0<
0;
x:
x9
08
07
0A
1B
xC
1D
1E
1F
0G
0H
1I
1J
0K
0L
0M
xN
xO
0P
0Q
0R
0S
0T
1U
1V
0W
z^
1]
z\
z[
zZ
zY
zX
ze
0d
zc
zb
za
z`
z_
zl
1k
zj
zi
zh
zg
zf
$end
#100000
b1xx000110 !
1P
18
0V
0U
1T
1S
1$
1#
1/
1-
1,
0+
0*
06
04
03
0]
1d
1.
1)
0'
0"
#170000
b11xx000110 !
1Q
17
1W
0T
0S
1R
1(
1&
1%
0$
0#
0/
0-
0,
12
11
1]
0k
05
00
1'
1"
#250000
b10xx000110 !
0P
08
#330000
b0xx000110 !
0Q
07
0W
1V
1U
0R
0(
0&
0%
1+
1*
16
14
13
02
01
0d
1k
15
10
0.
0)
#1000000
