title = 'Hierarchical and Testable Design VHDL'

# Lesson 7 Notes

## Readings
- Chapter 13

## Assignments

## Instructor Reference

- Note: provide code for 13.2, 13.3 use DCM

## Lesson Outline
