// Seed: 837459155
module module_0 ();
  struct packed {logic id_1;} id_2;
  ;
  assign id_2.id_1 = -1'b0;
  assign id_2.id_1 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri1 id_3
);
  always $clog2(95);
  ;
  wor id_5;
  assign id_5 = -1'h0 <-> -1;
  wire id_6, id_7, id_8;
  wire id_9;
  always $signed(24);
  ;
  if (1) if (~1) wire id_10;
  ;
  module_0 modCall_1 ();
endmodule
