Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Mousavinezhad, S.H., Benkeser, P.J., Bhatti, P., Dicht, B., Gorham, D., MacNab, C., Mitchell, S., Traver, C., Williams, S.M., Wyard-Scott, L.","IEEE Real World Engineering Projects (RWEP)",2012,"ASEE Annual Conference and Exposition, Conference Proceedings",,,,"","",11,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864985660&partnerID=40&md5=c2421d59a70a843d9eb35d9fc14c35e1",Conference Paper,Scopus,2-s2.0-84864985660
"Traver, C., Klein, J.D., Mikic, B., Akera, A., Shooter, S.B., Epstein, A.W., Gillette, D.","Fostering innovation and entrepreneurship through the integration of engineering and liberal education",2011,"ASEE Annual Conference and Exposition, Conference Proceedings",,,,"","",21,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80051898576&partnerID=40&md5=3458204d4c433ef05b5da9b8fb85c0cc",Conference Paper,Scopus,2-s2.0-80051898576
"Traver, C., Klein, J.D.","Integration of engineering and the liberal arts: A two-way street",2010,"ASEE Annual Conference and Exposition, Conference Proceedings",,,,"","",12,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955966664&partnerID=40&md5=cf08166376e079913dc9a214194c7c4d",Conference Paper,Scopus,2-s2.0-77955966664
"Douglass Klein, J., Traver, C., Raucci, S., Jones, S.A.","Special session - Inventive courses: Blending engineering and the liberal arts",2009,"Proceedings - Frontiers in Education Conference, FIE",,, 5350505,"","",,1,10.1109/FIE.2009.5350505,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77951495805&doi=10.1109%2fFIE.2009.5350505&partnerID=40&md5=523cb7c078435ec2834191de1a8d3a0d",Conference Paper,Scopus,2-s2.0-77951495805
"Nelson, P., Hunt, T., Eibeck, P., Toro-Ramos, Z., Schrader, C., Roth, M., Durham, D., Traver, C.","Women Engineers in Advanced Academic Positions (weaap): Effecting change in higher education",2009,"ASEE Annual Conference and Exposition, Conference Proceedings",,,,"","",40,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69249191420&partnerID=40&md5=e8c703a61e42e7bab4e67f968330b6d7",Conference Paper,Scopus,2-s2.0-69249191420
"Reese, R.B., Thornton, M.A., Traver, C.","A coarse-grain phased logic CPU",2005,"IEEE Transactions on Computers","54","7",,"788","799",,2,10.1109/TC.2005.105,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22944466364&doi=10.1109%2fTC.2005.105&partnerID=40&md5=f6a1ff57df09c2284108d0c834d877bc",Article,Scopus,2-s2.0-22944466364
"Reese, R.B., Traver, C., Thornton, M.A., Hemmendinger, D.","Early evaluation for performance enhancement in phased logic",2005,"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems","24","4",,"532","550",,15,10.1109/TCAD.2005.844084,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16444362672&doi=10.1109%2fTCAD.2005.844084&partnerID=40&md5=3767394ba07e9b6531c6ef560a25f3a7",Article,Scopus,2-s2.0-16444362672
"Moyano, P., Traver, C.","Work in Progress: Multidisciplinary engineering project abroad",2004,"Proceedings - Frontiers in Education Conference, FIE","1",,,"T3D","7-T3D-8",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644479725&partnerID=40&md5=dc06286684abb99fd6c79a5417006288",Conference Paper,Scopus,2-s2.0-21644479725
"Fazel, K., Li, L., Thornton, M., Reese, R.B., Traver, C.","Performance enhancement in phased logic circuits using automatic slack-matching buffer insertion",2004,"Proceedings of the ACM Great Lakes Symposium on VLSI",,,,"413","416",,3,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942692468&partnerID=40&md5=04c9d23481a75904c7035af03a83a212",Conference Paper,Scopus,2-s2.0-2942692468
"Traver, C., Harden, J.C., Goodjohn, K., Reese, R.B.","Asynchronous rate divider and multiplier designs for LEDR logic",2004,"Electronics Letters","40","7",,"414","415",,,10.1049/el:20040303,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2142657946&doi=10.1049%2fel%3a20040303&partnerID=40&md5=aa6658c7e9d976d485af4b397b3ff17a",Article,Scopus,2-s2.0-2142657946
"Reese, R.B., Thornton, M.A., Traver, C.","Two-phase micropipeline control wrapper with early evaluation",2004,"Electronics Letters","40","6",,"365","366",,2,10.1049/el:20040256,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1842865656&doi=10.1049%2fel%3a20040256&partnerID=40&md5=806b551c2e55a6f6b7cf1f777db19fcc",Article,Scopus,2-s2.0-1842865656
"Reese, R.B., Thornton, M.A., Traver, C.","Fast two-phase micropipeline control wrapper for standard cell implementation",2004,"Electronics Letters","40","4",,"227","229",,1,10.1049/el:20040189,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1542476872&doi=10.1049%2fel%3a20040189&partnerID=40&md5=eb414c5ebcd6b3032ff91f4835a0f211",Article,Scopus,2-s2.0-1542476872
"Reese, R.B., Thornton, M.A., Traver, C.","A coarse-grain phased logic CPU",2003,"Proceedings - International Symposium on Asynchronous Circuits and Systems",,, 1199161,"2","13",,14,10.1109/ASYNC.2003.1199161,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957962323&doi=10.1109%2fASYNC.2003.1199161&partnerID=40&md5=fc22233c18cd5b7898b91f596d2ec866",Conference Paper,Scopus,2-s2.0-77957962323
"Reese, R.B., Thornton, M.A., Traver, C.","A fine-grain Phased Logic CPU",2003,"Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI","2003-January",, 1183355,"70","79",,7,10.1109/ISVLSI.2003.1183355,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84942032714&doi=10.1109%2fISVLSI.2003.1183355&partnerID=40&md5=cb3ddbca554bcbfdc8954cb56fb1718a",Conference Paper,Scopus,2-s2.0-84942032714
"Thornton, M.A., Fazel, K., Reese, R.B., Traver, C.","Generalized early evaluation in self-timed circuits",2002,"Proceedings -Design, Automation and Test in Europe, DATE",,, 998281,"255","259",,9,10.1109/DATE.2002.998281,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-16444383993&doi=10.1109%2fDATE.2002.998281&partnerID=40&md5=13b3f11846183294835cd4e155d3b6e3",Conference Paper,Scopus,2-s2.0-16444383993
"Aydin, M., Traver, C.","Implementation of a programmable phased logic cell",2002,"Midwest Symposium on Circuits and Systems","2",,,"II21","II24",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036973642&partnerID=40&md5=db38c59ed96c658d84e8d78816b6d5e1",Conference Paper,Scopus,2-s2.0-0036973642
"Wilk, R.D., Traver, C., LaPlante, C., Hedrick, J., Keat, W.D., Wicks, F.E.","A freshman engineering course which introduces engineering design and engineering fundamentals in the context of a unifying theme",2001,"ASEE Annual Conference Proceedings",,,,"367","379",,7,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8744291812&partnerID=40&md5=1c0074e0811ce7281a8385e4bad1b087",Conference Paper,Scopus,2-s2.0-8744291812
"Reese, R.B., Thornton, M.A., Traver, C.","Arithmetic logic circuits using self-timed bit level dataflow and early evaluation",2001,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,, 6,"18","23",,13,10.1109/ICCD.2001.954998,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035188663&doi=10.1109%2fICCD.2001.954998&partnerID=40&md5=740a3c94068ff4107173e91a690b225a",Article,Scopus,2-s2.0-0035188663
"Traver, C., Reese, R.B., Thornton, M.A.","Cell designs for self-timed FPGAs",2001,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"175","179",,24,10.1109/ASIC.2001.954693,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034776527&doi=10.1109%2fASIC.2001.954693&partnerID=40&md5=7db368a4c4b8b285a67c5dea05a3caae",Article,Scopus,2-s2.0-0034776527
"Traver, C., Gajjar, J., Macherone, B.","Introducing freshmen to engineering design: Weather station project",2000,"ASEE Annual Conference Proceedings",,,,"3789","3801",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8644265160&partnerID=40&md5=b98cc3ebfb81e634af341b99eb19da9f",Conference Paper,Scopus,2-s2.0-8644265160
"Erden, A., Erkmen, A.M., Erkmen, I., Bucinell, R.B., Traver, C., Notash, L.","The Multidisciplinary International Virtual Design Studio (MIVDS)",2000,"IEEE Transactions on Education","43","3",,"288","295",,7,10.1109/13.865203,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034246648&doi=10.1109%2f13.865203&partnerID=40&md5=fec6b5b45a5a255e55b0e3a23545df66",Article,Scopus,2-s2.0-0034246648
"Traver, C., Spinelli, J.M.","International robotics design competitions: Potential and pitfalls",1999,"ASEE Annual Conference Proceedings",,,,"3137","3141",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8644224877&partnerID=40&md5=08b3c0f3ffabef1a2fed375670c072db",Conference Paper,Scopus,2-s2.0-8644224877
"Baulch, Garth, Hemmendinger, David, Traver, Cherrice","Analyzing and verifying locally clocked circuits with the concurrency workbench",1995,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"144","147",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029233273&partnerID=40&md5=525941a8320ea35d4f2fc112ba292f2d",Conference Paper,Scopus,2-s2.0-0029233273
"Auletta, Richard, Reese, Bob, Traver, Cherrice","Comparison of synchronous and asynchronous FSMD designs",1993,"Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors",,,,"178","182",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027871932&partnerID=40&md5=69d6216e2bf7ab8179872f0d7d95920f",Conference Paper,Scopus,2-s2.0-0027871932
"Traver, Cherrice Ann","Testable model for stoppable clock ASICs",1991,"Fourth Annual IEEE International ASIC Conference and Exhibit",,,,"P6","3.1-P6-3.5",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-3743131636&partnerID=40&md5=a1689e979fa5c0bebe729c552b026ce9",Conference Paper,Scopus,2-s2.0-3743131636
