// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_mult_3lyr_2_HH_
#define _dense_mult_3lyr_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_resource_0_0_3.h"
#include "dense_resource_0_0.h"
#include "relu.h"
#include "example_mul_mul_1tde.h"
#include "example_mul_mul_1ocq.h"
#include "example_mul_mul_1sc4.h"
#include "example_mul_mul_1ncg.h"

namespace ap_rtl {

struct dense_mult_3lyr_2 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<14> > data_0_V_read;
    sc_in< sc_lv<14> > data_1_V_read;
    sc_in< sc_lv<14> > data_2_V_read;
    sc_in< sc_lv<14> > data_3_V_read;
    sc_in< sc_lv<14> > data_4_V_read;
    sc_in< sc_lv<14> > data_5_V_read;
    sc_in< sc_lv<14> > data_6_V_read;
    sc_in< sc_lv<14> > data_7_V_read;
    sc_in< sc_lv<14> > data_8_V_read;
    sc_in< sc_lv<14> > data_9_V_read;
    sc_out< sc_lv<14> > ap_return;


    // Module declarations
    dense_mult_3lyr_2(sc_module_name name);
    SC_HAS_PROCESS(dense_mult_3lyr_2);

    ~dense_mult_3lyr_2();

    sc_trace_file* mVcdFile;

    dense_resource_0_0_3* grp_dense_resource_0_0_3_fu_130;
    dense_resource_0_0* grp_dense_resource_0_0_fu_154;
    relu* call_ret1_relu_fu_166;
    relu* call_ret_relu_fu_178;
    example_mul_mul_1tde<1,1,14,6,20>* example_mul_mul_1tde_U1933;
    example_mul_mul_1ocq<1,1,14,7,21>* example_mul_mul_1ocq_U1934;
    example_mul_mul_1sc4<1,1,14,8,21>* example_mul_mul_1sc4_U1935;
    example_mul_mul_1ncg<1,1,14,7,21>* example_mul_mul_1ncg_U1936;
    example_mul_mul_1ocq<1,1,14,7,21>* example_mul_mul_1ocq_U1937;
    sc_signal< sc_lv<14> > data0_0_V_reg_577;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<14> > data0_1_V_reg_582;
    sc_signal< sc_lv<14> > data0_2_V_reg_587;
    sc_signal< sc_lv<14> > data0_3_V_reg_592;
    sc_signal< sc_lv<14> > data0_4_V_reg_597;
    sc_signal< sc_lv<14> > data0_5_V_reg_602;
    sc_signal< sc_lv<14> > data0_6_V_reg_607;
    sc_signal< sc_lv<14> > data0_7_V_reg_612;
    sc_signal< sc_lv<14> > data1_logits_0_V_reg_617;
    sc_signal< sc_lv<14> > data1_logits_1_V_reg_622;
    sc_signal< sc_lv<14> > data1_logits_2_V_reg_627;
    sc_signal< sc_lv<14> > data1_logits_3_V_reg_632;
    sc_signal< sc_lv<14> > data1_logits_4_V_reg_637;
    sc_signal< sc_lv<14> > data1_logits_5_V_reg_642;
    sc_signal< sc_lv<14> > data1_logits_6_V_reg_647;
    sc_signal< sc_lv<14> > data1_logits_7_V_reg_652;
    sc_signal< sc_lv<14> > add_ln703_fu_489_p2;
    sc_signal< sc_lv<14> > add_ln703_reg_657;
    sc_signal< sc_lv<14> > add_ln703_285_fu_495_p2;
    sc_signal< sc_lv<14> > add_ln703_285_reg_662;
    sc_signal< sc_lv<14> > add_ln703_290_fu_527_p2;
    sc_signal< sc_lv<14> > add_ln703_290_reg_667;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_3_fu_130_ap_return_0;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_3_fu_130_ap_return_1;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_3_fu_130_ap_return_2;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_3_fu_130_ap_return_3;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_3_fu_130_ap_return_4;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_3_fu_130_ap_return_5;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_3_fu_130_ap_return_6;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_3_fu_130_ap_return_7;
    sc_signal< sc_logic > grp_dense_resource_0_0_3_fu_130_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call10;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call10;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call10;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call10;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call10;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call10;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp17;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_fu_154_ap_return_0;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_fu_154_ap_return_1;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_fu_154_ap_return_2;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_fu_154_ap_return_3;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_fu_154_ap_return_4;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_fu_154_ap_return_5;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_fu_154_ap_return_6;
    sc_signal< sc_lv<14> > grp_dense_resource_0_0_fu_154_ap_return_7;
    sc_signal< sc_logic > grp_dense_resource_0_0_fu_154_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call28;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call28;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call28;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call28;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4_ignore_call28;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5_ignore_call28;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp36;
    sc_signal< sc_logic > call_ret1_relu_fu_166_ap_ready;
    sc_signal< sc_lv<14> > call_ret1_relu_fu_166_ap_return_0;
    sc_signal< sc_lv<14> > call_ret1_relu_fu_166_ap_return_1;
    sc_signal< sc_lv<14> > call_ret1_relu_fu_166_ap_return_2;
    sc_signal< sc_lv<14> > call_ret1_relu_fu_166_ap_return_3;
    sc_signal< sc_lv<14> > call_ret1_relu_fu_166_ap_return_4;
    sc_signal< sc_lv<14> > call_ret1_relu_fu_166_ap_return_5;
    sc_signal< sc_lv<14> > call_ret1_relu_fu_166_ap_return_6;
    sc_signal< sc_lv<14> > call_ret1_relu_fu_166_ap_return_7;
    sc_signal< sc_logic > call_ret_relu_fu_178_ap_ready;
    sc_signal< sc_lv<14> > call_ret_relu_fu_178_ap_return_0;
    sc_signal< sc_lv<14> > call_ret_relu_fu_178_ap_return_1;
    sc_signal< sc_lv<14> > call_ret_relu_fu_178_ap_return_2;
    sc_signal< sc_lv<14> > call_ret_relu_fu_178_ap_return_3;
    sc_signal< sc_lv<14> > call_ret_relu_fu_178_ap_return_4;
    sc_signal< sc_lv<14> > call_ret_relu_fu_178_ap_return_5;
    sc_signal< sc_lv<14> > call_ret_relu_fu_178_ap_return_6;
    sc_signal< sc_lv<14> > call_ret_relu_fu_178_ap_return_7;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<20> > mul_ln1118_fu_542_p2;
    sc_signal< sc_lv<13> > trunc_ln_fu_330_p4;
    sc_signal< sc_lv<21> > mul_ln1118_122_fu_549_p2;
    sc_signal< sc_lv<21> > mul_ln1118_123_fu_556_p2;
    sc_signal< sc_lv<21> > mul_ln1118_124_fu_563_p2;
    sc_signal< sc_lv<14> > sext_ln1118_222_fu_382_p0;
    sc_signal< sc_lv<14> > shl_ln_fu_386_p1;
    sc_signal< sc_lv<21> > shl_ln_fu_386_p3;
    sc_signal< sc_lv<21> > sub_ln1118_fu_394_p2;
    sc_signal< sc_lv<21> > sext_ln1118_222_fu_382_p1;
    sc_signal< sc_lv<21> > sub_ln1118_102_fu_400_p2;
    sc_signal< sc_lv<21> > mul_ln1118_125_fu_570_p2;
    sc_signal< sc_lv<14> > mul_ln1118_126_fu_433_p0;
    sc_signal< sc_lv<19> > mul_ln1118_126_fu_433_p2;
    sc_signal< sc_lv<12> > tmp_fu_439_p4;
    sc_signal< sc_lv<14> > sext_ln1118_225_fu_453_p0;
    sc_signal< sc_lv<14> > shl_ln1118_s_fu_457_p1;
    sc_signal< sc_lv<17> > shl_ln1118_s_fu_457_p3;
    sc_signal< sc_lv<18> > sext_ln1118_226_fu_465_p1;
    sc_signal< sc_lv<18> > sext_ln1118_225_fu_453_p1;
    sc_signal< sc_lv<18> > add_ln1118_fu_469_p2;
    sc_signal< sc_lv<11> > tmp_46_fu_475_p4;
    sc_signal< sc_lv<14> > sext_ln708_fu_339_p1;
    sc_signal< sc_lv<14> > trunc_ln708_s_fu_347_p4;
    sc_signal< sc_lv<14> > trunc_ln708_193_fu_360_p4;
    sc_signal< sc_lv<14> > trunc_ln708_194_fu_373_p4;
    sc_signal< sc_lv<14> > trunc_ln708_195_fu_406_p4;
    sc_signal< sc_lv<14> > trunc_ln708_196_fu_420_p4;
    sc_signal< sc_lv<12> > sext_ln703_fu_485_p1;
    sc_signal< sc_lv<12> > add_ln703_288_fu_507_p2;
    sc_signal< sc_lv<13> > sext_ln703_38_fu_513_p1;
    sc_signal< sc_lv<13> > sext_ln1118_227_fu_449_p1;
    sc_signal< sc_lv<13> > add_ln703_289_fu_517_p2;
    sc_signal< sc_lv<14> > sext_ln703_39_fu_523_p1;
    sc_signal< sc_lv<14> > add_ln703_287_fu_501_p2;
    sc_signal< sc_lv<14> > add_ln703_286_fu_533_p2;
    sc_signal< sc_lv<6> > mul_ln1118_fu_542_p1;
    sc_signal< sc_lv<7> > mul_ln1118_122_fu_549_p1;
    sc_signal< sc_lv<8> > mul_ln1118_123_fu_556_p1;
    sc_signal< sc_lv<7> > mul_ln1118_124_fu_563_p1;
    sc_signal< sc_lv<7> > mul_ln1118_125_fu_570_p1;
    sc_signal< sc_lv<14> > data_0_V_read_int_reg;
    sc_signal< sc_lv<14> > data_1_V_read_int_reg;
    sc_signal< sc_lv<14> > data_2_V_read_int_reg;
    sc_signal< sc_lv<14> > data_3_V_read_int_reg;
    sc_signal< sc_lv<14> > data_4_V_read_int_reg;
    sc_signal< sc_lv<14> > data_5_V_read_int_reg;
    sc_signal< sc_lv<14> > data_6_V_read_int_reg;
    sc_signal< sc_lv<14> > data_7_V_read_int_reg;
    sc_signal< sc_lv<14> > data_8_V_read_int_reg;
    sc_signal< sc_lv<14> > data_9_V_read_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<19> ap_const_lv19_7FFF3;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<12> ap_const_lv12_FE1;
    static const sc_lv<20> ap_const_lv20_1A;
    static const sc_lv<21> ap_const_lv21_1FFFCA;
    static const sc_lv<21> ap_const_lv21_1FFF9D;
    static const sc_lv<21> ap_const_lv21_39;
    static const sc_lv<21> ap_const_lv21_1FFFCB;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1118_fu_469_p2();
    void thread_add_ln703_285_fu_495_p2();
    void thread_add_ln703_286_fu_533_p2();
    void thread_add_ln703_287_fu_501_p2();
    void thread_add_ln703_288_fu_507_p2();
    void thread_add_ln703_289_fu_517_p2();
    void thread_add_ln703_290_fu_527_p2();
    void thread_add_ln703_fu_489_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp17();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp36();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call10();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call28();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call10();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call28();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call10();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call28();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call10();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call28();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call10();
    void thread_ap_block_state5_pp0_stage0_iter4_ignore_call28();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call10();
    void thread_ap_block_state6_pp0_stage0_iter5_ignore_call28();
    void thread_ap_return();
    void thread_grp_dense_resource_0_0_3_fu_130_ap_ce();
    void thread_grp_dense_resource_0_0_fu_154_ap_ce();
    void thread_mul_ln1118_122_fu_549_p1();
    void thread_mul_ln1118_123_fu_556_p1();
    void thread_mul_ln1118_124_fu_563_p1();
    void thread_mul_ln1118_125_fu_570_p1();
    void thread_mul_ln1118_126_fu_433_p0();
    void thread_mul_ln1118_126_fu_433_p2();
    void thread_mul_ln1118_fu_542_p1();
    void thread_sext_ln1118_222_fu_382_p0();
    void thread_sext_ln1118_222_fu_382_p1();
    void thread_sext_ln1118_225_fu_453_p0();
    void thread_sext_ln1118_225_fu_453_p1();
    void thread_sext_ln1118_226_fu_465_p1();
    void thread_sext_ln1118_227_fu_449_p1();
    void thread_sext_ln703_38_fu_513_p1();
    void thread_sext_ln703_39_fu_523_p1();
    void thread_sext_ln703_fu_485_p1();
    void thread_sext_ln708_fu_339_p1();
    void thread_shl_ln1118_s_fu_457_p1();
    void thread_shl_ln1118_s_fu_457_p3();
    void thread_shl_ln_fu_386_p1();
    void thread_shl_ln_fu_386_p3();
    void thread_sub_ln1118_102_fu_400_p2();
    void thread_sub_ln1118_fu_394_p2();
    void thread_tmp_46_fu_475_p4();
    void thread_tmp_fu_439_p4();
    void thread_trunc_ln708_193_fu_360_p4();
    void thread_trunc_ln708_194_fu_373_p4();
    void thread_trunc_ln708_195_fu_406_p4();
    void thread_trunc_ln708_196_fu_420_p4();
    void thread_trunc_ln708_s_fu_347_p4();
    void thread_trunc_ln_fu_330_p4();
};

}

using namespace ap_rtl;

#endif
