   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"lpc17xx_gpio.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.align	2
  19              		.thumb
  20              		.thumb_func
  22              	GPIO_GetPointer:
  23              	.LFB55:
  24              		.file 1 "../Source Files/lpc17xx_gpio.c"
   1:../Source Files/lpc17xx_gpio.c **** /**********************************************************************
   2:../Source Files/lpc17xx_gpio.c **** * $Id$		lpc17xx_gpio.c
   3:../Source Files/lpc17xx_gpio.c **** *//**
   4:../Source Files/lpc17xx_gpio.c **** * @file		lpc17xx_gpio.c
   5:../Source Files/lpc17xx_gpio.c **** * @brief	Contains all functions support for GPIO firmware
   6:../Source Files/lpc17xx_gpio.c **** * 			library on LPC17xx
   7:../Source Files/lpc17xx_gpio.c **** * @version	1.0
   8:../Source Files/lpc17xx_gpio.c **** * @date		24. July. 2013
   9:../Source Files/lpc17xx_gpio.c **** * @author	Dwijay.Edutech Learning Solutions
  10:../Source Files/lpc17xx_gpio.c **** ***********************************************************************
  11:../Source Files/lpc17xx_gpio.c **** * Software that is described herein is for illustrative purposes only
  12:../Source Files/lpc17xx_gpio.c **** * which provides customers with programming information regarding the
  13:../Source Files/lpc17xx_gpio.c **** * products. This software is supplied "AS IS" without any warranties.
  14:../Source Files/lpc17xx_gpio.c **** * NXP Semiconductors assumes no responsibility or liability for the
  15:../Source Files/lpc17xx_gpio.c **** * use of the software, conveys no license or title under any patent,
  16:../Source Files/lpc17xx_gpio.c **** * copyright, or mask work right to the product. NXP Semiconductors
  17:../Source Files/lpc17xx_gpio.c **** * reserves the right to make changes in the software without
  18:../Source Files/lpc17xx_gpio.c **** * notification. NXP Semiconductors also make no representation or
  19:../Source Files/lpc17xx_gpio.c **** * warranty that such application will be suitable for the specified
  20:../Source Files/lpc17xx_gpio.c **** * use without further testing or modification.
  21:../Source Files/lpc17xx_gpio.c **** **********************************************************************/
  22:../Source Files/lpc17xx_gpio.c **** 
  23:../Source Files/lpc17xx_gpio.c **** /* Peripheral group ----------------------------------------------------------- */
  24:../Source Files/lpc17xx_gpio.c **** /** @addtogroup GPIO
  25:../Source Files/lpc17xx_gpio.c ****  * @{
  26:../Source Files/lpc17xx_gpio.c ****  */
  27:../Source Files/lpc17xx_gpio.c **** 
  28:../Source Files/lpc17xx_gpio.c **** /* Includes ------------------------------------------------------------------- */
  29:../Source Files/lpc17xx_gpio.c **** #include "lpc17xx_gpio.h"
  30:../Source Files/lpc17xx_gpio.c **** 
  31:../Source Files/lpc17xx_gpio.c **** 
  32:../Source Files/lpc17xx_gpio.c **** /* Private Functions ---------------------------------------------------------- */
  33:../Source Files/lpc17xx_gpio.c **** 
  34:../Source Files/lpc17xx_gpio.c **** static LPC_GPIO_TypeDef *GPIO_GetPointer(uint8_t portNum);
  35:../Source Files/lpc17xx_gpio.c **** static GPIO_HalfWord_TypeDef *FIO_HalfWordGetPointer(uint8_t portNum);
  36:../Source Files/lpc17xx_gpio.c **** static GPIO_Byte_TypeDef *FIO_ByteGetPointer(uint8_t portNum);
  37:../Source Files/lpc17xx_gpio.c **** 
  38:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
  39:../Source Files/lpc17xx_gpio.c ****  * @brief		Get pointer to GPIO peripheral due to GPIO port
  40:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port Number value, should be in range from 0 to 4.
  41:../Source Files/lpc17xx_gpio.c ****  * @return		Pointer to GPIO peripheral
  42:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
  43:../Source Files/lpc17xx_gpio.c **** static LPC_GPIO_TypeDef *GPIO_GetPointer(uint8_t portNum)
  44:../Source Files/lpc17xx_gpio.c **** {
  25              		.loc 1 44 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 16
  28              		@ frame_needed = 1, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30 0000 80B4     		push	{r7}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 85B0     		sub	sp, sp, #20
  35              	.LCFI1:
  36              		.cfi_def_cfa_offset 24
  37 0004 00AF     		add	r7, sp, #0
  38              	.LCFI2:
  39              		.cfi_def_cfa_register 7
  40 0006 0346     		mov	r3, r0
  41 0008 FB71     		strb	r3, [r7, #7]
  45:../Source Files/lpc17xx_gpio.c **** 	LPC_GPIO_TypeDef *pGPIO = NULL;
  42              		.loc 1 45 0
  43 000a 4FF00003 		mov	r3, #0
  44 000e FB60     		str	r3, [r7, #12]
  46:../Source Files/lpc17xx_gpio.c **** 
  47:../Source Files/lpc17xx_gpio.c **** 	switch (portNum) {
  45              		.loc 1 47 0
  46 0010 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
  47 0012 042B     		cmp	r3, #4
  48 0014 2AD8     		bhi	.L11
  49 0016 01A2     		adr	r2, .L8
  50 0018 52F823F0 		ldr	pc, [r2, r3, lsl #2]
  51              		.align	2
  52              	.L8:
  53 001c 31000000 		.word	.L3+1
  54 0020 3D000000 		.word	.L4+1
  55 0024 49000000 		.word	.L5+1
  56 0028 55000000 		.word	.L6+1
  57 002c 61000000 		.word	.L7+1
  58              	.L3:
  48:../Source Files/lpc17xx_gpio.c **** 	case 0:
  49:../Source Files/lpc17xx_gpio.c **** 		pGPIO = LPC_GPIO0;
  59              		.loc 1 49 0
  60 0030 4FF44043 		mov	r3, #49152
  61 0034 C2F20903 		movt	r3, 8201
  62 0038 FB60     		str	r3, [r7, #12]
  50:../Source Files/lpc17xx_gpio.c **** 		break;
  63              		.loc 1 50 0
  64 003a 18E0     		b	.L9
  65              	.L4:
  51:../Source Files/lpc17xx_gpio.c **** 	case 1:
  52:../Source Files/lpc17xx_gpio.c **** 		pGPIO = LPC_GPIO1;
  66              		.loc 1 52 0
  67 003c 4CF22003 		movw	r3, #49184
  68 0040 C2F20903 		movt	r3, 8201
  69 0044 FB60     		str	r3, [r7, #12]
  53:../Source Files/lpc17xx_gpio.c **** 		break;
  70              		.loc 1 53 0
  71 0046 12E0     		b	.L9
  72              	.L5:
  54:../Source Files/lpc17xx_gpio.c **** 	case 2:
  55:../Source Files/lpc17xx_gpio.c **** 		pGPIO = LPC_GPIO2;
  73              		.loc 1 55 0
  74 0048 4CF24003 		movw	r3, #49216
  75 004c C2F20903 		movt	r3, 8201
  76 0050 FB60     		str	r3, [r7, #12]
  56:../Source Files/lpc17xx_gpio.c **** 		break;
  77              		.loc 1 56 0
  78 0052 0CE0     		b	.L9
  79              	.L6:
  57:../Source Files/lpc17xx_gpio.c **** 	case 3:
  58:../Source Files/lpc17xx_gpio.c **** 		pGPIO = LPC_GPIO3;
  80              		.loc 1 58 0
  81 0054 4CF26003 		movw	r3, #49248
  82 0058 C2F20903 		movt	r3, 8201
  83 005c FB60     		str	r3, [r7, #12]
  59:../Source Files/lpc17xx_gpio.c **** 		break;
  84              		.loc 1 59 0
  85 005e 06E0     		b	.L9
  86              	.L7:
  60:../Source Files/lpc17xx_gpio.c **** 	case 4:
  61:../Source Files/lpc17xx_gpio.c **** 		pGPIO = LPC_GPIO4;
  87              		.loc 1 61 0
  88 0060 4CF28003 		movw	r3, #49280
  89 0064 C2F20903 		movt	r3, 8201
  90 0068 FB60     		str	r3, [r7, #12]
  62:../Source Files/lpc17xx_gpio.c **** 		break;
  91              		.loc 1 62 0
  92 006a 00E0     		b	.L9
  93              	.L11:
  63:../Source Files/lpc17xx_gpio.c **** 	default:
  64:../Source Files/lpc17xx_gpio.c **** 		break;
  94              		.loc 1 64 0
  95 006c 00BF     		nop
  96              	.L9:
  65:../Source Files/lpc17xx_gpio.c **** 	}
  66:../Source Files/lpc17xx_gpio.c **** 
  67:../Source Files/lpc17xx_gpio.c **** 	return pGPIO;
  97              		.loc 1 67 0
  98 006e FB68     		ldr	r3, [r7, #12]
  68:../Source Files/lpc17xx_gpio.c **** }
  99              		.loc 1 68 0
 100 0070 1846     		mov	r0, r3
 101 0072 07F11407 		add	r7, r7, #20
 102 0076 BD46     		mov	sp, r7
 103 0078 80BC     		pop	{r7}
 104 007a 7047     		bx	lr
 105              		.cfi_endproc
 106              	.LFE55:
 108              		.align	2
 109              		.thumb
 110              		.thumb_func
 112              	FIO_HalfWordGetPointer:
 113              	.LFB56:
  69:../Source Files/lpc17xx_gpio.c **** 
  70:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
  71:../Source Files/lpc17xx_gpio.c ****  * @brief		Get pointer to FIO peripheral in halfword accessible style
  72:../Source Files/lpc17xx_gpio.c ****  * 				due to FIO port
  73:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port Number value, should be in range from 0 to 4.
  74:../Source Files/lpc17xx_gpio.c ****  * @return		Pointer to FIO peripheral
  75:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
  76:../Source Files/lpc17xx_gpio.c **** static GPIO_HalfWord_TypeDef *FIO_HalfWordGetPointer(uint8_t portNum)
  77:../Source Files/lpc17xx_gpio.c **** {
 114              		.loc 1 77 0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 16
 117              		@ frame_needed = 1, uses_anonymous_args = 0
 118              		@ link register save eliminated.
 119 007c 80B4     		push	{r7}
 120              	.LCFI3:
 121              		.cfi_def_cfa_offset 4
 122              		.cfi_offset 7, -4
 123 007e 85B0     		sub	sp, sp, #20
 124              	.LCFI4:
 125              		.cfi_def_cfa_offset 24
 126 0080 00AF     		add	r7, sp, #0
 127              	.LCFI5:
 128              		.cfi_def_cfa_register 7
 129 0082 0346     		mov	r3, r0
 130 0084 FB71     		strb	r3, [r7, #7]
  78:../Source Files/lpc17xx_gpio.c **** 	GPIO_HalfWord_TypeDef *pFIO = NULL;
 131              		.loc 1 78 0
 132 0086 4FF00003 		mov	r3, #0
 133 008a FB60     		str	r3, [r7, #12]
  79:../Source Files/lpc17xx_gpio.c **** 
  80:../Source Files/lpc17xx_gpio.c **** 	switch (portNum) {
 134              		.loc 1 80 0
 135 008c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 136 008e 042B     		cmp	r3, #4
 137 0090 2AD8     		bhi	.L22
 138 0092 01A2     		adr	r2, .L19
 139 0094 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 140              		.align	2
 141              	.L19:
 142 0098 AD000000 		.word	.L14+1
 143 009c B9000000 		.word	.L15+1
 144 00a0 C5000000 		.word	.L16+1
 145 00a4 D1000000 		.word	.L17+1
 146 00a8 DD000000 		.word	.L18+1
 147              	.L14:
  81:../Source Files/lpc17xx_gpio.c **** 	case 0:
  82:../Source Files/lpc17xx_gpio.c **** 		pFIO = GPIO0_HalfWord;
 148              		.loc 1 82 0
 149 00ac 4FF44043 		mov	r3, #49152
 150 00b0 C2F20903 		movt	r3, 8201
 151 00b4 FB60     		str	r3, [r7, #12]
  83:../Source Files/lpc17xx_gpio.c **** 		break;
 152              		.loc 1 83 0
 153 00b6 18E0     		b	.L20
 154              	.L15:
  84:../Source Files/lpc17xx_gpio.c **** 	case 1:
  85:../Source Files/lpc17xx_gpio.c **** 		pFIO = GPIO1_HalfWord;
 155              		.loc 1 85 0
 156 00b8 4CF22003 		movw	r3, #49184
 157 00bc C2F20903 		movt	r3, 8201
 158 00c0 FB60     		str	r3, [r7, #12]
  86:../Source Files/lpc17xx_gpio.c **** 		break;
 159              		.loc 1 86 0
 160 00c2 12E0     		b	.L20
 161              	.L16:
  87:../Source Files/lpc17xx_gpio.c **** 	case 2:
  88:../Source Files/lpc17xx_gpio.c **** 		pFIO = GPIO2_HalfWord;
 162              		.loc 1 88 0
 163 00c4 4CF24003 		movw	r3, #49216
 164 00c8 C2F20903 		movt	r3, 8201
 165 00cc FB60     		str	r3, [r7, #12]
  89:../Source Files/lpc17xx_gpio.c **** 		break;
 166              		.loc 1 89 0
 167 00ce 0CE0     		b	.L20
 168              	.L17:
  90:../Source Files/lpc17xx_gpio.c **** 	case 3:
  91:../Source Files/lpc17xx_gpio.c **** 		pFIO = GPIO3_HalfWord;
 169              		.loc 1 91 0
 170 00d0 4CF26003 		movw	r3, #49248
 171 00d4 C2F20903 		movt	r3, 8201
 172 00d8 FB60     		str	r3, [r7, #12]
  92:../Source Files/lpc17xx_gpio.c **** 		break;
 173              		.loc 1 92 0
 174 00da 06E0     		b	.L20
 175              	.L18:
  93:../Source Files/lpc17xx_gpio.c **** 	case 4:
  94:../Source Files/lpc17xx_gpio.c **** 		pFIO = GPIO4_HalfWord;
 176              		.loc 1 94 0
 177 00dc 4CF28003 		movw	r3, #49280
 178 00e0 C2F20903 		movt	r3, 8201
 179 00e4 FB60     		str	r3, [r7, #12]
  95:../Source Files/lpc17xx_gpio.c **** 		break;
 180              		.loc 1 95 0
 181 00e6 00E0     		b	.L20
 182              	.L22:
  96:../Source Files/lpc17xx_gpio.c **** 	default:
  97:../Source Files/lpc17xx_gpio.c **** 		break;
 183              		.loc 1 97 0
 184 00e8 00BF     		nop
 185              	.L20:
  98:../Source Files/lpc17xx_gpio.c **** 	}
  99:../Source Files/lpc17xx_gpio.c **** 
 100:../Source Files/lpc17xx_gpio.c **** 	return pFIO;
 186              		.loc 1 100 0
 187 00ea FB68     		ldr	r3, [r7, #12]
 101:../Source Files/lpc17xx_gpio.c **** }
 188              		.loc 1 101 0
 189 00ec 1846     		mov	r0, r3
 190 00ee 07F11407 		add	r7, r7, #20
 191 00f2 BD46     		mov	sp, r7
 192 00f4 80BC     		pop	{r7}
 193 00f6 7047     		bx	lr
 194              		.cfi_endproc
 195              	.LFE56:
 197              		.align	2
 198              		.thumb
 199              		.thumb_func
 201              	FIO_ByteGetPointer:
 202              	.LFB57:
 102:../Source Files/lpc17xx_gpio.c **** 
 103:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 104:../Source Files/lpc17xx_gpio.c ****  * @brief		Get pointer to FIO peripheral in byte accessible style
 105:../Source Files/lpc17xx_gpio.c ****  * 				due to FIO port
 106:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port Number value, should be in range from 0 to 4.
 107:../Source Files/lpc17xx_gpio.c ****  * @return		Pointer to FIO peripheral
 108:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 109:../Source Files/lpc17xx_gpio.c **** static GPIO_Byte_TypeDef *FIO_ByteGetPointer(uint8_t portNum)
 110:../Source Files/lpc17xx_gpio.c **** {
 203              		.loc 1 110 0
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 16
 206              		@ frame_needed = 1, uses_anonymous_args = 0
 207              		@ link register save eliminated.
 208 00f8 80B4     		push	{r7}
 209              	.LCFI6:
 210              		.cfi_def_cfa_offset 4
 211              		.cfi_offset 7, -4
 212 00fa 85B0     		sub	sp, sp, #20
 213              	.LCFI7:
 214              		.cfi_def_cfa_offset 24
 215 00fc 00AF     		add	r7, sp, #0
 216              	.LCFI8:
 217              		.cfi_def_cfa_register 7
 218 00fe 0346     		mov	r3, r0
 219 0100 FB71     		strb	r3, [r7, #7]
 111:../Source Files/lpc17xx_gpio.c **** 	GPIO_Byte_TypeDef *pFIO = NULL;
 220              		.loc 1 111 0
 221 0102 4FF00003 		mov	r3, #0
 222 0106 FB60     		str	r3, [r7, #12]
 112:../Source Files/lpc17xx_gpio.c **** 
 113:../Source Files/lpc17xx_gpio.c **** 	switch (portNum) {
 223              		.loc 1 113 0
 224 0108 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 225 010a 042B     		cmp	r3, #4
 226 010c 2AD8     		bhi	.L33
 227 010e 01A2     		adr	r2, .L30
 228 0110 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 229              		.align	2
 230              	.L30:
 231 0114 29010000 		.word	.L25+1
 232 0118 35010000 		.word	.L26+1
 233 011c 41010000 		.word	.L27+1
 234 0120 4D010000 		.word	.L28+1
 235 0124 59010000 		.word	.L29+1
 236              	.L25:
 114:../Source Files/lpc17xx_gpio.c **** 	case 0:
 115:../Source Files/lpc17xx_gpio.c **** 		pFIO = GPIO0_Byte;
 237              		.loc 1 115 0
 238 0128 4FF44043 		mov	r3, #49152
 239 012c C2F20903 		movt	r3, 8201
 240 0130 FB60     		str	r3, [r7, #12]
 116:../Source Files/lpc17xx_gpio.c **** 		break;
 241              		.loc 1 116 0
 242 0132 18E0     		b	.L31
 243              	.L26:
 117:../Source Files/lpc17xx_gpio.c **** 	case 1:
 118:../Source Files/lpc17xx_gpio.c **** 		pFIO = GPIO1_Byte;
 244              		.loc 1 118 0
 245 0134 4CF22003 		movw	r3, #49184
 246 0138 C2F20903 		movt	r3, 8201
 247 013c FB60     		str	r3, [r7, #12]
 119:../Source Files/lpc17xx_gpio.c **** 		break;
 248              		.loc 1 119 0
 249 013e 12E0     		b	.L31
 250              	.L27:
 120:../Source Files/lpc17xx_gpio.c **** 	case 2:
 121:../Source Files/lpc17xx_gpio.c **** 		pFIO = GPIO2_Byte;
 251              		.loc 1 121 0
 252 0140 4CF24003 		movw	r3, #49216
 253 0144 C2F20903 		movt	r3, 8201
 254 0148 FB60     		str	r3, [r7, #12]
 122:../Source Files/lpc17xx_gpio.c **** 		break;
 255              		.loc 1 122 0
 256 014a 0CE0     		b	.L31
 257              	.L28:
 123:../Source Files/lpc17xx_gpio.c **** 	case 3:
 124:../Source Files/lpc17xx_gpio.c **** 		pFIO = GPIO3_Byte;
 258              		.loc 1 124 0
 259 014c 4CF26003 		movw	r3, #49248
 260 0150 C2F20903 		movt	r3, 8201
 261 0154 FB60     		str	r3, [r7, #12]
 125:../Source Files/lpc17xx_gpio.c **** 		break;
 262              		.loc 1 125 0
 263 0156 06E0     		b	.L31
 264              	.L29:
 126:../Source Files/lpc17xx_gpio.c **** 	case 4:
 127:../Source Files/lpc17xx_gpio.c **** 		pFIO = GPIO4_Byte;
 265              		.loc 1 127 0
 266 0158 4CF28003 		movw	r3, #49280
 267 015c C2F20903 		movt	r3, 8201
 268 0160 FB60     		str	r3, [r7, #12]
 128:../Source Files/lpc17xx_gpio.c **** 		break;
 269              		.loc 1 128 0
 270 0162 00E0     		b	.L31
 271              	.L33:
 129:../Source Files/lpc17xx_gpio.c **** 	default:
 130:../Source Files/lpc17xx_gpio.c **** 		break;
 272              		.loc 1 130 0
 273 0164 00BF     		nop
 274              	.L31:
 131:../Source Files/lpc17xx_gpio.c **** 	}
 132:../Source Files/lpc17xx_gpio.c **** 
 133:../Source Files/lpc17xx_gpio.c **** 	return pFIO;
 275              		.loc 1 133 0
 276 0166 FB68     		ldr	r3, [r7, #12]
 134:../Source Files/lpc17xx_gpio.c **** }
 277              		.loc 1 134 0
 278 0168 1846     		mov	r0, r3
 279 016a 07F11407 		add	r7, r7, #20
 280 016e BD46     		mov	sp, r7
 281 0170 80BC     		pop	{r7}
 282 0172 7047     		bx	lr
 283              		.cfi_endproc
 284              	.LFE57:
 286              		.align	2
 287              		.global	GPIO_SetDir
 288              		.thumb
 289              		.thumb_func
 291              	GPIO_SetDir:
 292              	.LFB58:
 135:../Source Files/lpc17xx_gpio.c **** 
 136:../Source Files/lpc17xx_gpio.c **** /* End of Private Functions --------------------------------------------------- */
 137:../Source Files/lpc17xx_gpio.c **** 
 138:../Source Files/lpc17xx_gpio.c **** 
 139:../Source Files/lpc17xx_gpio.c **** /* Public Functions ----------------------------------------------------------- */
 140:../Source Files/lpc17xx_gpio.c **** /** @addtogroup GPIO_Public_Functions
 141:../Source Files/lpc17xx_gpio.c ****  * @{
 142:../Source Files/lpc17xx_gpio.c ****  */
 143:../Source Files/lpc17xx_gpio.c **** 
 144:../Source Files/lpc17xx_gpio.c **** 
 145:../Source Files/lpc17xx_gpio.c **** /* GPIO ------------------------------------------------------------------------------ */
 146:../Source Files/lpc17xx_gpio.c **** 
 147:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 148:../Source Files/lpc17xx_gpio.c ****  * @brief		Set Direction for GPIO port.
 149:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port Number value, should be in range from 0 to 4
 150:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits to set direction,
 151:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFFFFFF.
 152:../Source Files/lpc17xx_gpio.c ****  * 							example: value 0x5 to set direction for bit 0 and bit 1.
 153:../Source Files/lpc17xx_gpio.c ****  * @param[in]	dir			Direction value, should be:
 154:../Source Files/lpc17xx_gpio.c ****  * 							- 0: Input.
 155:../Source Files/lpc17xx_gpio.c ****  * 							- 1: Output.
 156:../Source Files/lpc17xx_gpio.c ****  * @return		None
 157:../Source Files/lpc17xx_gpio.c ****  *
 158:../Source Files/lpc17xx_gpio.c ****  * Note: All remaining bits that are not activated in bitValue (value '0')
 159:../Source Files/lpc17xx_gpio.c ****  * will not be effected by this function.
 160:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 161:../Source Files/lpc17xx_gpio.c **** void GPIO_SetDir(uint8_t portNum, uint32_t bitValue, uint8_t dir)
 162:../Source Files/lpc17xx_gpio.c **** {
 293              		.loc 1 162 0
 294              		.cfi_startproc
 295              		@ args = 0, pretend = 0, frame = 16
 296              		@ frame_needed = 1, uses_anonymous_args = 0
 297 0174 80B5     		push	{r7, lr}
 298              	.LCFI9:
 299              		.cfi_def_cfa_offset 8
 300              		.cfi_offset 7, -8
 301              		.cfi_offset 14, -4
 302 0176 84B0     		sub	sp, sp, #16
 303              	.LCFI10:
 304              		.cfi_def_cfa_offset 24
 305 0178 00AF     		add	r7, sp, #0
 306              	.LCFI11:
 307              		.cfi_def_cfa_register 7
 308 017a 3960     		str	r1, [r7, #0]
 309 017c 1346     		mov	r3, r2
 310 017e 0246     		mov	r2, r0
 311 0180 FA71     		strb	r2, [r7, #7]
 312 0182 BB71     		strb	r3, [r7, #6]
 163:../Source Files/lpc17xx_gpio.c **** 	LPC_GPIO_TypeDef *pGPIO = GPIO_GetPointer(portNum);
 313              		.loc 1 163 0
 314 0184 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 315 0186 1846     		mov	r0, r3
 316 0188 FFF73AFF 		bl	GPIO_GetPointer
 317 018c F860     		str	r0, [r7, #12]
 164:../Source Files/lpc17xx_gpio.c **** 
 165:../Source Files/lpc17xx_gpio.c **** 	if (pGPIO != NULL) {
 318              		.loc 1 165 0
 319 018e FB68     		ldr	r3, [r7, #12]
 320 0190 002B     		cmp	r3, #0
 321 0192 11D0     		beq	.L34
 166:../Source Files/lpc17xx_gpio.c **** 		// Enable Output
 167:../Source Files/lpc17xx_gpio.c **** 		if (dir) {
 322              		.loc 1 167 0
 323 0194 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 324 0196 002B     		cmp	r3, #0
 325 0198 06D0     		beq	.L36
 168:../Source Files/lpc17xx_gpio.c **** 			pGPIO->FIODIR |= bitValue;
 326              		.loc 1 168 0
 327 019a FB68     		ldr	r3, [r7, #12]
 328 019c 1A68     		ldr	r2, [r3, #0]
 329 019e 3B68     		ldr	r3, [r7, #0]
 330 01a0 1A43     		orrs	r2, r2, r3
 331 01a2 FB68     		ldr	r3, [r7, #12]
 332 01a4 1A60     		str	r2, [r3, #0]
 333 01a6 07E0     		b	.L34
 334              	.L36:
 169:../Source Files/lpc17xx_gpio.c **** 		}
 170:../Source Files/lpc17xx_gpio.c **** 		// Enable Input
 171:../Source Files/lpc17xx_gpio.c **** 		else {
 172:../Source Files/lpc17xx_gpio.c **** 			pGPIO->FIODIR &= ~bitValue;
 335              		.loc 1 172 0
 336 01a8 FB68     		ldr	r3, [r7, #12]
 337 01aa 1A68     		ldr	r2, [r3, #0]
 338 01ac 3B68     		ldr	r3, [r7, #0]
 339 01ae 6FEA0303 		mvn	r3, r3
 340 01b2 1A40     		ands	r2, r2, r3
 341 01b4 FB68     		ldr	r3, [r7, #12]
 342 01b6 1A60     		str	r2, [r3, #0]
 343              	.L34:
 173:../Source Files/lpc17xx_gpio.c **** 		}
 174:../Source Files/lpc17xx_gpio.c **** 	}
 175:../Source Files/lpc17xx_gpio.c **** }
 344              		.loc 1 175 0
 345 01b8 07F11007 		add	r7, r7, #16
 346 01bc BD46     		mov	sp, r7
 347 01be 80BD     		pop	{r7, pc}
 348              		.cfi_endproc
 349              	.LFE58:
 351              		.align	2
 352              		.global	GPIO_SetValue
 353              		.thumb
 354              		.thumb_func
 356              	GPIO_SetValue:
 357              	.LFB59:
 176:../Source Files/lpc17xx_gpio.c **** 
 177:../Source Files/lpc17xx_gpio.c **** 
 178:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 179:../Source Files/lpc17xx_gpio.c ****  * @brief		Set Value for bits that have output direction on GPIO port.
 180:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number value, should be in range from 0 to 4
 181:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits on GPIO to set,
 182:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFFFFFF.
 183:../Source Files/lpc17xx_gpio.c ****  * 							example: value 0x5 to set bit 0 and bit 1.
 184:../Source Files/lpc17xx_gpio.c ****  * @return		None
 185:../Source Files/lpc17xx_gpio.c ****  *
 186:../Source Files/lpc17xx_gpio.c ****  * Note:
 187:../Source Files/lpc17xx_gpio.c ****  * - For all bits that has been set as input direction, this function will
 188:../Source Files/lpc17xx_gpio.c ****  * not effect.
 189:../Source Files/lpc17xx_gpio.c ****  * - For all remaining bits that are not activated in bitValue (value '0')
 190:../Source Files/lpc17xx_gpio.c ****  * will not be effected by this function.
 191:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 192:../Source Files/lpc17xx_gpio.c **** void GPIO_SetValue(uint8_t portNum, uint32_t bitValue)
 193:../Source Files/lpc17xx_gpio.c **** {
 358              		.loc 1 193 0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 16
 361              		@ frame_needed = 1, uses_anonymous_args = 0
 362 01c0 80B5     		push	{r7, lr}
 363              	.LCFI12:
 364              		.cfi_def_cfa_offset 8
 365              		.cfi_offset 7, -8
 366              		.cfi_offset 14, -4
 367 01c2 84B0     		sub	sp, sp, #16
 368              	.LCFI13:
 369              		.cfi_def_cfa_offset 24
 370 01c4 00AF     		add	r7, sp, #0
 371              	.LCFI14:
 372              		.cfi_def_cfa_register 7
 373 01c6 0346     		mov	r3, r0
 374 01c8 3960     		str	r1, [r7, #0]
 375 01ca FB71     		strb	r3, [r7, #7]
 194:../Source Files/lpc17xx_gpio.c **** 	LPC_GPIO_TypeDef *pGPIO = GPIO_GetPointer(portNum);
 376              		.loc 1 194 0
 377 01cc FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 378 01ce 1846     		mov	r0, r3
 379 01d0 FFF716FF 		bl	GPIO_GetPointer
 380 01d4 F860     		str	r0, [r7, #12]
 195:../Source Files/lpc17xx_gpio.c **** 
 196:../Source Files/lpc17xx_gpio.c **** 	if (pGPIO != NULL) {
 381              		.loc 1 196 0
 382 01d6 FB68     		ldr	r3, [r7, #12]
 383 01d8 002B     		cmp	r3, #0
 384 01da 02D0     		beq	.L37
 197:../Source Files/lpc17xx_gpio.c **** 		pGPIO->FIOSET = bitValue;
 385              		.loc 1 197 0
 386 01dc FB68     		ldr	r3, [r7, #12]
 387 01de 3A68     		ldr	r2, [r7, #0]
 388 01e0 9A61     		str	r2, [r3, #24]
 389              	.L37:
 198:../Source Files/lpc17xx_gpio.c **** 	}
 199:../Source Files/lpc17xx_gpio.c **** }
 390              		.loc 1 199 0
 391 01e2 07F11007 		add	r7, r7, #16
 392 01e6 BD46     		mov	sp, r7
 393 01e8 80BD     		pop	{r7, pc}
 394              		.cfi_endproc
 395              	.LFE59:
 397 01ea 00BF     		.align	2
 398              		.global	GPIO_ClearValue
 399              		.thumb
 400              		.thumb_func
 402              	GPIO_ClearValue:
 403              	.LFB60:
 200:../Source Files/lpc17xx_gpio.c **** 
 201:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 202:../Source Files/lpc17xx_gpio.c ****  * @brief		Clear Value for bits that have output direction on GPIO port.
 203:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number value, should be in range from 0 to 4
 204:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits on GPIO to clear,
 205:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFFFFFF.
 206:../Source Files/lpc17xx_gpio.c ****  * 							example: value 0x5 to clear bit 0 and bit 1.
 207:../Source Files/lpc17xx_gpio.c ****  * @return		None
 208:../Source Files/lpc17xx_gpio.c ****  *
 209:../Source Files/lpc17xx_gpio.c ****  * Note:
 210:../Source Files/lpc17xx_gpio.c ****  * - For all bits that has been set as input direction, this function will
 211:../Source Files/lpc17xx_gpio.c ****  * not effect.
 212:../Source Files/lpc17xx_gpio.c ****  * - For all remaining bits that are not activated in bitValue (value '0')
 213:../Source Files/lpc17xx_gpio.c ****  * will not be effected by this function.
 214:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 215:../Source Files/lpc17xx_gpio.c **** void GPIO_ClearValue(uint8_t portNum, uint32_t bitValue)
 216:../Source Files/lpc17xx_gpio.c **** {
 404              		.loc 1 216 0
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 16
 407              		@ frame_needed = 1, uses_anonymous_args = 0
 408 01ec 80B5     		push	{r7, lr}
 409              	.LCFI15:
 410              		.cfi_def_cfa_offset 8
 411              		.cfi_offset 7, -8
 412              		.cfi_offset 14, -4
 413 01ee 84B0     		sub	sp, sp, #16
 414              	.LCFI16:
 415              		.cfi_def_cfa_offset 24
 416 01f0 00AF     		add	r7, sp, #0
 417              	.LCFI17:
 418              		.cfi_def_cfa_register 7
 419 01f2 0346     		mov	r3, r0
 420 01f4 3960     		str	r1, [r7, #0]
 421 01f6 FB71     		strb	r3, [r7, #7]
 217:../Source Files/lpc17xx_gpio.c **** 	LPC_GPIO_TypeDef *pGPIO = GPIO_GetPointer(portNum);
 422              		.loc 1 217 0
 423 01f8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 424 01fa 1846     		mov	r0, r3
 425 01fc FFF700FF 		bl	GPIO_GetPointer
 426 0200 F860     		str	r0, [r7, #12]
 218:../Source Files/lpc17xx_gpio.c **** 
 219:../Source Files/lpc17xx_gpio.c **** 	if (pGPIO != NULL) {
 427              		.loc 1 219 0
 428 0202 FB68     		ldr	r3, [r7, #12]
 429 0204 002B     		cmp	r3, #0
 430 0206 02D0     		beq	.L39
 220:../Source Files/lpc17xx_gpio.c **** 		pGPIO->FIOCLR = bitValue;
 431              		.loc 1 220 0
 432 0208 FB68     		ldr	r3, [r7, #12]
 433 020a 3A68     		ldr	r2, [r7, #0]
 434 020c DA61     		str	r2, [r3, #28]
 435              	.L39:
 221:../Source Files/lpc17xx_gpio.c **** 	}
 222:../Source Files/lpc17xx_gpio.c **** }
 436              		.loc 1 222 0
 437 020e 07F11007 		add	r7, r7, #16
 438 0212 BD46     		mov	sp, r7
 439 0214 80BD     		pop	{r7, pc}
 440              		.cfi_endproc
 441              	.LFE60:
 443 0216 00BF     		.align	2
 444              		.global	GPIO_ReadValue
 445              		.thumb
 446              		.thumb_func
 448              	GPIO_ReadValue:
 449              	.LFB61:
 223:../Source Files/lpc17xx_gpio.c **** 
 224:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 225:../Source Files/lpc17xx_gpio.c ****  * @brief		Read Current state on port pin that have input direction of GPIO
 226:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number to read value, in range from 0 to 4
 227:../Source Files/lpc17xx_gpio.c ****  * @return		Current value of GPIO port.
 228:../Source Files/lpc17xx_gpio.c ****  *
 229:../Source Files/lpc17xx_gpio.c ****  * Note: Return value contain state of each port pin (bit) on that GPIO regardless
 230:../Source Files/lpc17xx_gpio.c ****  * its direction is input or output.
 231:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 232:../Source Files/lpc17xx_gpio.c **** uint32_t GPIO_ReadValue(uint8_t portNum)
 233:../Source Files/lpc17xx_gpio.c **** {
 450              		.loc 1 233 0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 16
 453              		@ frame_needed = 1, uses_anonymous_args = 0
 454 0218 80B5     		push	{r7, lr}
 455              	.LCFI18:
 456              		.cfi_def_cfa_offset 8
 457              		.cfi_offset 7, -8
 458              		.cfi_offset 14, -4
 459 021a 84B0     		sub	sp, sp, #16
 460              	.LCFI19:
 461              		.cfi_def_cfa_offset 24
 462 021c 00AF     		add	r7, sp, #0
 463              	.LCFI20:
 464              		.cfi_def_cfa_register 7
 465 021e 0346     		mov	r3, r0
 466 0220 FB71     		strb	r3, [r7, #7]
 234:../Source Files/lpc17xx_gpio.c **** 	LPC_GPIO_TypeDef *pGPIO = GPIO_GetPointer(portNum);
 467              		.loc 1 234 0
 468 0222 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 469 0224 1846     		mov	r0, r3
 470 0226 FFF7EBFE 		bl	GPIO_GetPointer
 471 022a F860     		str	r0, [r7, #12]
 235:../Source Files/lpc17xx_gpio.c **** 
 236:../Source Files/lpc17xx_gpio.c **** 	if (pGPIO != NULL) {
 472              		.loc 1 236 0
 473 022c FB68     		ldr	r3, [r7, #12]
 474 022e 002B     		cmp	r3, #0
 475 0230 02D0     		beq	.L42
 237:../Source Files/lpc17xx_gpio.c **** 		return pGPIO->FIOPIN;
 476              		.loc 1 237 0
 477 0232 FB68     		ldr	r3, [r7, #12]
 478 0234 5B69     		ldr	r3, [r3, #20]
 479 0236 01E0     		b	.L43
 480              	.L42:
 238:../Source Files/lpc17xx_gpio.c **** 	}
 239:../Source Files/lpc17xx_gpio.c **** 
 240:../Source Files/lpc17xx_gpio.c **** 	return (0);
 481              		.loc 1 240 0
 482 0238 4FF00003 		mov	r3, #0
 483              	.L43:
 241:../Source Files/lpc17xx_gpio.c **** }
 484              		.loc 1 241 0
 485 023c 1846     		mov	r0, r3
 486 023e 07F11007 		add	r7, r7, #16
 487 0242 BD46     		mov	sp, r7
 488 0244 80BD     		pop	{r7, pc}
 489              		.cfi_endproc
 490              	.LFE61:
 492 0246 00BF     		.align	2
 493              		.global	GPIO_IntCmd
 494              		.thumb
 495              		.thumb_func
 497              	GPIO_IntCmd:
 498              	.LFB62:
 242:../Source Files/lpc17xx_gpio.c **** 
 243:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 244:../Source Files/lpc17xx_gpio.c ****  * @brief		Enable GPIO interrupt (just used for P0.0-P0.30, P2.0-P2.13)
 245:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number to read value, should be: 0 or 2
 246:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits on GPIO to enable,
 247:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFFFFFF.
 248:../Source Files/lpc17xx_gpio.c ****  * @param[in]	edgeState	state of edge, should be:
 249:../Source Files/lpc17xx_gpio.c ****  * 							- 0: Rising edge
 250:../Source Files/lpc17xx_gpio.c ****  * 							- 1: Falling edge
 251:../Source Files/lpc17xx_gpio.c ****  * @return		None
 252:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 253:../Source Files/lpc17xx_gpio.c **** void GPIO_IntCmd(uint8_t portNum, uint32_t bitValue, uint8_t edgeState)
 254:../Source Files/lpc17xx_gpio.c **** {
 499              		.loc 1 254 0
 500              		.cfi_startproc
 501              		@ args = 0, pretend = 0, frame = 8
 502              		@ frame_needed = 1, uses_anonymous_args = 0
 503              		@ link register save eliminated.
 504 0248 80B4     		push	{r7}
 505              	.LCFI21:
 506              		.cfi_def_cfa_offset 4
 507              		.cfi_offset 7, -4
 508 024a 83B0     		sub	sp, sp, #12
 509              	.LCFI22:
 510              		.cfi_def_cfa_offset 16
 511 024c 00AF     		add	r7, sp, #0
 512              	.LCFI23:
 513              		.cfi_def_cfa_register 7
 514 024e 3960     		str	r1, [r7, #0]
 515 0250 1346     		mov	r3, r2
 516 0252 0246     		mov	r2, r0
 517 0254 FA71     		strb	r2, [r7, #7]
 518 0256 BB71     		strb	r3, [r7, #6]
 255:../Source Files/lpc17xx_gpio.c **** 	if((portNum == 0)&&(edgeState == 0))
 519              		.loc 1 255 0
 520 0258 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 521 025a 002B     		cmp	r3, #0
 522 025c 09D1     		bne	.L45
 523              		.loc 1 255 0 is_stmt 0 discriminator 1
 524 025e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 525 0260 002B     		cmp	r3, #0
 526 0262 06D1     		bne	.L45
 256:../Source Files/lpc17xx_gpio.c **** 		LPC_GPIOINT->IO0IntEnR = bitValue;
 527              		.loc 1 256 0 is_stmt 1
 528 0264 48F28003 		movw	r3, #32896
 529 0268 C4F20203 		movt	r3, 16386
 530 026c 3A68     		ldr	r2, [r7, #0]
 531 026e 1A61     		str	r2, [r3, #16]
 532 0270 27E0     		b	.L44
 533              	.L45:
 257:../Source Files/lpc17xx_gpio.c **** 	else if ((portNum == 2)&&(edgeState == 0))
 534              		.loc 1 257 0
 535 0272 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 536 0274 022B     		cmp	r3, #2
 537 0276 09D1     		bne	.L47
 538              		.loc 1 257 0 is_stmt 0 discriminator 1
 539 0278 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 540 027a 002B     		cmp	r3, #0
 541 027c 06D1     		bne	.L47
 258:../Source Files/lpc17xx_gpio.c **** 		LPC_GPIOINT->IO2IntEnR = bitValue;
 542              		.loc 1 258 0 is_stmt 1
 543 027e 48F28003 		movw	r3, #32896
 544 0282 C4F20203 		movt	r3, 16386
 545 0286 3A68     		ldr	r2, [r7, #0]
 546 0288 1A63     		str	r2, [r3, #48]
 547 028a 1AE0     		b	.L44
 548              	.L47:
 259:../Source Files/lpc17xx_gpio.c **** 	else if ((portNum == 0)&&(edgeState == 1))
 549              		.loc 1 259 0
 550 028c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 551 028e 002B     		cmp	r3, #0
 552 0290 09D1     		bne	.L48
 553              		.loc 1 259 0 is_stmt 0 discriminator 1
 554 0292 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 555 0294 012B     		cmp	r3, #1
 556 0296 06D1     		bne	.L48
 260:../Source Files/lpc17xx_gpio.c **** 		LPC_GPIOINT->IO0IntEnF = bitValue;
 557              		.loc 1 260 0 is_stmt 1
 558 0298 48F28003 		movw	r3, #32896
 559 029c C4F20203 		movt	r3, 16386
 560 02a0 3A68     		ldr	r2, [r7, #0]
 561 02a2 5A61     		str	r2, [r3, #20]
 562 02a4 0DE0     		b	.L44
 563              	.L48:
 261:../Source Files/lpc17xx_gpio.c **** 	else if ((portNum == 2)&&(edgeState == 1))
 564              		.loc 1 261 0
 565 02a6 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 566 02a8 022B     		cmp	r3, #2
 567 02aa 09D1     		bne	.L49
 568              		.loc 1 261 0 is_stmt 0 discriminator 1
 569 02ac BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 570 02ae 012B     		cmp	r3, #1
 571 02b0 06D1     		bne	.L49
 262:../Source Files/lpc17xx_gpio.c **** 		LPC_GPIOINT->IO2IntEnF = bitValue;
 572              		.loc 1 262 0 is_stmt 1
 573 02b2 48F28003 		movw	r3, #32896
 574 02b6 C4F20203 		movt	r3, 16386
 575 02ba 3A68     		ldr	r2, [r7, #0]
 576 02bc 5A63     		str	r2, [r3, #52]
 577 02be 00E0     		b	.L44
 578              	.L49:
 263:../Source Files/lpc17xx_gpio.c **** 	else
 264:../Source Files/lpc17xx_gpio.c **** 		//Error
 265:../Source Files/lpc17xx_gpio.c **** 		while(1);
 579              		.loc 1 265 0 discriminator 1
 580 02c0 FEE7     		b	.L49
 581              	.L44:
 266:../Source Files/lpc17xx_gpio.c **** }
 582              		.loc 1 266 0
 583 02c2 07F10C07 		add	r7, r7, #12
 584 02c6 BD46     		mov	sp, r7
 585 02c8 80BC     		pop	{r7}
 586 02ca 7047     		bx	lr
 587              		.cfi_endproc
 588              	.LFE62:
 590              		.align	2
 591              		.global	GPIO_GetIntStatus
 592              		.thumb
 593              		.thumb_func
 595              	GPIO_GetIntStatus:
 596              	.LFB63:
 267:../Source Files/lpc17xx_gpio.c **** 
 268:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 269:../Source Files/lpc17xx_gpio.c ****  * @brief		Get GPIO Interrupt Status (just used for P0.0-P0.30, P2.0-P2.13)
 270:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number to read value, should be: 0 or 2
 271:../Source Files/lpc17xx_gpio.c ****  * @param[in]	pinNum		Pin number, should be: 0..30(with port 0) and 0..13
 272:../Source Files/lpc17xx_gpio.c ****  * 							(with port 2)
 273:../Source Files/lpc17xx_gpio.c ****  * @param[in]	edgeState	state of edge, should be:
 274:../Source Files/lpc17xx_gpio.c ****  * 							- 0: Rising edge
 275:../Source Files/lpc17xx_gpio.c ****  * 							- 1: Falling edge
 276:../Source Files/lpc17xx_gpio.c ****  * @return		Bool	could be:
 277:../Source Files/lpc17xx_gpio.c ****  * 						- ENABLE: Interrupt has been generated due to a rising
 278:../Source Files/lpc17xx_gpio.c ****  * 								edge on P0.0
 279:../Source Files/lpc17xx_gpio.c ****  * 						- DISABLE: A rising edge has not been detected on P0.0
 280:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 281:../Source Files/lpc17xx_gpio.c **** FunctionalState GPIO_GetIntStatus(uint8_t portNum, uint32_t pinNum, uint8_t edgeState)
 282:../Source Files/lpc17xx_gpio.c **** {
 597              		.loc 1 282 0
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 8
 600              		@ frame_needed = 1, uses_anonymous_args = 0
 601              		@ link register save eliminated.
 602 02cc 80B4     		push	{r7}
 603              	.LCFI24:
 604              		.cfi_def_cfa_offset 4
 605              		.cfi_offset 7, -4
 606 02ce 83B0     		sub	sp, sp, #12
 607              	.LCFI25:
 608              		.cfi_def_cfa_offset 16
 609 02d0 00AF     		add	r7, sp, #0
 610              	.LCFI26:
 611              		.cfi_def_cfa_register 7
 612 02d2 3960     		str	r1, [r7, #0]
 613 02d4 1346     		mov	r3, r2
 614 02d6 0246     		mov	r2, r0
 615 02d8 FA71     		strb	r2, [r7, #7]
 616 02da BB71     		strb	r3, [r7, #6]
 283:../Source Files/lpc17xx_gpio.c **** 	if((portNum == 0) && (edgeState == 0))//Rising Edge
 617              		.loc 1 283 0
 618 02dc FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 619 02de 002B     		cmp	r3, #0
 620 02e0 0FD1     		bne	.L51
 621              		.loc 1 283 0 is_stmt 0 discriminator 1
 622 02e2 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 623 02e4 002B     		cmp	r3, #0
 624 02e6 0CD1     		bne	.L51
 284:../Source Files/lpc17xx_gpio.c **** 		return ((FunctionalState)(((LPC_GPIOINT->IO0IntStatR)>>pinNum)& 0x1));
 625              		.loc 1 284 0 is_stmt 1
 626 02e8 48F28003 		movw	r3, #32896
 627 02ec C4F20203 		movt	r3, 16386
 628 02f0 5A68     		ldr	r2, [r3, #4]
 629 02f2 3B68     		ldr	r3, [r7, #0]
 630 02f4 22FA03F3 		lsr	r3, r2, r3
 631 02f8 DBB2     		uxtb	r3, r3
 632 02fa 03F00103 		and	r3, r3, #1
 633 02fe DBB2     		uxtb	r3, r3
 634 0300 39E0     		b	.L52
 635              	.L51:
 285:../Source Files/lpc17xx_gpio.c **** 	else if ((portNum == 2) && (edgeState == 0))
 636              		.loc 1 285 0
 637 0302 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 638 0304 022B     		cmp	r3, #2
 639 0306 0FD1     		bne	.L53
 640              		.loc 1 285 0 is_stmt 0 discriminator 1
 641 0308 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 642 030a 002B     		cmp	r3, #0
 643 030c 0CD1     		bne	.L53
 286:../Source Files/lpc17xx_gpio.c **** 		return ((FunctionalState)(((LPC_GPIOINT->IO2IntStatR)>>pinNum)& 0x1));
 644              		.loc 1 286 0 is_stmt 1
 645 030e 48F28003 		movw	r3, #32896
 646 0312 C4F20203 		movt	r3, 16386
 647 0316 5A6A     		ldr	r2, [r3, #36]
 648 0318 3B68     		ldr	r3, [r7, #0]
 649 031a 22FA03F3 		lsr	r3, r2, r3
 650 031e DBB2     		uxtb	r3, r3
 651 0320 03F00103 		and	r3, r3, #1
 652 0324 DBB2     		uxtb	r3, r3
 653 0326 26E0     		b	.L52
 654              	.L53:
 287:../Source Files/lpc17xx_gpio.c **** 	else if ((portNum == 0) && (edgeState == 1))//Falling Edge
 655              		.loc 1 287 0
 656 0328 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 657 032a 002B     		cmp	r3, #0
 658 032c 0FD1     		bne	.L54
 659              		.loc 1 287 0 is_stmt 0 discriminator 1
 660 032e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 661 0330 012B     		cmp	r3, #1
 662 0332 0CD1     		bne	.L54
 288:../Source Files/lpc17xx_gpio.c **** 		return ((FunctionalState)(((LPC_GPIOINT->IO0IntStatF)>>pinNum)& 0x1));
 663              		.loc 1 288 0 is_stmt 1
 664 0334 48F28003 		movw	r3, #32896
 665 0338 C4F20203 		movt	r3, 16386
 666 033c 9A68     		ldr	r2, [r3, #8]
 667 033e 3B68     		ldr	r3, [r7, #0]
 668 0340 22FA03F3 		lsr	r3, r2, r3
 669 0344 DBB2     		uxtb	r3, r3
 670 0346 03F00103 		and	r3, r3, #1
 671 034a DBB2     		uxtb	r3, r3
 672 034c 13E0     		b	.L52
 673              	.L54:
 289:../Source Files/lpc17xx_gpio.c **** 	else if ((portNum == 2) && (edgeState == 1))
 674              		.loc 1 289 0
 675 034e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 676 0350 022B     		cmp	r3, #2
 677 0352 0FD1     		bne	.L55
 678              		.loc 1 289 0 is_stmt 0 discriminator 1
 679 0354 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 680 0356 012B     		cmp	r3, #1
 681 0358 0CD1     		bne	.L55
 290:../Source Files/lpc17xx_gpio.c **** 		return ((FunctionalState)(((LPC_GPIOINT->IO2IntStatF)>>pinNum)& 0x1));
 682              		.loc 1 290 0 is_stmt 1
 683 035a 48F28003 		movw	r3, #32896
 684 035e C4F20203 		movt	r3, 16386
 685 0362 9A6A     		ldr	r2, [r3, #40]
 686 0364 3B68     		ldr	r3, [r7, #0]
 687 0366 22FA03F3 		lsr	r3, r2, r3
 688 036a DBB2     		uxtb	r3, r3
 689 036c 03F00103 		and	r3, r3, #1
 690 0370 DBB2     		uxtb	r3, r3
 691 0372 00E0     		b	.L52
 692              	.L55:
 291:../Source Files/lpc17xx_gpio.c **** 	else
 292:../Source Files/lpc17xx_gpio.c **** 		//Error
 293:../Source Files/lpc17xx_gpio.c **** 		while(1);
 693              		.loc 1 293 0 discriminator 1
 694 0374 FEE7     		b	.L55
 695              	.L52:
 294:../Source Files/lpc17xx_gpio.c **** }
 696              		.loc 1 294 0
 697 0376 1846     		mov	r0, r3
 698 0378 07F10C07 		add	r7, r7, #12
 699 037c BD46     		mov	sp, r7
 700 037e 80BC     		pop	{r7}
 701 0380 7047     		bx	lr
 702              		.cfi_endproc
 703              	.LFE63:
 705 0382 00BF     		.align	2
 706              		.global	GPIO_ClearInt
 707              		.thumb
 708              		.thumb_func
 710              	GPIO_ClearInt:
 711              	.LFB64:
 295:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 296:../Source Files/lpc17xx_gpio.c ****  * @brief		Clear GPIO interrupt (just used for P0.0-P0.30, P2.0-P2.13)
 297:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number to read value, should be: 0 or 2
 298:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits on GPIO to enable,
 299:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFFFFFF.
 300:../Source Files/lpc17xx_gpio.c ****  * @return		None
 301:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 302:../Source Files/lpc17xx_gpio.c **** void GPIO_ClearInt(uint8_t portNum, uint32_t bitValue)
 303:../Source Files/lpc17xx_gpio.c **** {
 712              		.loc 1 303 0
 713              		.cfi_startproc
 714              		@ args = 0, pretend = 0, frame = 8
 715              		@ frame_needed = 1, uses_anonymous_args = 0
 716              		@ link register save eliminated.
 717 0384 80B4     		push	{r7}
 718              	.LCFI27:
 719              		.cfi_def_cfa_offset 4
 720              		.cfi_offset 7, -4
 721 0386 83B0     		sub	sp, sp, #12
 722              	.LCFI28:
 723              		.cfi_def_cfa_offset 16
 724 0388 00AF     		add	r7, sp, #0
 725              	.LCFI29:
 726              		.cfi_def_cfa_register 7
 727 038a 0346     		mov	r3, r0
 728 038c 3960     		str	r1, [r7, #0]
 729 038e FB71     		strb	r3, [r7, #7]
 304:../Source Files/lpc17xx_gpio.c **** 	if(portNum == 0)
 730              		.loc 1 304 0
 731 0390 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 732 0392 002B     		cmp	r3, #0
 733 0394 06D1     		bne	.L57
 305:../Source Files/lpc17xx_gpio.c **** 		LPC_GPIOINT->IO0IntClr = bitValue;
 734              		.loc 1 305 0
 735 0396 48F28003 		movw	r3, #32896
 736 039a C4F20203 		movt	r3, 16386
 737 039e 3A68     		ldr	r2, [r7, #0]
 738 03a0 DA60     		str	r2, [r3, #12]
 739 03a2 0AE0     		b	.L56
 740              	.L57:
 306:../Source Files/lpc17xx_gpio.c **** 	else if (portNum == 2)
 741              		.loc 1 306 0
 742 03a4 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 743 03a6 022B     		cmp	r3, #2
 744 03a8 06D1     		bne	.L59
 307:../Source Files/lpc17xx_gpio.c **** 		LPC_GPIOINT->IO2IntClr = bitValue;
 745              		.loc 1 307 0
 746 03aa 48F28003 		movw	r3, #32896
 747 03ae C4F20203 		movt	r3, 16386
 748 03b2 3A68     		ldr	r2, [r7, #0]
 749 03b4 DA62     		str	r2, [r3, #44]
 750 03b6 00E0     		b	.L56
 751              	.L59:
 308:../Source Files/lpc17xx_gpio.c **** 	else
 309:../Source Files/lpc17xx_gpio.c **** 		//Invalid portNum
 310:../Source Files/lpc17xx_gpio.c **** 		while(1);
 752              		.loc 1 310 0 discriminator 1
 753 03b8 FEE7     		b	.L59
 754              	.L56:
 311:../Source Files/lpc17xx_gpio.c **** }
 755              		.loc 1 311 0
 756 03ba 07F10C07 		add	r7, r7, #12
 757 03be BD46     		mov	sp, r7
 758 03c0 80BC     		pop	{r7}
 759 03c2 7047     		bx	lr
 760              		.cfi_endproc
 761              	.LFE64:
 763              		.align	2
 764              		.global	FIO_SetDir
 765              		.thumb
 766              		.thumb_func
 768              	FIO_SetDir:
 769              	.LFB65:
 312:../Source Files/lpc17xx_gpio.c **** 
 313:../Source Files/lpc17xx_gpio.c **** /* FIO word accessible ----------------------------------------------------------------- */
 314:../Source Files/lpc17xx_gpio.c **** /* Stub function for FIO (word-accessible) style */
 315:../Source Files/lpc17xx_gpio.c **** 
 316:../Source Files/lpc17xx_gpio.c **** /**
 317:../Source Files/lpc17xx_gpio.c ****  * @brief The same with GPIO_SetDir()
 318:../Source Files/lpc17xx_gpio.c ****  */
 319:../Source Files/lpc17xx_gpio.c **** void FIO_SetDir(uint8_t portNum, uint32_t bitValue, uint8_t dir)
 320:../Source Files/lpc17xx_gpio.c **** {
 770              		.loc 1 320 0
 771              		.cfi_startproc
 772              		@ args = 0, pretend = 0, frame = 8
 773              		@ frame_needed = 1, uses_anonymous_args = 0
 774 03c4 80B5     		push	{r7, lr}
 775              	.LCFI30:
 776              		.cfi_def_cfa_offset 8
 777              		.cfi_offset 7, -8
 778              		.cfi_offset 14, -4
 779 03c6 82B0     		sub	sp, sp, #8
 780              	.LCFI31:
 781              		.cfi_def_cfa_offset 16
 782 03c8 00AF     		add	r7, sp, #0
 783              	.LCFI32:
 784              		.cfi_def_cfa_register 7
 785 03ca 3960     		str	r1, [r7, #0]
 786 03cc 1346     		mov	r3, r2
 787 03ce 0246     		mov	r2, r0
 788 03d0 FA71     		strb	r2, [r7, #7]
 789 03d2 BB71     		strb	r3, [r7, #6]
 321:../Source Files/lpc17xx_gpio.c **** 	GPIO_SetDir(portNum, bitValue, dir);
 790              		.loc 1 321 0
 791 03d4 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 792 03d6 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 793 03d8 1046     		mov	r0, r2
 794 03da 3968     		ldr	r1, [r7, #0]
 795 03dc 1A46     		mov	r2, r3
 796 03de FFF7FEFF 		bl	GPIO_SetDir
 322:../Source Files/lpc17xx_gpio.c **** }
 797              		.loc 1 322 0
 798 03e2 07F10807 		add	r7, r7, #8
 799 03e6 BD46     		mov	sp, r7
 800 03e8 80BD     		pop	{r7, pc}
 801              		.cfi_endproc
 802              	.LFE65:
 804 03ea 00BF     		.align	2
 805              		.global	FIO_SetValue
 806              		.thumb
 807              		.thumb_func
 809              	FIO_SetValue:
 810              	.LFB66:
 323:../Source Files/lpc17xx_gpio.c **** 
 324:../Source Files/lpc17xx_gpio.c **** /**
 325:../Source Files/lpc17xx_gpio.c ****  * @brief The same with GPIO_SetValue()
 326:../Source Files/lpc17xx_gpio.c ****  */
 327:../Source Files/lpc17xx_gpio.c **** void FIO_SetValue(uint8_t portNum, uint32_t bitValue)
 328:../Source Files/lpc17xx_gpio.c **** {
 811              		.loc 1 328 0
 812              		.cfi_startproc
 813              		@ args = 0, pretend = 0, frame = 8
 814              		@ frame_needed = 1, uses_anonymous_args = 0
 815 03ec 80B5     		push	{r7, lr}
 816              	.LCFI33:
 817              		.cfi_def_cfa_offset 8
 818              		.cfi_offset 7, -8
 819              		.cfi_offset 14, -4
 820 03ee 82B0     		sub	sp, sp, #8
 821              	.LCFI34:
 822              		.cfi_def_cfa_offset 16
 823 03f0 00AF     		add	r7, sp, #0
 824              	.LCFI35:
 825              		.cfi_def_cfa_register 7
 826 03f2 0346     		mov	r3, r0
 827 03f4 3960     		str	r1, [r7, #0]
 828 03f6 FB71     		strb	r3, [r7, #7]
 329:../Source Files/lpc17xx_gpio.c **** 	GPIO_SetValue(portNum, bitValue);
 829              		.loc 1 329 0
 830 03f8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 831 03fa 1846     		mov	r0, r3
 832 03fc 3968     		ldr	r1, [r7, #0]
 833 03fe FFF7FEFF 		bl	GPIO_SetValue
 330:../Source Files/lpc17xx_gpio.c **** }
 834              		.loc 1 330 0
 835 0402 07F10807 		add	r7, r7, #8
 836 0406 BD46     		mov	sp, r7
 837 0408 80BD     		pop	{r7, pc}
 838              		.cfi_endproc
 839              	.LFE66:
 841 040a 00BF     		.align	2
 842              		.global	FIO_ClearValue
 843              		.thumb
 844              		.thumb_func
 846              	FIO_ClearValue:
 847              	.LFB67:
 331:../Source Files/lpc17xx_gpio.c **** 
 332:../Source Files/lpc17xx_gpio.c **** /**
 333:../Source Files/lpc17xx_gpio.c ****  * @brief The same with GPIO_ClearValue()
 334:../Source Files/lpc17xx_gpio.c ****  */
 335:../Source Files/lpc17xx_gpio.c **** void FIO_ClearValue(uint8_t portNum, uint32_t bitValue)
 336:../Source Files/lpc17xx_gpio.c **** {
 848              		.loc 1 336 0
 849              		.cfi_startproc
 850              		@ args = 0, pretend = 0, frame = 8
 851              		@ frame_needed = 1, uses_anonymous_args = 0
 852 040c 80B5     		push	{r7, lr}
 853              	.LCFI36:
 854              		.cfi_def_cfa_offset 8
 855              		.cfi_offset 7, -8
 856              		.cfi_offset 14, -4
 857 040e 82B0     		sub	sp, sp, #8
 858              	.LCFI37:
 859              		.cfi_def_cfa_offset 16
 860 0410 00AF     		add	r7, sp, #0
 861              	.LCFI38:
 862              		.cfi_def_cfa_register 7
 863 0412 0346     		mov	r3, r0
 864 0414 3960     		str	r1, [r7, #0]
 865 0416 FB71     		strb	r3, [r7, #7]
 337:../Source Files/lpc17xx_gpio.c **** 	GPIO_ClearValue(portNum, bitValue);
 866              		.loc 1 337 0
 867 0418 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 868 041a 1846     		mov	r0, r3
 869 041c 3968     		ldr	r1, [r7, #0]
 870 041e FFF7FEFF 		bl	GPIO_ClearValue
 338:../Source Files/lpc17xx_gpio.c **** }
 871              		.loc 1 338 0
 872 0422 07F10807 		add	r7, r7, #8
 873 0426 BD46     		mov	sp, r7
 874 0428 80BD     		pop	{r7, pc}
 875              		.cfi_endproc
 876              	.LFE67:
 878 042a 00BF     		.align	2
 879              		.global	FIO_ReadValue
 880              		.thumb
 881              		.thumb_func
 883              	FIO_ReadValue:
 884              	.LFB68:
 339:../Source Files/lpc17xx_gpio.c **** 
 340:../Source Files/lpc17xx_gpio.c **** /**
 341:../Source Files/lpc17xx_gpio.c ****  * @brief The same with GPIO_ReadValue()
 342:../Source Files/lpc17xx_gpio.c ****  */
 343:../Source Files/lpc17xx_gpio.c **** uint32_t FIO_ReadValue(uint8_t portNum)
 344:../Source Files/lpc17xx_gpio.c **** {
 885              		.loc 1 344 0
 886              		.cfi_startproc
 887              		@ args = 0, pretend = 0, frame = 8
 888              		@ frame_needed = 1, uses_anonymous_args = 0
 889 042c 80B5     		push	{r7, lr}
 890              	.LCFI39:
 891              		.cfi_def_cfa_offset 8
 892              		.cfi_offset 7, -8
 893              		.cfi_offset 14, -4
 894 042e 82B0     		sub	sp, sp, #8
 895              	.LCFI40:
 896              		.cfi_def_cfa_offset 16
 897 0430 00AF     		add	r7, sp, #0
 898              	.LCFI41:
 899              		.cfi_def_cfa_register 7
 900 0432 0346     		mov	r3, r0
 901 0434 FB71     		strb	r3, [r7, #7]
 345:../Source Files/lpc17xx_gpio.c **** 	return (GPIO_ReadValue(portNum));
 902              		.loc 1 345 0
 903 0436 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 904 0438 1846     		mov	r0, r3
 905 043a FFF7FEFF 		bl	GPIO_ReadValue
 906 043e 0346     		mov	r3, r0
 346:../Source Files/lpc17xx_gpio.c **** }
 907              		.loc 1 346 0
 908 0440 1846     		mov	r0, r3
 909 0442 07F10807 		add	r7, r7, #8
 910 0446 BD46     		mov	sp, r7
 911 0448 80BD     		pop	{r7, pc}
 912              		.cfi_endproc
 913              	.LFE68:
 915 044a 00BF     		.align	2
 916              		.global	FIO_IntCmd
 917              		.thumb
 918              		.thumb_func
 920              	FIO_IntCmd:
 921              	.LFB69:
 347:../Source Files/lpc17xx_gpio.c **** 
 348:../Source Files/lpc17xx_gpio.c **** /**
 349:../Source Files/lpc17xx_gpio.c ****  * @brief The same with GPIO_IntCmd()
 350:../Source Files/lpc17xx_gpio.c ****  */
 351:../Source Files/lpc17xx_gpio.c **** void FIO_IntCmd(uint8_t portNum, uint32_t bitValue, uint8_t edgeState)
 352:../Source Files/lpc17xx_gpio.c **** {
 922              		.loc 1 352 0
 923              		.cfi_startproc
 924              		@ args = 0, pretend = 0, frame = 8
 925              		@ frame_needed = 1, uses_anonymous_args = 0
 926 044c 80B5     		push	{r7, lr}
 927              	.LCFI42:
 928              		.cfi_def_cfa_offset 8
 929              		.cfi_offset 7, -8
 930              		.cfi_offset 14, -4
 931 044e 82B0     		sub	sp, sp, #8
 932              	.LCFI43:
 933              		.cfi_def_cfa_offset 16
 934 0450 00AF     		add	r7, sp, #0
 935              	.LCFI44:
 936              		.cfi_def_cfa_register 7
 937 0452 3960     		str	r1, [r7, #0]
 938 0454 1346     		mov	r3, r2
 939 0456 0246     		mov	r2, r0
 940 0458 FA71     		strb	r2, [r7, #7]
 941 045a BB71     		strb	r3, [r7, #6]
 353:../Source Files/lpc17xx_gpio.c **** 	GPIO_IntCmd(portNum, bitValue, edgeState);
 942              		.loc 1 353 0
 943 045c FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 944 045e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 945 0460 1046     		mov	r0, r2
 946 0462 3968     		ldr	r1, [r7, #0]
 947 0464 1A46     		mov	r2, r3
 948 0466 FFF7FEFF 		bl	GPIO_IntCmd
 354:../Source Files/lpc17xx_gpio.c **** }
 949              		.loc 1 354 0
 950 046a 07F10807 		add	r7, r7, #8
 951 046e BD46     		mov	sp, r7
 952 0470 80BD     		pop	{r7, pc}
 953              		.cfi_endproc
 954              	.LFE69:
 956 0472 00BF     		.align	2
 957              		.global	FIO_GetIntStatus
 958              		.thumb
 959              		.thumb_func
 961              	FIO_GetIntStatus:
 962              	.LFB70:
 355:../Source Files/lpc17xx_gpio.c **** 
 356:../Source Files/lpc17xx_gpio.c **** /**
 357:../Source Files/lpc17xx_gpio.c ****  * @brief The same with GPIO_GetIntStatus()
 358:../Source Files/lpc17xx_gpio.c ****  */
 359:../Source Files/lpc17xx_gpio.c **** FunctionalState FIO_GetIntStatus(uint8_t portNum, uint32_t pinNum, uint8_t edgeState)
 360:../Source Files/lpc17xx_gpio.c **** {
 963              		.loc 1 360 0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 8
 966              		@ frame_needed = 1, uses_anonymous_args = 0
 967 0474 80B5     		push	{r7, lr}
 968              	.LCFI45:
 969              		.cfi_def_cfa_offset 8
 970              		.cfi_offset 7, -8
 971              		.cfi_offset 14, -4
 972 0476 82B0     		sub	sp, sp, #8
 973              	.LCFI46:
 974              		.cfi_def_cfa_offset 16
 975 0478 00AF     		add	r7, sp, #0
 976              	.LCFI47:
 977              		.cfi_def_cfa_register 7
 978 047a 3960     		str	r1, [r7, #0]
 979 047c 1346     		mov	r3, r2
 980 047e 0246     		mov	r2, r0
 981 0480 FA71     		strb	r2, [r7, #7]
 982 0482 BB71     		strb	r3, [r7, #6]
 361:../Source Files/lpc17xx_gpio.c **** 	return (GPIO_GetIntStatus(portNum, pinNum, edgeState));
 983              		.loc 1 361 0
 984 0484 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 985 0486 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 986 0488 1046     		mov	r0, r2
 987 048a 3968     		ldr	r1, [r7, #0]
 988 048c 1A46     		mov	r2, r3
 989 048e FFF7FEFF 		bl	GPIO_GetIntStatus
 990 0492 0346     		mov	r3, r0
 362:../Source Files/lpc17xx_gpio.c **** }
 991              		.loc 1 362 0
 992 0494 1846     		mov	r0, r3
 993 0496 07F10807 		add	r7, r7, #8
 994 049a BD46     		mov	sp, r7
 995 049c 80BD     		pop	{r7, pc}
 996              		.cfi_endproc
 997              	.LFE70:
 999 049e 00BF     		.align	2
 1000              		.global	FIO_ClearInt
 1001              		.thumb
 1002              		.thumb_func
 1004              	FIO_ClearInt:
 1005              	.LFB71:
 363:../Source Files/lpc17xx_gpio.c **** 
 364:../Source Files/lpc17xx_gpio.c **** /**
 365:../Source Files/lpc17xx_gpio.c ****  * @brief The same with GPIO_ClearInt()
 366:../Source Files/lpc17xx_gpio.c ****  */
 367:../Source Files/lpc17xx_gpio.c **** void FIO_ClearInt(uint8_t portNum, uint32_t bitValue)
 368:../Source Files/lpc17xx_gpio.c **** {
 1006              		.loc 1 368 0
 1007              		.cfi_startproc
 1008              		@ args = 0, pretend = 0, frame = 8
 1009              		@ frame_needed = 1, uses_anonymous_args = 0
 1010 04a0 80B5     		push	{r7, lr}
 1011              	.LCFI48:
 1012              		.cfi_def_cfa_offset 8
 1013              		.cfi_offset 7, -8
 1014              		.cfi_offset 14, -4
 1015 04a2 82B0     		sub	sp, sp, #8
 1016              	.LCFI49:
 1017              		.cfi_def_cfa_offset 16
 1018 04a4 00AF     		add	r7, sp, #0
 1019              	.LCFI50:
 1020              		.cfi_def_cfa_register 7
 1021 04a6 0346     		mov	r3, r0
 1022 04a8 3960     		str	r1, [r7, #0]
 1023 04aa FB71     		strb	r3, [r7, #7]
 369:../Source Files/lpc17xx_gpio.c **** 	GPIO_ClearInt(portNum, bitValue);
 1024              		.loc 1 369 0
 1025 04ac FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1026 04ae 1846     		mov	r0, r3
 1027 04b0 3968     		ldr	r1, [r7, #0]
 1028 04b2 FFF7FEFF 		bl	GPIO_ClearInt
 370:../Source Files/lpc17xx_gpio.c **** }
 1029              		.loc 1 370 0
 1030 04b6 07F10807 		add	r7, r7, #8
 1031 04ba BD46     		mov	sp, r7
 1032 04bc 80BD     		pop	{r7, pc}
 1033              		.cfi_endproc
 1034              	.LFE71:
 1036 04be 00BF     		.align	2
 1037              		.global	FIO_SetMask
 1038              		.thumb
 1039              		.thumb_func
 1041              	FIO_SetMask:
 1042              	.LFB72:
 371:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 372:../Source Files/lpc17xx_gpio.c ****  * @brief		Set mask value for bits in FIO port
 373:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 374:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set,
 375:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFFFFFF.
 376:../Source Files/lpc17xx_gpio.c ****  * @param[in]	maskValue	Mask value contains state value for each bit:
 377:../Source Files/lpc17xx_gpio.c ****  * 							- 0: not mask.
 378:../Source Files/lpc17xx_gpio.c ****  * 							- 1: mask.
 379:../Source Files/lpc17xx_gpio.c ****  * @return		None
 380:../Source Files/lpc17xx_gpio.c ****  *
 381:../Source Files/lpc17xx_gpio.c ****  * Note:
 382:../Source Files/lpc17xx_gpio.c ****  * - All remaining bits that are not activated in bitValue (value '0')
 383:../Source Files/lpc17xx_gpio.c ****  * will not be effected by this function.
 384:../Source Files/lpc17xx_gpio.c ****  * - After executing this function, in mask register, value '0' on each bit
 385:../Source Files/lpc17xx_gpio.c ****  * enables an access to the corresponding physical pin via a read or write access,
 386:../Source Files/lpc17xx_gpio.c ****  * while value '1' on bit (masked) that corresponding pin will not be changed
 387:../Source Files/lpc17xx_gpio.c ****  * with write access and if read, will not be reflected in the updated pin.
 388:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 389:../Source Files/lpc17xx_gpio.c **** void FIO_SetMask(uint8_t portNum, uint32_t bitValue, uint8_t maskValue)
 390:../Source Files/lpc17xx_gpio.c **** {
 1043              		.loc 1 390 0
 1044              		.cfi_startproc
 1045              		@ args = 0, pretend = 0, frame = 16
 1046              		@ frame_needed = 1, uses_anonymous_args = 0
 1047 04c0 80B5     		push	{r7, lr}
 1048              	.LCFI51:
 1049              		.cfi_def_cfa_offset 8
 1050              		.cfi_offset 7, -8
 1051              		.cfi_offset 14, -4
 1052 04c2 84B0     		sub	sp, sp, #16
 1053              	.LCFI52:
 1054              		.cfi_def_cfa_offset 24
 1055 04c4 00AF     		add	r7, sp, #0
 1056              	.LCFI53:
 1057              		.cfi_def_cfa_register 7
 1058 04c6 3960     		str	r1, [r7, #0]
 1059 04c8 1346     		mov	r3, r2
 1060 04ca 0246     		mov	r2, r0
 1061 04cc FA71     		strb	r2, [r7, #7]
 1062 04ce BB71     		strb	r3, [r7, #6]
 391:../Source Files/lpc17xx_gpio.c **** 	LPC_GPIO_TypeDef *pFIO = GPIO_GetPointer(portNum);
 1063              		.loc 1 391 0
 1064 04d0 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1065 04d2 1846     		mov	r0, r3
 1066 04d4 FFF794FD 		bl	GPIO_GetPointer
 1067 04d8 F860     		str	r0, [r7, #12]
 392:../Source Files/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1068              		.loc 1 392 0
 1069 04da FB68     		ldr	r3, [r7, #12]
 1070 04dc 002B     		cmp	r3, #0
 1071 04de 11D0     		beq	.L69
 393:../Source Files/lpc17xx_gpio.c **** 		// Mask
 394:../Source Files/lpc17xx_gpio.c **** 		if (maskValue){
 1072              		.loc 1 394 0
 1073 04e0 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1074 04e2 002B     		cmp	r3, #0
 1075 04e4 06D0     		beq	.L71
 395:../Source Files/lpc17xx_gpio.c **** 			pFIO->FIOMASK |= bitValue;
 1076              		.loc 1 395 0
 1077 04e6 FB68     		ldr	r3, [r7, #12]
 1078 04e8 1A69     		ldr	r2, [r3, #16]
 1079 04ea 3B68     		ldr	r3, [r7, #0]
 1080 04ec 1A43     		orrs	r2, r2, r3
 1081 04ee FB68     		ldr	r3, [r7, #12]
 1082 04f0 1A61     		str	r2, [r3, #16]
 1083 04f2 07E0     		b	.L69
 1084              	.L71:
 396:../Source Files/lpc17xx_gpio.c **** 		}
 397:../Source Files/lpc17xx_gpio.c **** 		// Un-mask
 398:../Source Files/lpc17xx_gpio.c **** 		else {
 399:../Source Files/lpc17xx_gpio.c **** 			pFIO->FIOMASK &= ~bitValue;
 1085              		.loc 1 399 0
 1086 04f4 FB68     		ldr	r3, [r7, #12]
 1087 04f6 1A69     		ldr	r2, [r3, #16]
 1088 04f8 3B68     		ldr	r3, [r7, #0]
 1089 04fa 6FEA0303 		mvn	r3, r3
 1090 04fe 1A40     		ands	r2, r2, r3
 1091 0500 FB68     		ldr	r3, [r7, #12]
 1092 0502 1A61     		str	r2, [r3, #16]
 1093              	.L69:
 400:../Source Files/lpc17xx_gpio.c **** 		}
 401:../Source Files/lpc17xx_gpio.c **** 	}
 402:../Source Files/lpc17xx_gpio.c **** }
 1094              		.loc 1 402 0
 1095 0504 07F11007 		add	r7, r7, #16
 1096 0508 BD46     		mov	sp, r7
 1097 050a 80BD     		pop	{r7, pc}
 1098              		.cfi_endproc
 1099              	.LFE72:
 1101              		.align	2
 1102              		.global	FIO_HalfWordSetDir
 1103              		.thumb
 1104              		.thumb_func
 1106              	FIO_HalfWordSetDir:
 1107              	.LFB73:
 403:../Source Files/lpc17xx_gpio.c **** 
 404:../Source Files/lpc17xx_gpio.c **** 
 405:../Source Files/lpc17xx_gpio.c **** /* FIO halfword accessible ------------------------------------------------------------- */
 406:../Source Files/lpc17xx_gpio.c **** 
 407:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 408:../Source Files/lpc17xx_gpio.c ****  * @brief		Set direction for FIO port in halfword accessible style
 409:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 410:../Source Files/lpc17xx_gpio.c ****  * @param[in]	halfwordNum	HalfWord part number, should be 0 (lower) or 1(upper)
 411:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set direction,
 412:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFF.
 413:../Source Files/lpc17xx_gpio.c ****  * @param[in]	dir			Direction value, should be:
 414:../Source Files/lpc17xx_gpio.c ****  * 							- 0: Input.
 415:../Source Files/lpc17xx_gpio.c ****  * 							- 1: Output.
 416:../Source Files/lpc17xx_gpio.c ****  * @return		None
 417:../Source Files/lpc17xx_gpio.c ****  *
 418:../Source Files/lpc17xx_gpio.c ****  * Note: All remaining bits that are not activated in bitValue (value '0')
 419:../Source Files/lpc17xx_gpio.c ****  * will not be effected by this function.
 420:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 421:../Source Files/lpc17xx_gpio.c **** void FIO_HalfWordSetDir(uint8_t portNum, uint8_t halfwordNum, uint16_t bitValue, uint8_t dir)
 422:../Source Files/lpc17xx_gpio.c **** {
 1108              		.loc 1 422 0
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 16
 1111              		@ frame_needed = 1, uses_anonymous_args = 0
 1112 050c 80B5     		push	{r7, lr}
 1113              	.LCFI54:
 1114              		.cfi_def_cfa_offset 8
 1115              		.cfi_offset 7, -8
 1116              		.cfi_offset 14, -4
 1117 050e 84B0     		sub	sp, sp, #16
 1118              	.LCFI55:
 1119              		.cfi_def_cfa_offset 24
 1120 0510 00AF     		add	r7, sp, #0
 1121              	.LCFI56:
 1122              		.cfi_def_cfa_register 7
 1123 0512 F871     		strb	r0, [r7, #7]
 1124 0514 B971     		strb	r1, [r7, #6]
 1125 0516 BA80     		strh	r2, [r7, #4]	@ movhi
 1126 0518 FB70     		strb	r3, [r7, #3]
 423:../Source Files/lpc17xx_gpio.c **** 	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
 1127              		.loc 1 423 0
 1128 051a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1129 051c 1846     		mov	r0, r3
 1130 051e FFF7ADFD 		bl	FIO_HalfWordGetPointer
 1131 0522 F860     		str	r0, [r7, #12]
 424:../Source Files/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1132              		.loc 1 424 0
 1133 0524 FB68     		ldr	r3, [r7, #12]
 1134 0526 002B     		cmp	r3, #0
 1135 0528 35D0     		beq	.L72
 425:../Source Files/lpc17xx_gpio.c **** 		// Output direction
 426:../Source Files/lpc17xx_gpio.c **** 		if (dir) {
 1136              		.loc 1 426 0
 1137 052a FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1138 052c 002B     		cmp	r3, #0
 1139 052e 14D0     		beq	.L74
 427:../Source Files/lpc17xx_gpio.c **** 			// Upper
 428:../Source Files/lpc17xx_gpio.c **** 			if(halfwordNum) {
 1140              		.loc 1 428 0
 1141 0530 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1142 0532 002B     		cmp	r3, #0
 1143 0534 08D0     		beq	.L75
 429:../Source Files/lpc17xx_gpio.c **** 				pFIO->FIODIRU |= bitValue;
 1144              		.loc 1 429 0
 1145 0536 FB68     		ldr	r3, [r7, #12]
 1146 0538 5B88     		ldrh	r3, [r3, #2]	@ movhi
 1147 053a 9AB2     		uxth	r2, r3
 1148 053c BB88     		ldrh	r3, [r7, #4]	@ movhi
 1149 053e 1343     		orrs	r3, r3, r2
 1150 0540 9AB2     		uxth	r2, r3
 1151 0542 FB68     		ldr	r3, [r7, #12]
 1152 0544 5A80     		strh	r2, [r3, #2]	@ movhi
 1153 0546 26E0     		b	.L72
 1154              	.L75:
 430:../Source Files/lpc17xx_gpio.c **** 			}
 431:../Source Files/lpc17xx_gpio.c **** 			// lower
 432:../Source Files/lpc17xx_gpio.c **** 			else {
 433:../Source Files/lpc17xx_gpio.c **** 				pFIO->FIODIRL |= bitValue;
 1155              		.loc 1 433 0
 1156 0548 FB68     		ldr	r3, [r7, #12]
 1157 054a 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1158 054c 9AB2     		uxth	r2, r3
 1159 054e BB88     		ldrh	r3, [r7, #4]	@ movhi
 1160 0550 1343     		orrs	r3, r3, r2
 1161 0552 9AB2     		uxth	r2, r3
 1162 0554 FB68     		ldr	r3, [r7, #12]
 1163 0556 1A80     		strh	r2, [r3, #0]	@ movhi
 1164 0558 1DE0     		b	.L72
 1165              	.L74:
 434:../Source Files/lpc17xx_gpio.c **** 			}
 435:../Source Files/lpc17xx_gpio.c **** 		}
 436:../Source Files/lpc17xx_gpio.c **** 		// Input direction
 437:../Source Files/lpc17xx_gpio.c **** 		else {
 438:../Source Files/lpc17xx_gpio.c **** 			// Upper
 439:../Source Files/lpc17xx_gpio.c **** 			if(halfwordNum) {
 1166              		.loc 1 439 0
 1167 055a BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1168 055c 002B     		cmp	r3, #0
 1169 055e 0DD0     		beq	.L76
 440:../Source Files/lpc17xx_gpio.c **** 				pFIO->FIODIRU &= ~bitValue;
 1170              		.loc 1 440 0
 1171 0560 FB68     		ldr	r3, [r7, #12]
 1172 0562 5B88     		ldrh	r3, [r3, #2]	@ movhi
 1173 0564 9BB2     		uxth	r3, r3
 1174 0566 9AB2     		uxth	r2, r3
 1175 0568 BB88     		ldrh	r3, [r7, #4]
 1176 056a 6FEA0303 		mvn	r3, r3
 1177 056e 9BB2     		uxth	r3, r3
 1178 0570 1340     		ands	r3, r3, r2
 1179 0572 9BB2     		uxth	r3, r3
 1180 0574 9AB2     		uxth	r2, r3
 1181 0576 FB68     		ldr	r3, [r7, #12]
 1182 0578 5A80     		strh	r2, [r3, #2]	@ movhi
 1183 057a 0CE0     		b	.L72
 1184              	.L76:
 441:../Source Files/lpc17xx_gpio.c **** 			}
 442:../Source Files/lpc17xx_gpio.c **** 			// lower
 443:../Source Files/lpc17xx_gpio.c **** 			else {
 444:../Source Files/lpc17xx_gpio.c **** 				pFIO->FIODIRL &= ~bitValue;
 1185              		.loc 1 444 0
 1186 057c FB68     		ldr	r3, [r7, #12]
 1187 057e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1188 0580 9BB2     		uxth	r3, r3
 1189 0582 9AB2     		uxth	r2, r3
 1190 0584 BB88     		ldrh	r3, [r7, #4]
 1191 0586 6FEA0303 		mvn	r3, r3
 1192 058a 9BB2     		uxth	r3, r3
 1193 058c 1340     		ands	r3, r3, r2
 1194 058e 9BB2     		uxth	r3, r3
 1195 0590 9AB2     		uxth	r2, r3
 1196 0592 FB68     		ldr	r3, [r7, #12]
 1197 0594 1A80     		strh	r2, [r3, #0]	@ movhi
 1198              	.L72:
 445:../Source Files/lpc17xx_gpio.c **** 			}
 446:../Source Files/lpc17xx_gpio.c **** 		}
 447:../Source Files/lpc17xx_gpio.c **** 	}
 448:../Source Files/lpc17xx_gpio.c **** }
 1199              		.loc 1 448 0
 1200 0596 07F11007 		add	r7, r7, #16
 1201 059a BD46     		mov	sp, r7
 1202 059c 80BD     		pop	{r7, pc}
 1203              		.cfi_endproc
 1204              	.LFE73:
 1206 059e 00BF     		.align	2
 1207              		.global	FIO_HalfWordSetMask
 1208              		.thumb
 1209              		.thumb_func
 1211              	FIO_HalfWordSetMask:
 1212              	.LFB74:
 449:../Source Files/lpc17xx_gpio.c **** 
 450:../Source Files/lpc17xx_gpio.c **** 
 451:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 452:../Source Files/lpc17xx_gpio.c ****  * @brief		Set mask value for bits in FIO port in halfword accessible style
 453:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 454:../Source Files/lpc17xx_gpio.c ****  * @param[in]	halfwordNum	HalfWord part number, should be 0 (lower) or 1(upper)
 455:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set,
 456:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFF.
 457:../Source Files/lpc17xx_gpio.c ****  * @param[in]	maskValue	Mask value contains state value for each bit:
 458:../Source Files/lpc17xx_gpio.c ****  * 					- 0: not mask.
 459:../Source Files/lpc17xx_gpio.c ****  * 					- 1: mask.
 460:../Source Files/lpc17xx_gpio.c ****  * @return		None
 461:../Source Files/lpc17xx_gpio.c ****  *
 462:../Source Files/lpc17xx_gpio.c ****  * Note:
 463:../Source Files/lpc17xx_gpio.c ****  * - All remaining bits that are not activated in bitValue (value '0')
 464:../Source Files/lpc17xx_gpio.c ****  * will not be effected by this function.
 465:../Source Files/lpc17xx_gpio.c ****  * - After executing this function, in mask register, value '0' on each bit
 466:../Source Files/lpc17xx_gpio.c ****  * enables an access to the corresponding physical pin via a read or write access,
 467:../Source Files/lpc17xx_gpio.c ****  * while value '1' on bit (masked) that corresponding pin will not be changed
 468:../Source Files/lpc17xx_gpio.c ****  * with write access and if read, will not be reflected in the updated pin.
 469:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 470:../Source Files/lpc17xx_gpio.c **** void FIO_HalfWordSetMask(uint8_t portNum, uint8_t halfwordNum, uint16_t bitValue, uint8_t maskValue
 471:../Source Files/lpc17xx_gpio.c **** {
 1213              		.loc 1 471 0
 1214              		.cfi_startproc
 1215              		@ args = 0, pretend = 0, frame = 16
 1216              		@ frame_needed = 1, uses_anonymous_args = 0
 1217 05a0 80B5     		push	{r7, lr}
 1218              	.LCFI57:
 1219              		.cfi_def_cfa_offset 8
 1220              		.cfi_offset 7, -8
 1221              		.cfi_offset 14, -4
 1222 05a2 84B0     		sub	sp, sp, #16
 1223              	.LCFI58:
 1224              		.cfi_def_cfa_offset 24
 1225 05a4 00AF     		add	r7, sp, #0
 1226              	.LCFI59:
 1227              		.cfi_def_cfa_register 7
 1228 05a6 F871     		strb	r0, [r7, #7]
 1229 05a8 B971     		strb	r1, [r7, #6]
 1230 05aa BA80     		strh	r2, [r7, #4]	@ movhi
 1231 05ac FB70     		strb	r3, [r7, #3]
 472:../Source Files/lpc17xx_gpio.c **** 	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
 1232              		.loc 1 472 0
 1233 05ae FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1234 05b0 1846     		mov	r0, r3
 1235 05b2 FFF763FD 		bl	FIO_HalfWordGetPointer
 1236 05b6 F860     		str	r0, [r7, #12]
 473:../Source Files/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1237              		.loc 1 473 0
 1238 05b8 FB68     		ldr	r3, [r7, #12]
 1239 05ba 002B     		cmp	r3, #0
 1240 05bc 35D0     		beq	.L77
 474:../Source Files/lpc17xx_gpio.c **** 		// Mask
 475:../Source Files/lpc17xx_gpio.c **** 		if (maskValue){
 1241              		.loc 1 475 0
 1242 05be FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1243 05c0 002B     		cmp	r3, #0
 1244 05c2 14D0     		beq	.L79
 476:../Source Files/lpc17xx_gpio.c **** 			// Upper
 477:../Source Files/lpc17xx_gpio.c **** 			if(halfwordNum) {
 1245              		.loc 1 477 0
 1246 05c4 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1247 05c6 002B     		cmp	r3, #0
 1248 05c8 08D0     		beq	.L80
 478:../Source Files/lpc17xx_gpio.c **** 				pFIO->FIOMASKU |= bitValue;
 1249              		.loc 1 478 0
 1250 05ca FB68     		ldr	r3, [r7, #12]
 1251 05cc 5B8A     		ldrh	r3, [r3, #18]	@ movhi
 1252 05ce 9AB2     		uxth	r2, r3
 1253 05d0 BB88     		ldrh	r3, [r7, #4]	@ movhi
 1254 05d2 1343     		orrs	r3, r3, r2
 1255 05d4 9AB2     		uxth	r2, r3
 1256 05d6 FB68     		ldr	r3, [r7, #12]
 1257 05d8 5A82     		strh	r2, [r3, #18]	@ movhi
 1258 05da 26E0     		b	.L77
 1259              	.L80:
 479:../Source Files/lpc17xx_gpio.c **** 			}
 480:../Source Files/lpc17xx_gpio.c **** 			// lower
 481:../Source Files/lpc17xx_gpio.c **** 			else {
 482:../Source Files/lpc17xx_gpio.c **** 				pFIO->FIOMASKL |= bitValue;
 1260              		.loc 1 482 0
 1261 05dc FB68     		ldr	r3, [r7, #12]
 1262 05de 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 1263 05e0 9AB2     		uxth	r2, r3
 1264 05e2 BB88     		ldrh	r3, [r7, #4]	@ movhi
 1265 05e4 1343     		orrs	r3, r3, r2
 1266 05e6 9AB2     		uxth	r2, r3
 1267 05e8 FB68     		ldr	r3, [r7, #12]
 1268 05ea 1A82     		strh	r2, [r3, #16]	@ movhi
 1269 05ec 1DE0     		b	.L77
 1270              	.L79:
 483:../Source Files/lpc17xx_gpio.c **** 			}
 484:../Source Files/lpc17xx_gpio.c **** 		}
 485:../Source Files/lpc17xx_gpio.c **** 		// Un-mask
 486:../Source Files/lpc17xx_gpio.c **** 		else {
 487:../Source Files/lpc17xx_gpio.c **** 			// Upper
 488:../Source Files/lpc17xx_gpio.c **** 			if(halfwordNum) {
 1271              		.loc 1 488 0
 1272 05ee BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1273 05f0 002B     		cmp	r3, #0
 1274 05f2 0DD0     		beq	.L81
 489:../Source Files/lpc17xx_gpio.c **** 				pFIO->FIOMASKU &= ~bitValue;
 1275              		.loc 1 489 0
 1276 05f4 FB68     		ldr	r3, [r7, #12]
 1277 05f6 5B8A     		ldrh	r3, [r3, #18]	@ movhi
 1278 05f8 9BB2     		uxth	r3, r3
 1279 05fa 9AB2     		uxth	r2, r3
 1280 05fc BB88     		ldrh	r3, [r7, #4]
 1281 05fe 6FEA0303 		mvn	r3, r3
 1282 0602 9BB2     		uxth	r3, r3
 1283 0604 1340     		ands	r3, r3, r2
 1284 0606 9BB2     		uxth	r3, r3
 1285 0608 9AB2     		uxth	r2, r3
 1286 060a FB68     		ldr	r3, [r7, #12]
 1287 060c 5A82     		strh	r2, [r3, #18]	@ movhi
 1288 060e 0CE0     		b	.L77
 1289              	.L81:
 490:../Source Files/lpc17xx_gpio.c **** 			}
 491:../Source Files/lpc17xx_gpio.c **** 			// lower
 492:../Source Files/lpc17xx_gpio.c **** 			else {
 493:../Source Files/lpc17xx_gpio.c **** 				pFIO->FIOMASKL &= ~bitValue;
 1290              		.loc 1 493 0
 1291 0610 FB68     		ldr	r3, [r7, #12]
 1292 0612 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 1293 0614 9BB2     		uxth	r3, r3
 1294 0616 9AB2     		uxth	r2, r3
 1295 0618 BB88     		ldrh	r3, [r7, #4]
 1296 061a 6FEA0303 		mvn	r3, r3
 1297 061e 9BB2     		uxth	r3, r3
 1298 0620 1340     		ands	r3, r3, r2
 1299 0622 9BB2     		uxth	r3, r3
 1300 0624 9AB2     		uxth	r2, r3
 1301 0626 FB68     		ldr	r3, [r7, #12]
 1302 0628 1A82     		strh	r2, [r3, #16]	@ movhi
 1303              	.L77:
 494:../Source Files/lpc17xx_gpio.c **** 			}
 495:../Source Files/lpc17xx_gpio.c **** 		}
 496:../Source Files/lpc17xx_gpio.c **** 	}
 497:../Source Files/lpc17xx_gpio.c **** }
 1304              		.loc 1 497 0
 1305 062a 07F11007 		add	r7, r7, #16
 1306 062e BD46     		mov	sp, r7
 1307 0630 80BD     		pop	{r7, pc}
 1308              		.cfi_endproc
 1309              	.LFE74:
 1311 0632 00BF     		.align	2
 1312              		.global	FIO_HalfWordSetValue
 1313              		.thumb
 1314              		.thumb_func
 1316              	FIO_HalfWordSetValue:
 1317              	.LFB75:
 498:../Source Files/lpc17xx_gpio.c **** 
 499:../Source Files/lpc17xx_gpio.c **** 
 500:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 501:../Source Files/lpc17xx_gpio.c ****  * @brief		Set bits for FIO port in halfword accessible style
 502:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 503:../Source Files/lpc17xx_gpio.c ****  * @param[in]	halfwordNum	HalfWord part number, should be 0 (lower) or 1(upper)
 504:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set,
 505:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFF.
 506:../Source Files/lpc17xx_gpio.c ****  * @return		None
 507:../Source Files/lpc17xx_gpio.c ****  *
 508:../Source Files/lpc17xx_gpio.c ****  * Note:
 509:../Source Files/lpc17xx_gpio.c ****  * - For all bits that has been set as input direction, this function will
 510:../Source Files/lpc17xx_gpio.c ****  * not effect.
 511:../Source Files/lpc17xx_gpio.c ****  * - For all remaining bits that are not activated in bitValue (value '0')
 512:../Source Files/lpc17xx_gpio.c ****  * will not be effected by this function.
 513:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 514:../Source Files/lpc17xx_gpio.c **** void FIO_HalfWordSetValue(uint8_t portNum, uint8_t halfwordNum, uint16_t bitValue)
 515:../Source Files/lpc17xx_gpio.c **** {
 1318              		.loc 1 515 0
 1319              		.cfi_startproc
 1320              		@ args = 0, pretend = 0, frame = 16
 1321              		@ frame_needed = 1, uses_anonymous_args = 0
 1322 0634 80B5     		push	{r7, lr}
 1323              	.LCFI60:
 1324              		.cfi_def_cfa_offset 8
 1325              		.cfi_offset 7, -8
 1326              		.cfi_offset 14, -4
 1327 0636 84B0     		sub	sp, sp, #16
 1328              	.LCFI61:
 1329              		.cfi_def_cfa_offset 24
 1330 0638 00AF     		add	r7, sp, #0
 1331              	.LCFI62:
 1332              		.cfi_def_cfa_register 7
 1333 063a 1346     		mov	r3, r2
 1334 063c 0246     		mov	r2, r0
 1335 063e FA71     		strb	r2, [r7, #7]
 1336 0640 0A46     		mov	r2, r1
 1337 0642 BA71     		strb	r2, [r7, #6]
 1338 0644 BB80     		strh	r3, [r7, #4]	@ movhi
 516:../Source Files/lpc17xx_gpio.c **** 	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
 1339              		.loc 1 516 0
 1340 0646 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1341 0648 1846     		mov	r0, r3
 1342 064a FFF717FD 		bl	FIO_HalfWordGetPointer
 1343 064e F860     		str	r0, [r7, #12]
 517:../Source Files/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1344              		.loc 1 517 0
 1345 0650 FB68     		ldr	r3, [r7, #12]
 1346 0652 002B     		cmp	r3, #0
 1347 0654 09D0     		beq	.L82
 518:../Source Files/lpc17xx_gpio.c **** 		// Upper
 519:../Source Files/lpc17xx_gpio.c **** 		if(halfwordNum) {
 1348              		.loc 1 519 0
 1349 0656 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1350 0658 002B     		cmp	r3, #0
 1351 065a 03D0     		beq	.L84
 520:../Source Files/lpc17xx_gpio.c **** 			pFIO->FIOSETU = bitValue;
 1352              		.loc 1 520 0
 1353 065c FB68     		ldr	r3, [r7, #12]
 1354 065e BA88     		ldrh	r2, [r7, #4]	@ movhi
 1355 0660 5A83     		strh	r2, [r3, #26]	@ movhi
 1356 0662 02E0     		b	.L82
 1357              	.L84:
 521:../Source Files/lpc17xx_gpio.c **** 		}
 522:../Source Files/lpc17xx_gpio.c **** 		// lower
 523:../Source Files/lpc17xx_gpio.c **** 		else {
 524:../Source Files/lpc17xx_gpio.c **** 			pFIO->FIOSETL = bitValue;
 1358              		.loc 1 524 0
 1359 0664 FB68     		ldr	r3, [r7, #12]
 1360 0666 BA88     		ldrh	r2, [r7, #4]	@ movhi
 1361 0668 1A83     		strh	r2, [r3, #24]	@ movhi
 1362              	.L82:
 525:../Source Files/lpc17xx_gpio.c **** 		}
 526:../Source Files/lpc17xx_gpio.c **** 	}
 527:../Source Files/lpc17xx_gpio.c **** }
 1363              		.loc 1 527 0
 1364 066a 07F11007 		add	r7, r7, #16
 1365 066e BD46     		mov	sp, r7
 1366 0670 80BD     		pop	{r7, pc}
 1367              		.cfi_endproc
 1368              	.LFE75:
 1370 0672 00BF     		.align	2
 1371              		.global	FIO_HalfWordClearValue
 1372              		.thumb
 1373              		.thumb_func
 1375              	FIO_HalfWordClearValue:
 1376              	.LFB76:
 528:../Source Files/lpc17xx_gpio.c **** 
 529:../Source Files/lpc17xx_gpio.c **** 
 530:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 531:../Source Files/lpc17xx_gpio.c ****  * @brief		Clear bits for FIO port in halfword accessible style
 532:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 533:../Source Files/lpc17xx_gpio.c ****  * @param[in]	halfwordNum	HalfWord part number, should be 0 (lower) or 1(upper)
 534:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to clear,
 535:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFFFF.
 536:../Source Files/lpc17xx_gpio.c ****  * @return		None
 537:../Source Files/lpc17xx_gpio.c ****  *
 538:../Source Files/lpc17xx_gpio.c ****  * Note:
 539:../Source Files/lpc17xx_gpio.c ****  * - For all bits that has been set as input direction, this function will
 540:../Source Files/lpc17xx_gpio.c ****  * not effect.
 541:../Source Files/lpc17xx_gpio.c ****  * - For all remaining bits that are not activated in bitValue (value '0')
 542:../Source Files/lpc17xx_gpio.c ****  * will not be effected by this function.
 543:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 544:../Source Files/lpc17xx_gpio.c **** void FIO_HalfWordClearValue(uint8_t portNum, uint8_t halfwordNum, uint16_t bitValue)
 545:../Source Files/lpc17xx_gpio.c **** {
 1377              		.loc 1 545 0
 1378              		.cfi_startproc
 1379              		@ args = 0, pretend = 0, frame = 16
 1380              		@ frame_needed = 1, uses_anonymous_args = 0
 1381 0674 80B5     		push	{r7, lr}
 1382              	.LCFI63:
 1383              		.cfi_def_cfa_offset 8
 1384              		.cfi_offset 7, -8
 1385              		.cfi_offset 14, -4
 1386 0676 84B0     		sub	sp, sp, #16
 1387              	.LCFI64:
 1388              		.cfi_def_cfa_offset 24
 1389 0678 00AF     		add	r7, sp, #0
 1390              	.LCFI65:
 1391              		.cfi_def_cfa_register 7
 1392 067a 1346     		mov	r3, r2
 1393 067c 0246     		mov	r2, r0
 1394 067e FA71     		strb	r2, [r7, #7]
 1395 0680 0A46     		mov	r2, r1
 1396 0682 BA71     		strb	r2, [r7, #6]
 1397 0684 BB80     		strh	r3, [r7, #4]	@ movhi
 546:../Source Files/lpc17xx_gpio.c **** 	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
 1398              		.loc 1 546 0
 1399 0686 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1400 0688 1846     		mov	r0, r3
 1401 068a FFF7F7FC 		bl	FIO_HalfWordGetPointer
 1402 068e F860     		str	r0, [r7, #12]
 547:../Source Files/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1403              		.loc 1 547 0
 1404 0690 FB68     		ldr	r3, [r7, #12]
 1405 0692 002B     		cmp	r3, #0
 1406 0694 09D0     		beq	.L85
 548:../Source Files/lpc17xx_gpio.c **** 		// Upper
 549:../Source Files/lpc17xx_gpio.c **** 		if(halfwordNum) {
 1407              		.loc 1 549 0
 1408 0696 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1409 0698 002B     		cmp	r3, #0
 1410 069a 03D0     		beq	.L87
 550:../Source Files/lpc17xx_gpio.c **** 			pFIO->FIOCLRU = bitValue;
 1411              		.loc 1 550 0
 1412 069c FB68     		ldr	r3, [r7, #12]
 1413 069e BA88     		ldrh	r2, [r7, #4]	@ movhi
 1414 06a0 DA83     		strh	r2, [r3, #30]	@ movhi
 1415 06a2 02E0     		b	.L85
 1416              	.L87:
 551:../Source Files/lpc17xx_gpio.c **** 		}
 552:../Source Files/lpc17xx_gpio.c **** 		// lower
 553:../Source Files/lpc17xx_gpio.c **** 		else {
 554:../Source Files/lpc17xx_gpio.c **** 			pFIO->FIOCLRL = bitValue;
 1417              		.loc 1 554 0
 1418 06a4 FB68     		ldr	r3, [r7, #12]
 1419 06a6 BA88     		ldrh	r2, [r7, #4]	@ movhi
 1420 06a8 9A83     		strh	r2, [r3, #28]	@ movhi
 1421              	.L85:
 555:../Source Files/lpc17xx_gpio.c **** 		}
 556:../Source Files/lpc17xx_gpio.c **** 	}
 557:../Source Files/lpc17xx_gpio.c **** }
 1422              		.loc 1 557 0
 1423 06aa 07F11007 		add	r7, r7, #16
 1424 06ae BD46     		mov	sp, r7
 1425 06b0 80BD     		pop	{r7, pc}
 1426              		.cfi_endproc
 1427              	.LFE76:
 1429 06b2 00BF     		.align	2
 1430              		.global	FIO_HalfWordReadValue
 1431              		.thumb
 1432              		.thumb_func
 1434              	FIO_HalfWordReadValue:
 1435              	.LFB77:
 558:../Source Files/lpc17xx_gpio.c **** 
 559:../Source Files/lpc17xx_gpio.c **** 
 560:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 561:../Source Files/lpc17xx_gpio.c ****  * @brief		Read Current state on port pin that have input direction of GPIO
 562:../Source Files/lpc17xx_gpio.c ****  * 				in halfword accessible style.
 563:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 564:../Source Files/lpc17xx_gpio.c ****  * @param[in]	halfwordNum	HalfWord part number, should be 0 (lower) or 1(upper)
 565:../Source Files/lpc17xx_gpio.c ****  * @return		Current value of FIO port pin of specified halfword.
 566:../Source Files/lpc17xx_gpio.c ****  * Note: Return value contain state of each port pin (bit) on that FIO regardless
 567:../Source Files/lpc17xx_gpio.c ****  * its direction is input or output.
 568:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 569:../Source Files/lpc17xx_gpio.c **** uint16_t FIO_HalfWordReadValue(uint8_t portNum, uint8_t halfwordNum)
 570:../Source Files/lpc17xx_gpio.c **** {
 1436              		.loc 1 570 0
 1437              		.cfi_startproc
 1438              		@ args = 0, pretend = 0, frame = 16
 1439              		@ frame_needed = 1, uses_anonymous_args = 0
 1440 06b4 80B5     		push	{r7, lr}
 1441              	.LCFI66:
 1442              		.cfi_def_cfa_offset 8
 1443              		.cfi_offset 7, -8
 1444              		.cfi_offset 14, -4
 1445 06b6 84B0     		sub	sp, sp, #16
 1446              	.LCFI67:
 1447              		.cfi_def_cfa_offset 24
 1448 06b8 00AF     		add	r7, sp, #0
 1449              	.LCFI68:
 1450              		.cfi_def_cfa_register 7
 1451 06ba 0246     		mov	r2, r0
 1452 06bc 0B46     		mov	r3, r1
 1453 06be FA71     		strb	r2, [r7, #7]
 1454 06c0 BB71     		strb	r3, [r7, #6]
 571:../Source Files/lpc17xx_gpio.c **** 	GPIO_HalfWord_TypeDef *pFIO = FIO_HalfWordGetPointer(portNum);
 1455              		.loc 1 571 0
 1456 06c2 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1457 06c4 1846     		mov	r0, r3
 1458 06c6 FFF7D9FC 		bl	FIO_HalfWordGetPointer
 1459 06ca F860     		str	r0, [r7, #12]
 572:../Source Files/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1460              		.loc 1 572 0
 1461 06cc FB68     		ldr	r3, [r7, #12]
 1462 06ce 002B     		cmp	r3, #0
 1463 06d0 0AD0     		beq	.L89
 573:../Source Files/lpc17xx_gpio.c **** 		// Upper
 574:../Source Files/lpc17xx_gpio.c **** 		if(halfwordNum) {
 1464              		.loc 1 574 0
 1465 06d2 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1466 06d4 002B     		cmp	r3, #0
 1467 06d6 03D0     		beq	.L90
 575:../Source Files/lpc17xx_gpio.c **** 			return (pFIO->FIOPINU);
 1468              		.loc 1 575 0
 1469 06d8 FB68     		ldr	r3, [r7, #12]
 1470 06da DB8A     		ldrh	r3, [r3, #22]	@ movhi
 1471 06dc 9BB2     		uxth	r3, r3
 1472 06de 05E0     		b	.L91
 1473              	.L90:
 576:../Source Files/lpc17xx_gpio.c **** 		}
 577:../Source Files/lpc17xx_gpio.c **** 		// lower
 578:../Source Files/lpc17xx_gpio.c **** 		else {
 579:../Source Files/lpc17xx_gpio.c **** 			return (pFIO->FIOPINL);
 1474              		.loc 1 579 0
 1475 06e0 FB68     		ldr	r3, [r7, #12]
 1476 06e2 9B8A     		ldrh	r3, [r3, #20]	@ movhi
 1477 06e4 9BB2     		uxth	r3, r3
 1478 06e6 01E0     		b	.L91
 1479              	.L89:
 580:../Source Files/lpc17xx_gpio.c **** 		}
 581:../Source Files/lpc17xx_gpio.c **** 	}
 582:../Source Files/lpc17xx_gpio.c **** 	return (0);
 1480              		.loc 1 582 0
 1481 06e8 4FF00003 		mov	r3, #0
 1482              	.L91:
 583:../Source Files/lpc17xx_gpio.c **** }
 1483              		.loc 1 583 0
 1484 06ec 1846     		mov	r0, r3
 1485 06ee 07F11007 		add	r7, r7, #16
 1486 06f2 BD46     		mov	sp, r7
 1487 06f4 80BD     		pop	{r7, pc}
 1488              		.cfi_endproc
 1489              	.LFE77:
 1491 06f6 00BF     		.align	2
 1492              		.global	FIO_ByteSetDir
 1493              		.thumb
 1494              		.thumb_func
 1496              	FIO_ByteSetDir:
 1497              	.LFB78:
 584:../Source Files/lpc17xx_gpio.c **** 
 585:../Source Files/lpc17xx_gpio.c **** 
 586:../Source Files/lpc17xx_gpio.c **** /* FIO Byte accessible ------------------------------------------------------------ */
 587:../Source Files/lpc17xx_gpio.c **** 
 588:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 589:../Source Files/lpc17xx_gpio.c ****  * @brief		Set direction for FIO port in byte accessible style
 590:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 591:../Source Files/lpc17xx_gpio.c ****  * @param[in]	byteNum		Byte part number, should be in range from 0 to 3
 592:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set direction,
 593:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFF.
 594:../Source Files/lpc17xx_gpio.c ****  * @param[in]	dir			Direction value, should be:
 595:../Source Files/lpc17xx_gpio.c ****  * 							- 0: Input.
 596:../Source Files/lpc17xx_gpio.c ****  * 							- 1: Output.
 597:../Source Files/lpc17xx_gpio.c ****  * @return		None
 598:../Source Files/lpc17xx_gpio.c ****  *
 599:../Source Files/lpc17xx_gpio.c ****  * Note: All remaining bits that are not activated in bitValue (value '0')
 600:../Source Files/lpc17xx_gpio.c ****  * will not be effected by this function.
 601:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 602:../Source Files/lpc17xx_gpio.c **** void FIO_ByteSetDir(uint8_t portNum, uint8_t byteNum, uint8_t bitValue, uint8_t dir)
 603:../Source Files/lpc17xx_gpio.c **** {
 1498              		.loc 1 603 0
 1499              		.cfi_startproc
 1500              		@ args = 0, pretend = 0, frame = 16
 1501              		@ frame_needed = 1, uses_anonymous_args = 0
 1502 06f8 80B5     		push	{r7, lr}
 1503              	.LCFI69:
 1504              		.cfi_def_cfa_offset 8
 1505              		.cfi_offset 7, -8
 1506              		.cfi_offset 14, -4
 1507 06fa 84B0     		sub	sp, sp, #16
 1508              	.LCFI70:
 1509              		.cfi_def_cfa_offset 24
 1510 06fc 00AF     		add	r7, sp, #0
 1511              	.LCFI71:
 1512              		.cfi_def_cfa_register 7
 1513 06fe F871     		strb	r0, [r7, #7]
 1514 0700 B971     		strb	r1, [r7, #6]
 1515 0702 7A71     		strb	r2, [r7, #5]
 1516 0704 3B71     		strb	r3, [r7, #4]
 604:../Source Files/lpc17xx_gpio.c **** 	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
 1517              		.loc 1 604 0
 1518 0706 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1519 0708 1846     		mov	r0, r3
 1520 070a FFF7F5FC 		bl	FIO_ByteGetPointer
 1521 070e F860     		str	r0, [r7, #12]
 605:../Source Files/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1522              		.loc 1 605 0
 1523 0710 FB68     		ldr	r3, [r7, #12]
 1524 0712 002B     		cmp	r3, #0
 1525 0714 22D0     		beq	.L92
 606:../Source Files/lpc17xx_gpio.c **** 		// Output direction
 607:../Source Files/lpc17xx_gpio.c **** 		if (dir) {
 1526              		.loc 1 607 0
 1527 0716 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 1528 0718 002B     		cmp	r3, #0
 1529 071a 0DD0     		beq	.L94
 608:../Source Files/lpc17xx_gpio.c **** 			if (byteNum <= 3) {
 1530              		.loc 1 608 0
 1531 071c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1532 071e 032B     		cmp	r3, #3
 1533 0720 1CD8     		bhi	.L92
 609:../Source Files/lpc17xx_gpio.c **** 				pFIO->FIODIR[byteNum] |= bitValue;
 1534              		.loc 1 609 0
 1535 0722 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1536 0724 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1537 0726 F968     		ldr	r1, [r7, #12]
 1538 0728 8A5C     		ldrb	r2, [r1, r2]
 1539 072a D1B2     		uxtb	r1, r2
 1540 072c 7A79     		ldrb	r2, [r7, #5]
 1541 072e 0A43     		orrs	r2, r2, r1
 1542 0730 D1B2     		uxtb	r1, r2
 1543 0732 FA68     		ldr	r2, [r7, #12]
 1544 0734 D154     		strb	r1, [r2, r3]
 1545 0736 11E0     		b	.L92
 1546              	.L94:
 610:../Source Files/lpc17xx_gpio.c **** 			}
 611:../Source Files/lpc17xx_gpio.c **** 		}
 612:../Source Files/lpc17xx_gpio.c **** 		// Input direction
 613:../Source Files/lpc17xx_gpio.c **** 		else {
 614:../Source Files/lpc17xx_gpio.c **** 			if (byteNum <= 3) {
 1547              		.loc 1 614 0
 1548 0738 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1549 073a 032B     		cmp	r3, #3
 1550 073c 0ED8     		bhi	.L92
 615:../Source Files/lpc17xx_gpio.c **** 				pFIO->FIODIR[byteNum] &= ~bitValue;
 1551              		.loc 1 615 0
 1552 073e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1553 0740 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1554 0742 F968     		ldr	r1, [r7, #12]
 1555 0744 8A5C     		ldrb	r2, [r1, r2]
 1556 0746 D2B2     		uxtb	r2, r2
 1557 0748 D1B2     		uxtb	r1, r2
 1558 074a 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 1559 074c 6FEA0202 		mvn	r2, r2
 1560 0750 D2B2     		uxtb	r2, r2
 1561 0752 0A40     		ands	r2, r2, r1
 1562 0754 D2B2     		uxtb	r2, r2
 1563 0756 D1B2     		uxtb	r1, r2
 1564 0758 FA68     		ldr	r2, [r7, #12]
 1565 075a D154     		strb	r1, [r2, r3]
 1566              	.L92:
 616:../Source Files/lpc17xx_gpio.c **** 			}
 617:../Source Files/lpc17xx_gpio.c **** 		}
 618:../Source Files/lpc17xx_gpio.c **** 	}
 619:../Source Files/lpc17xx_gpio.c **** }
 1567              		.loc 1 619 0
 1568 075c 07F11007 		add	r7, r7, #16
 1569 0760 BD46     		mov	sp, r7
 1570 0762 80BD     		pop	{r7, pc}
 1571              		.cfi_endproc
 1572              	.LFE78:
 1574              		.align	2
 1575              		.global	FIO_ByteSetMask
 1576              		.thumb
 1577              		.thumb_func
 1579              	FIO_ByteSetMask:
 1580              	.LFB79:
 620:../Source Files/lpc17xx_gpio.c **** 
 621:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 622:../Source Files/lpc17xx_gpio.c ****  * @brief		Set mask value for bits in FIO port in byte accessible style
 623:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 624:../Source Files/lpc17xx_gpio.c ****  * @param[in]	byteNum		Byte part number, should be in range from 0 to 3
 625:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set mask,
 626:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFF.
 627:../Source Files/lpc17xx_gpio.c ****  * @param[in]	maskValue	Mask value contains state value for each bit:
 628:../Source Files/lpc17xx_gpio.c ****  * 							- 0: not mask.
 629:../Source Files/lpc17xx_gpio.c ****  * 							- 1: mask.
 630:../Source Files/lpc17xx_gpio.c ****  * @return		None
 631:../Source Files/lpc17xx_gpio.c ****  *
 632:../Source Files/lpc17xx_gpio.c ****  * Note:
 633:../Source Files/lpc17xx_gpio.c ****  * - All remaining bits that are not activated in bitValue (value '0')
 634:../Source Files/lpc17xx_gpio.c ****  * will not be effected by this function.
 635:../Source Files/lpc17xx_gpio.c ****  * - After executing this function, in mask register, value '0' on each bit
 636:../Source Files/lpc17xx_gpio.c ****  * enables an access to the corresponding physical pin via a read or write access,
 637:../Source Files/lpc17xx_gpio.c ****  * while value '1' on bit (masked) that corresponding pin will not be changed
 638:../Source Files/lpc17xx_gpio.c ****  * with write access and if read, will not be reflected in the updated pin.
 639:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 640:../Source Files/lpc17xx_gpio.c **** void FIO_ByteSetMask(uint8_t portNum, uint8_t byteNum, uint8_t bitValue, uint8_t maskValue)
 641:../Source Files/lpc17xx_gpio.c **** {
 1581              		.loc 1 641 0
 1582              		.cfi_startproc
 1583              		@ args = 0, pretend = 0, frame = 16
 1584              		@ frame_needed = 1, uses_anonymous_args = 0
 1585 0764 80B5     		push	{r7, lr}
 1586              	.LCFI72:
 1587              		.cfi_def_cfa_offset 8
 1588              		.cfi_offset 7, -8
 1589              		.cfi_offset 14, -4
 1590 0766 84B0     		sub	sp, sp, #16
 1591              	.LCFI73:
 1592              		.cfi_def_cfa_offset 24
 1593 0768 00AF     		add	r7, sp, #0
 1594              	.LCFI74:
 1595              		.cfi_def_cfa_register 7
 1596 076a F871     		strb	r0, [r7, #7]
 1597 076c B971     		strb	r1, [r7, #6]
 1598 076e 7A71     		strb	r2, [r7, #5]
 1599 0770 3B71     		strb	r3, [r7, #4]
 642:../Source Files/lpc17xx_gpio.c **** 	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
 1600              		.loc 1 642 0
 1601 0772 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1602 0774 1846     		mov	r0, r3
 1603 0776 FFF7BFFC 		bl	FIO_ByteGetPointer
 1604 077a F860     		str	r0, [r7, #12]
 643:../Source Files/lpc17xx_gpio.c **** 	if(pFIO != NULL) {
 1605              		.loc 1 643 0
 1606 077c FB68     		ldr	r3, [r7, #12]
 1607 077e 002B     		cmp	r3, #0
 1608 0780 26D0     		beq	.L95
 644:../Source Files/lpc17xx_gpio.c **** 		// Mask
 645:../Source Files/lpc17xx_gpio.c **** 		if (maskValue) {
 1609              		.loc 1 645 0
 1610 0782 3B79     		ldrb	r3, [r7, #4]	@ zero_extendqisi2
 1611 0784 002B     		cmp	r3, #0
 1612 0786 0FD0     		beq	.L97
 646:../Source Files/lpc17xx_gpio.c **** 			if (byteNum <= 3) {
 1613              		.loc 1 646 0
 1614 0788 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1615 078a 032B     		cmp	r3, #3
 1616 078c 20D8     		bhi	.L95
 647:../Source Files/lpc17xx_gpio.c **** 				pFIO->FIOMASK[byteNum] |= bitValue;
 1617              		.loc 1 647 0
 1618 078e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1619 0790 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1620 0792 F968     		ldr	r1, [r7, #12]
 1621 0794 8A18     		adds	r2, r1, r2
 1622 0796 127C     		ldrb	r2, [r2, #16]
 1623 0798 D1B2     		uxtb	r1, r2
 1624 079a 7A79     		ldrb	r2, [r7, #5]
 1625 079c 0A43     		orrs	r2, r2, r1
 1626 079e D2B2     		uxtb	r2, r2
 1627 07a0 F968     		ldr	r1, [r7, #12]
 1628 07a2 CB18     		adds	r3, r1, r3
 1629 07a4 1A74     		strb	r2, [r3, #16]
 1630 07a6 13E0     		b	.L95
 1631              	.L97:
 648:../Source Files/lpc17xx_gpio.c **** 			}
 649:../Source Files/lpc17xx_gpio.c **** 		}
 650:../Source Files/lpc17xx_gpio.c **** 		// Un-mask
 651:../Source Files/lpc17xx_gpio.c **** 		else {
 652:../Source Files/lpc17xx_gpio.c **** 			if (byteNum <= 3) {
 1632              		.loc 1 652 0
 1633 07a8 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1634 07aa 032B     		cmp	r3, #3
 1635 07ac 10D8     		bhi	.L95
 653:../Source Files/lpc17xx_gpio.c **** 				pFIO->FIOMASK[byteNum] &= ~bitValue;
 1636              		.loc 1 653 0
 1637 07ae BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1638 07b0 BA79     		ldrb	r2, [r7, #6]	@ zero_extendqisi2
 1639 07b2 F968     		ldr	r1, [r7, #12]
 1640 07b4 8A18     		adds	r2, r1, r2
 1641 07b6 127C     		ldrb	r2, [r2, #16]
 1642 07b8 D2B2     		uxtb	r2, r2
 1643 07ba D1B2     		uxtb	r1, r2
 1644 07bc 7A79     		ldrb	r2, [r7, #5]	@ zero_extendqisi2
 1645 07be 6FEA0202 		mvn	r2, r2
 1646 07c2 D2B2     		uxtb	r2, r2
 1647 07c4 0A40     		ands	r2, r2, r1
 1648 07c6 D2B2     		uxtb	r2, r2
 1649 07c8 D2B2     		uxtb	r2, r2
 1650 07ca F968     		ldr	r1, [r7, #12]
 1651 07cc CB18     		adds	r3, r1, r3
 1652 07ce 1A74     		strb	r2, [r3, #16]
 1653              	.L95:
 654:../Source Files/lpc17xx_gpio.c **** 			}
 655:../Source Files/lpc17xx_gpio.c **** 		}
 656:../Source Files/lpc17xx_gpio.c **** 	}
 657:../Source Files/lpc17xx_gpio.c **** }
 1654              		.loc 1 657 0
 1655 07d0 07F11007 		add	r7, r7, #16
 1656 07d4 BD46     		mov	sp, r7
 1657 07d6 80BD     		pop	{r7, pc}
 1658              		.cfi_endproc
 1659              	.LFE79:
 1661              		.align	2
 1662              		.global	FIO_ByteSetValue
 1663              		.thumb
 1664              		.thumb_func
 1666              	FIO_ByteSetValue:
 1667              	.LFB80:
 658:../Source Files/lpc17xx_gpio.c **** 
 659:../Source Files/lpc17xx_gpio.c **** 
 660:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 661:../Source Files/lpc17xx_gpio.c ****  * @brief		Set bits for FIO port in byte accessible style
 662:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 663:../Source Files/lpc17xx_gpio.c ****  * @param[in]	byteNum		Byte part number, should be in range from 0 to 3
 664:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to set,
 665:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFF.
 666:../Source Files/lpc17xx_gpio.c ****  * @return		None
 667:../Source Files/lpc17xx_gpio.c ****  *
 668:../Source Files/lpc17xx_gpio.c ****  * Note:
 669:../Source Files/lpc17xx_gpio.c ****  * - For all bits that has been set as input direction, this function will
 670:../Source Files/lpc17xx_gpio.c ****  * not effect.
 671:../Source Files/lpc17xx_gpio.c ****  * - For all remaining bits that are not activated in bitValue (value '0')
 672:../Source Files/lpc17xx_gpio.c ****  * will not be effected by this function.
 673:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 674:../Source Files/lpc17xx_gpio.c **** void FIO_ByteSetValue(uint8_t portNum, uint8_t byteNum, uint8_t bitValue)
 675:../Source Files/lpc17xx_gpio.c **** {
 1668              		.loc 1 675 0
 1669              		.cfi_startproc
 1670              		@ args = 0, pretend = 0, frame = 16
 1671              		@ frame_needed = 1, uses_anonymous_args = 0
 1672 07d8 80B5     		push	{r7, lr}
 1673              	.LCFI75:
 1674              		.cfi_def_cfa_offset 8
 1675              		.cfi_offset 7, -8
 1676              		.cfi_offset 14, -4
 1677 07da 84B0     		sub	sp, sp, #16
 1678              	.LCFI76:
 1679              		.cfi_def_cfa_offset 24
 1680 07dc 00AF     		add	r7, sp, #0
 1681              	.LCFI77:
 1682              		.cfi_def_cfa_register 7
 1683 07de 1346     		mov	r3, r2
 1684 07e0 0246     		mov	r2, r0
 1685 07e2 FA71     		strb	r2, [r7, #7]
 1686 07e4 0A46     		mov	r2, r1
 1687 07e6 BA71     		strb	r2, [r7, #6]
 1688 07e8 7B71     		strb	r3, [r7, #5]
 676:../Source Files/lpc17xx_gpio.c **** 	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
 1689              		.loc 1 676 0
 1690 07ea FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1691 07ec 1846     		mov	r0, r3
 1692 07ee FFF783FC 		bl	FIO_ByteGetPointer
 1693 07f2 F860     		str	r0, [r7, #12]
 677:../Source Files/lpc17xx_gpio.c **** 	if (pFIO != NULL) {
 1694              		.loc 1 677 0
 1695 07f4 FB68     		ldr	r3, [r7, #12]
 1696 07f6 002B     		cmp	r3, #0
 1697 07f8 07D0     		beq	.L98
 678:../Source Files/lpc17xx_gpio.c **** 		if (byteNum <= 3){
 1698              		.loc 1 678 0
 1699 07fa BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1700 07fc 032B     		cmp	r3, #3
 1701 07fe 04D8     		bhi	.L98
 679:../Source Files/lpc17xx_gpio.c **** 			pFIO->FIOSET[byteNum] = bitValue;
 1702              		.loc 1 679 0
 1703 0800 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1704 0802 FA68     		ldr	r2, [r7, #12]
 1705 0804 D318     		adds	r3, r2, r3
 1706 0806 7A79     		ldrb	r2, [r7, #5]
 1707 0808 1A76     		strb	r2, [r3, #24]
 1708              	.L98:
 680:../Source Files/lpc17xx_gpio.c **** 		}
 681:../Source Files/lpc17xx_gpio.c **** 	}
 682:../Source Files/lpc17xx_gpio.c **** }
 1709              		.loc 1 682 0
 1710 080a 07F11007 		add	r7, r7, #16
 1711 080e BD46     		mov	sp, r7
 1712 0810 80BD     		pop	{r7, pc}
 1713              		.cfi_endproc
 1714              	.LFE80:
 1716 0812 00BF     		.align	2
 1717              		.global	FIO_ByteClearValue
 1718              		.thumb
 1719              		.thumb_func
 1721              	FIO_ByteClearValue:
 1722              	.LFB81:
 683:../Source Files/lpc17xx_gpio.c **** 
 684:../Source Files/lpc17xx_gpio.c **** 
 685:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 686:../Source Files/lpc17xx_gpio.c ****  * @brief		Clear bits for FIO port in byte accessible style
 687:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 688:../Source Files/lpc17xx_gpio.c ****  * @param[in]	byteNum		Byte part number, should be in range from 0 to 3
 689:../Source Files/lpc17xx_gpio.c ****  * @param[in]	bitValue	Value that contains all bits in to clear,
 690:../Source Files/lpc17xx_gpio.c ****  * 							in range from 0 to 0xFF.
 691:../Source Files/lpc17xx_gpio.c ****  * @return		None
 692:../Source Files/lpc17xx_gpio.c ****  *
 693:../Source Files/lpc17xx_gpio.c ****  * Note:
 694:../Source Files/lpc17xx_gpio.c ****  * - For all bits that has been set as input direction, this function will
 695:../Source Files/lpc17xx_gpio.c ****  * not effect.
 696:../Source Files/lpc17xx_gpio.c ****  * - For all remaining bits that are not activated in bitValue (value '0')
 697:../Source Files/lpc17xx_gpio.c ****  * will not be effected by this function.
 698:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 699:../Source Files/lpc17xx_gpio.c **** void FIO_ByteClearValue(uint8_t portNum, uint8_t byteNum, uint8_t bitValue)
 700:../Source Files/lpc17xx_gpio.c **** {
 1723              		.loc 1 700 0
 1724              		.cfi_startproc
 1725              		@ args = 0, pretend = 0, frame = 16
 1726              		@ frame_needed = 1, uses_anonymous_args = 0
 1727 0814 80B5     		push	{r7, lr}
 1728              	.LCFI78:
 1729              		.cfi_def_cfa_offset 8
 1730              		.cfi_offset 7, -8
 1731              		.cfi_offset 14, -4
 1732 0816 84B0     		sub	sp, sp, #16
 1733              	.LCFI79:
 1734              		.cfi_def_cfa_offset 24
 1735 0818 00AF     		add	r7, sp, #0
 1736              	.LCFI80:
 1737              		.cfi_def_cfa_register 7
 1738 081a 1346     		mov	r3, r2
 1739 081c 0246     		mov	r2, r0
 1740 081e FA71     		strb	r2, [r7, #7]
 1741 0820 0A46     		mov	r2, r1
 1742 0822 BA71     		strb	r2, [r7, #6]
 1743 0824 7B71     		strb	r3, [r7, #5]
 701:../Source Files/lpc17xx_gpio.c **** 	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
 1744              		.loc 1 701 0
 1745 0826 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1746 0828 1846     		mov	r0, r3
 1747 082a FFF765FC 		bl	FIO_ByteGetPointer
 1748 082e F860     		str	r0, [r7, #12]
 702:../Source Files/lpc17xx_gpio.c **** 	if (pFIO != NULL) {
 1749              		.loc 1 702 0
 1750 0830 FB68     		ldr	r3, [r7, #12]
 1751 0832 002B     		cmp	r3, #0
 1752 0834 07D0     		beq	.L100
 703:../Source Files/lpc17xx_gpio.c **** 		if (byteNum <= 3){
 1753              		.loc 1 703 0
 1754 0836 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1755 0838 032B     		cmp	r3, #3
 1756 083a 04D8     		bhi	.L100
 704:../Source Files/lpc17xx_gpio.c **** 			pFIO->FIOCLR[byteNum] = bitValue;
 1757              		.loc 1 704 0
 1758 083c BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1759 083e FA68     		ldr	r2, [r7, #12]
 1760 0840 D318     		adds	r3, r2, r3
 1761 0842 7A79     		ldrb	r2, [r7, #5]
 1762 0844 1A77     		strb	r2, [r3, #28]
 1763              	.L100:
 705:../Source Files/lpc17xx_gpio.c **** 		}
 706:../Source Files/lpc17xx_gpio.c **** 	}
 707:../Source Files/lpc17xx_gpio.c **** }
 1764              		.loc 1 707 0
 1765 0846 07F11007 		add	r7, r7, #16
 1766 084a BD46     		mov	sp, r7
 1767 084c 80BD     		pop	{r7, pc}
 1768              		.cfi_endproc
 1769              	.LFE81:
 1771 084e 00BF     		.align	2
 1772              		.global	FIO_ByteReadValue
 1773              		.thumb
 1774              		.thumb_func
 1776              	FIO_ByteReadValue:
 1777              	.LFB82:
 708:../Source Files/lpc17xx_gpio.c **** 
 709:../Source Files/lpc17xx_gpio.c **** 
 710:../Source Files/lpc17xx_gpio.c **** /*********************************************************************//**
 711:../Source Files/lpc17xx_gpio.c ****  * @brief		Read Current state on port pin that have input direction of GPIO
 712:../Source Files/lpc17xx_gpio.c ****  * 				in byte accessible style.
 713:../Source Files/lpc17xx_gpio.c ****  * @param[in]	portNum		Port number, in range from 0 to 4
 714:../Source Files/lpc17xx_gpio.c ****  * @param[in]	byteNum		Byte part number, should be in range from 0 to 3
 715:../Source Files/lpc17xx_gpio.c ****  * @return		Current value of FIO port pin of specified byte part.
 716:../Source Files/lpc17xx_gpio.c ****  * Note: Return value contain state of each port pin (bit) on that FIO regardless
 717:../Source Files/lpc17xx_gpio.c ****  * its direction is input or output.
 718:../Source Files/lpc17xx_gpio.c ****  **********************************************************************/
 719:../Source Files/lpc17xx_gpio.c **** uint8_t FIO_ByteReadValue(uint8_t portNum, uint8_t byteNum)
 720:../Source Files/lpc17xx_gpio.c **** {
 1778              		.loc 1 720 0
 1779              		.cfi_startproc
 1780              		@ args = 0, pretend = 0, frame = 16
 1781              		@ frame_needed = 1, uses_anonymous_args = 0
 1782 0850 80B5     		push	{r7, lr}
 1783              	.LCFI81:
 1784              		.cfi_def_cfa_offset 8
 1785              		.cfi_offset 7, -8
 1786              		.cfi_offset 14, -4
 1787 0852 84B0     		sub	sp, sp, #16
 1788              	.LCFI82:
 1789              		.cfi_def_cfa_offset 24
 1790 0854 00AF     		add	r7, sp, #0
 1791              	.LCFI83:
 1792              		.cfi_def_cfa_register 7
 1793 0856 0246     		mov	r2, r0
 1794 0858 0B46     		mov	r3, r1
 1795 085a FA71     		strb	r2, [r7, #7]
 1796 085c BB71     		strb	r3, [r7, #6]
 721:../Source Files/lpc17xx_gpio.c **** 	GPIO_Byte_TypeDef *pFIO = FIO_ByteGetPointer(portNum);
 1797              		.loc 1 721 0
 1798 085e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1799 0860 1846     		mov	r0, r3
 1800 0862 FFF749FC 		bl	FIO_ByteGetPointer
 1801 0866 F860     		str	r0, [r7, #12]
 722:../Source Files/lpc17xx_gpio.c **** 	if (pFIO != NULL) {
 1802              		.loc 1 722 0
 1803 0868 FB68     		ldr	r3, [r7, #12]
 1804 086a 002B     		cmp	r3, #0
 1805 086c 08D0     		beq	.L103
 723:../Source Files/lpc17xx_gpio.c **** 		if (byteNum <= 3){
 1806              		.loc 1 723 0
 1807 086e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1808 0870 032B     		cmp	r3, #3
 1809 0872 05D8     		bhi	.L103
 724:../Source Files/lpc17xx_gpio.c **** 			return (pFIO->FIOPIN[byteNum]);
 1810              		.loc 1 724 0
 1811 0874 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 1812 0876 FA68     		ldr	r2, [r7, #12]
 1813 0878 D318     		adds	r3, r2, r3
 1814 087a 1B7D     		ldrb	r3, [r3, #20]
 1815 087c DBB2     		uxtb	r3, r3
 1816 087e 01E0     		b	.L104
 1817              	.L103:
 725:../Source Files/lpc17xx_gpio.c **** 		}
 726:../Source Files/lpc17xx_gpio.c **** 	}
 727:../Source Files/lpc17xx_gpio.c **** 	return (0);
 1818              		.loc 1 727 0
 1819 0880 4FF00003 		mov	r3, #0
 1820              	.L104:
 728:../Source Files/lpc17xx_gpio.c **** }
 1821              		.loc 1 728 0
 1822 0884 1846     		mov	r0, r3
 1823 0886 07F11007 		add	r7, r7, #16
 1824 088a BD46     		mov	sp, r7
 1825 088c 80BD     		pop	{r7, pc}
 1826              		.cfi_endproc
 1827              	.LFE82:
 1829              	.Letext0:
 1830              		.file 2 "c:\\program files\\gnu tools arm embedded\\4.7 2013q2\\bin\\../lib/gcc/arm-none-eabi/4.7.
 1831              		.file 3 "C:\\E_Workspace\\LPC1768\\Eg3\\CM3 Core/LPC17xx.h"
 1832              		.file 4 "C:\\E_Workspace\\LPC1768\\Eg3\\Header Files/lpc_types.h"
 1833              		.file 5 "C:\\E_Workspace\\LPC1768\\Eg3\\Header Files/lpc17xx_gpio.h"
 1834              		.file 6 "C:\\E_Workspace\\LPC1768\\Eg3\\CM3 Core/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 lpc17xx_gpio.c
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:18     .text:00000000 $t
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:22     .text:00000000 GPIO_GetPointer
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:53     .text:0000001c $d
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:60     .text:00000030 $t
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:112    .text:0000007c FIO_HalfWordGetPointer
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:142    .text:00000098 $d
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:149    .text:000000ac $t
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:201    .text:000000f8 FIO_ByteGetPointer
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:231    .text:00000114 $d
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:238    .text:00000128 $t
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:291    .text:00000174 GPIO_SetDir
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:356    .text:000001c0 GPIO_SetValue
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:402    .text:000001ec GPIO_ClearValue
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:448    .text:00000218 GPIO_ReadValue
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:497    .text:00000248 GPIO_IntCmd
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:595    .text:000002cc GPIO_GetIntStatus
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:710    .text:00000384 GPIO_ClearInt
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:768    .text:000003c4 FIO_SetDir
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:809    .text:000003ec FIO_SetValue
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:846    .text:0000040c FIO_ClearValue
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:883    .text:0000042c FIO_ReadValue
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:920    .text:0000044c FIO_IntCmd
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:961    .text:00000474 FIO_GetIntStatus
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:1004   .text:000004a0 FIO_ClearInt
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:1041   .text:000004c0 FIO_SetMask
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:1106   .text:0000050c FIO_HalfWordSetDir
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:1211   .text:000005a0 FIO_HalfWordSetMask
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:1316   .text:00000634 FIO_HalfWordSetValue
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:1375   .text:00000674 FIO_HalfWordClearValue
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:1434   .text:000006b4 FIO_HalfWordReadValue
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:1496   .text:000006f8 FIO_ByteSetDir
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:1579   .text:00000764 FIO_ByteSetMask
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:1666   .text:000007d8 FIO_ByteSetValue
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:1721   .text:00000814 FIO_ByteClearValue
C:\Users\Edu_win7\AppData\Local\Temp\ccxfeA0R.s:1776   .text:00000850 FIO_ByteReadValue
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.4198839cd628579709ab94bfdf5f0d6e
                           .group:00000000 wm4.LPC17xx.h.27.964facdaadd4aa3f18ac78c8a78f0013
                           .group:00000000 wm4.core_cm3.h.32.3cac756d6e704b813781f82afd94fa5f
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.b5bb84d7ba97d82b5b1dc1826a7ae811
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.25.6beb15babd14c076008ec0890c26e21c
                           .group:00000000 wm4.core_cm3.h.83.1a3cb9afc687cf157efeddb3d5f3109e
                           .group:00000000 wm4.LPC17xx.h.953.82b7a9ed60bb594048bc8738cf1d3489
                           .group:00000000 wm4.lpc_types.h.32.a64d7e761ffe573cbca681049cab7b1a
                           .group:00000000 wm4.lpc17xx_gpio.h.48.9d83a3048c670bed300498c0197398d5

NO UNDEFINED SYMBOLS
