<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SMT_Oven: ETM_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SMT_Oven
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_e_t_m___type.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_e_t_m___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ETM_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___e_t_m___peripheral__access__layer___g_r_o_u_p.html">ETM Peripheral Access Layer</a> &raquo; <a class="el" href="group___e_t_m__structs___g_r_o_u_p.html">ETM struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a64de567a251b7baf720d3a68c8f1e533"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a64de567a251b7baf720d3a68c8f1e533">CR</a></td></tr>
<tr class="memdesc:a64de567a251b7baf720d3a68c8f1e533"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Main Control Register  <a href="#a64de567a251b7baf720d3a68c8f1e533">More...</a><br /></td></tr>
<tr class="separator:a64de567a251b7baf720d3a68c8f1e533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e350ef75fda7eba6f393b3269c65568"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a8e350ef75fda7eba6f393b3269c65568">CCR</a></td></tr>
<tr class="memdesc:a8e350ef75fda7eba6f393b3269c65568"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Configuration Code Register  <a href="#a8e350ef75fda7eba6f393b3269c65568">More...</a><br /></td></tr>
<tr class="separator:a8e350ef75fda7eba6f393b3269c65568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e108671e335d34530e65157ba924c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a68e108671e335d34530e65157ba924c5">TRIGGER</a></td></tr>
<tr class="memdesc:a68e108671e335d34530e65157ba924c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: Trigger Event Register  <a href="#a68e108671e335d34530e65157ba924c5">More...</a><br /></td></tr>
<tr class="separator:a68e108671e335d34530e65157ba924c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c7f5b578174d176c27cf8fa9676b1b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a7c7f5b578174d176c27cf8fa9676b1b1">RESERVED0</a></td></tr>
<tr class="separator:a7c7f5b578174d176c27cf8fa9676b1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a873d2d251fd417858f90970578707df4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a873d2d251fd417858f90970578707df4">SR</a></td></tr>
<tr class="memdesc:a873d2d251fd417858f90970578707df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: ETM Status Register  <a href="#a873d2d251fd417858f90970578707df4">More...</a><br /></td></tr>
<tr class="separator:a873d2d251fd417858f90970578707df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91da4b36713036fffcda839819b6cea6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a91da4b36713036fffcda839819b6cea6">SCR</a></td></tr>
<tr class="memdesc:a91da4b36713036fffcda839819b6cea6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: System Configuration Register  <a href="#a91da4b36713036fffcda839819b6cea6">More...</a><br /></td></tr>
<tr class="separator:a91da4b36713036fffcda839819b6cea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397440a2920d96fcd9ba1c002d22b99d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a397440a2920d96fcd9ba1c002d22b99d">RESERVED1</a> [2]</td></tr>
<tr class="separator:a397440a2920d96fcd9ba1c002d22b99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25142a5a85d76207a548c75eacf1c3d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a25142a5a85d76207a548c75eacf1c3d6">EEVR</a></td></tr>
<tr class="memdesc:a25142a5a85d76207a548c75eacf1c3d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0020: Trace Enable Event Register  <a href="#a25142a5a85d76207a548c75eacf1c3d6">More...</a><br /></td></tr>
<tr class="separator:a25142a5a85d76207a548c75eacf1c3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79cea71cc185d214cf54fd6b1fec1797"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a79cea71cc185d214cf54fd6b1fec1797">TECR1</a></td></tr>
<tr class="memdesc:a79cea71cc185d214cf54fd6b1fec1797"><td class="mdescLeft">&#160;</td><td class="mdescRight">0024: Trace Enable Control 1 Register  <a href="#a79cea71cc185d214cf54fd6b1fec1797">More...</a><br /></td></tr>
<tr class="separator:a79cea71cc185d214cf54fd6b1fec1797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae11aeeaf3100e7239be6e95b7a1d787b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#ae11aeeaf3100e7239be6e95b7a1d787b">FFLR</a></td></tr>
<tr class="memdesc:ae11aeeaf3100e7239be6e95b7a1d787b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0028: FIFOFULL Level Register  <a href="#ae11aeeaf3100e7239be6e95b7a1d787b">More...</a><br /></td></tr>
<tr class="separator:ae11aeeaf3100e7239be6e95b7a1d787b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0631aa6cadb9719b2e8a0ab925de30f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a0631aa6cadb9719b2e8a0ab925de30f0">RESERVED2</a> [69]</td></tr>
<tr class="separator:a0631aa6cadb9719b2e8a0ab925de30f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0ccd012e48790b6ddd0b181bfb4e0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#aeb0ccd012e48790b6ddd0b181bfb4e0e">CNTRLDVR1</a></td></tr>
<tr class="memdesc:aeb0ccd012e48790b6ddd0b181bfb4e0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0140: Free-running counter reload value  <a href="#aeb0ccd012e48790b6ddd0b181bfb4e0e">More...</a><br /></td></tr>
<tr class="separator:aeb0ccd012e48790b6ddd0b181bfb4e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0b44d2b141b839fce528090c8e45c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#aac0b44d2b141b839fce528090c8e45c3">RESERVED3</a> [39]</td></tr>
<tr class="separator:aac0b44d2b141b839fce528090c8e45c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06fe9caa7ea14837a0d20dae3c988c5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a06fe9caa7ea14837a0d20dae3c988c5a">SYNCFR</a></td></tr>
<tr class="memdesc:a06fe9caa7ea14837a0d20dae3c988c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">01E0: Synchronization Frequency Register  <a href="#a06fe9caa7ea14837a0d20dae3c988c5a">More...</a><br /></td></tr>
<tr class="separator:a06fe9caa7ea14837a0d20dae3c988c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5289f9d3c08e4bc4078e40601ce660f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a5289f9d3c08e4bc4078e40601ce660f9">IDR</a></td></tr>
<tr class="memdesc:a5289f9d3c08e4bc4078e40601ce660f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">01E4: ID Register  <a href="#a5289f9d3c08e4bc4078e40601ce660f9">More...</a><br /></td></tr>
<tr class="separator:a5289f9d3c08e4bc4078e40601ce660f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e05137db7f1ac24218ec9f6492eedb6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a5e05137db7f1ac24218ec9f6492eedb6">CCER</a></td></tr>
<tr class="memdesc:a5e05137db7f1ac24218ec9f6492eedb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">01E8: Configuration Code Extension Register  <a href="#a5e05137db7f1ac24218ec9f6492eedb6">More...</a><br /></td></tr>
<tr class="separator:a5e05137db7f1ac24218ec9f6492eedb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf89e940fb666c1c75f34d2856d7e662"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#adf89e940fb666c1c75f34d2856d7e662">RESERVED4</a></td></tr>
<tr class="separator:adf89e940fb666c1c75f34d2856d7e662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8db3e936199bb3ff8a611c2bd9b5672"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#af8db3e936199bb3ff8a611c2bd9b5672">TESSEICR</a></td></tr>
<tr class="memdesc:af8db3e936199bb3ff8a611c2bd9b5672"><td class="mdescLeft">&#160;</td><td class="mdescRight">01F0: TraceEnable Start/Stop EmbeddedICE Control Register  <a href="#af8db3e936199bb3ff8a611c2bd9b5672">More...</a><br /></td></tr>
<tr class="separator:af8db3e936199bb3ff8a611c2bd9b5672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab105386777a0cc6cd2fc4039ef6b921c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#ab105386777a0cc6cd2fc4039ef6b921c">RESERVED5</a></td></tr>
<tr class="separator:ab105386777a0cc6cd2fc4039ef6b921c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af50cd3b65252cc7c42bd613ccc11b986"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#af50cd3b65252cc7c42bd613ccc11b986">TSEVR</a></td></tr>
<tr class="memdesc:af50cd3b65252cc7c42bd613ccc11b986"><td class="mdescLeft">&#160;</td><td class="mdescRight">01F8: Timestamp Event Register  <a href="#af50cd3b65252cc7c42bd613ccc11b986">More...</a><br /></td></tr>
<tr class="separator:af50cd3b65252cc7c42bd613ccc11b986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d90f3f1ed8961697f94b8c89c40a078"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a4d90f3f1ed8961697f94b8c89c40a078">RESERVED6</a></td></tr>
<tr class="separator:a4d90f3f1ed8961697f94b8c89c40a078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d76cbcb7015ea086111be4368cb7d85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a6d76cbcb7015ea086111be4368cb7d85">TRACEIDR</a></td></tr>
<tr class="memdesc:a6d76cbcb7015ea086111be4368cb7d85"><td class="mdescLeft">&#160;</td><td class="mdescRight">0200: CoreSight Trace ID Register  <a href="#a6d76cbcb7015ea086111be4368cb7d85">More...</a><br /></td></tr>
<tr class="separator:a6d76cbcb7015ea086111be4368cb7d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60896632669ed8e94f87ab09d5e4163a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a60896632669ed8e94f87ab09d5e4163a">RESERVED7</a></td></tr>
<tr class="separator:a60896632669ed8e94f87ab09d5e4163a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792e89c944088309a0ab2ae72b840899"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a792e89c944088309a0ab2ae72b840899">IDR2</a></td></tr>
<tr class="memdesc:a792e89c944088309a0ab2ae72b840899"><td class="mdescLeft">&#160;</td><td class="mdescRight">0208: ETM ID Register 2  <a href="#a792e89c944088309a0ab2ae72b840899">More...</a><br /></td></tr>
<tr class="separator:a792e89c944088309a0ab2ae72b840899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a770ef1f416ec6e3328fefcc4f3880a6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a770ef1f416ec6e3328fefcc4f3880a6b">RESERVED8</a> [66]</td></tr>
<tr class="separator:a770ef1f416ec6e3328fefcc4f3880a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a072dc6f692de3b06b803f52b2ea5ecb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a072dc6f692de3b06b803f52b2ea5ecb7">PDSR</a></td></tr>
<tr class="memdesc:a072dc6f692de3b06b803f52b2ea5ecb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0314: Device Power-Down Status Register  <a href="#a072dc6f692de3b06b803f52b2ea5ecb7">More...</a><br /></td></tr>
<tr class="separator:a072dc6f692de3b06b803f52b2ea5ecb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5474d3e3c0db9678a7f71d684bd452fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a5474d3e3c0db9678a7f71d684bd452fa">RESERVED9</a> [754]</td></tr>
<tr class="separator:a5474d3e3c0db9678a7f71d684bd452fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0677501e15310384c64be40a4d0333d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a0677501e15310384c64be40a4d0333d4">_ITMISCIN</a></td></tr>
<tr class="memdesc:a0677501e15310384c64be40a4d0333d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EE0: Integration Test Miscelaneous Inputs Register  <a href="#a0677501e15310384c64be40a4d0333d4">More...</a><br /></td></tr>
<tr class="separator:a0677501e15310384c64be40a4d0333d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fe82dc0e516c3202025fbe9af957b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a89fe82dc0e516c3202025fbe9af957b0">RESERVED10</a></td></tr>
<tr class="separator:a89fe82dc0e516c3202025fbe9af957b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08fa0bdf5d99c77a98f124b4de507c96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a08fa0bdf5d99c77a98f124b4de507c96">_ITTRIGOUT</a></td></tr>
<tr class="memdesc:a08fa0bdf5d99c77a98f124b4de507c96"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EE8: Integration Test Trigger Out Register  <a href="#a08fa0bdf5d99c77a98f124b4de507c96">More...</a><br /></td></tr>
<tr class="separator:a08fa0bdf5d99c77a98f124b4de507c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f706964d47d5bf68a54625cb924a5a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a0f706964d47d5bf68a54625cb924a5a6">RESERVED11</a></td></tr>
<tr class="separator:a0f706964d47d5bf68a54625cb924a5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99cb0be79edc9824318735de56581ffc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a99cb0be79edc9824318735de56581ffc">_ITATBCTR2</a></td></tr>
<tr class="memdesc:a99cb0be79edc9824318735de56581ffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EF0: ETM Integration Test ATB Control 2 Register  <a href="#a99cb0be79edc9824318735de56581ffc">More...</a><br /></td></tr>
<tr class="separator:a99cb0be79edc9824318735de56581ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf568d7752971013664183f2dbac755"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#aacf568d7752971013664183f2dbac755">RESERVED12</a></td></tr>
<tr class="separator:aacf568d7752971013664183f2dbac755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a96bc8af8fc7ec9e5ead573be30e91d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a0a96bc8af8fc7ec9e5ead573be30e91d">_ITATBCTR0</a></td></tr>
<tr class="memdesc:a0a96bc8af8fc7ec9e5ead573be30e91d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EF8: ETM Integration Test ATB Control 0 Register  <a href="#a0a96bc8af8fc7ec9e5ead573be30e91d">More...</a><br /></td></tr>
<tr class="separator:a0a96bc8af8fc7ec9e5ead573be30e91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cff0ad39f0d1bdbee5b668dd1fe7325"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a9cff0ad39f0d1bdbee5b668dd1fe7325">RESERVED13</a></td></tr>
<tr class="separator:a9cff0ad39f0d1bdbee5b668dd1fe7325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e514b93043e03a94973555428852509"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a9e514b93043e03a94973555428852509">ITCTRL</a></td></tr>
<tr class="memdesc:a9e514b93043e03a94973555428852509"><td class="mdescLeft">&#160;</td><td class="mdescRight">0F00: Integration Mode Control Register  <a href="#a9e514b93043e03a94973555428852509">More...</a><br /></td></tr>
<tr class="separator:a9e514b93043e03a94973555428852509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fac81715c0b9d5cc94b64e107dcce1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a4fac81715c0b9d5cc94b64e107dcce1e">RESERVED14</a> [39]</td></tr>
<tr class="separator:a4fac81715c0b9d5cc94b64e107dcce1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac1e85db61183a422e34817ad61dad52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#aac1e85db61183a422e34817ad61dad52">CLAIMSET</a></td></tr>
<tr class="memdesc:aac1e85db61183a422e34817ad61dad52"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FA0: Claim Tag Set Register  <a href="#aac1e85db61183a422e34817ad61dad52">More...</a><br /></td></tr>
<tr class="separator:aac1e85db61183a422e34817ad61dad52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77d428e2b6d0688cbef9ee15b02224a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#ad77d428e2b6d0688cbef9ee15b02224a">CLAIMCLR</a></td></tr>
<tr class="memdesc:ad77d428e2b6d0688cbef9ee15b02224a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FA4: Claim Tag Clear Register  <a href="#ad77d428e2b6d0688cbef9ee15b02224a">More...</a><br /></td></tr>
<tr class="separator:ad77d428e2b6d0688cbef9ee15b02224a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534821734046c1bd44d7b73806f0426c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a534821734046c1bd44d7b73806f0426c">RESERVED15</a> [2]</td></tr>
<tr class="separator:a534821734046c1bd44d7b73806f0426c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5709cd57c0231d701f6c7aa190ebde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a9a5709cd57c0231d701f6c7aa190ebde">LAR</a></td></tr>
<tr class="memdesc:a9a5709cd57c0231d701f6c7aa190ebde"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FB0: Lock Access Register  <a href="#a9a5709cd57c0231d701f6c7aa190ebde">More...</a><br /></td></tr>
<tr class="separator:a9a5709cd57c0231d701f6c7aa190ebde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ef1fa4c505165b8d84f4124153aacd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a72ef1fa4c505165b8d84f4124153aacd">LSR</a></td></tr>
<tr class="memdesc:a72ef1fa4c505165b8d84f4124153aacd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FB4: Lock Status Register  <a href="#a72ef1fa4c505165b8d84f4124153aacd">More...</a><br /></td></tr>
<tr class="separator:a72ef1fa4c505165b8d84f4124153aacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b08f625545fd33abd2d7668f45c939"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#af4b08f625545fd33abd2d7668f45c939">AUTHSTATUS</a></td></tr>
<tr class="memdesc:af4b08f625545fd33abd2d7668f45c939"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FB8: Authentication Status Register  <a href="#af4b08f625545fd33abd2d7668f45c939">More...</a><br /></td></tr>
<tr class="separator:af4b08f625545fd33abd2d7668f45c939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8175370c5fa7a07a960e178ca2725d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#adc8175370c5fa7a07a960e178ca2725d">RESERVED16</a> [4]</td></tr>
<tr class="separator:adc8175370c5fa7a07a960e178ca2725d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e4abf9aea63e05dc7d921ec3a23384"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a94e4abf9aea63e05dc7d921ec3a23384">DEVTYPE</a></td></tr>
<tr class="memdesc:a94e4abf9aea63e05dc7d921ec3a23384"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FCC: CoreSight Device Type Register  <a href="#a94e4abf9aea63e05dc7d921ec3a23384">More...</a><br /></td></tr>
<tr class="separator:a94e4abf9aea63e05dc7d921ec3a23384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce23516ce1015c933e19b8ee647c115"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a5ce23516ce1015c933e19b8ee647c115">PIDR4</a></td></tr>
<tr class="memdesc:a5ce23516ce1015c933e19b8ee647c115"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FD0: Peripheral Identification Register 4  <a href="#a5ce23516ce1015c933e19b8ee647c115">More...</a><br /></td></tr>
<tr class="separator:a5ce23516ce1015c933e19b8ee647c115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa81484a692fb99d7b2d08e012e121759"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#aa81484a692fb99d7b2d08e012e121759">PIDR5</a></td></tr>
<tr class="memdesc:aa81484a692fb99d7b2d08e012e121759"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FD4: Peripheral Identification Register 5  <a href="#aa81484a692fb99d7b2d08e012e121759">More...</a><br /></td></tr>
<tr class="separator:aa81484a692fb99d7b2d08e012e121759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ca452619d8ae3d25e6f3207c39e84a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a48ca452619d8ae3d25e6f3207c39e84a">PIDR6</a></td></tr>
<tr class="memdesc:a48ca452619d8ae3d25e6f3207c39e84a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FD8: Peripheral Identification Register 6  <a href="#a48ca452619d8ae3d25e6f3207c39e84a">More...</a><br /></td></tr>
<tr class="separator:a48ca452619d8ae3d25e6f3207c39e84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda2eae42283b93b730c0f57f214e2d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#acda2eae42283b93b730c0f57f214e2d2">PIDR7</a></td></tr>
<tr class="memdesc:acda2eae42283b93b730c0f57f214e2d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FDC: Peripheral Identification Register 7  <a href="#acda2eae42283b93b730c0f57f214e2d2">More...</a><br /></td></tr>
<tr class="separator:acda2eae42283b93b730c0f57f214e2d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39dd97ae35427057bd3c8d8493f5a5f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a39dd97ae35427057bd3c8d8493f5a5f3">PIDR0</a></td></tr>
<tr class="memdesc:a39dd97ae35427057bd3c8d8493f5a5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FE0: Peripheral Identification Register 0  <a href="#a39dd97ae35427057bd3c8d8493f5a5f3">More...</a><br /></td></tr>
<tr class="separator:a39dd97ae35427057bd3c8d8493f5a5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f1375a0e0141dcc48ddfe065e846d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a75f1375a0e0141dcc48ddfe065e846d7">PIDR1</a></td></tr>
<tr class="memdesc:a75f1375a0e0141dcc48ddfe065e846d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FE4: Peripheral Identification Register 1  <a href="#a75f1375a0e0141dcc48ddfe065e846d7">More...</a><br /></td></tr>
<tr class="separator:a75f1375a0e0141dcc48ddfe065e846d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c9a1e13bcaa5a8141f09cb89d5820b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a50c9a1e13bcaa5a8141f09cb89d5820b">PIDR2</a></td></tr>
<tr class="memdesc:a50c9a1e13bcaa5a8141f09cb89d5820b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FE8: Peripheral Identification Register 2  <a href="#a50c9a1e13bcaa5a8141f09cb89d5820b">More...</a><br /></td></tr>
<tr class="separator:a50c9a1e13bcaa5a8141f09cb89d5820b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5349f4d9e597785accb2d8b88f8fb025"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a5349f4d9e597785accb2d8b88f8fb025">PIDR3</a></td></tr>
<tr class="memdesc:a5349f4d9e597785accb2d8b88f8fb025"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FEC: Peripheral Identification Register 3  <a href="#a5349f4d9e597785accb2d8b88f8fb025">More...</a><br /></td></tr>
<tr class="separator:a5349f4d9e597785accb2d8b88f8fb025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a619f2b28e23dd138fb3af5f590e5c71f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a619f2b28e23dd138fb3af5f590e5c71f">CIDR0</a></td></tr>
<tr class="memdesc:a619f2b28e23dd138fb3af5f590e5c71f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FF0: Component Identification Register 0  <a href="#a619f2b28e23dd138fb3af5f590e5c71f">More...</a><br /></td></tr>
<tr class="separator:a619f2b28e23dd138fb3af5f590e5c71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4effda3089fc51d413e241104629aa3d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a4effda3089fc51d413e241104629aa3d">CIDR1</a></td></tr>
<tr class="memdesc:a4effda3089fc51d413e241104629aa3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FF4: Component Identification Register 1  <a href="#a4effda3089fc51d413e241104629aa3d">More...</a><br /></td></tr>
<tr class="separator:a4effda3089fc51d413e241104629aa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca000d35b1703c42a6e4891486fb93b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#a5ca000d35b1703c42a6e4891486fb93b">CIDR2</a></td></tr>
<tr class="memdesc:a5ca000d35b1703c42a6e4891486fb93b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FF8: Component Identification Register 2  <a href="#a5ca000d35b1703c42a6e4891486fb93b">More...</a><br /></td></tr>
<tr class="separator:a5ca000d35b1703c42a6e4891486fb93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe78c431916db4ade163e7e556c586c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_t_m___type.html#afe78c431916db4ade163e7e556c586c3">CIDR3</a></td></tr>
<tr class="memdesc:afe78c431916db4ade163e7e556c586c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FFC: Component Identification Register 3  <a href="#afe78c431916db4ade163e7e556c586c3">More...</a><br /></td></tr>
<tr class="separator:afe78c431916db4ade163e7e556c586c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a0a96bc8af8fc7ec9e5ead573be30e91d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t ETM_Type::_ITATBCTR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EF8: ETM Integration Test ATB Control 0 Register </p>

</div>
</div>
<a class="anchor" id="a99cb0be79edc9824318735de56581ffc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::_ITATBCTR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EF0: ETM Integration Test ATB Control 2 Register </p>

</div>
</div>
<a class="anchor" id="a0677501e15310384c64be40a4d0333d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::_ITMISCIN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EE0: Integration Test Miscelaneous Inputs Register </p>

</div>
</div>
<a class="anchor" id="a08fa0bdf5d99c77a98f124b4de507c96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t ETM_Type::_ITTRIGOUT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EE8: Integration Test Trigger Out Register </p>

</div>
</div>
<a class="anchor" id="af4b08f625545fd33abd2d7668f45c939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::AUTHSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FB8: Authentication Status Register </p>

</div>
</div>
<a class="anchor" id="a5e05137db7f1ac24218ec9f6492eedb6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::CCER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>01E8: Configuration Code Extension Register </p>

</div>
</div>
<a class="anchor" id="a8e350ef75fda7eba6f393b3269c65568"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Configuration Code Register </p>

</div>
</div>
<a class="anchor" id="a619f2b28e23dd138fb3af5f590e5c71f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::CIDR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FF0: Component Identification Register 0 </p>

</div>
</div>
<a class="anchor" id="a4effda3089fc51d413e241104629aa3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::CIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FF4: Component Identification Register 1 </p>

</div>
</div>
<a class="anchor" id="a5ca000d35b1703c42a6e4891486fb93b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::CIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FF8: Component Identification Register 2 </p>

</div>
</div>
<a class="anchor" id="afe78c431916db4ade163e7e556c586c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::CIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FFC: Component Identification Register 3 </p>

</div>
</div>
<a class="anchor" id="ad77d428e2b6d0688cbef9ee15b02224a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::CLAIMCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FA4: Claim Tag Clear Register </p>

</div>
</div>
<a class="anchor" id="aac1e85db61183a422e34817ad61dad52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::CLAIMSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FA0: Claim Tag Set Register </p>

</div>
</div>
<a class="anchor" id="aeb0ccd012e48790b6ddd0b181bfb4e0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::CNTRLDVR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0140: Free-running counter reload value </p>

</div>
</div>
<a class="anchor" id="a64de567a251b7baf720d3a68c8f1e533"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Main Control Register </p>

</div>
</div>
<a class="anchor" id="a94e4abf9aea63e05dc7d921ec3a23384"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::DEVTYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FCC: CoreSight Device Type Register </p>

</div>
</div>
<a class="anchor" id="a25142a5a85d76207a548c75eacf1c3d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::EEVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0020: Trace Enable Event Register </p>

</div>
</div>
<a class="anchor" id="ae11aeeaf3100e7239be6e95b7a1d787b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::FFLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0028: FIFOFULL Level Register </p>

</div>
</div>
<a class="anchor" id="a5289f9d3c08e4bc4078e40601ce660f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>01E4: ID Register </p>

</div>
</div>
<a class="anchor" id="a792e89c944088309a0ab2ae72b840899"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::IDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0208: ETM ID Register 2 </p>

</div>
</div>
<a class="anchor" id="a9e514b93043e03a94973555428852509"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::ITCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0F00: Integration Mode Control Register </p>

</div>
</div>
<a class="anchor" id="a9a5709cd57c0231d701f6c7aa190ebde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::LAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FB0: Lock Access Register </p>

</div>
</div>
<a class="anchor" id="a72ef1fa4c505165b8d84f4124153aacd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::LSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FB4: Lock Status Register </p>

</div>
</div>
<a class="anchor" id="a072dc6f692de3b06b803f52b2ea5ecb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::PDSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0314: Device Power-Down Status Register </p>

</div>
</div>
<a class="anchor" id="a39dd97ae35427057bd3c8d8493f5a5f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::PIDR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FE0: Peripheral Identification Register 0 </p>

</div>
</div>
<a class="anchor" id="a75f1375a0e0141dcc48ddfe065e846d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::PIDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FE4: Peripheral Identification Register 1 </p>

</div>
</div>
<a class="anchor" id="a50c9a1e13bcaa5a8141f09cb89d5820b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::PIDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FE8: Peripheral Identification Register 2 </p>

</div>
</div>
<a class="anchor" id="a5349f4d9e597785accb2d8b88f8fb025"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::PIDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FEC: Peripheral Identification Register 3 </p>

</div>
</div>
<a class="anchor" id="a5ce23516ce1015c933e19b8ee647c115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::PIDR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FD0: Peripheral Identification Register 4 </p>

</div>
</div>
<a class="anchor" id="aa81484a692fb99d7b2d08e012e121759"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::PIDR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FD4: Peripheral Identification Register 5 </p>

</div>
</div>
<a class="anchor" id="a48ca452619d8ae3d25e6f3207c39e84a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::PIDR6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FD8: Peripheral Identification Register 6 </p>

</div>
</div>
<a class="anchor" id="acda2eae42283b93b730c0f57f214e2d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::PIDR7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FDC: Peripheral Identification Register 7 </p>

</div>
</div>
<a class="anchor" id="a7c7f5b578174d176c27cf8fa9676b1b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a397440a2920d96fcd9ba1c002d22b99d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a89fe82dc0e516c3202025fbe9af957b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f706964d47d5bf68a54625cb924a5a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aacf568d7752971013664183f2dbac755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9cff0ad39f0d1bdbee5b668dd1fe7325"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fac81715c0b9d5cc94b64e107dcce1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED14[39]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a534821734046c1bd44d7b73806f0426c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED15[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adc8175370c5fa7a07a960e178ca2725d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED16[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0631aa6cadb9719b2e8a0ab925de30f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED2[69]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aac0b44d2b141b839fce528090c8e45c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED3[39]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adf89e940fb666c1c75f34d2856d7e662"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab105386777a0cc6cd2fc4039ef6b921c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d90f3f1ed8961697f94b8c89c40a078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a60896632669ed8e94f87ab09d5e4163a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a770ef1f416ec6e3328fefcc4f3880a6b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED8[66]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5474d3e3c0db9678a7f71d684bd452fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::RESERVED9[754]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91da4b36713036fffcda839819b6cea6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: System Configuration Register </p>

</div>
</div>
<a class="anchor" id="a873d2d251fd417858f90970578707df4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: ETM Status Register </p>

</div>
</div>
<a class="anchor" id="a06fe9caa7ea14837a0d20dae3c988c5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ETM_Type::SYNCFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>01E0: Synchronization Frequency Register </p>

</div>
</div>
<a class="anchor" id="a79cea71cc185d214cf54fd6b1fec1797"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::TECR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0024: Trace Enable Control 1 Register </p>

</div>
</div>
<a class="anchor" id="af8db3e936199bb3ff8a611c2bd9b5672"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::TESSEICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>01F0: TraceEnable Start/Stop EmbeddedICE Control Register </p>

</div>
</div>
<a class="anchor" id="a6d76cbcb7015ea086111be4368cb7d85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::TRACEIDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0200: CoreSight Trace ID Register </p>

</div>
</div>
<a class="anchor" id="a68e108671e335d34530e65157ba924c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::TRIGGER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: Trigger Event Register </p>

</div>
</div>
<a class="anchor" id="af50cd3b65252cc7c42bd613ccc11b986"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ETM_Type::TSEVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>01F8: Timestamp Event Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_e_t_m___type.html">ETM_Type</a></li>
    <li class="footer">Generated on Tue Sep 27 2016 09:56:30 for SMT_Oven by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
