\hypertarget{struct_f_m_p_i2_c___type_def}{}\section{F\+M\+P\+I2\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_m_p_i2_c___type_def}\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{C\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{C\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{O\+A\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{O\+A\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}{T\+I\+M\+I\+N\+GR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}{T\+I\+M\+E\+O\+U\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}{P\+E\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{R\+X\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{T\+X\+DR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_f_m_p_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_f_m_p_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+R1}

F\+M\+P\+I2C Control register 1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_f_m_p_i2_c___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_f_m_p_i2_c___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+R2}

F\+M\+P\+I2C Control register 2, Address offset\+: 0x04 \mbox{\Hypertarget{struct_f_m_p_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_f_m_p_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+CR}{ICR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+CR}

F\+M\+P\+I2C Interrupt clear register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_f_m_p_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_f_m_p_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+SR}{ISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t I\+SR}

F\+M\+P\+I2C Interrupt and status register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_f_m_p_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}\label{struct_f_m_p_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}} 
\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!O\+A\+R1@{O\+A\+R1}}
\index{O\+A\+R1@{O\+A\+R1}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{O\+A\+R1}{OAR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t O\+A\+R1}

F\+M\+P\+I2C Own address 1 register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_f_m_p_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}\label{struct_f_m_p_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}} 
\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!O\+A\+R2@{O\+A\+R2}}
\index{O\+A\+R2@{O\+A\+R2}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{O\+A\+R2}{OAR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t O\+A\+R2}

F\+M\+P\+I2C Own address 2 register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_f_m_p_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}\label{struct_f_m_p_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}} 
\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!P\+E\+CR@{P\+E\+CR}}
\index{P\+E\+CR@{P\+E\+CR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+E\+CR}{PECR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t P\+E\+CR}

F\+M\+P\+I2C P\+EC register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_f_m_p_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}\label{struct_f_m_p_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}} 
\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!R\+X\+DR@{R\+X\+DR}}
\index{R\+X\+DR@{R\+X\+DR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+X\+DR}{RXDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t R\+X\+DR}

F\+M\+P\+I2C Receive data register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_f_m_p_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}\label{struct_f_m_p_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}} 
\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!T\+I\+M\+E\+O\+U\+TR@{T\+I\+M\+E\+O\+U\+TR}}
\index{T\+I\+M\+E\+O\+U\+TR@{T\+I\+M\+E\+O\+U\+TR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+I\+M\+E\+O\+U\+TR}{TIMEOUTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+E\+O\+U\+TR}

F\+M\+P\+I2C Timeout register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_f_m_p_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}\label{struct_f_m_p_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}} 
\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!T\+I\+M\+I\+N\+GR@{T\+I\+M\+I\+N\+GR}}
\index{T\+I\+M\+I\+N\+GR@{T\+I\+M\+I\+N\+GR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+I\+M\+I\+N\+GR}{TIMINGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+I\+M\+I\+N\+GR}

F\+M\+P\+I2C Timing register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_f_m_p_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}\label{struct_f_m_p_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}} 
\index{F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}!T\+X\+DR@{T\+X\+DR}}
\index{T\+X\+DR@{T\+X\+DR}!F\+M\+P\+I2\+C\+\_\+\+Type\+Def@{F\+M\+P\+I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+X\+DR}{TXDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+X\+DR}

F\+M\+P\+I2C Transmit data register, Address offset\+: 0x28 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
