#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fab16d03b60 .scope module, "halt_1_test" "halt_1_test" 2 1;
 .timescale 0 0;
v0x7fab16d1dca0_0 .var "clk", 0 0;
v0x7fab16d1dd30_0 .var "rst", 0 0;
S_0x7fab16d01780 .scope module, "DUT" "halt_1" 2 5, 3 1 0, S_0x7fab16d03b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x7fab16d1d8b0_0 .net "PC", 7 0, v0x7fab16d1d0c0_0;  1 drivers
v0x7fab16d1d960_0 .var "addr", 31 0;
v0x7fab16d1da10_0 .net "clk", 0 0, v0x7fab16d1dca0_0;  1 drivers
v0x7fab16d1db00_0 .net "instruct", 31 0, v0x7fab16d1d650_0;  1 drivers
v0x7fab16d1db90_0 .net "rst", 0 0, v0x7fab16d1dd30_0;  1 drivers
S_0x7fab16d00040 .scope module, "ProCounter" "ProCount" 3 12, 4 1 0, S_0x7fab16d01780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 8 "count"
v0x7fab16d001f0_0 .net "clk", 0 0, v0x7fab16d1dca0_0;  alias, 1 drivers
v0x7fab16d1d0c0_0 .var "count", 7 0;
v0x7fab16d1d170_0 .net "rst", 0 0, v0x7fab16d1dd30_0;  alias, 1 drivers
E_0x7fab16d023c0 .event posedge, v0x7fab16d001f0_0;
S_0x7fab16d1d270 .scope module, "instructionMEM" "instruction" 3 17, 5 1 0, S_0x7fab16d01780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /OUTPUT 32 "instruct"
v0x7fab16d1d4d0_0 .net "addr", 31 0, v0x7fab16d1d960_0;  1 drivers
v0x7fab16d1d590_0 .net "clk", 0 0, v0x7fab16d1dca0_0;  alias, 1 drivers
v0x7fab16d1d650_0 .var "instruct", 31 0;
v0x7fab16d1d700 .array "mem", 65535 0, 31 0;
v0x7fab16d1d790_0 .net "rst", 0 0, v0x7fab16d1dd30_0;  alias, 1 drivers
E_0x7fab16d1d490 .event posedge, v0x7fab16d1d170_0, v0x7fab16d001f0_0;
    .scope S_0x7fab16d00040;
T_0 ;
    %wait E_0x7fab16d023c0;
    %load/vec4 v0x7fab16d001f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fab16d1d0c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x7fab16d1d0c0_0, 0;
    %vpi_call 4 10 "$display", "count1 = %b", v0x7fab16d1d0c0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fab16d1d0c0_0, 0;
    %vpi_call 4 15 "$display", "count2 = %b", v0x7fab16d1d0c0_0 {0 0 0};
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fab16d1d270;
T_1 ;
    %wait E_0x7fab16d1d490;
    %load/vec4 v0x7fab16d1d790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 5 11 "$display", "addr1 = %b", v0x7fab16d1d4d0_0 {0 0 0};
    %vpi_call 5 12 "$readmemh", "halt.mc", v0x7fab16d1d700 {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 5 17 "$display", "addr2 = %b", v0x7fab16d1d4d0_0 {0 0 0};
    %ix/getv 4, v0x7fab16d1d4d0_0;
    %load/vec4a v0x7fab16d1d700, 4;
    %store/vec4 v0x7fab16d1d650_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fab16d01780;
T_2 ;
    %load/vec4 v0x7fab16d1d8b0_0;
    %pad/u 32;
    %store/vec4 v0x7fab16d1d960_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fab16d01780;
T_3 ;
    %wait E_0x7fab16d1d490;
    %load/vec4 v0x7fab16d1db00_0;
    %cmpi/e 4227858432, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 3 23 "$display", "halt, instruct = %h", v0x7fab16d1db00_0 {0 0 0};
T_3.0 ;
    %load/vec4 v0x7fab16d1d8b0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 3 28 "$finish" {0 0 0};
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fab16d03b60;
T_4 ;
    %vpi_call 2 9 "$display", "Halt test" {0 0 0};
    %vpi_call 2 10 "$display", " " {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fab16d1dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab16d1dca0_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab16d1dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab16d1dca0_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab16d1dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab16d1dca0_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab16d1dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab16d1dca0_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab16d1dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab16d1dca0_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab16d1dd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fab16d1dca0_0, 0;
    %delay 3000, 0;
    %vpi_call 2 35 "$display", "Halt? this should not happen" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "halt_test.v";
    "halt_1.v";
    "ProCount.v";
    "instructionMEM.v";
