\hypertarget{struct__hw__smc}{}\section{\+\_\+hw\+\_\+smc Struct Reference}
\label{struct__hw__smc}\index{\+\_\+hw\+\_\+smc@{\+\_\+hw\+\_\+smc}}


All S\+MC module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+smc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__smc__pmprot}{hw\+\_\+smc\+\_\+pmprot\+\_\+t} \hyperlink{struct__hw__smc_aed2e076c47d58654e18030aeb33a8787}{P\+M\+P\+R\+OT}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__smc__pmctrl}{hw\+\_\+smc\+\_\+pmctrl\+\_\+t} \hyperlink{struct__hw__smc_ab8716e4edafb265314978c3aa5387fc3}{P\+M\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__smc__vllsctrl}{hw\+\_\+smc\+\_\+vllsctrl\+\_\+t} \hyperlink{struct__hw__smc_ad94d9a89e7ad02829de04774bb93b96c}{V\+L\+L\+S\+C\+T\+RL}
\item 
\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I} \hyperlink{union__hw__smc__pmstat}{hw\+\_\+smc\+\_\+pmstat\+\_\+t} \hyperlink{struct__hw__smc_a1bff3e9303d6c0a5205e007a1e386860}{P\+M\+S\+T\+AT}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All S\+MC module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+smc@{\+\_\+hw\+\_\+smc}!P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}}
\index{P\+M\+C\+T\+RL@{P\+M\+C\+T\+RL}!\+\_\+hw\+\_\+smc@{\+\_\+hw\+\_\+smc}}
\subsubsection[{\texorpdfstring{P\+M\+C\+T\+RL}{PMCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+smc\+\_\+pmctrl\+\_\+t} \+\_\+hw\+\_\+smc\+::\+P\+M\+C\+T\+RL}\hypertarget{struct__hw__smc_ab8716e4edafb265314978c3aa5387fc3}{}\label{struct__hw__smc_ab8716e4edafb265314978c3aa5387fc3}
\mbox{[}0x1\mbox{]} Power Mode Control register \index{\+\_\+hw\+\_\+smc@{\+\_\+hw\+\_\+smc}!P\+M\+P\+R\+OT@{P\+M\+P\+R\+OT}}
\index{P\+M\+P\+R\+OT@{P\+M\+P\+R\+OT}!\+\_\+hw\+\_\+smc@{\+\_\+hw\+\_\+smc}}
\subsubsection[{\texorpdfstring{P\+M\+P\+R\+OT}{PMPROT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+smc\+\_\+pmprot\+\_\+t} \+\_\+hw\+\_\+smc\+::\+P\+M\+P\+R\+OT}\hypertarget{struct__hw__smc_aed2e076c47d58654e18030aeb33a8787}{}\label{struct__hw__smc_aed2e076c47d58654e18030aeb33a8787}
\mbox{[}0x0\mbox{]} Power Mode Protection register \index{\+\_\+hw\+\_\+smc@{\+\_\+hw\+\_\+smc}!P\+M\+S\+T\+AT@{P\+M\+S\+T\+AT}}
\index{P\+M\+S\+T\+AT@{P\+M\+S\+T\+AT}!\+\_\+hw\+\_\+smc@{\+\_\+hw\+\_\+smc}}
\subsubsection[{\texorpdfstring{P\+M\+S\+T\+AT}{PMSTAT}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+smc\+\_\+pmstat\+\_\+t} \+\_\+hw\+\_\+smc\+::\+P\+M\+S\+T\+AT}\hypertarget{struct__hw__smc_a1bff3e9303d6c0a5205e007a1e386860}{}\label{struct__hw__smc_a1bff3e9303d6c0a5205e007a1e386860}
\mbox{[}0x3\mbox{]} Power Mode Status register \index{\+\_\+hw\+\_\+smc@{\+\_\+hw\+\_\+smc}!V\+L\+L\+S\+C\+T\+RL@{V\+L\+L\+S\+C\+T\+RL}}
\index{V\+L\+L\+S\+C\+T\+RL@{V\+L\+L\+S\+C\+T\+RL}!\+\_\+hw\+\_\+smc@{\+\_\+hw\+\_\+smc}}
\subsubsection[{\texorpdfstring{V\+L\+L\+S\+C\+T\+RL}{VLLSCTRL}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+smc\+\_\+vllsctrl\+\_\+t} \+\_\+hw\+\_\+smc\+::\+V\+L\+L\+S\+C\+T\+RL}\hypertarget{struct__hw__smc_ad94d9a89e7ad02829de04774bb93b96c}{}\label{struct__hw__smc_ad94d9a89e7ad02829de04774bb93b96c}
\mbox{[}0x2\mbox{]} V\+L\+LS Control register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+smc.\+h\end{DoxyCompactItemize}
