{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 06 22:13:33 2008 " "Info: Processing started: Sat Dec 06 22:13:33 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SimpleStateMachine -c SimpleStateMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SimpleStateMachine -c SimpleStateMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 6 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register state state 275.03 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 275.03 MHz between source register \"state\" and destination register \"state\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.837 ns + Longest register register " "Info: + Longest register to register delay is 0.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state 1 REG LC_X10_Y3_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N0; Fanout = 2; REG Node = 'state'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.528 ns) + CELL(0.309 ns) 0.837 ns state 2 REG LC_X10_Y3_N0 2 " "Info: 2: + IC(0.528 ns) + CELL(0.309 ns) = 0.837 ns; Loc. = LC_X10_Y3_N0; Fanout = 2; REG Node = 'state'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { state state } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 36.92 % ) " "Info: Total cell delay = 0.309 ns ( 36.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.528 ns ( 63.08 % ) " "Info: Total interconnect delay = 0.528 ns ( 63.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { state state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.837 ns" { state {} state {} } { 0.000ns 0.528ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.093 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_F18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.913 ns) + CELL(0.711 ns) 6.093 ns state 2 REG LC_X10_Y3_N0 2 " "Info: 2: + IC(3.913 ns) + CELL(0.711 ns) = 6.093 ns; Loc. = LC_X10_Y3_N0; Fanout = 2; REG Node = 'state'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.624 ns" { clk state } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 35.78 % ) " "Info: Total cell delay = 2.180 ns ( 35.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.913 ns ( 64.22 % ) " "Info: Total interconnect delay = 3.913 ns ( 64.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { clk state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { clk {} clk~out0 {} state {} } { 0.000ns 0.000ns 3.913ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.093 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_F18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.913 ns) + CELL(0.711 ns) 6.093 ns state 2 REG LC_X10_Y3_N0 2 " "Info: 2: + IC(3.913 ns) + CELL(0.711 ns) = 6.093 ns; Loc. = LC_X10_Y3_N0; Fanout = 2; REG Node = 'state'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.624 ns" { clk state } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 35.78 % ) " "Info: Total cell delay = 2.180 ns ( 35.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.913 ns ( 64.22 % ) " "Info: Total interconnect delay = 3.913 ns ( 64.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { clk state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { clk {} clk~out0 {} state {} } { 0.000ns 0.000ns 3.913ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { clk state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { clk {} clk~out0 {} state {} } { 0.000ns 0.000ns 3.913ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { state state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "0.837 ns" { state {} state {} } { 0.000ns 0.528ns } { 0.000ns 0.309ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { clk state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { clk {} clk~out0 {} state {} } { 0.000ns 0.000ns 3.913ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { state {} } {  } {  } "" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "state i clk 1.247 ns register " "Info: tsu for register \"state\" (data pin = \"i\", clock pin = \"clk\") is 1.247 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.303 ns + Longest pin register " "Info: + Longest pin to register delay is 7.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns i 1 PIN PIN_T6 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T6; Fanout = 1; PIN Node = 'i'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.350 ns) + CELL(0.478 ns) 7.303 ns state 2 REG LC_X10_Y3_N0 2 " "Info: 2: + IC(5.350 ns) + CELL(0.478 ns) = 7.303 ns; Loc. = LC_X10_Y3_N0; Fanout = 2; REG Node = 'state'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { i state } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 26.74 % ) " "Info: Total cell delay = 1.953 ns ( 26.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.350 ns ( 73.26 % ) " "Info: Total interconnect delay = 5.350 ns ( 73.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.303 ns" { i state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.303 ns" { i {} i~out0 {} state {} } { 0.000ns 0.000ns 5.350ns } { 0.000ns 1.475ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.093 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_F18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.913 ns) + CELL(0.711 ns) 6.093 ns state 2 REG LC_X10_Y3_N0 2 " "Info: 2: + IC(3.913 ns) + CELL(0.711 ns) = 6.093 ns; Loc. = LC_X10_Y3_N0; Fanout = 2; REG Node = 'state'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.624 ns" { clk state } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 35.78 % ) " "Info: Total cell delay = 2.180 ns ( 35.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.913 ns ( 64.22 % ) " "Info: Total interconnect delay = 3.913 ns ( 64.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { clk state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { clk {} clk~out0 {} state {} } { 0.000ns 0.000ns 3.913ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.303 ns" { i state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.303 ns" { i {} i~out0 {} state {} } { 0.000ns 0.000ns 5.350ns } { 0.000ns 1.475ns 0.478ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { clk state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { clk {} clk~out0 {} state {} } { 0.000ns 0.000ns 3.913ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk y state 11.525 ns register " "Info: tco from clock \"clk\" to destination pin \"y\" through register \"state\" is 11.525 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.093 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_F18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.913 ns) + CELL(0.711 ns) 6.093 ns state 2 REG LC_X10_Y3_N0 2 " "Info: 2: + IC(3.913 ns) + CELL(0.711 ns) = 6.093 ns; Loc. = LC_X10_Y3_N0; Fanout = 2; REG Node = 'state'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.624 ns" { clk state } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 35.78 % ) " "Info: Total cell delay = 2.180 ns ( 35.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.913 ns ( 64.22 % ) " "Info: Total interconnect delay = 3.913 ns ( 64.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { clk state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { clk {} clk~out0 {} state {} } { 0.000ns 0.000ns 3.913ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.208 ns + Longest register pin " "Info: + Longest register to pin delay is 5.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state 1 REG LC_X10_Y3_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N0; Fanout = 2; REG Node = 'state'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { state } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.442 ns) 0.955 ns y~8 2 COMB LC_X10_Y3_N2 1 " "Info: 2: + IC(0.513 ns) + CELL(0.442 ns) = 0.955 ns; Loc. = LC_X10_Y3_N2; Fanout = 1; COMB Node = 'y~8'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { state y~8 } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(2.108 ns) 5.208 ns y 3 PIN PIN_R10 0 " "Info: 3: + IC(2.145 ns) + CELL(2.108 ns) = 5.208 ns; Loc. = PIN_R10; Fanout = 0; PIN Node = 'y'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.253 ns" { y~8 y } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.550 ns ( 48.96 % ) " "Info: Total cell delay = 2.550 ns ( 48.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.658 ns ( 51.04 % ) " "Info: Total interconnect delay = 2.658 ns ( 51.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.208 ns" { state y~8 y } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.208 ns" { state {} y~8 {} y {} } { 0.000ns 0.513ns 2.145ns } { 0.000ns 0.442ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { clk state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { clk {} clk~out0 {} state {} } { 0.000ns 0.000ns 3.913ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.208 ns" { state y~8 y } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.208 ns" { state {} y~8 {} y {} } { 0.000ns 0.513ns 2.145ns } { 0.000ns 0.442ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "m y 11.758 ns Longest " "Info: Longest tpd from source pin \"m\" to destination pin \"y\" is 11.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns m 1 PIN PIN_T5 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T5; Fanout = 1; PIN Node = 'm'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { m } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.738 ns) + CELL(0.292 ns) 7.505 ns y~8 2 COMB LC_X10_Y3_N2 1 " "Info: 2: + IC(5.738 ns) + CELL(0.292 ns) = 7.505 ns; Loc. = LC_X10_Y3_N2; Fanout = 1; COMB Node = 'y~8'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { m y~8 } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(2.108 ns) 11.758 ns y 3 PIN PIN_R10 0 " "Info: 3: + IC(2.145 ns) + CELL(2.108 ns) = 11.758 ns; Loc. = PIN_R10; Fanout = 0; PIN Node = 'y'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.253 ns" { y~8 y } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.875 ns ( 32.96 % ) " "Info: Total cell delay = 3.875 ns ( 32.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.883 ns ( 67.04 % ) " "Info: Total interconnect delay = 7.883 ns ( 67.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.758 ns" { m y~8 y } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "11.758 ns" { m {} m~out0 {} y~8 {} y {} } { 0.000ns 0.000ns 5.738ns 2.145ns } { 0.000ns 1.475ns 0.292ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "state i clk -1.195 ns register " "Info: th for register \"state\" (data pin = \"i\", clock pin = \"clk\") is -1.195 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.093 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_F18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F18; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.913 ns) + CELL(0.711 ns) 6.093 ns state 2 REG LC_X10_Y3_N0 2 " "Info: 2: + IC(3.913 ns) + CELL(0.711 ns) = 6.093 ns; Loc. = LC_X10_Y3_N0; Fanout = 2; REG Node = 'state'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.624 ns" { clk state } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 35.78 % ) " "Info: Total cell delay = 2.180 ns ( 35.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.913 ns ( 64.22 % ) " "Info: Total interconnect delay = 3.913 ns ( 64.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { clk state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { clk {} clk~out0 {} state {} } { 0.000ns 0.000ns 3.913ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.303 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.303 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns i 1 PIN PIN_T6 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T6; Fanout = 1; PIN Node = 'i'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { i } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.350 ns) + CELL(0.478 ns) 7.303 ns state 2 REG LC_X10_Y3_N0 2 " "Info: 2: + IC(5.350 ns) + CELL(0.478 ns) = 7.303 ns; Loc. = LC_X10_Y3_N0; Fanout = 2; REG Node = 'state'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.828 ns" { i state } "NODE_NAME" } } { "SimpleStateMachine.vhd" "" { Text "G:/Work2008/NowWorking/compArch/자료모음/DigitalDesign/순차논리회로/SimpleStateMachine(Moore)/SimpleStateMachine.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.953 ns ( 26.74 % ) " "Info: Total cell delay = 1.953 ns ( 26.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.350 ns ( 73.26 % ) " "Info: Total interconnect delay = 5.350 ns ( 73.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.303 ns" { i state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.303 ns" { i {} i~out0 {} state {} } { 0.000ns 0.000ns 5.350ns } { 0.000ns 1.475ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.093 ns" { clk state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.093 ns" { clk {} clk~out0 {} state {} } { 0.000ns 0.000ns 3.913ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.303 ns" { i state } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "7.303 ns" { i {} i~out0 {} state {} } { 0.000ns 0.000ns 5.350ns } { 0.000ns 1.475ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "120 " "Info: Peak virtual memory: 120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 06 22:13:35 2008 " "Info: Processing ended: Sat Dec 06 22:13:35 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
