

================================================================
== Vitis HLS Report for 'krnl_mmult_Pipeline_writeC_writeC_inner'
================================================================
* Date:           Tue Dec  5 21:21:52 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        systolic_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- writeC_writeC_inner  |        ?|        ?|        71|          1|          1|     ?|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 72


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 72
* Pipeline : 1
  Pipeline-0 : II = 1, D = 72, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 74 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%indvar184 = alloca i32 1"   --->   Operation 75 'alloca' 'indvar184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 76 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%indvar181 = alloca i32 1"   --->   Operation 77 'alloca' 'indvar181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten109 = alloca i32 1"   --->   Operation 78 'alloca' 'indvar_flatten109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%c_cast_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %c_cast"   --->   Operation 79 'read' 'c_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c"   --->   Operation 80 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%localC_3_3_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_3_3_4_reload"   --->   Operation 81 'read' 'localC_3_3_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%localC_3_2_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_3_2_4_reload"   --->   Operation 82 'read' 'localC_3_2_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%localC_3_1_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_3_1_4_reload"   --->   Operation 83 'read' 'localC_3_1_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%localC_3_0_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_3_0_4_reload"   --->   Operation 84 'read' 'localC_3_0_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%localC_2_3_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_2_3_4_reload"   --->   Operation 85 'read' 'localC_2_3_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%localC_2_2_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_2_2_4_reload"   --->   Operation 86 'read' 'localC_2_2_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%localC_2_1_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_2_1_4_reload"   --->   Operation 87 'read' 'localC_2_1_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%localC_2_0_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_2_0_4_reload"   --->   Operation 88 'read' 'localC_2_0_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%localC_1_3_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_1_3_4_reload"   --->   Operation 89 'read' 'localC_1_3_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%localC_1_2_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_1_2_4_reload"   --->   Operation 90 'read' 'localC_1_2_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%localC_1_1_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_1_1_4_reload"   --->   Operation 91 'read' 'localC_1_1_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%localC_1_0_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_1_0_4_reload"   --->   Operation 92 'read' 'localC_1_0_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%localC_0_3_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_0_3_4_reload"   --->   Operation 93 'read' 'localC_0_3_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%localC_0_2_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_0_2_4_reload"   --->   Operation 94 'read' 'localC_0_2_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%localC_0_1_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_0_1_4_reload"   --->   Operation 95 'read' 'localC_0_1_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%localC_0_0_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %localC_0_0_4_reload"   --->   Operation 96 'read' 'localC_0_0_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln265_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln265"   --->   Operation 97 'read' 'zext_ln265_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mul_ln238_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %mul_ln238"   --->   Operation 98 'read' 'mul_ln238_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_24_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %tmp_24"   --->   Operation 99 'read' 'tmp_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln226_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %zext_ln226"   --->   Operation 100 'read' 'zext_ln226_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln226_1_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln226_1"   --->   Operation 101 'read' 'zext_ln226_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln202_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %zext_ln202"   --->   Operation 102 'read' 'zext_ln202_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln265_cast = zext i13 %zext_ln265_read"   --->   Operation 103 'zext' 'zext_ln265_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln226_cast = zext i24 %zext_ln226_read"   --->   Operation 104 'zext' 'zext_ln226_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln226_1_cast = zext i12 %zext_ln226_1_read"   --->   Operation 105 'zext' 'zext_ln226_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln202_cast = zext i12 %zext_ln202_read"   --->   Operation 106 'zext' 'zext_ln202_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_8, i32 0, i32 0, void @empty_18, i32 64, i32 0, void @empty_7, void @empty, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.48ns)   --->   "%store_ln0 = store i128 0, i128 %indvar_flatten109"   --->   Operation 108 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 109 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %indvar181"   --->   Operation 109 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 110 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %zext_ln202_cast, i64 %i"   --->   Operation 110 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 111 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 0, i64 %indvar184"   --->   Operation 111 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 112 [1/1] (0.48ns)   --->   "%store_ln0 = store i64 %zext_ln226_1_cast, i64 %j"   --->   Operation 112 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.40>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%indvar181_load = load i64 %indvar181"   --->   Operation 114 'load' 'indvar181_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%indvar_flatten109_load = load i128 %indvar_flatten109" [krnl_mmult.cpp:328]   --->   Operation 115 'load' 'indvar_flatten109_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%empty = trunc i64 %indvar181_load"   --->   Operation 116 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i50.i12, i50 %empty, i12 0"   --->   Operation 117 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.44ns)   --->   "%tmp = add i62 %zext_ln226_cast, i62 %tmp_1"   --->   Operation 118 'add' 'tmp' <Predicate = true> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i50 @_ssdm_op_PartSelect.i50.i62.i32.i32, i62 %tmp, i32 12, i32 61"   --->   Operation 119 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i50.i10.i2, i50 %tmp_2, i10 %tmp_24_read, i2 0"   --->   Operation 120 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 121 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.46ns)   --->   "%icmp_ln328 = icmp_eq  i128 %indvar_flatten109_load, i128 %mul_ln238_read" [krnl_mmult.cpp:328]   --->   Operation 122 'icmp' 'icmp_ln328' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (1.71ns)   --->   "%add_ln328 = add i128 %indvar_flatten109_load, i128 1" [krnl_mmult.cpp:328]   --->   Operation 123 'add' 'add_ln328' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %icmp_ln328, void %.split39, void %.exitStub" [krnl_mmult.cpp:328]   --->   Operation 124 'br' 'br_ln328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%j_load = load i64 %j" [krnl_mmult.cpp:330]   --->   Operation 125 'load' 'j_load' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%indvar184_load = load i64 %indvar184" [krnl_mmult.cpp:328]   --->   Operation 126 'load' 'indvar184_load' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.48ns)   --->   "%icmp_ln330 = icmp_slt  i64 %j_load, i64 %zext_ln265_cast" [krnl_mmult.cpp:330]   --->   Operation 127 'icmp' 'icmp_ln330' <Predicate = (!icmp_ln328)> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.49ns)   --->   "%select_ln328 = select i1 %icmp_ln330, i64 %indvar184_load, i64 0" [krnl_mmult.cpp:328]   --->   Operation 128 'select' 'select_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.49ns)   --->   "%select_ln328_1 = select i1 %icmp_ln330, i64 %j_load, i64 %zext_ln226_1_cast" [krnl_mmult.cpp:328]   --->   Operation 129 'select' 'select_ln328_1' <Predicate = (!icmp_ln328)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (1.47ns)   --->   "%add_ln328_2 = add i64 %indvar181_load, i64 1" [krnl_mmult.cpp:328]   --->   Operation 130 'add' 'add_ln328_2' <Predicate = (!icmp_ln328)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%empty_34 = trunc i64 %add_ln328_2" [krnl_mmult.cpp:328]   --->   Operation 131 'trunc' 'empty_34' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i50.i12, i50 %empty_34, i12 0" [krnl_mmult.cpp:328]   --->   Operation 132 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.44ns)   --->   "%tmp_mid1 = add i62 %zext_ln226_cast, i62 %p_mid1" [krnl_mmult.cpp:328]   --->   Operation 133 'add' 'tmp_mid1' <Predicate = (!icmp_ln328)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_18_mid1 = partselect i50 @_ssdm_op_PartSelect.i50.i62.i32.i32, i62 %tmp_mid1, i32 12, i32 61" [krnl_mmult.cpp:328]   --->   Operation 134 'partselect' 'tmp_18_mid1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_19_mid1 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i50.i10.i2, i50 %tmp_18_mid1, i10 %tmp_24_read, i2 0" [krnl_mmult.cpp:328]   --->   Operation 135 'bitconcatenate' 'tmp_19_mid1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.47ns)   --->   "%select_ln328_3 = select i1 %icmp_ln330, i62 %tmp_3, i62 %tmp_19_mid1" [krnl_mmult.cpp:328]   --->   Operation 136 'select' 'select_ln328_3' <Predicate = (!icmp_ln328)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %select_ln328_3, i2 0" [krnl_mmult.cpp:328]   --->   Operation 137 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln328_1 = trunc i62 %select_ln328_3" [krnl_mmult.cpp:328]   --->   Operation 138 'trunc' 'trunc_ln328_1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_cast_mid2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln328_1, i2 0" [krnl_mmult.cpp:328]   --->   Operation 139 'bitconcatenate' 'p_cast_mid2' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.49ns)   --->   "%select_ln328_4 = select i1 %icmp_ln330, i64 %indvar181_load, i64 %add_ln328_2" [krnl_mmult.cpp:328]   --->   Operation 140 'select' 'select_ln328_4' <Predicate = (!icmp_ln328)> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%empty_35 = trunc i64 %select_ln328_1" [krnl_mmult.cpp:328]   --->   Operation 141 'trunc' 'empty_35' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln331_3 = shl i64 %select_ln328, i64 2" [krnl_mmult.cpp:331]   --->   Operation 142 'shl' 'shl_ln331_3' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln331 = trunc i64 %select_ln328" [krnl_mmult.cpp:331]   --->   Operation 143 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln331_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln331, i2 0" [krnl_mmult.cpp:331]   --->   Operation 144 'bitconcatenate' 'trunc_ln331_1' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln331_1 = add i64 %shl_ln331_3, i64 %c_read" [krnl_mmult.cpp:331]   --->   Operation 145 'add' 'add_ln331_1' <Predicate = (!icmp_ln328)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 146 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%add_ln331 = add i64 %add_ln331_1, i64 %p_mid" [krnl_mmult.cpp:331]   --->   Operation 146 'add' 'add_ln331' <Predicate = (!icmp_ln328)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln331_3 = add i6 %c_cast_read, i6 %trunc_ln331_1" [krnl_mmult.cpp:331]   --->   Operation 147 'add' 'add_ln331_3' <Predicate = (!icmp_ln328)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 148 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln331_2 = add i6 %add_ln331_3, i6 %p_cast_mid2" [krnl_mmult.cpp:331]   --->   Operation 148 'add' 'add_ln331_2' <Predicate = (!icmp_ln328)> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %add_ln331, i32 6, i32 63" [krnl_mmult.cpp:331]   --->   Operation 149 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (1.47ns)   --->   "%add_ln330 = add i64 %select_ln328_1, i64 1" [krnl_mmult.cpp:330]   --->   Operation 150 'add' 'add_ln330' <Predicate = (!icmp_ln328)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (1.47ns)   --->   "%add_ln330_1 = add i64 %select_ln328, i64 1" [krnl_mmult.cpp:330]   --->   Operation 151 'add' 'add_ln330_1' <Predicate = (!icmp_ln328)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.48ns)   --->   "%store_ln328 = store i128 %add_ln328, i128 %indvar_flatten109" [krnl_mmult.cpp:328]   --->   Operation 152 'store' 'store_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.48>
ST_2 : Operation 153 [1/1] (0.48ns)   --->   "%store_ln328 = store i64 %select_ln328_4, i64 %indvar181" [krnl_mmult.cpp:328]   --->   Operation 153 'store' 'store_ln328' <Predicate = (!icmp_ln328)> <Delay = 0.48>
ST_2 : Operation 154 [1/1] (0.48ns)   --->   "%store_ln330 = store i64 %add_ln330_1, i64 %indvar184" [krnl_mmult.cpp:330]   --->   Operation 154 'store' 'store_ln330' <Predicate = (!icmp_ln328)> <Delay = 0.48>
ST_2 : Operation 155 [1/1] (0.48ns)   --->   "%store_ln330 = store i64 %add_ln330, i64 %j" [krnl_mmult.cpp:330]   --->   Operation 155 'store' 'store_ln330' <Predicate = (!icmp_ln328)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%i_load = load i64 %i" [krnl_mmult.cpp:328]   --->   Operation 156 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.47ns)   --->   "%add_ln328_1 = add i64 %i_load, i64 1" [krnl_mmult.cpp:328]   --->   Operation 157 'add' 'add_ln328_1' <Predicate = (!icmp_ln330)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.49ns)   --->   "%select_ln328_2 = select i1 %icmp_ln330, i64 %i_load, i64 %add_ln328_1" [krnl_mmult.cpp:328]   --->   Operation 158 'select' 'select_ln328_2' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln328 = trunc i64 %select_ln328_2" [krnl_mmult.cpp:328]   --->   Operation 159 'trunc' 'trunc_ln328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln328, i2 %empty_35" [krnl_mmult.cpp:331]   --->   Operation 160 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln331_2 = zext i4 %tmp_s" [krnl_mmult.cpp:331]   --->   Operation 161 'zext' 'zext_ln331_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.57ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i5, i32 %localC_0_0_4_reload_read, i32 %localC_0_1_4_reload_read, i32 %localC_0_2_4_reload_read, i32 %localC_0_3_4_reload_read, i32 %localC_1_0_4_reload_read, i32 %localC_1_1_4_reload_read, i32 %localC_1_2_4_reload_read, i32 %localC_1_3_4_reload_read, i32 %localC_2_0_4_reload_read, i32 %localC_2_1_4_reload_read, i32 %localC_2_2_4_reload_read, i32 %localC_2_3_4_reload_read, i32 %localC_3_0_4_reload_read, i32 %localC_3_1_4_reload_read, i32 %localC_3_2_4_reload_read, i32 %localC_3_3_4_reload_read, i5 %zext_ln331_2" [krnl_mmult.cpp:331]   --->   Operation 162 'mux' 'tmp_4' <Predicate = true> <Delay = 0.57> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln331 = zext i32 %tmp_4" [krnl_mmult.cpp:331]   --->   Operation 163 'zext' 'zext_ln331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln331_1 = zext i6 %add_ln331_2" [krnl_mmult.cpp:331]   --->   Operation 164 'zext' 'zext_ln331_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.84ns)   --->   "%shl_ln331 = shl i64 15, i64 %zext_ln331_1" [krnl_mmult.cpp:331]   --->   Operation 165 'shl' 'shl_ln331' <Predicate = true> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln331_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln331_2, i3 0" [krnl_mmult.cpp:331]   --->   Operation 166 'bitconcatenate' 'shl_ln331_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln331_3 = zext i9 %shl_ln331_2" [krnl_mmult.cpp:331]   --->   Operation 167 'zext' 'zext_ln331_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.45ns)   --->   "%shl_ln331_1 = shl i512 %zext_ln331, i512 %zext_ln331_3" [krnl_mmult.cpp:331]   --->   Operation 168 'shl' 'shl_ln331_1' <Predicate = true> <Delay = 1.45> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln331 = sext i58 %trunc_ln6" [krnl_mmult.cpp:331]   --->   Operation 169 'sext' 'sext_ln331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln331" [krnl_mmult.cpp:331]   --->   Operation 170 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (7.30ns)   --->   "%empty_36 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i512, i512 %gmem_addr, i32 1" [krnl_mmult.cpp:331]   --->   Operation 171 'writereq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 172 [1/1] (0.48ns)   --->   "%store_ln328 = store i64 %select_ln328_2, i64 %i" [krnl_mmult.cpp:328]   --->   Operation 172 'store' 'store_ln328' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 173 [1/1] (7.30ns)   --->   "%write_ln331 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %shl_ln331_1, i64 %shl_ln331" [krnl_mmult.cpp:331]   --->   Operation 173 'write' 'write_ln331' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 174 [68/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 174 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 175 [67/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 175 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 176 [66/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 176 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 177 [65/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 177 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 178 [64/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 178 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 179 [63/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 179 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 180 [62/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 180 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 181 [61/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 181 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 182 [60/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 182 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 183 [59/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 183 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 184 [58/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 184 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 185 [57/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 185 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 186 [56/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 186 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 187 [55/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 187 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 188 [54/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 188 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 189 [53/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 189 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 190 [52/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 190 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 191 [51/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 191 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 192 [50/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 192 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 193 [49/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 193 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 194 [48/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 194 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 195 [47/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 195 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 196 [46/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 196 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 197 [45/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 197 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 198 [44/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 198 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 199 [43/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 199 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 200 [42/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 200 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 201 [41/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 201 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 202 [40/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 202 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 203 [39/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 203 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 204 [38/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 204 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 205 [37/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 205 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 206 [36/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 206 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 207 [35/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 207 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 208 [34/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 208 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 209 [33/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 209 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 210 [32/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 210 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 211 [31/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 211 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 212 [30/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 212 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 213 [29/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 213 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 214 [28/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 214 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 215 [27/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 215 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 216 [26/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 216 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 217 [25/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 217 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 218 [24/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 218 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 219 [23/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 219 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 220 [22/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 220 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 221 [21/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 221 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 222 [20/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 222 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 223 [19/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 223 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 224 [18/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 224 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 225 [17/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 225 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 226 [16/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 226 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 227 [15/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 227 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 228 [14/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 228 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 229 [13/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 229 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 230 [12/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 230 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 231 [11/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 231 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 232 [10/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 232 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 233 [9/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 233 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 234 [8/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 234 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 235 [7/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 235 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 236 [6/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 236 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 237 [5/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 237 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 238 [4/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 238 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 239 [3/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 239 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 240 [2/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 240 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 246 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 246 'ret' 'ret_ln0' <Predicate = (icmp_ln328)> <Delay = 0.00>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @writeC_writeC_inner_str"   --->   Operation 241 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 242 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 242 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 243 [1/1] (0.00ns)   --->   "%specloopname_ln330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [krnl_mmult.cpp:330]   --->   Operation 243 'specloopname' 'specloopname_ln330' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 244 [1/68] (7.30ns)   --->   "%empty_37 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i512, i512 %gmem_addr" [krnl_mmult.cpp:331]   --->   Operation 244 'writeresp' 'empty_37' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 245 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten109') [30]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten109' [60]  (0.489 ns)

 <State 2>: 4.4ns
The critical path consists of the following:
	'load' operation ('indvar181_load') on local variable 'indvar181' [67]  (0 ns)
	'add' operation ('add_ln328_2', krnl_mmult.cpp:328) [89]  (1.47 ns)
	'add' operation ('tmp_mid1', krnl_mmult.cpp:328) [92]  (1.44 ns)
	'select' operation ('select_ln328_3', krnl_mmult.cpp:328) [95]  (0.478 ns)
	'add' operation ('add_ln331', krnl_mmult.cpp:331) [110]  (1.01 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', krnl_mmult.cpp:331) [121]  (0 ns)
	bus request operation ('empty_36', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [122]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln331', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [123]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 43>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 44>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_37', krnl_mmult.cpp:331) on port 'gmem' (krnl_mmult.cpp:331) [124]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
