This repository contains examples to illustrate the basics of *System Verilog Assertions (SVAs)* 
from the perspective of *Formal Verification (FV)*. These examples go over sequences, properties,
assertions, assumptions and covers.

The examples are in src directory and the associated documentation is in docs directory. The
documentation is autogenerated from the source.
