0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x000d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0018: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0027: mov_imm:
	regs[5] = 0x2a343b14, opcode= 0x04
0x002d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x003a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x004c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0051: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0055: jmp_imm:
	pc += 0x1, opcode= 0x00
0x005a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x005d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0060: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0063: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0067: jmp_imm:
	pc += 0x1, opcode= 0x00
0x006c: mov_imm:
	regs[5] = 0xccd2c744, opcode= 0x04
0x0072: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0075: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0078: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x007e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0084: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0087: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x008a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x008d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0090: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0093: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0096: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0099: mov_imm:
	regs[5] = 0x86259ea, opcode= 0x04
0x009f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x00a2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x00a5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x00a8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x00ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00af: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00b4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x00b7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x00bd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x00c0: mov_imm:
	regs[5] = 0xb9aa6ab, opcode= 0x04
0x00c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x00c9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x00cc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x00d2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x00d8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x00db: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x00de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x00e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x00e4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x00e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x00ea: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x00ed: mov_imm:
	regs[5] = 0x584b2f07, opcode= 0x04
0x00f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x00fc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0100: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0105: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0109: jmp_imm:
	pc += 0x1, opcode= 0x00
0x010e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0111: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0115: jmp_imm:
	pc += 0x1, opcode= 0x00
0x011a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x011d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0121: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0126: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0129: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x012c: mov_imm:
	regs[5] = 0x30854eeb, opcode= 0x04
0x0133: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0138: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x013c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0141: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x00
0x014a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0151: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0156: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x015d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0162: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0165: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0168: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x016b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x016e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0171: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0174: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0177: mov_imm:
	regs[5] = 0x8deafea1, opcode= 0x04
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0183: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0186: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0189: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x018c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x018f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0192: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0195: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0198: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x019b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x019f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01a4: mov_imm:
	regs[5] = 0x872da36, opcode= 0x04
0x01aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x01ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01b3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x01b6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x01bc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x01c2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x01c5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x01d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x01d4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x01da: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x01dd: mov_imm:
	regs[5] = 0xc92af64f, opcode= 0x04
0x01e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x01e6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x01ea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x01ef: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x01f2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x01f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x01f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x01fb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x01ff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0204: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0208: jmp_imm:
	pc += 0x1, opcode= 0x00
0x020d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0211: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0216: mov_imm:
	regs[5] = 0x459a7d1f, opcode= 0x04
0x021d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0222: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0225: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0228: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x022e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0235: jmp_imm:
	pc += 0x1, opcode= 0x00
0x023a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x023d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0246: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0249: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x024c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x024f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0252: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0256: jmp_imm:
	pc += 0x1, opcode= 0x00
0x025b: mov_imm:
	regs[5] = 0x15e406b2, opcode= 0x04
0x0261: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0264: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0267: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x026a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x026d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0271: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0276: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0279: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x027d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0282: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0285: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0289: jmp_imm:
	pc += 0x1, opcode= 0x00
0x028e: mov_imm:
	regs[5] = 0x2b20a9c7, opcode= 0x04
0x0295: jmp_imm:
	pc += 0x1, opcode= 0x00
0x029a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x029d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x02a0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x02a7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02ac: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x02b2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x02b5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x02b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x02be: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x02c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x02c4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x02c7: mov_imm:
	regs[5] = 0x845b5974, opcode= 0x04
0x02cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x02d1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02d6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x02d9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x02dc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x02df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x02e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02eb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x02ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x02f2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x02f7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x02fa: mov_imm:
	regs[5] = 0x74934618, opcode= 0x04
0x0300: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0303: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0307: jmp_imm:
	pc += 0x1, opcode= 0x00
0x030c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0312: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0318: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x031b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x031f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0324: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0327: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x032b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0330: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0333: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x00
0x033c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x033f: mov_imm:
	regs[5] = 0x97cec8ba, opcode= 0x04
0x0345: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0348: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x034b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x034e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0351: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0354: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0357: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x035b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0360: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0363: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0366: mov_imm:
	regs[5] = 0x20c51b55, opcode= 0x04
0x036c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x036f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0372: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0378: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x037f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0384: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0387: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x038b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0390: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0394: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0399: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x039c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x039f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x03a2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x03a5: mov_imm:
	regs[5] = 0x13275cd1, opcode= 0x04
0x03ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x03af: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03b4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x03b7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x03ba: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x03bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x03c3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x03c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x03c9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x03cd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03d2: mov_imm:
	regs[5] = 0xa7b53f88, opcode= 0x04
0x03d9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x03de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x03e1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x03e4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x03ea: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x03f0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x03f3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x03f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x03f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x03fd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0402: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0405: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0408: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x040b: mov_imm:
	regs[5] = 0xb1fc4a9f, opcode= 0x04
0x0412: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0417: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x041a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x041d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0420: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0423: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0427: jmp_imm:
	pc += 0x1, opcode= 0x00
0x042c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x042f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0432: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0435: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x00
0x043e: mov_imm:
	regs[5] = 0xd96f3ec8, opcode= 0x04
0x0445: jmp_imm:
	pc += 0x1, opcode= 0x00
0x044a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x044d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0450: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0457: jmp_imm:
	pc += 0x1, opcode= 0x00
0x045c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0469: jmp_imm:
	pc += 0x1, opcode= 0x00
0x046e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0471: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0474: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x047a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x047e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0483: mov_imm:
	regs[5] = 0x655f5b4, opcode= 0x04
0x0489: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x048c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x048f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0492: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0495: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0498: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x049b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x049e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x04a2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04a7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x04aa: mov_imm:
	regs[5] = 0x2750507c, opcode= 0x04
0x04b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x04b3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04bc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x04c2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x04c9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04ce: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x04d1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x04d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x04d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x04db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04e0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x04e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x04e6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x04e9: mov_imm:
	regs[5] = 0xababa269, opcode= 0x04
0x04ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x04f3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x04f8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x04fb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x04fe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0501: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0505: jmp_imm:
	pc += 0x1, opcode= 0x00
0x050a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x050d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0510: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0513: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0517: jmp_imm:
	pc += 0x1, opcode= 0x00
0x051c: mov_imm:
	regs[5] = 0x3d95c7aa, opcode= 0x04
0x0522: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0525: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0528: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x052e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0534: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0537: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x053b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0540: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0547: jmp_imm:
	pc += 0x1, opcode= 0x00
0x054c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x054f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0552: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0555: mov_imm:
	regs[5] = 0x291f90cc, opcode= 0x04
0x055c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0561: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0564: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0567: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x056a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x056d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0570: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0574: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0579: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x057c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x057f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0582: mov_imm:
	regs[5] = 0x68ee07dc, opcode= 0x04
0x0589: jmp_imm:
	pc += 0x1, opcode= 0x00
0x058e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0592: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0597: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x059a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x05a0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x05a6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x05a9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x05ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x05b0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x05b9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05be: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x05c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x05c4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x05c8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05cd: mov_imm:
	regs[5] = 0x8fa441ed, opcode= 0x04
0x05d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x05d6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x05d9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x05dc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x05df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x05e3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x05e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x05eb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x05ee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x05f1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x05f4: mov_imm:
	regs[5] = 0xcf4f3b9f, opcode= 0x04
0x05fb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0600: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0603: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0606: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x060c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0612: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0616: jmp_imm:
	pc += 0x1, opcode= 0x00
0x061b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x061e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0622: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x062a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x062d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0631: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0636: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x063a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x063f: mov_imm:
	regs[5] = 0x74602a0c, opcode= 0x04
0x0645: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0648: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x064b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x064e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0652: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0657: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x065b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0660: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0664: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0669: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x066c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x066f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0678: mov_imm:
	regs[5] = 0x3c5909e4, opcode= 0x04
0x067e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0681: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0684: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x068a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0691: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0696: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0699: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x069d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06a6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x06ae: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x06b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x06b4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x06b7: mov_imm:
	regs[5] = 0x47274dda, opcode= 0x04
0x06bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x06c0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x06c3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x06c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06cc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x06cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x06d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x06d5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x06d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x06db: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x06de: mov_imm:
	regs[5] = 0x7c5dc97e, opcode= 0x04
0x06e4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x06e8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06ed: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x06f0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x06f7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x06fc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0702: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0705: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0708: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x070b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0714: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0718: jmp_imm:
	pc += 0x1, opcode= 0x00
0x071d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0720: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0723: mov_imm:
	regs[5] = 0x16ab148f, opcode= 0x04
0x072a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x072f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0732: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0735: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0738: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x073b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x073e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0741: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0745: jmp_imm:
	pc += 0x1, opcode= 0x00
0x074a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x074d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0750: mov_imm:
	regs[5] = 0xab520bc9, opcode= 0x04
0x0756: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0759: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x075d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0762: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0768: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x076e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0772: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0777: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0780: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0783: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x00
0x078c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0790: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0795: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0798: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x079c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07a1: mov_imm:
	regs[5] = 0x1a6c399d, opcode= 0x04
0x07a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x07aa: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x07ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07b3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x07b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07bc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x07bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x07c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x07c5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x07c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x07cc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07d1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x07d4: mov_imm:
	regs[5] = 0x944282d0, opcode= 0x04
0x07da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x07de: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07e3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x07e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x07ec: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x07f2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x07f8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x07fc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0801: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0804: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0808: jmp_imm:
	pc += 0x1, opcode= 0x00
0x080d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0810: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0813: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0816: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0819: mov_imm:
	regs[5] = 0xeb52fbb3, opcode= 0x04
0x081f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0822: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0825: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0828: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x082b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0834: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0837: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x083a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x083d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0840: mov_imm:
	regs[5] = 0x3905c82e, opcode= 0x04
0x0846: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0849: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x084d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0852: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0858: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x085f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0864: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0868: jmp_imm:
	pc += 0x1, opcode= 0x00
0x086d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0870: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0873: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x00
0x087c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x087f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0883: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0888: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x088b: mov_imm:
	regs[5] = 0x9596b00a, opcode= 0x04
0x0891: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0894: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0897: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08a0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x08a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x08a9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x08ad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08b2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x08b5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x08b9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08be: mov_imm:
	regs[5] = 0xdffec26e, opcode= 0x04
0x08c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x08c7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x08ca: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x08d0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x08d6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x08da: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08df: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x08e2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x08e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x08e8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x08eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x08ee: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x08f2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x08f7: mov_imm:
	regs[5] = 0x9355acfe, opcode= 0x04
0x08fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0900: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0903: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0906: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0909: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x090c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x090f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0913: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0918: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x091b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x091e: mov_imm:
	regs[5] = 0x124456c8, opcode= 0x04
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x00
0x092a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x092d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0930: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0937: jmp_imm:
	pc += 0x1, opcode= 0x00
0x093c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0942: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0945: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0949: jmp_imm:
	pc += 0x1, opcode= 0x00
0x094e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0951: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0955: jmp_imm:
	pc += 0x1, opcode= 0x00
0x095a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x095d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0960: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0964: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0969: mov_imm:
	regs[5] = 0xb2ca5cde, opcode= 0x04
0x096f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0972: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0975: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0978: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x097b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x097f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0984: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x00
0x098d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0990: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0993: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0996: mov_imm:
	regs[5] = 0xbf1e786b, opcode= 0x04
0x099c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x099f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x09a2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x09a8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x09ae: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x09b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09b7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x09ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x09bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x09c0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x09c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x09c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09cc: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x09d0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09d5: mov_imm:
	regs[5] = 0x6a9144fc, opcode= 0x04
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x09e5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x09ea: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x09ed: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x09f0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x09f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x09f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x09f9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x09fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x09ff: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0a02: mov_imm:
	regs[5] = 0x2e34cd97, opcode= 0x04
0x0a08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0a0c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a11: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0a14: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0a1a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a26: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0a29: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0a2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0a32: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0a38: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0a3b: mov_imm:
	regs[5] = 0x29cd554e, opcode= 0x04
0x0a41: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0a45: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a4a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a53: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0a56: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0a59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a5c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0a60: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a65: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0a68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0a6b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0a6e: mov_imm:
	regs[5] = 0xd8e3ab01, opcode= 0x04
0x0a74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0a77: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0a7a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0a80: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0a86: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0a8a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a8f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0a93: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0a98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0a9c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0aa1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0aa4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0aa7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0aaa: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0aad: mov_imm:
	regs[5] = 0x7d52eb2b, opcode= 0x04
0x0ab4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ab9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0abc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0abf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0ac2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0ac5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ac9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ace: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ad1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ad5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ada: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0add: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0ae0: mov_imm:
	regs[5] = 0x6b207ec8, opcode= 0x04
0x0ae6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0aea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0aef: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0af3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0af8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0afe: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0b04: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0b07: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0b0b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b16: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0b1c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0b1f: mov_imm:
	regs[5] = 0xd3694e53, opcode= 0x04
0x0b25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0b28: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0b2c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b31: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0b34: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0b37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b3e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b43: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0b49: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0b4d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b52: mov_imm:
	regs[5] = 0xa0f0faab, opcode= 0x04
0x0b58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0b5b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0b5e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0b64: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0b6a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0b6d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0b70: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b73: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b76: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0b79: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0b7c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0b7f: mov_imm:
	regs[5] = 0xc8ef4182, opcode= 0x04
0x0b85: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0b88: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0b8b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0b8f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0b94: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0b97: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0b9a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0b9d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0ba1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ba6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0baa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0baf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0bb2: mov_imm:
	regs[5] = 0x58b00998, opcode= 0x04
0x0bb8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0bbb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0bbe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0bc5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bca: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0bd1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bd6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0bd9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0bdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0bdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0be2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0be5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0be8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0beb: mov_imm:
	regs[5] = 0xd6a22c15, opcode= 0x04
0x0bf1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0bf4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0bf8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0bfd: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0c01: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c06: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0c09: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c0c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c10: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c15: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c19: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0c21: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0c24: mov_imm:
	regs[5] = 0x3d71e322, opcode= 0x04
0x0c2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0c2d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0c30: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0c36: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0c3c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0c3f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0c42: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c45: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c48: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0c4f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c54: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0c58: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c5d: mov_imm:
	regs[5] = 0x473d4091, opcode= 0x04
0x0c63: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0c67: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c6c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0c70: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c75: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0c78: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0c7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0c7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0c81: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0c84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0c87: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0c8a: mov_imm:
	regs[5] = 0x51add6b3, opcode= 0x04
0x0c91: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0c96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0c99: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0c9c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ca2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cae: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0cb1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0cb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0cb7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0cba: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0cbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0cc0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0cc3: mov_imm:
	regs[5] = 0x2ba2b0b7, opcode= 0x04
0x0cca: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ccf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0cd2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0cd5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0cd9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cde: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0ce1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ce4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ce7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0cea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0cee: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cf3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0cf7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0cfc: mov_imm:
	regs[5] = 0xbc6da0bd, opcode= 0x04
0x0d02: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0d05: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0d08: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d0e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d14: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0d17: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0d1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d21: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d26: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d29: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0d2c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0d2f: mov_imm:
	regs[5] = 0x957f3554, opcode= 0x04
0x0d35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0d39: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d3e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0d41: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0d44: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0d47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d4d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0d53: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0d56: mov_imm:
	regs[5] = 0xa251b5bc, opcode= 0x04
0x0d5d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0d65: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0d68: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d6e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d74: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0d78: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d7d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0d80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0d83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0d87: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0d8c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0d8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0d92: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0d95: mov_imm:
	regs[5] = 0x355df1d2, opcode= 0x04
0x0d9c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0da1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0da4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0da7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0dab: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0db0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0db9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0dbd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0dc2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0dc6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0dcb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0dce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0dd1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0dd5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0dda: mov_imm:
	regs[5] = 0xfbc55cdf, opcode= 0x04
0x0de0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0de4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0de9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0dec: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0df3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0df8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0dfe: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0e02: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e07: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e10: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e13: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e16: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e19: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0e1c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0e1f: mov_imm:
	regs[5] = 0x39a79f8c, opcode= 0x04
0x0e25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0e28: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0e2b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0e2e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0e31: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e34: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e37: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e3a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0e3d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0e41: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e46: mov_imm:
	regs[5] = 0x16bc2067, opcode= 0x04
0x0e4c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0e50: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e55: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0e58: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0e5f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e64: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0e6a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0e6e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e73: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0e77: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0e7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0e82: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0e85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0e88: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0e8b: mov_imm:
	regs[5] = 0xebb4c056, opcode= 0x04
0x0e91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0e94: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0e98: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0e9d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0ea0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0ea4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ea9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0eac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0eaf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0eb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0eb5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0eb9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ebe: mov_imm:
	regs[5] = 0xdf0a1a14, opcode= 0x04
0x0ec4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0ec7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0eca: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ed0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0edc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0edf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0ee2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0ee5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0ee8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0eec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0ef1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0ef4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0ef7: mov_imm:
	regs[5] = 0xfcbd5646, opcode= 0x04
0x0efd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0f00: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0f03: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0f06: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0f0a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f13: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f18: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f1b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f1f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f24: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0f27: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0f2a: mov_imm:
	regs[5] = 0xea6a62aa, opcode= 0x04
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f36: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0f39: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0f3c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0f43: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f48: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0f4e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0f51: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0f54: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f58: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f60: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0f66: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0f69: mov_imm:
	regs[5] = 0x327d0048, opcode= 0x04
0x0f70: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0f78: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0f7b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0f7f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f84: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0f87: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0f8b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0f90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0f93: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0f96: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0f99: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0f9c: mov_imm:
	regs[5] = 0x7a155aba, opcode= 0x04
0x0fa2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0fa5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0fa8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0fae: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0fb4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x0fb7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x0fba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0fbd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0fc0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0fc3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0fc6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x0fc9: mov_imm:
	regs[5] = 0x4e64d374, opcode= 0x04
0x0fcf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0fd2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x0fd5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x0fd8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x0fdb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x0fde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x0fe1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x0fea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x0fed: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x0ff0: mov_imm:
	regs[5] = 0x6ef86dec, opcode= 0x04
0x0ff6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x0ff9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x0ffc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1002: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1008: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x100b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x100f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1014: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1017: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x101b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1020: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1023: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1026: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1029: mov_imm:
	regs[5] = 0xfd88beeb, opcode= 0x04
0x1030: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1035: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1038: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x103b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x103e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1042: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1047: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x104a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x104d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1050: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1053: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1056: mov_imm:
	regs[5] = 0x537a8e3a, opcode= 0x04
0x105d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1062: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1065: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1068: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x106f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1074: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x107a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x107d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1080: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1083: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1087: jmp_imm:
	pc += 0x1, opcode= 0x00
0x108c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x108f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1092: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1095: mov_imm:
	regs[5] = 0x9137bf49, opcode= 0x04
0x109c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x10a4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x10a8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10ad: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x10b0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x10b4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x10bf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x10c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x10c5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x10c8: mov_imm:
	regs[5] = 0x97139bfe, opcode= 0x04
0x10cf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x10d7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x10db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10e0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x10e6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x10ec: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x10ef: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x10f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x10f6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x10fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1104: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1107: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x110a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x110d: mov_imm:
	regs[5] = 0x48599b40, opcode= 0x04
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1119: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x111c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x111f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1123: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1128: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x112b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x112e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1131: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1134: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1137: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x113a: mov_imm:
	regs[5] = 0x99863d1, opcode= 0x04
0x1140: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1143: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1146: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x114c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1152: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1156: jmp_imm:
	pc += 0x1, opcode= 0x00
0x115b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x115e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1162: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1167: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x116b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1170: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1173: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1176: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1179: mov_imm:
	regs[5] = 0x66c539ea, opcode= 0x04
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1185: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1188: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x118b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x118e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1191: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1194: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1197: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x119a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x119d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x11a0: mov_imm:
	regs[5] = 0x482c3216, opcode= 0x04
0x11a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x11a9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x11ac: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x11b2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x11b8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x11bb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x11be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x11c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x11c4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11c8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x11d0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x11d3: mov_imm:
	regs[5] = 0xd4559573, opcode= 0x04
0x11d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x11dc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x11df: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x11e3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11e8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x11eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x11ef: jmp_imm:
	pc += 0x1, opcode= 0x00
0x11f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x11f7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x11fb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1200: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1203: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1206: mov_imm:
	regs[5] = 0x65a352aa, opcode= 0x04
0x120c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1210: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1215: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1218: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x121e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1224: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1227: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x122b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1230: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1234: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1239: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x123c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1240: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1245: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1248: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x124c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1251: mov_imm:
	regs[5] = 0x8a4887ce, opcode= 0x04
0x1257: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x125b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1260: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1263: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1267: jmp_imm:
	pc += 0x1, opcode= 0x00
0x126c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x126f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1272: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1276: jmp_imm:
	pc += 0x1, opcode= 0x00
0x127b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x127e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1281: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1284: mov_imm:
	regs[5] = 0xc590d5fc, opcode= 0x04
0x128a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x128e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1293: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1296: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x129c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x12a3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12a8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12b1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x12b5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x12bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x12c0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x12c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x12c6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x12c9: mov_imm:
	regs[5] = 0xd7a67007, opcode= 0x04
0x12cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x12d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12d8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x12db: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x12de: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x12ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x12ee: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12f3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x12f7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x12fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x12ff: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1302: mov_imm:
	regs[5] = 0x88a4708f, opcode= 0x04
0x1308: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x130b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1314: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x131a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1320: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1323: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1327: jmp_imm:
	pc += 0x1, opcode= 0x00
0x132c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x132f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1332: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1335: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1338: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x133b: mov_imm:
	regs[5] = 0x2259cfc4, opcode= 0x04
0x1341: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1344: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1347: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x134a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x134d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1350: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1353: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1357: jmp_imm:
	pc += 0x1, opcode= 0x00
0x135c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x135f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1362: mov_imm:
	regs[5] = 0xb3359c84, opcode= 0x04
0x1368: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x136b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x136e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1375: jmp_imm:
	pc += 0x1, opcode= 0x00
0x137a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1380: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1383: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1386: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1389: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x138c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x138f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1393: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1398: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x139b: mov_imm:
	regs[5] = 0x7eec40f3, opcode= 0x04
0x13a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x13a4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x13a7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x13aa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x13ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x13b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x13b3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x13b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13bf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x13c3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13c8: mov_imm:
	regs[5] = 0x9bd64bb5, opcode= 0x04
0x13cf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x13d7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x13db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13e0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x13ec: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x13f2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x13f5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x13f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x13fc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1401: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1404: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1407: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x140b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1410: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1414: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1419: mov_imm:
	regs[5] = 0xeb6fb7ca, opcode= 0x04
0x1420: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1425: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1428: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x142c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1431: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1434: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1437: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x143a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x143d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1440: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1443: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1446: mov_imm:
	regs[5] = 0x16e3c05e, opcode= 0x04
0x144c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x144f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1452: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1458: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x145e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1462: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1467: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x146a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x146d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1470: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1474: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1479: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x147c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1485: mov_imm:
	regs[5] = 0xdc87b1ac, opcode= 0x04
0x148b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x148e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1491: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1494: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1497: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x149a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x149e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14a3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x14a7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x14b0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14b5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x14b8: mov_imm:
	regs[5] = 0x49bd0b53, opcode= 0x04
0x14bf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14c4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x14c7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x14ca: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x14d1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14d6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x14dc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x14e0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14e5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x14e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14f1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x14f5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x14fa: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x14fe: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1503: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1506: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x150a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x150f: mov_imm:
	regs[5] = 0xaa4e36b6, opcode= 0x04
0x1516: jmp_imm:
	pc += 0x1, opcode= 0x00
0x151b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x151e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1521: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1524: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1527: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x152a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x152d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1531: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1536: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1539: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x153c: mov_imm:
	regs[5] = 0x29177fde, opcode= 0x04
0x1542: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1545: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1549: jmp_imm:
	pc += 0x1, opcode= 0x00
0x154e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1554: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x155a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x155e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1563: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1566: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1569: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x156c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x156f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1573: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1578: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x157b: mov_imm:
	regs[5] = 0x1744404, opcode= 0x04
0x1581: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1584: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1588: jmp_imm:
	pc += 0x1, opcode= 0x00
0x158d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1590: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1593: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1596: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1599: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x159c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x159f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x15a2: mov_imm:
	regs[5] = 0xa55e9dfe, opcode= 0x04
0x15a9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x15b1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x15b4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x15ba: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x15c0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x15c3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x15c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x15ca: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x15d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15d8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x15dc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x15e4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x15e8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15ed: mov_imm:
	regs[5] = 0x31147c7c, opcode= 0x04
0x15f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x15f6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x15fa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x15ff: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1602: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1605: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1609: jmp_imm:
	pc += 0x1, opcode= 0x00
0x160e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1611: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x00
0x161a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x161d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1620: mov_imm:
	regs[5] = 0xc63bdeb9, opcode= 0x04
0x1627: jmp_imm:
	pc += 0x1, opcode= 0x00
0x162c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x162f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1632: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1638: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x163e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1641: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1644: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1647: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x164a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x164e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1653: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1656: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1659: mov_imm:
	regs[5] = 0x9eec0d50, opcode= 0x04
0x165f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1662: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1665: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1668: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x166c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1671: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1674: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x00
0x167d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1681: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1686: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1689: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x168c: mov_imm:
	regs[5] = 0x63cbdef8, opcode= 0x04
0x1692: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1695: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1698: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x169e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x16a5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16aa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16b3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x16b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x16bc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x16bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x16c2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x16c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16cb: mov_imm:
	regs[5] = 0x359732b6, opcode= 0x04
0x16d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x16d4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x16d7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x16da: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x16de: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x16e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x16ef: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x16f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x16f6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x16fb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x16fe: mov_imm:
	regs[5] = 0x3f180442, opcode= 0x04
0x1704: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1708: jmp_imm:
	pc += 0x1, opcode= 0x00
0x170d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1710: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1717: jmp_imm:
	pc += 0x1, opcode= 0x00
0x171c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1722: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1725: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1728: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x172c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1731: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1734: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1737: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x173a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x173e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1743: mov_imm:
	regs[5] = 0x146143b1, opcode= 0x04
0x1749: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x174c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x174f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1753: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1758: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x175b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x175e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1762: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1767: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x176a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x176d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1770: mov_imm:
	regs[5] = 0xd58c038d, opcode= 0x04
0x1776: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1779: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x177d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1782: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1788: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x178e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1791: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1795: jmp_imm:
	pc += 0x1, opcode= 0x00
0x179a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x179e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x17a6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x17ad: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17b2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x17b5: mov_imm:
	regs[5] = 0x1c953e86, opcode= 0x04
0x17bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x17be: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x17c2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17c7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x17ca: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x17cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x17d1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x17d9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x17dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x17df: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x17e2: mov_imm:
	regs[5] = 0x47fa0ca9, opcode= 0x04
0x17e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x17eb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x17ee: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x17f5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x17fa: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1800: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1803: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1806: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1809: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x180d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1812: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1815: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1818: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x181b: mov_imm:
	regs[5] = 0xf87cf4ad, opcode= 0x04
0x1821: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1824: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1827: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x182b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1830: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1833: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1836: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1839: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x183c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x183f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1842: mov_imm:
	regs[5] = 0xf3786c67, opcode= 0x04
0x1848: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x184b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x184e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1854: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x185a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1863: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1866: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x186a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x186f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1872: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1875: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1878: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x187c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1881: mov_imm:
	regs[5] = 0xb6bf4b1f, opcode= 0x04
0x1888: jmp_imm:
	pc += 0x1, opcode= 0x00
0x188d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1890: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1894: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1899: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18a2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x18a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x18a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x18ab: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x18ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x18b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18b7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x18bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18c0: mov_imm:
	regs[5] = 0xffe4baf1, opcode= 0x04
0x18c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x18cf: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x18d2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x18d8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x18de: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x18e1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x18e5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x18ee: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18f3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x18fc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1900: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1905: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x00
0x190e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1911: mov_imm:
	regs[5] = 0x503b593c, opcode= 0x04
0x1917: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x191a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x191d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1920: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1923: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1926: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1929: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x192c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1930: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1935: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1938: mov_imm:
	regs[5] = 0x78d03665, opcode= 0x04
0x193f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1944: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1947: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x194b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1950: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1956: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x195d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1962: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1965: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1968: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x196b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x196f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1974: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1977: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x197a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x197e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1983: mov_imm:
	regs[5] = 0x67a4ea0e, opcode= 0x04
0x1989: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x198c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1990: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1995: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1998: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x199c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x19a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x19a7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x19ad: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x19b1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19b6: mov_imm:
	regs[5] = 0xc90fb202, opcode= 0x04
0x19bd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x19c6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19cb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x19ce: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x19d4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x19da: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x19dd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x19e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x19e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x19e6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x19e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19f2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x19f6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x19fb: mov_imm:
	regs[5] = 0xce301d1b, opcode= 0x04
0x1a01: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1a04: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1a08: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a0d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1a10: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1a14: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a1d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a26: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a2b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1a31: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1a35: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a3a: mov_imm:
	regs[5] = 0x1c82d14a, opcode= 0x04
0x1a40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1a43: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1a46: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a4c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a52: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1a55: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1a58: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a5b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a5e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1a65: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a6a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1a6d: mov_imm:
	regs[5] = 0xcadcbe5e, opcode= 0x04
0x1a73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1a76: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1a79: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1a7c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1a7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1a83: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1a8b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1a8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1a92: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1a97: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1a9a: mov_imm:
	regs[5] = 0x62d35c62, opcode= 0x04
0x1aa0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1aa3: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1aa6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1aac: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1ab2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1ab6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1abb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1abe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ac1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ac4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ac7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1aca: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ad3: mov_imm:
	regs[5] = 0x1dd616ce, opcode= 0x04
0x1ada: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1adf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ae2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1ae5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ae8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1aeb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1aee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1af1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1af4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1af7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1afa: mov_imm:
	regs[5] = 0xb3f1627e, opcode= 0x04
0x1b00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b04: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b09: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1b0c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1b12: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1b19: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b1e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1b22: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b27: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1b2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b30: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b34: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1b3c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1b3f: mov_imm:
	regs[5] = 0x115da4e9, opcode= 0x04
0x1b46: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b4e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1b52: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b57: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1b5b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b60: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1b63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1b66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1b69: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1b6d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1b75: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1b79: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b7e: mov_imm:
	regs[5] = 0xdb3086ce, opcode= 0x04
0x1b84: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1b88: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b8d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1b96: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1b9c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1ba2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1ba5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1ba8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bb1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1bb4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1bb7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1bbb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bc0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1bc3: mov_imm:
	regs[5] = 0x34d91b1d, opcode= 0x04
0x1bc9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1bcd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bd2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1bd5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1bd8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1bdb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1bde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1be1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1be5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1bea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1bed: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1bf0: mov_imm:
	regs[5] = 0x3c5307ca, opcode= 0x04
0x1bf6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1bf9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1bfd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c02: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c08: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c0e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1c11: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1c14: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c17: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c1a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c1e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1c26: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1c29: mov_imm:
	regs[5] = 0x87ab3659, opcode= 0x04
0x1c2f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1c32: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1c35: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1c39: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c3e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1c42: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c4b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c50: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c53: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c56: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1c59: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1c5c: mov_imm:
	regs[5] = 0x3c17202a, opcode= 0x04
0x1c62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1c65: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1c68: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c6e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c74: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1c77: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1c7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1c7e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1c8c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1c8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1c92: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1c95: mov_imm:
	regs[5] = 0x94d7d3a9, opcode= 0x04
0x1c9c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ca1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ca4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1ca7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1caa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1cad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1cb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1cb3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1cb7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cbc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1cbf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1cc2: mov_imm:
	regs[5] = 0x9ecb018b, opcode= 0x04
0x1cc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ccb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1cce: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1cd4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1cdb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ce0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1ce3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1ce6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1ce9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1cec: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1cf0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1cf5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1cf8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1cfb: mov_imm:
	regs[5] = 0x64807e46, opcode= 0x04
0x1d02: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d10: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1d13: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1d16: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1d19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d1f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d22: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1d25: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1d28: mov_imm:
	regs[5] = 0xdc45c50b, opcode= 0x04
0x1d2f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1d37: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1d3a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1d40: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1d46: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1d4a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d4f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1d52: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d58: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1d5e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1d61: mov_imm:
	regs[5] = 0xc81403f1, opcode= 0x04
0x1d67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1d6a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1d6e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d73: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1d76: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1d7a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1d82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1d85: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1d88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1d8b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1d8e: mov_imm:
	regs[5] = 0x5ae4c27c, opcode= 0x04
0x1d95: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1d9a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1d9d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1da0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1da6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1dac: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1daf: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1db2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1db5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1db8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1dbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1dbe: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1dc1: mov_imm:
	regs[5] = 0x1d19ec38, opcode= 0x04
0x1dc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1dcb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1dd0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1dd4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1dd9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ddc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1ddf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1de3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1de8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1deb: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1dee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1df1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1df4: mov_imm:
	regs[5] = 0xd90919f5, opcode= 0x04
0x1dfa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1dfd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1e00: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e06: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e0c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1e0f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1e12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e18: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e1c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1e24: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1e27: mov_imm:
	regs[5] = 0x973817af, opcode= 0x04
0x1e2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1e30: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1e33: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1e36: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1e39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e3c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e45: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e49: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1e51: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1e54: mov_imm:
	regs[5] = 0xba2c7878, opcode= 0x04
0x1e5b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1e63: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1e67: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e6c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e72: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e78: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1e7b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1e7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1e81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1e84: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1e87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1e8a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1e8e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e93: mov_imm:
	regs[5] = 0x81ecee60, opcode= 0x04
0x1e9a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1e9f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ea2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1ea5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ea9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1eae: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1eb1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1eb4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1eb8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ebd: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ec0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1ec3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1ec6: mov_imm:
	regs[5] = 0xb508d24b, opcode= 0x04
0x1ecc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ed0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ed5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1ed8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1ede: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1ee4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1ee7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1eea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1eed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1ef0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1ef3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1ef6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1ef9: mov_imm:
	regs[5] = 0x2b03c354, opcode= 0x04
0x1f00: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1f08: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1f0c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f11: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1f14: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1f17: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f1e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f23: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1f29: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1f2c: mov_imm:
	regs[5] = 0xd78a0fdd, opcode= 0x04
0x1f32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1f35: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1f38: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1f3e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1f45: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f4a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1f4e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f53: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1f56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f63: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f68: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1f6e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1f71: mov_imm:
	regs[5] = 0x615bcfc7, opcode= 0x04
0x1f77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1f7a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1f7d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1f80: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x1f84: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f89: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1f8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1f90: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f95: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1f99: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1f9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1fa1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x1fa4: mov_imm:
	regs[5] = 0x95b23b10, opcode= 0x04
0x1fab: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1fb4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fb9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x1fbd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fc2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1fce: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1fd4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x1fd7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x1fda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x1fdd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x1fe0: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x1fe3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x1fe6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x1fe9: mov_imm:
	regs[5] = 0x9056fa54, opcode= 0x04
0x1fef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x1ff2: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x1ff5: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x1ff9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x1ffe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2001: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x00
0x200a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x200d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2011: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2016: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x201a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x201f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2022: mov_imm:
	regs[5] = 0x38d910dc, opcode= 0x04
0x2028: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x202b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x202e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2034: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x203a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x203e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2043: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2046: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x204a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x204f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2052: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2055: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2058: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x205b: mov_imm:
	regs[5] = 0xb95ad60b, opcode= 0x04
0x2061: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2064: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2067: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x206a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x206d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2071: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2076: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x207a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x207f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2082: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2086: jmp_imm:
	pc += 0x1, opcode= 0x00
0x208b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x208f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2094: mov_imm:
	regs[5] = 0x5ad28eea, opcode= 0x04
0x209a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x209d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x20a1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20a6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x20ac: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x20b2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x20b5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x20b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x20bc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x20c4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20c8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x20d0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x20d3: mov_imm:
	regs[5] = 0x1a19f301, opcode= 0x04
0x20d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x20dc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x20df: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x20e3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20e8: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x20ec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x20f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x20f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x20f7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x20fb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2100: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2103: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2106: mov_imm:
	regs[5] = 0x2abc8d, opcode= 0x04
0x210c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x210f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2112: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2118: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x211f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2124: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2127: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x212a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x212e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2133: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2136: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2139: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x213c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2140: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2145: mov_imm:
	regs[5] = 0xfae6722c, opcode= 0x04
0x214b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x214e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2152: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2157: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x215b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2160: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2163: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2166: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2169: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x216d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2172: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2175: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2178: mov_imm:
	regs[5] = 0x41effc1, opcode= 0x04
0x217e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2181: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2184: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x218a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2191: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2196: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2199: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x219c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x219f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x21a3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21a8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x21ab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x21ae: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x21b1: mov_imm:
	regs[5] = 0x86f96980, opcode= 0x04
0x21b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x21bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21c0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x21c3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x21c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21cc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x21cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x21d2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x21d6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x21db: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x21de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x21e1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x21e4: mov_imm:
	regs[5] = 0xc819cffd, opcode= 0x04
0x21ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x21ed: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x21f0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x21f6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x21fc: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x21ff: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2203: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2208: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x220c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2211: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2215: jmp_imm:
	pc += 0x1, opcode= 0x00
0x221a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x221e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2223: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2226: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x222a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x222f: mov_imm:
	regs[5] = 0x9d2d57b5, opcode= 0x04
0x2236: jmp_imm:
	pc += 0x1, opcode= 0x00
0x223b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x223e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2241: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2244: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2247: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x224a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x224d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2250: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2253: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x00
0x225c: mov_imm:
	regs[5] = 0xd0ab45c, opcode= 0x04
0x2262: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2265: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2268: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x226f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2274: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x227a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x227d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2280: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2283: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2287: jmp_imm:
	pc += 0x1, opcode= 0x00
0x228c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x228f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2292: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2296: jmp_imm:
	pc += 0x1, opcode= 0x00
0x229b: mov_imm:
	regs[5] = 0x8df9199a, opcode= 0x04
0x22a2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x22ab: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22b0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x22b4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22b9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x22bc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x22bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x22c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x22c5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x22c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x22cb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x22ce: mov_imm:
	regs[5] = 0x6934a098, opcode= 0x04
0x22d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x22d7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x22db: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22e0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x22e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22ec: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x22f3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x22f8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x22fb: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x22fe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2302: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2307: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x230a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x230d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2310: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2313: mov_imm:
	regs[5] = 0x3dbdfee8, opcode= 0x04
0x2319: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x231c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x231f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2322: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2325: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2329: jmp_imm:
	pc += 0x1, opcode= 0x00
0x232e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2331: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2334: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2337: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x233a: mov_imm:
	regs[5] = 0x9c76fb7f, opcode= 0x04
0x2340: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2343: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x00
0x234c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2352: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2358: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x235b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x235e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2361: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2364: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2367: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2370: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2374: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2379: mov_imm:
	regs[5] = 0x9e062fe1, opcode= 0x04
0x237f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2382: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2385: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2388: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x238b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x238e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2392: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2397: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x239b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x23a3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x23a6: mov_imm:
	regs[5] = 0xc312798, opcode= 0x04
0x23ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x23b0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23b5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x23b8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23c4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x23ca: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x23cd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x23d1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x23d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x23dd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x23e2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x23e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x23e8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x23eb: mov_imm:
	regs[5] = 0x85800d18, opcode= 0x04
0x23f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x23f4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x23f7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x23fa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x23fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2400: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2403: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2406: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x240a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x240f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2412: mov_imm:
	regs[5] = 0x53099bd8, opcode= 0x04
0x2418: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x241c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2421: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2424: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x242b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2430: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2436: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2439: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x243c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x243f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2442: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2445: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x00
0x244e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2451: mov_imm:
	regs[5] = 0x63b02f2e, opcode= 0x04
0x2457: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x245a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x245d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2460: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2464: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2469: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x246c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x246f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2472: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2475: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2478: mov_imm:
	regs[5] = 0xda269ee3, opcode= 0x04
0x247e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2482: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2487: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x248a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2491: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2496: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x249c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x249f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x24a3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24ac: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x24b4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x24b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24c0: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x24c3: mov_imm:
	regs[5] = 0x3365c24d, opcode= 0x04
0x24c9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x24cc: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x24cf: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x24d2: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x24d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x24d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x24db: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x24df: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x24e7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x24eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x24f0: mov_imm:
	regs[5] = 0xc8a5f18b, opcode= 0x04
0x24f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x24f9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x24fc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2502: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x00
0x250e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2511: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x00
0x251a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x251d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2520: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2523: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2526: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2529: mov_imm:
	regs[5] = 0xaf0a3398, opcode= 0x04
0x252f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2532: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2536: jmp_imm:
	pc += 0x1, opcode= 0x00
0x253b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x253e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2541: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2544: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2547: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2550: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2553: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2556: mov_imm:
	regs[5] = 0x3097eeb8, opcode= 0x04
0x255d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2562: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2565: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2569: jmp_imm:
	pc += 0x1, opcode= 0x00
0x256e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2574: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x257a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x257d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2580: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2583: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2587: jmp_imm:
	pc += 0x1, opcode= 0x00
0x258c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x258f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2592: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2595: mov_imm:
	regs[5] = 0x9e8aa88f, opcode= 0x04
0x259b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x259e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x25a2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25a7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x25aa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x25ae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x25bf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x25c5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x25c8: mov_imm:
	regs[5] = 0x62cd0f4c, opcode= 0x04
0x25ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x25d1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x25d5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25da: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x25e0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x25e6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x25e9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x25ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x25ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x25f3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x25f8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x25fc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2601: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2604: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2607: mov_imm:
	regs[5] = 0x104bf25f, opcode= 0x04
0x260e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2613: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2616: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2619: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2622: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2625: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2629: jmp_imm:
	pc += 0x1, opcode= 0x00
0x262e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2632: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2637: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x263a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x263e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2643: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2646: mov_imm:
	regs[5] = 0x59cbdf70, opcode= 0x04
0x264c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x264f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2652: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2658: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x265e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2661: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2664: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2667: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x266a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x266d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2670: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2674: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2679: mov_imm:
	regs[5] = 0x7eedbcf3, opcode= 0x04
0x267f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2682: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2685: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2688: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x268c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2691: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2694: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2697: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x269b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x26a3: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x26a6: mov_imm:
	regs[5] = 0x2971db23, opcode= 0x04
0x26ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26b5: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x26b8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x26bf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26c4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x26ca: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x26cd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x26d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x26d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x26d6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x26d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x26dd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26e2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x26e5: mov_imm:
	regs[5] = 0x7aeb5f81, opcode= 0x04
0x26eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x00
0x26f4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x26f7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x26fa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x26fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2700: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2703: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2706: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2709: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2712: mov_imm:
	regs[5] = 0xf2fbccaf, opcode= 0x04
0x2719: jmp_imm:
	pc += 0x1, opcode= 0x00
0x271e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2721: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2724: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x272a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2730: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2733: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2737: jmp_imm:
	pc += 0x1, opcode= 0x00
0x273c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x273f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2742: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2745: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2748: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x274c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2751: mov_imm:
	regs[5] = 0x96f3644b, opcode= 0x04
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x00
0x275d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2760: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2763: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2766: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x276a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x276f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2772: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2775: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2778: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x277b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x277e: mov_imm:
	regs[5] = 0xd320e1ba, opcode= 0x04
0x2785: jmp_imm:
	pc += 0x1, opcode= 0x00
0x278a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x278d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2790: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2797: jmp_imm:
	pc += 0x1, opcode= 0x00
0x279c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x27a2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x27a5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x27a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x27ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x27ae: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x27b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x27b4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x27b7: mov_imm:
	regs[5] = 0x50daa4fe, opcode= 0x04
0x27bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x27c0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x27c3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x27c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27cc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x27d0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x27d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x27db: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x27df: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x27e7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x27eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27f0: mov_imm:
	regs[5] = 0x32551670, opcode= 0x04
0x27f7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x27fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x27ff: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2802: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2809: jmp_imm:
	pc += 0x1, opcode= 0x00
0x280e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2814: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2817: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x281a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x281d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2820: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2824: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2829: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x282c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x282f: mov_imm:
	regs[5] = 0xd44f7a01, opcode= 0x04
0x2835: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2838: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x283b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x283f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2844: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2847: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x284a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x284d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2850: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2853: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2856: mov_imm:
	regs[5] = 0x1246aecd, opcode= 0x04
0x285c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x285f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2863: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2868: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x286f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2874: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x287a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x287e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2883: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2886: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2889: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x288c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x288f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2892: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2896: jmp_imm:
	pc += 0x1, opcode= 0x00
0x289b: mov_imm:
	regs[5] = 0x44af96f3, opcode= 0x04
0x28a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x28a4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x28a7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x28ab: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28b0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x28b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x28b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x28bf: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x28c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x28c5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x28c8: mov_imm:
	regs[5] = 0x3d17b5a9, opcode= 0x04
0x28ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x28d2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x28d7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x28da: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x28e0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x28e6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x28e9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x28ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x28ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x28f2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x28f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x28f8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x28fc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2901: mov_imm:
	regs[5] = 0xa5ce1315, opcode= 0x04
0x2907: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x290a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x290e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2913: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2916: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2919: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x291d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2922: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2925: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2928: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x292c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2931: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2934: mov_imm:
	regs[5] = 0x656fd714, opcode= 0x04
0x293a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x293d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2941: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2946: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x294c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2952: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x00
0x295b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x295e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2962: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2967: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x296b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2970: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2974: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2979: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x297c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2980: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2985: mov_imm:
	regs[5] = 0xa2df158c, opcode= 0x04
0x298c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2991: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2995: jmp_imm:
	pc += 0x1, opcode= 0x00
0x299a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x299d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x29a0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x29a4: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29a9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29ac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x29b0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29b5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x29bc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29c1: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x29c4: mov_imm:
	regs[5] = 0xb13f7861, opcode= 0x04
0x29ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x29cd: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x29d1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29d6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x29dc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x29e2: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x29e5: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x29e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x29eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x00
0x29f4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x29f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x29fa: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x29fd: mov_imm:
	regs[5] = 0xc763776d, opcode= 0x04
0x2a03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2a06: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2a09: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2a0c: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2a0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a16: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a1b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2a22: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a27: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2a2a: mov_imm:
	regs[5] = 0x89418844, opcode= 0x04
0x2a30: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2a33: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2a37: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a3c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2a42: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2a48: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2a4c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a51: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2a55: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2a5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2a60: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2a64: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a72: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2a76: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a7b: mov_imm:
	regs[5] = 0x4bd006e7, opcode= 0x04
0x2a82: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2a8a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2a8e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a93: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2a96: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2a9a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2a9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2aa2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2aa5: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2aa8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2aab: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2aae: mov_imm:
	regs[5] = 0xff8c4e30, opcode= 0x04
0x2ab4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ab7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2aba: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ac0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2ac6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2ac9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2acc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2acf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ad2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2adb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2adf: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ae4: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2ae7: mov_imm:
	regs[5] = 0x573b04d1, opcode= 0x04
0x2aed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2af0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2af3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2af7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2afc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2aff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b05: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b08: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b0c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b11: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2b15: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b1a: mov_imm:
	regs[5] = 0xcc5ee364, opcode= 0x04
0x2b20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2b23: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2b27: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b2c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b32: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b3e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2b41: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2b44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b4a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b4e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b57: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b5c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2b60: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b65: mov_imm:
	regs[5] = 0x26f67f14, opcode= 0x04
0x2b6b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2b6e: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2b71: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2b75: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2b7a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2b7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2b80: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2b83: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2b86: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2b89: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2b8c: mov_imm:
	regs[5] = 0x91b8db3c, opcode= 0x04
0x2b92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2b95: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2b98: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b9f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ba4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2baa: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2bae: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bb3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2bb7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2bbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2bc2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2bc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2bc8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2bcb: mov_imm:
	regs[5] = 0x28808d0f, opcode= 0x04
0x2bd1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2bd4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2bd7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2be0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2be3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2be6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2bef: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2bf2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2bf5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2bf8: mov_imm:
	regs[5] = 0x6dce3c1c, opcode= 0x04
0x2bfe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2c01: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2c04: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2c0a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2c10: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2c14: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c19: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2c1d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c22: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c25: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c28: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2c2e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2c31: mov_imm:
	regs[5] = 0x63b32076, opcode= 0x04
0x2c38: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c3d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2c40: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2c43: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2c46: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2c49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c4f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2c56: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c5b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2c5e: mov_imm:
	regs[5] = 0x40df53ad, opcode= 0x04
0x2c64: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2c68: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c6d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2c70: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2c76: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2c7d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c82: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2c85: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2c88: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2c8b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2c8e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2c91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2c95: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2c9a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2c9d: mov_imm:
	regs[5] = 0xe62e3588, opcode= 0x04
0x2ca3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ca6: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2ca9: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2cac: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2caf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2cb3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2cbc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cc1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2ccd: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2cd0: mov_imm:
	regs[5] = 0x798d74ee, opcode= 0x04
0x2cd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2cd9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2cdc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ce2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2ce8: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2cec: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2cf1: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2cf4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2cf7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2cfb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d00: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2d06: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2d09: mov_imm:
	regs[5] = 0xc36fb764, opcode= 0x04
0x2d0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2d13: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d18: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2d1b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2d1e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2d21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d28: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d2d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2d33: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2d36: mov_imm:
	regs[5] = 0xdf1cc33b, opcode= 0x04
0x2d3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2d40: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d45: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2d48: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2d4e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2d54: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2d57: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2d5b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d60: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d67: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d6c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d70: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2d78: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2d7b: mov_imm:
	regs[5] = 0x2a449696, opcode= 0x04
0x2d81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2d84: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2d87: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2d8a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2d8d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2d90: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2d93: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2d97: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2d9c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2d9f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2da2: mov_imm:
	regs[5] = 0x9711ff39, opcode= 0x04
0x2da9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2db1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2db5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dba: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2dc0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2dc6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2dc9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2dcc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2dcf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2dd3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2dd8: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ddb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2dde: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2de2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2de7: mov_imm:
	regs[5] = 0x4cfad971, opcode= 0x04
0x2ded: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2df0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2df3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2df6: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2df9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e02: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e05: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e09: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e11: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2e14: mov_imm:
	regs[5] = 0x5556919e, opcode= 0x04
0x2e1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2e1d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2e20: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2e26: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2e2d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e32: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2e35: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2e38: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e3c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e45: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e4a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e50: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2e53: mov_imm:
	regs[5] = 0xf791c432, opcode= 0x04
0x2e59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2e5c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2e5f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2e62: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2e65: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2e68: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2e6b: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2e6e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2e72: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e77: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2e7a: mov_imm:
	regs[5] = 0xdbb2d329, opcode= 0x04
0x2e80: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2e83: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2e86: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2e8c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2e92: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2e95: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2e99: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2e9e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ea1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ea4: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2ea8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ead: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2eb6: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2eb9: mov_imm:
	regs[5] = 0xf3b901c5, opcode= 0x04
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ec5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ec9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ece: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2ed1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2eda: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2edd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2ee1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2ee6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2ee9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2eec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2eef: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2ef2: mov_imm:
	regs[5] = 0x12b03daa, opcode= 0x04
0x2ef8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2efb: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2efe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2f04: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2f0a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2f0d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2f11: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f1a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f22: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f25: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2f29: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f2e: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2f31: mov_imm:
	regs[5] = 0x1f840847, opcode= 0x04
0x2f37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2f3a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2f3d: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f40: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f43: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f46: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f4a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f4f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2f55: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2f58: mov_imm:
	regs[5] = 0xf9d0cbaa, opcode= 0x04
0x2f5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2f62: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2f67: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2f6a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2f70: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2f76: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2f79: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2f7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2f7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2f82: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2f85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2f88: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2f8b: mov_imm:
	regs[5] = 0xb8dd3f0e, opcode= 0x04
0x2f91: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2f94: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2f97: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2f9a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2f9d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2fa0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2fa3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2fb0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fb5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x2fb8: mov_imm:
	regs[5] = 0x237bbe1e, opcode= 0x04
0x2fbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2fc2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x2fc7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x2fca: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2fd0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2fd6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x2fd9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x2fdc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x2fdf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x2fe2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x2fe5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x2fe8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x2feb: mov_imm:
	regs[5] = 0x8df73fd2, opcode= 0x04
0x2ff1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x2ff4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x2ff7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x2ffa: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x2ffd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3000: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3003: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x00
0x300c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3010: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3015: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3018: mov_imm:
	regs[5] = 0xe4d702df, opcode= 0x04
0x301e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3021: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3024: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x302b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3030: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3036: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3039: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x303c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x303f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3042: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3045: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3048: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3051: mov_imm:
	regs[5] = 0xf4b524ef, opcode= 0x04
0x3057: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x305a: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x305e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3063: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3066: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3069: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x306c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x306f: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3072: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3075: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3078: mov_imm:
	regs[5] = 0x89d81523, opcode= 0x04
0x307e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3081: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3084: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x308a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3090: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3093: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3096: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3099: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x309c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30a0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x30a9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30ae: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30b7: mov_imm:
	regs[5] = 0x8a2d6af8, opcode= 0x04
0x30bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x30c0: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x30c3: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x30c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30cc: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x30d0: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x30d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x30dc: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30e1: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x30e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x30e7: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x30ea: mov_imm:
	regs[5] = 0xdccfae7f, opcode= 0x04
0x30f1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x30f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x30f9: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x30fc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3102: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3108: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x310c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3111: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3114: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3117: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x311a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x311d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3120: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3123: mov_imm:
	regs[5] = 0x86521e89, opcode= 0x04
0x3129: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x312c: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x312f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3132: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3136: jmp_imm:
	pc += 0x1, opcode= 0x00
0x313b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x313e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3141: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x00
0x314a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x314d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3150: mov_imm:
	regs[5] = 0xc2a2592, opcode= 0x04
0x3156: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3159: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x315d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3162: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3168: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x316e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3171: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3174: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3177: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x317a: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x317e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3183: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3186: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3189: mov_imm:
	regs[5] = 0x92b53b70, opcode= 0x04
0x318f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3192: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3195: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3198: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x319b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x319e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31a7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x31ad: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x31b0: mov_imm:
	regs[5] = 0xce2c505f, opcode= 0x04
0x31b7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x31bf: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x31c2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x31c9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31ce: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x31d4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x31d7: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x31da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x31dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x31e1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x31e6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x31e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x31ec: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x31ef: mov_imm:
	regs[5] = 0x16a08759, opcode= 0x04
0x31f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x31f8: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x31fb: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x31fe: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3201: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3204: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3208: jmp_imm:
	pc += 0x1, opcode= 0x00
0x320d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3210: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3213: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3216: mov_imm:
	regs[5] = 0xab9818b, opcode= 0x04
0x321c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x321f: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3222: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3228: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x322e: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3231: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3235: jmp_imm:
	pc += 0x1, opcode= 0x00
0x323a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x323d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3240: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3243: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3247: jmp_imm:
	pc += 0x1, opcode= 0x00
0x324c: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x324f: mov_imm:
	regs[5] = 0xf5adb853, opcode= 0x04
0x3255: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3258: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x325b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x325e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3261: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3264: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3267: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x326a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x326d: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3270: mov_imm:
	regs[5] = 0xef192ca0, opcode= 0x04
0x3276: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3279: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x327c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3282: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3288: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x328b: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x328f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3294: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3298: jmp_imm:
	pc += 0x1, opcode= 0x00
0x329d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x32a1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32a6: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32aa: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x32b3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32b8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x32bb: mov_imm:
	regs[5] = 0x4c204a81, opcode= 0x04
0x32c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x32c4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x32c7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x32cb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32d0: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x32d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x32d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x32d9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x32dd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x32e6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x32eb: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x32ee: mov_imm:
	regs[5] = 0xe7947903, opcode= 0x04
0x32f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x32f7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x32fa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3300: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x00
0x330c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x330f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3313: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3318: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x331c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3321: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3324: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3327: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x332a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x332d: mov_imm:
	regs[5] = 0x7dcfe00d, opcode= 0x04
0x3333: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3336: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x333f: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3343: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3348: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x334b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3354: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3357: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x335b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3360: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3363: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3367: jmp_imm:
	pc += 0x1, opcode= 0x00
0x336c: mov_imm:
	regs[5] = 0x447bf497, opcode= 0x04
0x3372: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3375: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3378: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x337e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3384: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3387: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x338a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x338d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3391: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3396: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3399: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x339d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33a2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x33a5: mov_imm:
	regs[5] = 0xc694eaef, opcode= 0x04
0x33ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x33ae: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x33b1: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x33b4: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x33b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x33bb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x33c3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x33c7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x33cf: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33d8: mov_imm:
	regs[5] = 0xa59c2996, opcode= 0x04
0x33de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x33e1: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x33e4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x33f0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x33f6: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x33f9: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x33fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x33ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3402: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3405: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3408: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x340c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3411: mov_imm:
	regs[5] = 0xd014068d, opcode= 0x04
0x3417: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x341b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3420: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3423: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3426: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x342a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x342f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3432: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3435: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3438: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x343b: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x343e: mov_imm:
	regs[5] = 0xacece64d, opcode= 0x04
0x3444: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3448: jmp_imm:
	pc += 0x1, opcode= 0x00
0x344d: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3450: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3456: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x345c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x345f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3462: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3466: jmp_imm:
	pc += 0x1, opcode= 0x00
0x346b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x346e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3477: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x347a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x347e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3483: mov_imm:
	regs[5] = 0xe7e06d69, opcode= 0x04
0x348a: jmp_imm:
	pc += 0x1, opcode= 0x00
0x348f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3492: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3495: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x3498: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x349b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x349f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x34a7: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x34aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x34ad: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x34b0: mov_imm:
	regs[5] = 0x6d13c2e, opcode= 0x04
0x34b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x34ba: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34bf: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x34c2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x34c9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34ce: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x34d4: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x34d8: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34dd: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x34e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x34e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x34e7: jmp_imm:
	pc += 0x1, opcode= 0x00
0x34ec: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x34ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x34f2: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x34f5: mov_imm:
	regs[5] = 0x1ab3b56d, opcode= 0x04
0x34fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x34fe: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3502: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3507: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x350a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3513: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3516: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3519: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x351c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x351f: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3522: mov_imm:
	regs[5] = 0x2cb09c54, opcode= 0x04
0x3528: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x352b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x352e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3534: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x353a: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x353d: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3540: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3544: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3549: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x354c: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x354f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3552: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3555: mov_imm:
	regs[5] = 0xe28a4a86, opcode= 0x04
0x355b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x355f: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3564: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3567: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x356a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x356d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3570: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3573: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3576: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3579: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x357d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3582: mov_imm:
	regs[5] = 0xff2a3938, opcode= 0x04
0x3588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x358b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x358e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3594: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35a0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x35a3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x35a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x35ac: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x35b3: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35b8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x35bb: mov_imm:
	regs[5] = 0xca5c2736, opcode= 0x04
0x35c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x35c4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x35c7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x35ca: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x35cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x35d9: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x35dd: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x35e5: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x35e9: jmp_imm:
	pc += 0x1, opcode= 0x00
0x35ee: mov_imm:
	regs[5] = 0x8e9d8d48, opcode= 0x04
0x35f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x35f7: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x35fb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3600: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3606: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x360c: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x360f: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x3612: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3616: jmp_imm:
	pc += 0x1, opcode= 0x00
0x361b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x361e: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3622: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3627: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x362a: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x362d: mov_imm:
	regs[5] = 0xb31ec8f0, opcode= 0x04
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3639: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3642: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3646: jmp_imm:
	pc += 0x1, opcode= 0x00
0x364b: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x364e: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x3651: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3655: jmp_imm:
	pc += 0x1, opcode= 0x00
0x365a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x365d: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3660: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3663: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x3666: mov_imm:
	regs[5] = 0x507bb3aa, opcode= 0x04
0x366c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3670: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3675: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x3679: jmp_imm:
	pc += 0x1, opcode= 0x00
0x367e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3684: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x368b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3690: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x3694: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3699: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x369c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x369f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x36a2: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x36a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x36a8: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x36ab: mov_imm:
	regs[5] = 0xa11ec499, opcode= 0x04
0x36b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x36b4: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x36b7: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x36ba: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x36bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x36c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x36c3: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x36c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x36c9: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x36cc: mov_imm:
	regs[5] = 0x74cb01a1, opcode= 0x04
0x36d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x36d6: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36db: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x36de: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x36e4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x36eb: jmp_imm:
	pc += 0x1, opcode= 0x00
0x36f0: mov_regs:
	regs[2] = regs[1], opcode= 0x03
0x36f3: mov_regs:
	regs[3] = regs[1], opcode= 0x03
0x36f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x36f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x36fc: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x36ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3702: add_regs:
	regs[4] += regs[1], opcode= 0x01
0x3705: mov_imm:
	regs[5] = 0x88755507, opcode= 0x04
0x370c: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3711: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3714: add_regs:
	regs[0] += regs[4], opcode= 0x01
0x3717: mov_regs:
	regs[2] = regs[0], opcode= 0x03
0x371a: mov_regs:
	regs[3] = regs[0], opcode= 0x03
0x371d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x06
0x3720: shr_regs:
	regs[3] >>= regs[21], opcode= 0x0a
0x3723: mov_regs:
	regs[4] = regs[2], opcode= 0x03
0x3726: xor_regs:
	regs[4] ^= regs[3], opcode= 0x09
0x3729: add_regs:
	regs[4] += regs[0], opcode= 0x01
0x372c: mov_imm:
	regs[5] = 0x3ef67918, opcode= 0x04
0x3732: xor_regs:
	regs[4] ^= regs[5], opcode= 0x09
0x3736: jmp_imm:
	pc += 0x1, opcode= 0x00
0x373b: add_regs:
	regs[1] += regs[4], opcode= 0x01
0x373e: mov_imm:
	regs[30] = 0x6552fc24, opcode= 0x04
0x3744: mov_imm:
	regs[31] = 0x73770465, opcode= 0x04
0x374b: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3750: xor_regs:
	regs[0] ^= regs[30], opcode= 0x09
0x3754: jmp_imm:
	pc += 0x1, opcode= 0x00
0x3759: xor_regs:
	regs[1] ^= regs[31], opcode= 0x09
max register index:31
