// Seed: 3878262187
module module_0 ();
endmodule
module module_1 (
    input uwire id_0
);
  parameter id_2 = -1;
  wire [-1 'b0 : ""] id_3;
  module_0 modCall_1 ();
endmodule
macromodule module_2 #(
    parameter id_3 = 32'd88,
    parameter id_4 = 32'd79
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  input wire id_5;
  module_0 modCall_1 ();
  input wire _id_4;
  output wire _id_3;
  or primCall (id_1, id_2, id_5);
  input wire id_2;
  output wire id_1;
  wire id_6;
  logic [id_3  * "" *  1 : id_3  ==  id_4] id_7;
  ;
  assign id_6 = id_7;
endmodule
