Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2023.1.1.200.1

Sun Dec  3 16:57:00 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt NeoObscura_impl_1.twr NeoObscura_impl_1.udb -gui

-----------------------------------------
Design:          neo_obscura_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {high_clk} -period 20.8333 [get_pins {qoi/hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 0.552965%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
qoi/ramInstance/AD_13__I_93/D           |           No arrival time
qoi/ramInstance/AD_13__I_94/D           |           No arrival time
{qoi/ramInstance/AD_13__I_94/SP   qoi/ramInstance/AD_13__I_93/SP}                           
                                        |           No arrival time
qoi/ramInstance/DI_7__I_101/D           |           No arrival time
qoi/ramInstance/DI_7__I_100/D           |           No arrival time
{qoi/ramInstance/DI_7__I_100/SP   qoi/ramInstance/DI_7__I_101/SP}                           
                                        |           No arrival time
qoi/ramInstance/DI_7__I_98/D            |           No arrival time
qoi/ramInstance/DI_7__I_99/D            |           No arrival time
{qoi/ramInstance/DI_7__I_99/SP   qoi/ramInstance/DI_7__I_98/SP}                           
                                        |           No arrival time
qoi/ramInstance/DI_7__I_96/D            |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        35
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
addr[0]                                 |                     input
reset                                   |                     input
sck                                     |                     input
copi                                    |                     input
addr[1]                                 |                     input
sel[1]                                  |                    output
sel[2]                                  |                    output
sel[0]                                  |                    output
sel[3]                                  |                    output
cipo                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 2 Net(s)            |        Source pin        
-------------------------------------------------------------------
sck_c                                   |         sck_pad.bb_inst/O
qoi.new_clk[1]                          |      qoi/new_clk_1__I_0/Q
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         2
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "high_clk"
=======================
create_clock -name {high_clk} -period 20.8333 [get_pins {qoi/hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock high_clk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From high_clk                          |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
qoi/hf_osc/CLKHF (MPW)                  |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
qoi/ramInstance/encoderRamOut_1__I_0_2/D |   13.742 ns 
qoi/ramInstance/encoderRamOut_0__I_0_2/D |   13.742 ns 
qoi/ramInstance/encoderRamOut_6__I_0_2/D |   13.742 ns 
qoi/ramInstance/spiRamOut_6__I_0_2/D     |   13.742 ns 
qoi/ramInstance/encoderRamOut_3__I_0_2/D |   13.795 ns 
qoi/ramInstance/spiRamOut_3__I_0_2/D     |   13.795 ns 
qoi/ramInstance/spiRamOut_1__I_0_2/D     |   13.821 ns 
qoi/ramInstance/spiRamOut_0__I_0_2/D     |   13.821 ns 
qoi/ramInstance/spiRamOut_2__I_0_2/D     |   13.821 ns 
qoi/ramInstance/spiRamOut_7__I_0_2/D     |   13.821 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : qoi/ramInstance/ram/DATAOUT1  (SRAM_SRAM_R1C1B)
Path End         : qoi/ramInstance/encoderRamOut_1__I_0_2/D  (SLICE_R6C6C)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 66.7% (route), 33.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.742 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                  5.499  23      
qoi/ramInstance/ram/CLOCK                                                               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi/ramInstance/ram/CLOCK->qoi/ramInstance/ram/DATAOUT1
                                          SRAM_SRAM_R1C1B    CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
qoi/ramInstance/DO[1]                                        NET DELAY                  4.600                 11.916  2       
i13145_3_lut/B->i13145_3_lut/Z            SLICE_R6C6C        D0_TO_F0_DELAY             0.476                 12.392  1       
qoi/ramInstance/encoderRamOut_1__N_90                        NET DELAY                  0.000                 12.392  1       
qoi/ramInstance/encoderRamOut_1__I_0_2/D                                                0.000                 12.392  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                 26.332  23      
{qoi/ramInstance/encoderRamOut_1__I_0_2/CK   qoi/ramInstance/encoderRamOut_0__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.391)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.742  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/ram/DATAOUT0  (SRAM_SRAM_R1C1B)
Path End         : qoi/ramInstance/encoderRamOut_0__I_0_2/D  (SLICE_R6C6C)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 66.7% (route), 33.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.742 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                  5.499  23      
qoi/ramInstance/ram/CLOCK                                                               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi/ramInstance/ram/CLOCK->qoi/ramInstance/ram/DATAOUT0
                                          SRAM_SRAM_R1C1B    CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
qoi/ramInstance/DO[0]                                        NET DELAY                  4.600                 11.916  2       
i13140_3_lut/B->i13140_3_lut/Z            SLICE_R6C6C        D1_TO_F1_DELAY             0.476                 12.392  1       
qoi/ramInstance/encoderRamOut_0__N_91                        NET DELAY                  0.000                 12.392  1       
qoi/ramInstance/encoderRamOut_0__I_0_2/D                                                0.000                 12.392  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                 26.332  23      
{qoi/ramInstance/encoderRamOut_1__I_0_2/CK   qoi/ramInstance/encoderRamOut_0__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.391)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.742  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/ram/DATAOUT6  (SRAM_SRAM_R1C1B)
Path End         : qoi/ramInstance/encoderRamOut_6__I_0_2/D  (SLICE_R6C6B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 66.7% (route), 33.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.742 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                  5.499  23      
qoi/ramInstance/ram/CLOCK                                                               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi/ramInstance/ram/CLOCK->qoi/ramInstance/ram/DATAOUT6
                                          SRAM_SRAM_R1C1B    CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
qoi/ramInstance/DO[6]                                        NET DELAY                  4.600                 11.916  2       
i13150_3_lut/B->i13150_3_lut/Z            SLICE_R6C6B        D1_TO_F1_DELAY             0.476                 12.392  1       
qoi/ramInstance/encoderRamOut_6__N_85                        NET DELAY                  0.000                 12.392  1       
qoi/ramInstance/encoderRamOut_6__I_0_2/D                                                0.000                 12.392  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                 26.332  23      
{qoi/ramInstance/encoderRamOut_7__I_0_2/CK   qoi/ramInstance/encoderRamOut_6__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.391)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.742  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/ram/DATAOUT6  (SRAM_SRAM_R1C1B)
Path End         : qoi/ramInstance/spiRamOut_6__I_0_2/D  (SLICE_R6C6D)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 66.7% (route), 33.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.742 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                  5.499  23      
qoi/ramInstance/ram/CLOCK                                                               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi/ramInstance/ram/CLOCK->qoi/ramInstance/ram/DATAOUT6
                                          SRAM_SRAM_R1C1B    CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
qoi/ramInstance/DO[6]                                        NET DELAY                  4.600                 11.916  2       
i13157_3_lut/B->i13157_3_lut/Z            SLICE_R6C6D        D1_TO_F1_DELAY             0.476                 12.392  1       
qoi/ramInstance/spiRamOut_6__N_32                            NET DELAY                  0.000                 12.392  1       
qoi/ramInstance/spiRamOut_6__I_0_2/D                                                    0.000                 12.392  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                 26.332  23      
{qoi/ramInstance/spiRamOut_7__I_0_2/CK   qoi/ramInstance/spiRamOut_6__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.391)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.742  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/ram/DATAOUT3  (SRAM_SRAM_R1C1B)
Path End         : qoi/ramInstance/encoderRamOut_3__I_0_2/D  (SLICE_R6C5D)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 66.5% (route), 33.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.795 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                  5.499  23      
qoi/ramInstance/ram/CLOCK                                                               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi/ramInstance/ram/CLOCK->qoi/ramInstance/ram/DATAOUT3
                                          SRAM_SRAM_R1C1B    CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
qoi/ramInstance/DO[3]                                        NET DELAY                  4.547                 11.863  2       
i13147_3_lut/B->i13147_3_lut/Z            SLICE_R6C5D        D0_TO_F0_DELAY             0.476                 12.339  1       
qoi/ramInstance/encoderRamOut_3__N_88                        NET DELAY                  0.000                 12.339  1       
qoi/ramInstance/encoderRamOut_3__I_0_2/D                                                0.000                 12.339  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                 26.332  23      
{qoi/ramInstance/encoderRamOut_3__I_0_2/CK   qoi/ramInstance/encoderRamOut_2__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.338)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.795  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/ram/DATAOUT3  (SRAM_SRAM_R1C1B)
Path End         : qoi/ramInstance/spiRamOut_3__I_0_2/D  (SLICE_R6C5C)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 66.5% (route), 33.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.795 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                  5.499  23      
qoi/ramInstance/ram/CLOCK                                                               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi/ramInstance/ram/CLOCK->qoi/ramInstance/ram/DATAOUT3
                                          SRAM_SRAM_R1C1B    CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
qoi/ramInstance/DO[3]                                        NET DELAY                  4.547                 11.863  2       
i13154_3_lut/B->i13154_3_lut/Z            SLICE_R6C5C        D0_TO_F0_DELAY             0.476                 12.339  1       
qoi/ramInstance/spiRamOut_3__N_35                            NET DELAY                  0.000                 12.339  1       
qoi/ramInstance/spiRamOut_3__I_0_2/D                                                    0.000                 12.339  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                 26.332  23      
{qoi/ramInstance/spiRamOut_3__I_0_2/CK   qoi/ramInstance/spiRamOut_2__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.338)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.795  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/ram/DATAOUT1  (SRAM_SRAM_R1C1B)
Path End         : qoi/ramInstance/spiRamOut_1__I_0_2/D  (SLICE_R6C5A)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.821 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                  5.499  23      
qoi/ramInstance/ram/CLOCK                                                               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi/ramInstance/ram/CLOCK->qoi/ramInstance/ram/DATAOUT1
                                          SRAM_SRAM_R1C1B    CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
qoi/ramInstance/DO[1]                                        NET DELAY                  4.521                 11.837  2       
i13152_3_lut/B->i13152_3_lut/Z            SLICE_R6C5A        D0_TO_F0_DELAY             0.476                 12.313  1       
qoi/ramInstance/spiRamOut_1__N_37                            NET DELAY                  0.000                 12.313  1       
qoi/ramInstance/spiRamOut_1__I_0_2/D                                                    0.000                 12.313  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                 26.332  23      
{qoi/ramInstance/spiRamOut_1__I_0_2/CK   qoi/ramInstance/spiRamOut_0__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.312)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.821  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/ram/DATAOUT0  (SRAM_SRAM_R1C1B)
Path End         : qoi/ramInstance/spiRamOut_0__I_0_2/D  (SLICE_R6C5A)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.821 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                  5.499  23      
qoi/ramInstance/ram/CLOCK                                                               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi/ramInstance/ram/CLOCK->qoi/ramInstance/ram/DATAOUT0
                                          SRAM_SRAM_R1C1B    CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
qoi/ramInstance/DO[0]                                        NET DELAY                  4.521                 11.837  2       
i13141_3_lut/B->i13141_3_lut/Z            SLICE_R6C5A        D1_TO_F1_DELAY             0.476                 12.313  1       
qoi/ramInstance/spiRamOut_0__N_38                            NET DELAY                  0.000                 12.313  1       
qoi/ramInstance/spiRamOut_0__I_0_2/D                                                    0.000                 12.313  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                 26.332  23      
{qoi/ramInstance/spiRamOut_1__I_0_2/CK   qoi/ramInstance/spiRamOut_0__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.312)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.821  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/ram/DATAOUT2  (SRAM_SRAM_R1C1B)
Path End         : qoi/ramInstance/spiRamOut_2__I_0_2/D  (SLICE_R6C5C)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.821 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                  5.499  23      
qoi/ramInstance/ram/CLOCK                                                               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi/ramInstance/ram/CLOCK->qoi/ramInstance/ram/DATAOUT2
                                          SRAM_SRAM_R1C1B    CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
qoi/ramInstance/DO[2]                                        NET DELAY                  4.521                 11.837  2       
i13153_3_lut/B->i13153_3_lut/Z            SLICE_R6C5C        D1_TO_F1_DELAY             0.476                 12.313  1       
qoi/ramInstance/spiRamOut_2__N_36                            NET DELAY                  0.000                 12.313  1       
qoi/ramInstance/spiRamOut_2__I_0_2/D                                                    0.000                 12.313  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                 26.332  23      
{qoi/ramInstance/spiRamOut_3__I_0_2/CK   qoi/ramInstance/spiRamOut_2__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.312)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.821  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/ram/DATAOUT7  (SRAM_SRAM_R1C1B)
Path End         : qoi/ramInstance/spiRamOut_7__I_0_2/D  (SLICE_R6C6D)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 2
Delay Ratio      : 66.3% (route), 33.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 13.821 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                  0.000  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                  5.499  23      
qoi/ramInstance/ram/CLOCK                                                               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
qoi/ramInstance/ram/CLOCK->qoi/ramInstance/ram/DATAOUT7
                                          SRAM_SRAM_R1C1B    CLOCK_TO_DATAOUT_DELAY     1.817                  7.316  2       
qoi/ramInstance/DO[7]                                        NET DELAY                  4.521                 11.837  2       
i13158_3_lut/B->i13158_3_lut/Z            SLICE_R6C6D        D0_TO_F0_DELAY             0.476                 12.313  1       
qoi/ramInstance/spiRamOut_7__N_31                            NET DELAY                  0.000                 12.313  1       
qoi/ramInstance/spiRamOut_7__I_0_2/D                                                    0.000                 12.313  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name              Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
                                                             CONSTRAINT                 0.000                 20.833  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY              0.000                 20.833  23      
qoi/ramInstance/high_clk                                     NET DELAY                  5.499                 26.332  23      
{qoi/ramInstance/spiRamOut_7__I_0_2/CK   qoi/ramInstance/spiRamOut_6__I_0_2/CK}
                                                                                        0.000                 26.332  1       
                                                             Uncertainty             -(0.000)                 26.332  
                                                             Setup time              -(0.198)                 26.134  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Required Time                                                                                                 26.134  
Arrival Time                                                                                               -(12.312)  
----------------------------------------  -----------------  ----------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                          13.821  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
qoi/ramInstance/ram/ADDRESS0             |    1.414 ns 
qoi/ramInstance/ram/ADDRESS2             |    1.414 ns 
qoi/ramInstance/ram/ADDRESS3             |    1.414 ns 
qoi/ramInstance/ram/ADDRESS5             |    1.414 ns 
qoi/ramInstance/ram/ADDRESS10            |    1.414 ns 
qoi/ramInstance/ram/ADDRESS11            |    1.414 ns 
qoi/ramInstance/ram/ADDRESS12            |    1.414 ns 
qoi/ramInstance/ram/ADDRESS13            |    1.414 ns 
qoi/ramInstance/ram/DATAIN4              |    1.738 ns 
qoi/ramInstance/ram/DATAIN5              |    1.738 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : qoi/ramInstance/AD_13__I_94/Q  (SLICE_R2C3B)
Path End         : qoi/ramInstance/ram/ADDRESS0  (SRAM_SRAM_R1C1B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.414 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
{qoi/ramInstance/AD_13__I_94/CK   qoi/ramInstance/AD_13__I_93/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi/ramInstance/AD_13__I_94/CK->qoi/ramInstance/AD_13__I_94/Q
                                          SLICE_R2C3B        CLK_TO_Q0_DELAY  0.779                  3.863  1       
qoi/ramInstance/AD[0]                                        NET DELAY        0.712                  4.575  1       
qoi/ramInstance/ram/ADDRESS0                                                  0.000                  4.575  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
qoi/ramInstance/ram/CLOCK                                                     0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.077                  3.161  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.161  
Arrival Time                                                                                         4.575  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.414  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/AD_13__I_92/Q  (SLICE_R2C5B)
Path End         : qoi/ramInstance/ram/ADDRESS2  (SRAM_SRAM_R1C1B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.414 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
{qoi/ramInstance/AD_13__I_92/CK   qoi/ramInstance/AD_13__I_91/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi/ramInstance/AD_13__I_92/CK->qoi/ramInstance/AD_13__I_92/Q
                                          SLICE_R2C5B        CLK_TO_Q0_DELAY  0.779                  3.863  1       
qoi/ramInstance/AD[2]                                        NET DELAY        0.712                  4.575  1       
qoi/ramInstance/ram/ADDRESS2                                                  0.000                  4.575  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
qoi/ramInstance/ram/CLOCK                                                     0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.077                  3.161  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.161  
Arrival Time                                                                                         4.575  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.414  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/AD_13__I_91/Q  (SLICE_R2C5B)
Path End         : qoi/ramInstance/ram/ADDRESS3  (SRAM_SRAM_R1C1B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.414 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
{qoi/ramInstance/AD_13__I_92/CK   qoi/ramInstance/AD_13__I_91/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi/ramInstance/AD_13__I_91/CK->qoi/ramInstance/AD_13__I_91/Q
                                          SLICE_R2C5B        CLK_TO_Q1_DELAY  0.779                  3.863  1       
qoi/ramInstance/AD[3]                                        NET DELAY        0.712                  4.575  1       
qoi/ramInstance/ram/ADDRESS3                                                  0.000                  4.575  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
qoi/ramInstance/ram/CLOCK                                                     0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.077                  3.161  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.161  
Arrival Time                                                                                         4.575  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.414  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/AD_13__I_89/Q  (SLICE_R2C3C)
Path End         : qoi/ramInstance/ram/ADDRESS5  (SRAM_SRAM_R1C1B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.414 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
{qoi/ramInstance/AD_13__I_90/CK   qoi/ramInstance/AD_13__I_89/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi/ramInstance/AD_13__I_89/CK->qoi/ramInstance/AD_13__I_89/Q
                                          SLICE_R2C3C        CLK_TO_Q1_DELAY  0.779                  3.863  1       
qoi/ramInstance/AD[5]                                        NET DELAY        0.712                  4.575  1       
qoi/ramInstance/ram/ADDRESS5                                                  0.000                  4.575  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
qoi/ramInstance/ram/CLOCK                                                     0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.077                  3.161  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.161  
Arrival Time                                                                                         4.575  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.414  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/AD_13__I_84/Q  (SLICE_R2C5C)
Path End         : qoi/ramInstance/ram/ADDRESS10  (SRAM_SRAM_R1C1B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.414 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
{qoi/ramInstance/AD_13__I_84/CK   qoi/ramInstance/AD_13__I_83/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi/ramInstance/AD_13__I_84/CK->qoi/ramInstance/AD_13__I_84/Q
                                          SLICE_R2C5C        CLK_TO_Q0_DELAY  0.779                  3.863  1       
qoi/ramInstance/AD[10]                                       NET DELAY        0.712                  4.575  1       
qoi/ramInstance/ram/ADDRESS10                                                 0.000                  4.575  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
qoi/ramInstance/ram/CLOCK                                                     0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.077                  3.161  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.161  
Arrival Time                                                                                         4.575  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.414  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/AD_13__I_83/Q  (SLICE_R2C5C)
Path End         : qoi/ramInstance/ram/ADDRESS11  (SRAM_SRAM_R1C1B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.414 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
{qoi/ramInstance/AD_13__I_84/CK   qoi/ramInstance/AD_13__I_83/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi/ramInstance/AD_13__I_83/CK->qoi/ramInstance/AD_13__I_83/Q
                                          SLICE_R2C5C        CLK_TO_Q1_DELAY  0.779                  3.863  1       
qoi/ramInstance/AD[11]                                       NET DELAY        0.712                  4.575  1       
qoi/ramInstance/ram/ADDRESS11                                                 0.000                  4.575  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
qoi/ramInstance/ram/CLOCK                                                     0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.077                  3.161  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.161  
Arrival Time                                                                                         4.575  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.414  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/AD_13__I_82/Q  (SLICE_R2C4D)
Path End         : qoi/ramInstance/ram/ADDRESS12  (SRAM_SRAM_R1C1B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.414 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
{qoi/ramInstance/AD_13__I_82/CK   qoi/ramInstance/AD_13__I_0/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi/ramInstance/AD_13__I_82/CK->qoi/ramInstance/AD_13__I_82/Q
                                          SLICE_R2C4D        CLK_TO_Q0_DELAY  0.779                  3.863  1       
qoi/ramInstance/AD[12]                                       NET DELAY        0.712                  4.575  1       
qoi/ramInstance/ram/ADDRESS12                                                 0.000                  4.575  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
qoi/ramInstance/ram/CLOCK                                                     0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.077                  3.161  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.161  
Arrival Time                                                                                         4.575  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.414  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/AD_13__I_0/Q  (SLICE_R2C4D)
Path End         : qoi/ramInstance/ram/ADDRESS13  (SRAM_SRAM_R1C1B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 1
Delay Ratio      : 47.8% (route), 52.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.414 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
{qoi/ramInstance/AD_13__I_82/CK   qoi/ramInstance/AD_13__I_0/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi/ramInstance/AD_13__I_0/CK->qoi/ramInstance/AD_13__I_0/Q
                                          SLICE_R2C4D        CLK_TO_Q1_DELAY  0.779                  3.863  1       
qoi/ramInstance/AD[13]                                       NET DELAY        0.712                  4.575  1       
qoi/ramInstance/ram/ADDRESS13                                                 0.000                  4.575  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
qoi/ramInstance/ram/CLOCK                                                     0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.077                  3.161  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.161  
Arrival Time                                                                                         4.575  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.414  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/DI_7__I_97/Q  (SLICE_R4C2B)
Path End         : qoi/ramInstance/ram/DATAIN4  (SRAM_SRAM_R1C1B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 1
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.738 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
{qoi/ramInstance/DI_7__I_97/CK   qoi/ramInstance/DI_7__I_96/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi/ramInstance/DI_7__I_97/CK->qoi/ramInstance/DI_7__I_97/Q
                                          SLICE_R4C2B        CLK_TO_Q0_DELAY  0.779                  3.863  1       
qoi/ramInstance/DI[4]                                        NET DELAY        1.075                  4.938  1       
qoi/ramInstance/ram/DATAIN4                                                   0.000                  4.938  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
qoi/ramInstance/ram/CLOCK                                                     0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.116                  3.200  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.200  
Arrival Time                                                                                         4.938  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.738  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : qoi/ramInstance/DI_7__I_96/Q  (SLICE_R4C2B)
Path End         : qoi/ramInstance/ram/DATAIN5  (SRAM_SRAM_R1C1B)
Source Clock     : high_clk (R)
Destination Clock: high_clk (R)
Logic Level      : 1
Delay Ratio      : 58.0% (route), 42.0% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.738 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
{qoi/ramInstance/DI_7__I_97/CK   qoi/ramInstance/DI_7__I_96/CK}
                                                                              0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
qoi/ramInstance/DI_7__I_96/CK->qoi/ramInstance/DI_7__I_96/Q
                                          SLICE_R4C2B        CLK_TO_Q1_DELAY  0.779                  3.863  1       
qoi/ramInstance/DI[5]                                        NET DELAY        1.075                  4.938  1       
qoi/ramInstance/ram/DATAIN5                                                   0.000                  4.938  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
qoi.hf_osc/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  24      
qoi/ramInstance/high_clk                                     NET DELAY        3.084                  3.084  24      
qoi/ramInstance/ram/CLOCK                                                     0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.116                  3.200  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.200  
Arrival Time                                                                                         4.938  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.738  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



