v 20070216 1
C 40000 40000 0 0 0 title-B.sym
C 41000 42900 1 0 0 ad9517.sym
{
T 46100 47700 5 10 1 1 0 6 1
refdes=U?
T 41400 50200 5 10 0 0 0 0 1
device=AD9517
T 41400 50400 5 10 0 0 0 0 1
footprint=LFCSP-48_EP
T 43000 46100 5 10 1 1 0 0 1
value=AD9517-0BCPZ
}
C 47200 50200 1 0 0 input-1.sym
{
T 47200 50500 5 10 0 0 0 0 1
device=INPUT
T 46700 50200 5 10 1 1 0 0 1
refdes=GND
}
C 47200 49800 1 0 0 input-1.sym
{
T 47200 50100 5 10 0 0 0 0 1
device=INPUT
T 46800 49800 5 10 1 1 0 0 1
refdes=+5V
}
C 47200 49400 1 0 0 input-1.sym
{
T 47200 49700 5 10 0 0 0 0 1
device=INPUT
T 46600 49400 5 10 1 1 0 0 1
refdes=+3.3V
}
N 46300 45600 46400 45600 4
N 46400 45600 46400 45300 4
N 46400 45300 46300 45300 4
C 43700 44200 1 0 0 gnd-1.sym
{
T 43600 44000 5 10 1 1 0 0 1
netname=GND
}
C 43000 49300 1 180 0 gnd-1.sym
{
T 42900 49400 5 10 1 1 0 0 1
netname=GND
}
C 40900 41200 1 0 0 input-1.sym
{
T 40900 41500 5 10 0 0 0 0 1
device=INPUT
T 40100 41200 5 10 1 1 0 0 1
refdes=\_RESET\_
}
C 44600 47900 1 0 0 vcc-small.sym
{
T 44600 48440 5 10 0 0 0 0 1
device=VCC Small
T 44800 48400 5 10 1 1 90 0 1
netname=+3.3V
}
C 41100 46400 1 90 0 vcc-small.sym
{
T 40560 46400 5 10 0 0 90 0 1
device=VCC Small
T 40300 46400 5 10 1 1 0 0 1
refdes=+5V
}
N 41000 46500 41100 46500 4
{
T 41000 46500 5 10 0 0 0 0 1
netname=+5V
}
C 50200 43000 1 0 0 ad9517.sym
{
T 55300 47800 5 10 1 1 0 6 1
refdes=U?
T 50600 50300 5 10 0 0 0 0 1
device=AD9517
T 50600 50500 5 10 0 0 0 0 1
footprint=LFCSP-48_EP
T 52300 46200 5 10 1 1 0 0 1
value=AD9517-0BCPZ
}
C 50300 46500 1 90 0 vcc-small.sym
{
T 49760 46500 5 10 0 0 90 0 1
device=VCC Small
T 49500 46500 5 10 1 1 0 0 1
refdes=+5V
}
N 50200 46600 50300 46600 4
{
T 50200 46600 5 10 0 0 0 0 1
netname=+5V
}
C 44200 48000 1 90 0 output-1.sym
{
T 43900 48100 5 10 0 0 90 0 1
device=OUTPUT
T 44200 48900 5 10 1 1 90 0 1
refdes=OUT0_0+
}
C 44500 48000 1 90 0 output-1.sym
{
T 44200 48100 5 10 0 0 90 0 1
device=OUTPUT
T 44500 48900 5 10 1 1 90 0 1
refdes=OUT0_0-
}
C 45100 48000 1 90 0 output-1.sym
{
T 44800 48100 5 10 0 0 90 0 1
device=OUTPUT
T 45100 48900 5 10 1 1 90 0 1
refdes=OUT0_1+
}
C 45400 48000 1 90 0 output-1.sym
{
T 45100 48100 5 10 0 0 90 0 1
device=OUTPUT
T 45400 48900 5 10 1 1 90 0 1
refdes=OUT0_1-
}
C 44000 42900 1 270 0 output-1.sym
{
T 44300 42800 5 10 0 0 270 0 1
device=OUTPUT
T 44000 42000 5 10 1 1 270 0 1
refdes=OUT0_2+
}
C 44300 42900 1 270 0 output-1.sym
{
T 44600 42800 5 10 0 0 270 0 1
device=OUTPUT
T 44300 42000 5 10 1 1 270 0 1
refdes=OUT0_2-
}
C 45200 42900 1 270 0 output-1.sym
{
T 45500 42800 5 10 0 0 270 0 1
device=OUTPUT
T 45200 42000 5 10 1 1 270 0 1
refdes=OUT0_3-
}
C 44900 42900 1 270 0 output-1.sym
{
T 45200 42800 5 10 0 0 270 0 1
device=OUTPUT
T 44900 42000 5 10 1 1 270 0 1
refdes=OUT0_3+
}
C 46400 46700 1 0 0 output-1.sym
{
T 46500 47000 5 10 0 0 0 0 1
device=OUTPUT
T 47300 46700 5 10 1 1 0 0 1
refdes=OUT0_4-
}
C 46400 46400 1 0 0 output-1.sym
{
T 46500 46700 5 10 0 0 0 0 1
device=OUTPUT
T 47300 46400 5 10 1 1 0 0 1
refdes=OUT0_4+
}
C 46400 45800 1 0 0 output-1.sym
{
T 46500 46100 5 10 0 0 0 0 1
device=OUTPUT
T 47300 45800 5 10 1 1 0 0 1
refdes=OUT0_5-
}
C 46400 46100 1 0 0 output-1.sym
{
T 46500 46400 5 10 0 0 0 0 1
device=OUTPUT
T 47300 46100 5 10 1 1 0 0 1
refdes=OUT0_5+
}
C 46400 44300 1 0 0 output-1.sym
{
T 46500 44600 5 10 0 0 0 0 1
device=OUTPUT
T 47300 44300 5 10 1 1 0 0 1
refdes=CLK_OUT0_6-
}
C 46400 44000 1 0 0 output-1.sym
{
T 46500 44300 5 10 0 0 0 0 1
device=OUTPUT
T 47300 44000 5 10 1 1 0 0 1
refdes=OUT0_6+
}
C 46400 44900 1 0 0 output-1.sym
{
T 46500 45200 5 10 0 0 0 0 1
device=OUTPUT
T 47300 44900 5 10 1 1 0 0 1
refdes=CLK_OUT0_7-
}
C 46400 44600 1 0 0 output-1.sym
{
T 46500 44900 5 10 0 0 0 0 1
device=OUTPUT
T 47300 44600 5 10 1 1 0 0 1
refdes=CLK_OUT0_7+
}
C 53400 48100 1 90 0 output-1.sym
{
T 53100 48200 5 10 0 0 90 0 1
device=OUTPUT
T 53400 49000 5 10 1 1 90 0 1
refdes=OUT1_0+
}
C 53700 48100 1 90 0 output-1.sym
{
T 53400 48200 5 10 0 0 90 0 1
device=OUTPUT
T 53700 49000 5 10 1 1 90 0 1
refdes=OUT1_0-
}
C 54300 48100 1 90 0 output-1.sym
{
T 54000 48200 5 10 0 0 90 0 1
device=OUTPUT
T 54300 49000 5 10 1 1 90 0 1
refdes=OUT1_1+
}
C 54600 48100 1 90 0 output-1.sym
{
T 54300 48200 5 10 0 0 90 0 1
device=OUTPUT
T 54600 49000 5 10 1 1 90 0 1
refdes=OUT1_1-
}
C 53200 43000 1 270 0 output-1.sym
{
T 53500 42900 5 10 0 0 270 0 1
device=OUTPUT
T 53200 42100 5 10 1 1 270 0 1
refdes=OUT1_2+
}
C 53500 43000 1 270 0 output-1.sym
{
T 53800 42900 5 10 0 0 270 0 1
device=OUTPUT
T 53500 42100 5 10 1 1 270 0 1
refdes=OUT1_2-
}
C 54400 43000 1 270 0 output-1.sym
{
T 54700 42900 5 10 0 0 270 0 1
device=OUTPUT
T 54400 42100 5 10 1 1 270 0 1
refdes=OUT1_3-
}
C 54100 43000 1 270 0 output-1.sym
{
T 54400 42900 5 10 0 0 270 0 1
device=OUTPUT
T 54100 42100 5 10 1 1 270 0 1
refdes=OUT1_3+
}
C 55600 46500 1 0 0 output-1.sym
{
T 55700 46800 5 10 0 0 0 0 1
device=OUTPUT
T 56500 46500 5 10 1 1 0 0 1
refdes=OUT1_4-
}
C 55600 46800 1 0 0 output-1.sym
{
T 55700 47100 5 10 0 0 0 0 1
device=OUTPUT
T 56500 46800 5 10 1 1 0 0 1
refdes=OUT1_4+
}
C 55600 45900 1 0 0 output-1.sym
{
T 55700 46200 5 10 0 0 0 0 1
device=OUTPUT
T 56500 45900 5 10 1 1 0 0 1
refdes=OUT1_5-
}
C 55600 46200 1 0 0 output-1.sym
{
T 55700 46500 5 10 0 0 0 0 1
device=OUTPUT
T 56500 46200 5 10 1 1 0 0 1
refdes=OUT1_5+
}
C 55600 44400 1 0 0 output-1.sym
{
T 55700 44700 5 10 0 0 0 0 1
device=OUTPUT
T 56500 44400 5 10 1 1 0 0 1
refdes=OUT1_6-
}
C 55600 44100 1 0 0 output-1.sym
{
T 55700 44400 5 10 0 0 0 0 1
device=OUTPUT
T 56500 44100 5 10 1 1 0 0 1
refdes=OUT1_6+
}
C 55600 45000 1 0 0 output-1.sym
{
T 55700 45300 5 10 0 0 0 0 1
device=OUTPUT
T 56500 45000 5 10 1 1 0 0 1
refdes=OUT1_7-
}
C 55600 44700 1 0 0 output-1.sym
{
T 55700 45000 5 10 0 0 0 0 1
device=OUTPUT
T 56500 44700 5 10 1 1 0 0 1
refdes=OUT1_7+
}
N 46400 45000 46300 45000 4
N 46400 44100 46300 44100 4
N 46400 44400 46300 44400 4
N 46400 44700 46300 44700 4
N 46400 45900 46300 45900 4
N 46400 46200 46300 46200 4
N 46400 46500 46300 46500 4
N 46400 46800 46300 46800 4
C 42200 48800 1 270 0 input-1.sym
{
T 42500 48800 5 10 0 0 270 0 1
device=INPUT
T 42200 49800 5 10 1 1 270 0 1
refdes=REF_IN0+
}
C 42500 48800 1 270 0 input-1.sym
{
T 42800 48800 5 10 0 0 270 0 1
device=INPUT
T 42500 49800 5 10 1 1 270 0 1
refdes=REF_IN0-
}
N 42300 48000 42300 47900 4
N 42600 48000 42600 47900 4
N 44100 48000 44100 47900 4
N 44400 48000 44400 47900 4
N 44700 48000 44700 47900 4
{
T 44700 48000 5 10 0 0 0 0 1
netname=+3.3V
}
N 45000 48000 45000 47900 4
N 45300 48000 45300 47900 4
C 43000 40200 1 0 0 output-1.sym
{
T 43100 40500 5 10 0 0 0 0 1
device=OUTPUT
T 43900 40200 5 10 1 1 0 0 1
refdes=SDO
}
C 40900 40900 1 0 0 input-1.sym
{
T 40900 41200 5 10 0 0 0 0 1
device=INPUT
T 40800 41100 5 10 1 1 180 0 1
refdes=SDI
}
C 42700 42100 1 90 0 input-1.sym
{
T 42400 42100 5 10 0 0 90 0 1
device=INPUT
T 42700 41600 5 10 1 1 90 0 1
refdes=\_CS0\_
}
C 40900 40600 1 0 0 input-1.sym
{
T 40900 40900 5 10 0 0 0 0 1
device=INPUT
T 40800 40800 5 10 1 1 180 0 1
refdes=SCLK
}
N 45000 43000 45000 42900 4
N 45300 43000 45300 42900 4
N 44400 43000 44400 42900 4
N 44100 43000 44100 42900 4
N 42600 43000 42600 42900 4
N 41100 44100 41000 44100 4
N 41100 43800 41000 43800 4
N 41700 41300 43000 41300 4
{
T 42400 41300 5 10 1 1 0 0 1
netname=RESET
}
N 41700 41000 43000 41000 4
{
T 42400 41000 5 10 1 1 0 0 1
netname=SDI
}
N 43000 40300 41700 40300 4
{
T 42400 40300 5 10 1 1 0 0 1
netname=SDO
}
N 41700 40700 43000 40700 4
{
T 42400 40700 5 10 1 1 0 0 1
netname=SCLK
}
N 42300 43000 42300 42100 4
{
T 42400 41500 5 10 1 1 90 0 1
netname=SCLK
}
N 42900 43000 42900 42100 4
{
T 43000 41600 5 10 1 1 90 0 1
netname=SDO
}
N 43200 43000 43200 42100 4
{
T 43300 41700 5 10 1 1 90 0 1
netname=SDI
}
N 43500 43000 43500 42100 4
{
T 43600 41300 5 10 1 1 90 0 1
netname=RESET
}
C 51900 42200 1 90 0 input-1.sym
{
T 51600 42200 5 10 0 0 90 0 1
device=INPUT
T 51900 41700 5 10 1 1 90 0 1
refdes=\_CS1\_
}
N 43800 43000 43800 42100 4
{
T 43900 41700 5 10 1 1 90 0 1
netname=PD
}
C 40900 39700 1 0 0 input-1.sym
{
T 40900 40000 5 10 0 0 0 0 1
device=INPUT
T 40100 39700 5 10 1 1 0 0 1
refdes=\_PD\_
}
N 41700 39800 43000 39800 4
{
T 42400 39800 5 10 1 1 0 0 1
netname=PD
}
N 51800 43100 51800 43000 4
N 51500 43100 51500 42200 4
{
T 51600 41600 5 10 1 1 90 0 1
netname=SCLK
}
N 52100 43100 52100 42200 4
{
T 52200 41700 5 10 1 1 90 0 1
netname=SDO
}
N 52400 43100 52400 42200 4
{
T 52500 41800 5 10 1 1 90 0 1
netname=SDI
}
N 52700 43100 52700 42200 4
{
T 52800 41400 5 10 1 1 90 0 1
netname=RESET
}
N 53000 43100 53000 42200 4
{
T 53100 41800 5 10 1 1 90 0 1
netname=PD
}
C 51400 48900 1 270 0 input-1.sym
{
T 51700 48900 5 10 0 0 270 0 1
device=INPUT
T 51400 49900 5 10 1 1 270 0 1
refdes=REF_IN1+
}
C 51700 48900 1 270 0 input-1.sym
{
T 52000 48900 5 10 0 0 270 0 1
device=INPUT
T 51700 49900 5 10 1 1 270 0 1
refdes=REF_IN1-
}
N 51500 48100 51500 48000 4
N 51800 48100 51800 48000 4
N 53300 48100 53300 48000 4
N 53600 48100 53600 48000 4
N 54200 48100 54200 48000 4
N 54500 48100 54500 48000 4
N 55600 46900 55500 46900 4
N 55600 46600 55500 46600 4
N 55600 46300 55500 46300 4
N 55600 46000 55500 46000 4
N 55500 45700 55600 45700 4
N 55600 45700 55600 45400 4
N 55600 45400 55500 45400 4
N 55600 44200 55500 44200 4
N 55600 44500 55500 44500 4
N 55600 44800 55500 44800 4
N 55600 45100 55500 45100 4
N 53300 43000 53300 43100 4
N 53600 43000 53600 43100 4
N 54200 43000 54200 43100 4
N 54500 43000 54500 43100 4
C 41000 47200 1 180 0 output-1.sym
{
T 40900 46900 5 10 0 0 180 0 1
device=OUTPUT
T 40100 47200 5 10 1 1 180 0 1
refdes=REFMON0
}
C 50200 47300 1 180 0 output-1.sym
{
T 50100 47000 5 10 0 0 180 0 1
device=OUTPUT
T 49300 47300 5 10 1 1 180 0 1
refdes=REFMON1
}
N 50200 47200 50300 47200 4
N 41100 47100 41000 47100 4
C 41000 46900 1 180 0 output-1.sym
{
T 40900 46600 5 10 0 0 180 0 1
device=OUTPUT
T 40100 46900 5 10 1 1 180 0 1
refdes=LD0
}
N 41100 46800 41000 46800 4
C 50200 47000 1 180 0 output-1.sym
{
T 50100 46700 5 10 0 0 180 0 1
device=OUTPUT
T 49300 47000 5 10 1 1 180 0 1
refdes=LD1
}
N 50300 46900 50200 46900 4
C 41000 46000 1 180 0 output-1.sym
{
T 40900 45700 5 10 0 0 180 0 1
device=OUTPUT
T 40100 46000 5 10 1 1 180 0 1
refdes=STATUS0
}
N 41100 45900 41000 45900 4
C 50200 46100 1 180 0 output-1.sym
{
T 50100 45800 5 10 0 0 180 0 1
device=OUTPUT
T 49300 46100 5 10 1 1 180 0 1
refdes=STATUS1
}
N 50300 46000 50200 46000 4
C 40200 45500 1 0 0 input-1.sym
{
T 40200 45800 5 10 0 0 0 0 1
device=INPUT
T 39100 45500 5 10 1 1 0 0 1
refdes=REF_SEL0
}
N 41100 45600 41000 45600 4
C 49400 45600 1 0 0 input-1.sym
{
T 49400 45900 5 10 0 0 0 0 1
device=INPUT
T 48300 45600 5 10 1 1 0 0 1
refdes=REF_SEL0
}
N 50300 45700 50200 45700 4
N 43800 44500 43800 44600 4
C 45500 47900 1 0 0 vcc-small.sym
{
T 45500 48440 5 10 0 0 0 0 1
device=VCC Small
T 45700 48400 5 10 1 1 90 0 1
netname=+3.3V
}
N 45600 48000 45600 47900 4
{
T 45600 48000 5 10 0 0 0 0 1
netname=+3.3V
}
C 43700 47900 1 0 0 vcc-small.sym
{
T 43700 48440 5 10 0 0 0 0 1
device=VCC Small
T 43900 48400 5 10 1 1 90 0 1
netname=+3.3V
}
N 43800 48000 43800 47900 4
{
T 43800 48000 5 10 0 0 0 0 1
netname=+3.3V
}
C 43100 47900 1 0 0 vcc-small.sym
{
T 43100 48440 5 10 0 0 0 0 1
device=VCC Small
T 43300 48400 5 10 1 1 90 0 1
netname=+3.3V
}
N 43200 48000 43200 47900 4
{
T 43200 48000 5 10 0 0 0 0 1
netname=+3.3V
}
C 46400 45600 1 270 0 vcc-small.sym
{
T 46940 45600 5 10 0 0 270 0 1
device=VCC Small
T 46900 45400 5 10 1 1 0 0 1
netname=+3.3V
}
N 46500 45500 46400 45500 4
{
T 46500 45500 5 10 0 0 270 0 1
netname=+3.3V
}
C 41100 44300 1 90 0 vcc-small.sym
{
T 40560 44300 5 10 0 0 90 0 1
device=VCC Small
T 40600 44500 5 10 1 1 180 0 1
netname=+3.3V
}
N 41000 44400 41100 44400 4
{
T 41000 44400 5 10 0 0 90 0 1
netname=+3.3V
}
C 44800 43000 1 180 0 vcc-small.sym
{
T 44800 42460 5 10 0 0 180 0 1
device=VCC Small
T 44600 42500 5 10 1 1 270 0 1
netname=VS_LVPECL
}
N 44700 42900 44700 43000 4
{
T 44700 42900 5 10 0 0 180 0 1
netname=VS_LVPECL
}
C 52900 44300 1 0 0 gnd-1.sym
{
T 52800 44100 5 10 1 1 0 0 1
netname=GND
}
N 53000 44600 53000 44700 4
C 43000 48000 1 90 0 resistor-1.sym
{
T 42600 48300 5 10 0 0 90 0 1
device=RESISTOR
T 43100 48900 5 10 1 1 90 0 1
refdes=R?
T 43100 48000 5 10 1 1 90 0 1
value=5.1k
T 43000 48000 5 10 0 0 0 0 1
netname=0402
}
N 42900 47900 42900 48000 4
N 42900 48900 42900 49000 4
N 43500 47900 43500 48000 4
N 43500 48900 43500 49000 4
C 43600 48000 1 90 0 resistor-1.sym
{
T 43200 48300 5 10 0 0 90 0 1
device=RESISTOR
T 43700 48900 5 10 1 1 90 0 1
refdes=R?
T 43700 48000 5 10 1 1 90 0 1
value=4.12k
T 43600 48000 5 10 0 0 0 0 1
netname=0402
}
C 43600 49300 1 180 0 gnd-1.sym
{
T 43500 49400 5 10 1 1 0 0 1
netname=GND
}
N 52100 49000 52100 49100 4
C 52200 48100 1 90 0 resistor-1.sym
{
T 51800 48400 5 10 0 0 90 0 1
device=RESISTOR
T 52300 49000 5 10 1 1 90 0 1
refdes=R?
T 52300 48100 5 10 1 1 90 0 1
value=5.1k
T 52200 48100 5 10 0 0 0 0 1
netname=0402
}
C 52200 49400 1 180 0 gnd-1.sym
{
T 52100 49500 5 10 1 1 0 0 1
netname=GND
}
N 52100 48000 52100 48100 4
N 52700 49000 52700 49100 4
C 52800 48100 1 90 0 resistor-1.sym
{
T 52400 48400 5 10 0 0 90 0 1
device=RESISTOR
T 52900 49000 5 10 1 1 90 0 1
refdes=R?
T 52900 48100 5 10 1 1 90 0 1
value=4.12k
T 52800 48100 5 10 0 0 0 0 1
netname=0402
}
C 52800 49400 1 180 0 gnd-1.sym
{
T 52700 49500 5 10 1 1 0 0 1
netname=GND
}
N 52700 48000 52700 48100 4
C 46300 47200 1 270 0 vcc-small.sym
{
T 46840 47200 5 10 0 0 270 0 1
device=VCC Small
T 46800 47000 5 10 1 1 0 0 1
netname=+3.3V
}
N 46400 47100 46300 47100 4
{
T 46400 47100 5 10 0 0 270 0 1
netname=+3.3V
}
C 46300 43900 1 270 0 vcc-small.sym
{
T 46840 43900 5 10 0 0 270 0 1
device=VCC Small
T 46800 43700 5 10 1 1 0 0 1
netname=+3.3V
}
N 46400 43800 46300 43800 4
{
T 46400 43800 5 10 0 0 270 0 1
netname=+3.3V
}
C 45700 43000 1 180 0 vcc-small.sym
{
T 45700 42460 5 10 0 0 180 0 1
device=VCC Small
T 45500 42500 5 10 1 1 270 0 1
netname=+3.3V
}
N 45600 42900 45600 43000 4
{
T 45600 42900 5 10 0 0 180 0 1
netname=+3.3V
}
C 54000 43100 1 180 0 vcc-small.sym
{
T 54000 42560 5 10 0 0 180 0 1
device=VCC Small
T 53800 42600 5 10 1 1 270 0 1
netname=+3.3V_LVPECL
}
N 53900 43000 53900 43100 4
{
T 53900 43000 5 10 0 0 180 0 1
netname=VS_LVPECL
}
C 54900 43100 1 180 0 vcc-small.sym
{
T 54900 42560 5 10 0 0 180 0 1
device=VCC Small
T 54700 42600 5 10 1 1 270 0 1
netname=+3.3V
}
N 54800 43000 54800 43100 4
{
T 54800 43000 5 10 0 0 180 0 1
netname=+3.3V
}
C 55500 44000 1 270 0 vcc-small.sym
{
T 56040 44000 5 10 0 0 270 0 1
device=VCC Small
T 56000 43800 5 10 1 1 0 0 1
netname=+3.3V
}
N 55600 43900 55500 43900 4
{
T 55600 43900 5 10 0 0 270 0 1
netname=+3.3V
}
C 55500 47300 1 270 0 vcc-small.sym
{
T 56040 47300 5 10 0 0 270 0 1
device=VCC Small
T 56000 47100 5 10 1 1 0 0 1
netname=+3.3V
}
N 55600 47200 55500 47200 4
{
T 55600 47200 5 10 0 0 270 0 1
netname=+3.3V
}
C 54700 48000 1 0 0 vcc-small.sym
{
T 54700 48540 5 10 0 0 0 0 1
device=VCC Small
T 54900 48500 5 10 1 1 90 0 1
netname=+3.3V
}
N 54800 48100 54800 48000 4
{
T 54800 48100 5 10 0 0 0 0 1
netname=+3.3V
}
C 53800 48000 1 0 0 vcc-small.sym
{
T 53800 48540 5 10 0 0 0 0 1
device=VCC Small
T 54000 48500 5 10 1 1 90 0 1
netname=VS_LVPECL
}
N 53900 48100 53900 48000 4
{
T 53900 48100 5 10 0 0 0 0 1
netname=VS_LVPECL
}
C 52900 48000 1 0 0 vcc-small.sym
{
T 52900 48540 5 10 0 0 0 0 1
device=VCC Small
T 53100 48500 5 10 1 1 90 0 1
netname=+3.3V
}
N 53000 48100 53000 48000 4
{
T 53000 48100 5 10 0 0 0 0 1
netname=+3.3V
}
C 52300 48000 1 0 0 vcc-small.sym
{
T 52300 48540 5 10 0 0 0 0 1
device=VCC Small
T 52500 48500 5 10 1 1 90 0 1
netname=+3.3V
}
N 52400 48100 52400 48000 4
{
T 52400 48100 5 10 0 0 0 0 1
netname=+3.3V
}
C 47200 49000 1 0 0 input-1.sym
{
T 47200 49300 5 10 0 0 0 0 1
device=INPUT
T 46000 49000 5 10 1 1 0 0 1
refdes=VS_LVPECL
}
C 55600 45700 1 270 0 vcc-small.sym
{
T 56140 45700 5 10 0 0 270 0 1
device=VCC Small
T 56100 45500 5 10 1 1 0 0 1
netname=+3.3V
}
N 55700 45600 55600 45600 4
{
T 55700 45600 5 10 0 0 270 0 1
netname=+3.3V
}
N 50200 44200 50300 44200 4
N 50200 43900 50300 43900 4
C 50300 44400 1 90 0 vcc-small.sym
{
T 49760 44400 5 10 0 0 90 0 1
device=VCC Small
T 49800 44600 5 10 1 1 180 0 1
netname=+3.3V
}
N 50200 44500 50300 44500 4
{
T 50200 44500 5 10 0 0 90 0 1
netname=+3.3V
}
N 48000 50300 49500 50300 4
{
T 49600 50200 5 10 1 1 0 0 1
netname=GND
}
N 48000 49900 49500 49900 4
{
T 49600 49800 5 10 1 1 0 0 1
netname=+5V
}
N 48000 49500 49500 49500 4
{
T 49600 49400 5 10 1 1 0 0 1
netname=+3.3V
}
N 48000 49100 49500 49100 4
{
T 49600 49000 5 10 1 1 0 0 1
netname=VS_LVPECL
}
C 40500 44000 1 0 0 nc-left-1.sym
{
T 40500 44400 5 10 0 0 0 0 1
value=NoConnection
T 40500 44800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 40500 43700 1 0 0 nc-left-1.sym
{
T 40500 44100 5 10 0 0 0 0 1
value=NoConnection
T 40500 44500 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49700 44100 1 0 0 nc-left-1.sym
{
T 49700 44500 5 10 0 0 0 0 1
value=NoConnection
T 49700 44900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49700 43800 1 0 0 nc-left-1.sym
{
T 49700 44200 5 10 0 0 0 0 1
value=NoConnection
T 49700 44600 5 10 0 0 0 0 1
device=DRC_Directive
}
N 41100 46200 40900 46200 4
N 40900 46200 40900 45000 4
N 40900 45000 41100 45000 4
N 50300 46300 50100 46300 4
N 50100 46300 50100 45100 4
N 50100 45100 50300 45100 4
C 40400 44500 1 0 0 cap-small.sym
{
T 40600 45080 5 10 1 1 0 6 1
refdes=C?
T 40800 44980 5 10 0 0 0 0 1
device=Cap Small
T 40300 44900 5 10 1 1 0 0 1
value=220n
T 40400 44500 5 10 0 0 0 0 1
netname=0402
}
N 41000 44700 41100 44700 4
C 40300 44800 1 270 0 gnd-1.sym
{
T 39800 44600 5 10 1 1 0 0 1
netname=GND
}
N 40700 44700 40600 44700 4
N 50200 44800 50300 44800 4
C 49500 44900 1 270 0 gnd-1.sym
{
T 49000 44700 5 10 1 1 0 0 1
netname=GND
}
N 49900 44800 49800 44800 4
C 49600 44600 1 0 0 cap-small.sym
{
T 49500 45000 5 10 1 1 0 0 1
value=220n
T 49800 45180 5 10 1 1 0 6 1
refdes=C?
T 50000 45080 5 10 0 0 0 0 1
device=Cap Small
T 49600 44600 5 10 0 0 0 0 1
netname=0402
}
