:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[80]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
:DATAPATHDELAY:2.336
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[80]/DSP_OUTPUT_INST
0.2639999999999998
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_75__78
0.160
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_75__78
0.090
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_64__79
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_64__79
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_70__79
0.230
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_70__79
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_50__169
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_50__169
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_24__159
0.028
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_24__159
0.167
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_25__99
0.163
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_25__99
0.150
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_22__99
0.158
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_22__99
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__100
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__100
0.070
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[100].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
0.150
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[79]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
:DATAPATHDELAY:2.336
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[79]/DSP_OUTPUT_INST
0.2639999999999998
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_75__77
0.160
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_75__77
0.090
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_64__78
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_64__78
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_70__78
0.230
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_70__78
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_50__168
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_50__168
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_24__157
0.028
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_24__157
0.167
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_25__100
0.163
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_25__100
0.150
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_22__100
0.158
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_22__100
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__101
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__101
0.070
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[101].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
0.150
:DATAPATHEND:
:TIMINGPATHEND:
:TIMINGPATHSTART:
:SOURCE:u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[78]/DSP_OUTPUT_INST
:DESTINATION:u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
:DATAPATHDELAY:2.336
:CLOCKPATHDELAY:0.000
:CLOCKUNCERTAINTY:0.035
:DATAPATHSTART:
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/xcos_out1[78]/DSP_OUTPUT_INST
0.2639999999999998
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_75__76
0.160
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_75__76
0.090
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_64__77
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_64__77
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_70__77
0.230
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Hough_Kernel_Symmetric/ram_reg_bram_0_i_70__77
0.038
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_50__167
0.185
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_50__167
0.037
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_24__155
0.028
u_Parallel_LHT_Kernel/u_Hough_Kernel/u_Hough_Kernel_Symmetric_Look_Ahead/u_Look_Ahead_Hough/ram_reg_bram_0_i_24__155
0.167
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_25__101
0.163
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_25__101
0.150
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_22__101
0.158
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_22__101
0.038
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__102
0.185
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0_i_1__102
0.070
u_Parallel_LHT_Accumulator/u_Accumulator_with_Switches/GEN_LABEL[102].u_Accumulator/u_Block_RAM/u_Simple_Dual_Port_RAM/u_Simple_Dual_Port_RAM/ram_reg_bram_0
0.150
:DATAPATHEND:
:TIMINGPATHEND:
