|top
OSC_50 => OSC_50.IN36
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
LED_RED[0] <= out_port:u45.port9
LED_RED[1] <= out_port:u45.port9
LED_RED[2] <= out_port:u45.port9
LED_RED[3] <= out_port:u45.port9
LED_RED[4] <= out_port:u45.port9
LED_RED[5] <= out_port:u45.port9
LED_RED[6] <= out_port:u45.port9
LED_RED[7] <= out_port:u45.port9
LED_RED[8] <= out_port:u45.port9
LED_RED[9] <= out_port:u45.port9
LED_RED[10] <= out_port:u45.port9
LED_RED[11] <= out_port:u45.port9
LED_RED[12] <= out_port:u45.port9
LED_RED[13] <= out_port:u45.port9
LED_RED[14] <= out_port:u45.port9
LED_RED[15] <= out_port:u45.port9
LED_RED[16] <= out_port:u45.port9
LED_RED[17] <= out_port:u45.port9
LED_GREEN[0] <= out_port:u46.port9
LED_GREEN[1] <= out_port:u46.port9
LED_GREEN[2] <= out_port:u46.port9
LED_GREEN[3] <= out_port:u46.port9
LED_GREEN[4] <= out_port:u46.port9
LED_GREEN[5] <= out_port:u46.port9
LED_GREEN[6] <= out_port:u46.port9
LED_GREEN[7] <= out_port:u46.port9
LED_GREEN[8] <= reset_toggle:u2.port3
HEX0[0] <= hexdigit:u47.port1
HEX0[1] <= hexdigit:u47.port1
HEX0[2] <= hexdigit:u47.port1
HEX0[3] <= hexdigit:u47.port1
HEX0[4] <= hexdigit:u47.port1
HEX0[5] <= hexdigit:u47.port1
HEX0[6] <= hexdigit:u47.port1
HEX1[0] <= hexdigit:u48.port1
HEX1[1] <= hexdigit:u48.port1
HEX1[2] <= hexdigit:u48.port1
HEX1[3] <= hexdigit:u48.port1
HEX1[4] <= hexdigit:u48.port1
HEX1[5] <= hexdigit:u48.port1
HEX1[6] <= hexdigit:u48.port1
HEX2[0] <= hexdigit:u49.port1
HEX2[1] <= hexdigit:u49.port1
HEX2[2] <= hexdigit:u49.port1
HEX2[3] <= hexdigit:u49.port1
HEX2[4] <= hexdigit:u49.port1
HEX2[5] <= hexdigit:u49.port1
HEX2[6] <= hexdigit:u49.port1
HEX3[0] <= hexdigit:u50.port1
HEX3[1] <= hexdigit:u50.port1
HEX3[2] <= hexdigit:u50.port1
HEX3[3] <= hexdigit:u50.port1
HEX3[4] <= hexdigit:u50.port1
HEX3[5] <= hexdigit:u50.port1
HEX3[6] <= hexdigit:u50.port1
HEX4[0] <= hexdigit:u52.port1
HEX4[1] <= hexdigit:u52.port1
HEX4[2] <= hexdigit:u52.port1
HEX4[3] <= hexdigit:u52.port1
HEX4[4] <= hexdigit:u52.port1
HEX4[5] <= hexdigit:u52.port1
HEX4[6] <= hexdigit:u52.port1
HEX5[0] <= hexdigit:u53.port1
HEX5[1] <= hexdigit:u53.port1
HEX5[2] <= hexdigit:u53.port1
HEX5[3] <= hexdigit:u53.port1
HEX5[4] <= hexdigit:u53.port1
HEX5[5] <= hexdigit:u53.port1
HEX5[6] <= hexdigit:u53.port1
HEX6[0] <= hexdigit:u54.port1
HEX6[1] <= hexdigit:u54.port1
HEX6[2] <= hexdigit:u54.port1
HEX6[3] <= hexdigit:u54.port1
HEX6[4] <= hexdigit:u54.port1
HEX6[5] <= hexdigit:u54.port1
HEX6[6] <= hexdigit:u54.port1
HEX7[0] <= hexdigit:u55.port1
HEX7[1] <= hexdigit:u55.port1
HEX7[2] <= hexdigit:u55.port1
HEX7[3] <= hexdigit:u55.port1
HEX7[4] <= hexdigit:u55.port1
HEX7[5] <= hexdigit:u55.port1
HEX7[6] <= hexdigit:u55.port1
LCD_ON <= lcd:u59.port3
LCD_BLON <= lcd:u59.port4
LCD_DATA[0] <> lcd:u59.port5
LCD_DATA[1] <> lcd:u59.port5
LCD_DATA[2] <> lcd:u59.port5
LCD_DATA[3] <> lcd:u59.port5
LCD_DATA[4] <> lcd:u59.port5
LCD_DATA[5] <> lcd:u59.port5
LCD_DATA[6] <> lcd:u59.port5
LCD_DATA[7] <> lcd:u59.port5
LCD_EN <= lcd:u59.port6
LCD_RS <= lcd:u59.port7
LCD_RW <= lcd:u59.port8
PS2_DAT => PS2_DAT.IN1
PS2_CLK => PS2_CLK.IN1
AUD_ADCLRCK <= microphone:u82.port9
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACLRCK <= speaker:u78.port10
AUD_DACDAT <= speaker:u78.port11
AUD_XCK <= speaker:u78.port8
AUD_BCLK <= AUD_BCLK.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> i2c_config:u77.port4
I2C_SCLK <= i2c_config:u77.port5
TD_DATA[0] => TD_DATA[0].IN1
TD_DATA[1] => TD_DATA[1].IN1
TD_DATA[2] => TD_DATA[2].IN1
TD_DATA[3] => TD_DATA[3].IN1
TD_DATA[4] => TD_DATA[4].IN1
TD_DATA[5] => TD_DATA[5].IN1
TD_DATA[6] => TD_DATA[6].IN1
TD_DATA[7] => TD_DATA[7].IN1
TD_CLK27 => TD_CLK27.IN1
TD_RESET_N <= camera:u124.port4
VGA_R[0] <= vga:u86.port17
VGA_R[1] <= vga:u86.port17
VGA_R[2] <= vga:u86.port17
VGA_R[3] <= vga:u86.port17
VGA_R[4] <= vga:u86.port17
VGA_R[5] <= vga:u86.port17
VGA_R[6] <= vga:u86.port17
VGA_R[7] <= vga:u86.port17
VGA_G[0] <= vga:u86.port18
VGA_G[1] <= vga:u86.port18
VGA_G[2] <= vga:u86.port18
VGA_G[3] <= vga:u86.port18
VGA_G[4] <= vga:u86.port18
VGA_G[5] <= vga:u86.port18
VGA_G[6] <= vga:u86.port18
VGA_G[7] <= vga:u86.port18
VGA_B[0] <= vga:u86.port19
VGA_B[1] <= vga:u86.port19
VGA_B[2] <= vga:u86.port19
VGA_B[3] <= vga:u86.port19
VGA_B[4] <= vga:u86.port19
VGA_B[5] <= vga:u86.port19
VGA_B[6] <= vga:u86.port19
VGA_B[7] <= vga:u86.port19
VGA_CLK <= vga:u86.port20
VGA_BLANK_N <= vga:u86.port21
VGA_HS <= vga:u86.port22
VGA_VS <= vga:u86.port23
VGA_SYNC_N <= vga:u86.port24
SRAM_DQ[0] <> vga:u86.port25
SRAM_DQ[1] <> vga:u86.port25
SRAM_DQ[2] <> vga:u86.port25
SRAM_DQ[3] <> vga:u86.port25
SRAM_DQ[4] <> vga:u86.port25
SRAM_DQ[5] <> vga:u86.port25
SRAM_DQ[6] <> vga:u86.port25
SRAM_DQ[7] <> vga:u86.port25
SRAM_DQ[8] <> vga:u86.port25
SRAM_DQ[9] <> vga:u86.port25
SRAM_DQ[10] <> vga:u86.port25
SRAM_DQ[11] <> vga:u86.port25
SRAM_DQ[12] <> vga:u86.port25
SRAM_DQ[13] <> vga:u86.port25
SRAM_DQ[14] <> vga:u86.port25
SRAM_DQ[15] <> vga:u86.port25
SRAM_CE_N <= vga:u86.port26
SRAM_OE_N <= vga:u86.port27
SRAM_LB_N <= vga:u86.port28
SRAM_UB_N <= vga:u86.port29
SRAM_WE_N <= vga:u86.port30
SRAM_ADDR[0] <= vga:u86.port31
SRAM_ADDR[1] <= vga:u86.port31
SRAM_ADDR[2] <= vga:u86.port31
SRAM_ADDR[3] <= vga:u86.port31
SRAM_ADDR[4] <= vga:u86.port31
SRAM_ADDR[5] <= vga:u86.port31
SRAM_ADDR[6] <= vga:u86.port31
SRAM_ADDR[7] <= vga:u86.port31
SRAM_ADDR[8] <= vga:u86.port31
SRAM_ADDR[9] <= vga:u86.port31
SRAM_ADDR[10] <= vga:u86.port31
SRAM_ADDR[11] <= vga:u86.port31
SRAM_ADDR[12] <= vga:u86.port31
SRAM_ADDR[13] <= vga:u86.port31
SRAM_ADDR[14] <= vga:u86.port31
SRAM_ADDR[15] <= vga:u86.port31
SRAM_ADDR[16] <= vga:u86.port31
SRAM_ADDR[17] <= vga:u86.port31
SRAM_ADDR[18] <= vga:u86.port31
SRAM_ADDR[19] <= vga:u86.port31
DRAM_ADDR[0] <= sdram:u70.port10
DRAM_ADDR[1] <= sdram:u70.port10
DRAM_ADDR[2] <= sdram:u70.port10
DRAM_ADDR[3] <= sdram:u70.port10
DRAM_ADDR[4] <= sdram:u70.port10
DRAM_ADDR[5] <= sdram:u70.port10
DRAM_ADDR[6] <= sdram:u70.port10
DRAM_ADDR[7] <= sdram:u70.port10
DRAM_ADDR[8] <= sdram:u70.port10
DRAM_ADDR[9] <= sdram:u70.port10
DRAM_ADDR[10] <= sdram:u70.port10
DRAM_ADDR[11] <= sdram:u70.port10
DRAM_ADDR[12] <= sdram:u70.port10
DRAM_BA[0] <= sdram:u70.port11
DRAM_BA[1] <= sdram:u70.port11
DRAM_CS_N <= sdram:u70.port12
DRAM_RAS_N <= sdram:u70.port13
DRAM_CAS_N <= sdram:u70.port14
DRAM_WE_N <= sdram:u70.port15
DRAM_CKE <= sdram:u70.port16
DRAM_CLK <= sdram:u70.port17
DRAM_DQ[0] <> sdram:u70.port18
DRAM_DQ[1] <> sdram:u70.port18
DRAM_DQ[2] <> sdram:u70.port18
DRAM_DQ[3] <> sdram:u70.port18
DRAM_DQ[4] <> sdram:u70.port18
DRAM_DQ[5] <> sdram:u70.port18
DRAM_DQ[6] <> sdram:u70.port18
DRAM_DQ[7] <> sdram:u70.port18
DRAM_DQ[8] <> sdram:u70.port18
DRAM_DQ[9] <> sdram:u70.port18
DRAM_DQ[10] <> sdram:u70.port18
DRAM_DQ[11] <> sdram:u70.port18
DRAM_DQ[12] <> sdram:u70.port18
DRAM_DQ[13] <> sdram:u70.port18
DRAM_DQ[14] <> sdram:u70.port18
DRAM_DQ[15] <> sdram:u70.port18
DRAM_DQ[16] <> sdram:u70.port18
DRAM_DQ[17] <> sdram:u70.port18
DRAM_DQ[18] <> sdram:u70.port18
DRAM_DQ[19] <> sdram:u70.port18
DRAM_DQ[20] <> sdram:u70.port18
DRAM_DQ[21] <> sdram:u70.port18
DRAM_DQ[22] <> sdram:u70.port18
DRAM_DQ[23] <> sdram:u70.port18
DRAM_DQ[24] <> sdram:u70.port18
DRAM_DQ[25] <> sdram:u70.port18
DRAM_DQ[26] <> sdram:u70.port18
DRAM_DQ[27] <> sdram:u70.port18
DRAM_DQ[28] <> sdram:u70.port18
DRAM_DQ[29] <> sdram:u70.port18
DRAM_DQ[30] <> sdram:u70.port18
DRAM_DQ[31] <> sdram:u70.port18
DRAM_DQM[0] <= sdram:u70.port19
DRAM_DQM[1] <= sdram:u70.port19
DRAM_DQM[2] <= sdram:u70.port19
DRAM_DQM[3] <= sdram:u70.port19
OTG_ADDR[0] <= usb:u96.port3
OTG_ADDR[1] <= usb:u96.port3
OTG_DATA[0] <> usb:u96.port4
OTG_DATA[1] <> usb:u96.port4
OTG_DATA[2] <> usb:u96.port4
OTG_DATA[3] <> usb:u96.port4
OTG_DATA[4] <> usb:u96.port4
OTG_DATA[5] <> usb:u96.port4
OTG_DATA[6] <> usb:u96.port4
OTG_DATA[7] <> usb:u96.port4
OTG_DATA[8] <> usb:u96.port4
OTG_DATA[9] <> usb:u96.port4
OTG_DATA[10] <> usb:u96.port4
OTG_DATA[11] <> usb:u96.port4
OTG_DATA[12] <> usb:u96.port4
OTG_DATA[13] <> usb:u96.port4
OTG_DATA[14] <> usb:u96.port4
OTG_DATA[15] <> usb:u96.port4
OTG_CS_N <= usb:u96.port5
OTG_RD_N <= usb:u96.port6
OTG_WR_N <= usb:u96.port7
OTG_RST_N <= usb:u96.port8
SD_CMD <> sd:u109.port3
SD_DAT[0] <> sd:u109.port5
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> sd:u109.port4
SD_CLK <> sd:u109.port6
UART_RXD => UART_RXD.IN1
UART_TXD <= serial_send:u120.port3


|top|clocks:u1
osc_50 => osc_50.IN1
clock <= pll:u1.port1
clock_100m <= pll:u1.port1
clock_25m <= pll:u1.port3
clock_1_6m <= clock_slow[3].DB_MAX_OUTPUT_PORT_TYPE
clock_195k <= clock_slow[6].DB_MAX_OUTPUT_PORT_TYPE
clock_8_1k <= clock_8_1k~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_valid <= pll:u1.port4


|top|clocks:u1|pll:u1
inclk0 => sub_wire6[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top|clocks:u1|pll:u1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|reset_toggle:u2
osc_50 => reset_n.CLK
osc_50 => push_button_last.CLK
osc_50 => push_button_last1.CLK
osc_50 => push_button_last2.CLK
push_button => push_button_last.DATAIN
reset <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
led <= reset_n.DB_MAX_OUTPUT_PORT_TYPE


|top|synchronizer:u3
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|synchronizer:u4
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|synchronizer:u5
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|synchronizer:u6
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|synchronizer:u7
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|register:u8
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|register:u9
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|register:u10
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|register:u11
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|register:u12
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|register:u13
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|register:u14
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|plus1:u15
in[0] => Add0.IN64
in[1] => Add0.IN63
in[2] => Add0.IN62
in[3] => Add0.IN61
in[4] => Add0.IN60
in[5] => Add0.IN59
in[6] => Add0.IN58
in[7] => Add0.IN57
in[8] => Add0.IN56
in[9] => Add0.IN55
in[10] => Add0.IN54
in[11] => Add0.IN53
in[12] => Add0.IN52
in[13] => Add0.IN51
in[14] => Add0.IN50
in[15] => Add0.IN49
in[16] => Add0.IN48
in[17] => Add0.IN47
in[18] => Add0.IN46
in[19] => Add0.IN45
in[20] => Add0.IN44
in[21] => Add0.IN43
in[22] => Add0.IN42
in[23] => Add0.IN41
in[24] => Add0.IN40
in[25] => Add0.IN39
in[26] => Add0.IN38
in[27] => Add0.IN37
in[28] => Add0.IN36
in[29] => Add0.IN35
in[30] => Add0.IN34
in[31] => Add0.IN33
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|add:u16
in1[0] => Add0.IN32
in1[1] => Add0.IN31
in1[2] => Add0.IN30
in1[3] => Add0.IN29
in1[4] => Add0.IN28
in1[5] => Add0.IN27
in1[6] => Add0.IN26
in1[7] => Add0.IN25
in1[8] => Add0.IN24
in1[9] => Add0.IN23
in1[10] => Add0.IN22
in1[11] => Add0.IN21
in1[12] => Add0.IN20
in1[13] => Add0.IN19
in1[14] => Add0.IN18
in1[15] => Add0.IN17
in1[16] => Add0.IN16
in1[17] => Add0.IN15
in1[18] => Add0.IN14
in1[19] => Add0.IN13
in1[20] => Add0.IN12
in1[21] => Add0.IN11
in1[22] => Add0.IN10
in1[23] => Add0.IN9
in1[24] => Add0.IN8
in1[25] => Add0.IN7
in1[26] => Add0.IN6
in1[27] => Add0.IN5
in1[28] => Add0.IN4
in1[29] => Add0.IN3
in1[30] => Add0.IN2
in1[31] => Add0.IN1
in2[0] => Add0.IN64
in2[1] => Add0.IN63
in2[2] => Add0.IN62
in2[3] => Add0.IN61
in2[4] => Add0.IN60
in2[5] => Add0.IN59
in2[6] => Add0.IN58
in2[7] => Add0.IN57
in2[8] => Add0.IN56
in2[9] => Add0.IN55
in2[10] => Add0.IN54
in2[11] => Add0.IN53
in2[12] => Add0.IN52
in2[13] => Add0.IN51
in2[14] => Add0.IN50
in2[15] => Add0.IN49
in2[16] => Add0.IN48
in2[17] => Add0.IN47
in2[18] => Add0.IN46
in2[19] => Add0.IN45
in2[20] => Add0.IN44
in2[21] => Add0.IN43
in2[22] => Add0.IN42
in2[23] => Add0.IN41
in2[24] => Add0.IN40
in2[25] => Add0.IN39
in2[26] => Add0.IN38
in2[27] => Add0.IN37
in2[28] => Add0.IN36
in2[29] => Add0.IN35
in2[30] => Add0.IN34
in2[31] => Add0.IN33
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|sub:u17
in1[0] => Add0.IN64
in1[1] => Add0.IN63
in1[2] => Add0.IN62
in1[3] => Add0.IN61
in1[4] => Add0.IN60
in1[5] => Add0.IN59
in1[6] => Add0.IN58
in1[7] => Add0.IN57
in1[8] => Add0.IN56
in1[9] => Add0.IN55
in1[10] => Add0.IN54
in1[11] => Add0.IN53
in1[12] => Add0.IN52
in1[13] => Add0.IN51
in1[14] => Add0.IN50
in1[15] => Add0.IN49
in1[16] => Add0.IN48
in1[17] => Add0.IN47
in1[18] => Add0.IN46
in1[19] => Add0.IN45
in1[20] => Add0.IN44
in1[21] => Add0.IN43
in1[22] => Add0.IN42
in1[23] => Add0.IN41
in1[24] => Add0.IN40
in1[25] => Add0.IN39
in1[26] => Add0.IN38
in1[27] => Add0.IN37
in1[28] => Add0.IN36
in1[29] => Add0.IN35
in1[30] => Add0.IN34
in1[31] => Add0.IN33
in2[0] => Add0.IN32
in2[1] => Add0.IN31
in2[2] => Add0.IN30
in2[3] => Add0.IN29
in2[4] => Add0.IN28
in2[5] => Add0.IN27
in2[6] => Add0.IN26
in2[7] => Add0.IN25
in2[8] => Add0.IN24
in2[9] => Add0.IN23
in2[10] => Add0.IN22
in2[11] => Add0.IN21
in2[12] => Add0.IN20
in2[13] => Add0.IN19
in2[14] => Add0.IN18
in2[15] => Add0.IN17
in2[16] => Add0.IN16
in2[17] => Add0.IN15
in2[18] => Add0.IN14
in2[19] => Add0.IN13
in2[20] => Add0.IN12
in2[21] => Add0.IN11
in2[22] => Add0.IN10
in2[23] => Add0.IN9
in2[24] => Add0.IN8
in2[25] => Add0.IN7
in2[26] => Add0.IN6
in2[27] => Add0.IN5
in2[28] => Add0.IN4
in2[29] => Add0.IN3
in2[30] => Add0.IN2
in2[31] => Add0.IN1
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|mult:u18
clock => mult_out_reg[0]~reg0.CLK
clock => mult_out_reg[1]~reg0.CLK
clock => mult_out_reg[2]~reg0.CLK
clock => mult_out_reg[3]~reg0.CLK
clock => mult_out_reg[4]~reg0.CLK
clock => mult_out_reg[5]~reg0.CLK
clock => mult_out_reg[6]~reg0.CLK
clock => mult_out_reg[7]~reg0.CLK
clock => mult_out_reg[8]~reg0.CLK
clock => mult_out_reg[9]~reg0.CLK
clock => mult_out_reg[10]~reg0.CLK
clock => mult_out_reg[11]~reg0.CLK
clock => mult_out_reg[12]~reg0.CLK
clock => mult_out_reg[13]~reg0.CLK
clock => mult_out_reg[14]~reg0.CLK
clock => mult_out_reg[15]~reg0.CLK
clock => mult_out_reg[16]~reg0.CLK
clock => mult_out_reg[17]~reg0.CLK
clock => mult_out_reg[18]~reg0.CLK
clock => mult_out_reg[19]~reg0.CLK
clock => mult_out_reg[20]~reg0.CLK
clock => mult_out_reg[21]~reg0.CLK
clock => mult_out_reg[22]~reg0.CLK
clock => mult_out_reg[23]~reg0.CLK
clock => mult_out_reg[24]~reg0.CLK
clock => mult_out_reg[25]~reg0.CLK
clock => mult_out_reg[26]~reg0.CLK
clock => mult_out_reg[27]~reg0.CLK
clock => mult_out_reg[28]~reg0.CLK
clock => mult_out_reg[29]~reg0.CLK
clock => mult_out_reg[30]~reg0.CLK
clock => mult_out_reg[31]~reg0.CLK
in1[0] => Mult0.IN31
in1[1] => Mult0.IN30
in1[2] => Mult0.IN29
in1[3] => Mult0.IN28
in1[4] => Mult0.IN27
in1[5] => Mult0.IN26
in1[6] => Mult0.IN25
in1[7] => Mult0.IN24
in1[8] => Mult0.IN23
in1[9] => Mult0.IN22
in1[10] => Mult0.IN21
in1[11] => Mult0.IN20
in1[12] => Mult0.IN19
in1[13] => Mult0.IN18
in1[14] => Mult0.IN17
in1[15] => Mult0.IN16
in1[16] => Mult0.IN15
in1[17] => Mult0.IN14
in1[18] => Mult0.IN13
in1[19] => Mult0.IN12
in1[20] => Mult0.IN11
in1[21] => Mult0.IN10
in1[22] => Mult0.IN9
in1[23] => Mult0.IN8
in1[24] => Mult0.IN7
in1[25] => Mult0.IN6
in1[26] => Mult0.IN5
in1[27] => Mult0.IN4
in1[28] => Mult0.IN3
in1[29] => Mult0.IN2
in1[30] => Mult0.IN1
in1[31] => Mult0.IN0
in2[0] => Mult0.IN63
in2[1] => Mult0.IN62
in2[2] => Mult0.IN61
in2[3] => Mult0.IN60
in2[4] => Mult0.IN59
in2[5] => Mult0.IN58
in2[6] => Mult0.IN57
in2[7] => Mult0.IN56
in2[8] => Mult0.IN55
in2[9] => Mult0.IN54
in2[10] => Mult0.IN53
in2[11] => Mult0.IN52
in2[12] => Mult0.IN51
in2[13] => Mult0.IN50
in2[14] => Mult0.IN49
in2[15] => Mult0.IN48
in2[16] => Mult0.IN47
in2[17] => Mult0.IN46
in2[18] => Mult0.IN45
in2[19] => Mult0.IN44
in2[20] => Mult0.IN43
in2[21] => Mult0.IN42
in2[22] => Mult0.IN41
in2[23] => Mult0.IN40
in2[24] => Mult0.IN39
in2[25] => Mult0.IN38
in2[26] => Mult0.IN37
in2[27] => Mult0.IN36
in2[28] => Mult0.IN35
in2[29] => Mult0.IN34
in2[30] => Mult0.IN33
in2[31] => Mult0.IN32
mult_out_reg[0] <= mult_out_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[1] <= mult_out_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[2] <= mult_out_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[3] <= mult_out_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[4] <= mult_out_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[5] <= mult_out_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[6] <= mult_out_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[7] <= mult_out_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[8] <= mult_out_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[9] <= mult_out_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[10] <= mult_out_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[11] <= mult_out_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[12] <= mult_out_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[13] <= mult_out_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[14] <= mult_out_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[15] <= mult_out_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[16] <= mult_out_reg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[17] <= mult_out_reg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[18] <= mult_out_reg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[19] <= mult_out_reg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[20] <= mult_out_reg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[21] <= mult_out_reg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[22] <= mult_out_reg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[23] <= mult_out_reg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[24] <= mult_out_reg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[25] <= mult_out_reg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[26] <= mult_out_reg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[27] <= mult_out_reg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[28] <= mult_out_reg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[29] <= mult_out_reg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[30] <= mult_out_reg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[31] <= mult_out_reg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|div:u19
clock => div_out_reg[0]~reg0.CLK
clock => div_out_reg[1]~reg0.CLK
clock => div_out_reg[2]~reg0.CLK
clock => div_out_reg[3]~reg0.CLK
clock => div_out_reg[4]~reg0.CLK
clock => div_out_reg[5]~reg0.CLK
clock => div_out_reg[6]~reg0.CLK
clock => div_out_reg[7]~reg0.CLK
clock => div_out_reg[8]~reg0.CLK
clock => div_out_reg[9]~reg0.CLK
clock => div_out_reg[10]~reg0.CLK
clock => div_out_reg[11]~reg0.CLK
clock => div_out_reg[12]~reg0.CLK
clock => div_out_reg[13]~reg0.CLK
clock => div_out_reg[14]~reg0.CLK
clock => div_out_reg[15]~reg0.CLK
clock => div_out_reg[16]~reg0.CLK
clock => div_out_reg[17]~reg0.CLK
clock => div_out_reg[18]~reg0.CLK
clock => div_out_reg[19]~reg0.CLK
clock => div_out_reg[20]~reg0.CLK
clock => div_out_reg[21]~reg0.CLK
clock => div_out_reg[22]~reg0.CLK
clock => div_out_reg[23]~reg0.CLK
clock => div_out_reg[24]~reg0.CLK
clock => div_out_reg[25]~reg0.CLK
clock => div_out_reg[26]~reg0.CLK
clock => div_out_reg[27]~reg0.CLK
clock => div_out_reg[28]~reg0.CLK
clock => div_out_reg[29]~reg0.CLK
clock => div_out_reg[30]~reg0.CLK
clock => div_out_reg[31]~reg0.CLK
in1[0] => in1_pos[0].DATAA
in1[0] => Add0.IN33
in1[1] => in1_pos[1].DATAA
in1[1] => Add0.IN32
in1[2] => in1_pos[2].DATAA
in1[2] => Add0.IN31
in1[3] => in1_pos[3].DATAA
in1[3] => Add0.IN30
in1[4] => in1_pos[4].DATAA
in1[4] => Add0.IN29
in1[5] => in1_pos[5].DATAA
in1[5] => Add0.IN28
in1[6] => in1_pos[6].DATAA
in1[6] => Add0.IN27
in1[7] => in1_pos[7].DATAA
in1[7] => Add0.IN26
in1[8] => in1_pos[8].DATAA
in1[8] => Add0.IN25
in1[9] => in1_pos[9].DATAA
in1[9] => Add0.IN24
in1[10] => in1_pos[10].DATAA
in1[10] => Add0.IN23
in1[11] => in1_pos[11].DATAA
in1[11] => Add0.IN22
in1[12] => in1_pos[12].DATAA
in1[12] => Add0.IN21
in1[13] => in1_pos[13].DATAA
in1[13] => Add0.IN20
in1[14] => in1_pos[14].DATAA
in1[14] => Add0.IN19
in1[15] => in1_pos[15].DATAA
in1[15] => Add0.IN18
in1[16] => in1_pos[16].DATAA
in1[16] => Add0.IN17
in1[17] => in1_pos[17].DATAA
in1[17] => Add0.IN16
in1[18] => in1_pos[18].DATAA
in1[18] => Add0.IN15
in1[19] => in1_pos[19].DATAA
in1[19] => Add0.IN14
in1[20] => in1_pos[20].DATAA
in1[20] => Add0.IN13
in1[21] => in1_pos[21].DATAA
in1[21] => Add0.IN12
in1[22] => in1_pos[22].DATAA
in1[22] => Add0.IN11
in1[23] => in1_pos[23].DATAA
in1[23] => Add0.IN10
in1[24] => in1_pos[24].DATAA
in1[24] => Add0.IN9
in1[25] => in1_pos[25].DATAA
in1[25] => Add0.IN8
in1[26] => in1_pos[26].DATAA
in1[26] => Add0.IN7
in1[27] => in1_pos[27].DATAA
in1[27] => Add0.IN6
in1[28] => in1_pos[28].DATAA
in1[28] => Add0.IN5
in1[29] => in1_pos[29].DATAA
in1[29] => Add0.IN4
in1[30] => in1_pos[30].DATAA
in1[30] => Add0.IN3
in1[31] => in1_pos[31].OUTPUTSELECT
in1[31] => in1_pos[30].OUTPUTSELECT
in1[31] => in1_pos[29].OUTPUTSELECT
in1[31] => in1_pos[28].OUTPUTSELECT
in1[31] => in1_pos[27].OUTPUTSELECT
in1[31] => in1_pos[26].OUTPUTSELECT
in1[31] => in1_pos[25].OUTPUTSELECT
in1[31] => in1_pos[24].OUTPUTSELECT
in1[31] => in1_pos[23].OUTPUTSELECT
in1[31] => in1_pos[22].OUTPUTSELECT
in1[31] => in1_pos[21].OUTPUTSELECT
in1[31] => in1_pos[20].OUTPUTSELECT
in1[31] => in1_pos[19].OUTPUTSELECT
in1[31] => in1_pos[18].OUTPUTSELECT
in1[31] => in1_pos[17].OUTPUTSELECT
in1[31] => in1_pos[16].OUTPUTSELECT
in1[31] => in1_pos[15].OUTPUTSELECT
in1[31] => in1_pos[14].OUTPUTSELECT
in1[31] => in1_pos[13].OUTPUTSELECT
in1[31] => in1_pos[12].OUTPUTSELECT
in1[31] => in1_pos[11].OUTPUTSELECT
in1[31] => in1_pos[10].OUTPUTSELECT
in1[31] => in1_pos[9].OUTPUTSELECT
in1[31] => in1_pos[8].OUTPUTSELECT
in1[31] => in1_pos[7].OUTPUTSELECT
in1[31] => in1_pos[6].OUTPUTSELECT
in1[31] => in1_pos[5].OUTPUTSELECT
in1[31] => in1_pos[4].OUTPUTSELECT
in1[31] => in1_pos[3].OUTPUTSELECT
in1[31] => in1_pos[2].OUTPUTSELECT
in1[31] => in1_pos[1].OUTPUTSELECT
in1[31] => in1_pos[0].OUTPUTSELECT
in1[31] => always0.IN0
in1[31] => Add0.IN2
in2[0] => in2_pos[0].DATAA
in2[0] => Add1.IN33
in2[1] => in2_pos[1].DATAA
in2[1] => Add1.IN32
in2[2] => in2_pos[2].DATAA
in2[2] => Add1.IN31
in2[3] => in2_pos[3].DATAA
in2[3] => Add1.IN30
in2[4] => in2_pos[4].DATAA
in2[4] => Add1.IN29
in2[5] => in2_pos[5].DATAA
in2[5] => Add1.IN28
in2[6] => in2_pos[6].DATAA
in2[6] => Add1.IN27
in2[7] => in2_pos[7].DATAA
in2[7] => Add1.IN26
in2[8] => in2_pos[8].DATAA
in2[8] => Add1.IN25
in2[9] => in2_pos[9].DATAA
in2[9] => Add1.IN24
in2[10] => in2_pos[10].DATAA
in2[10] => Add1.IN23
in2[11] => in2_pos[11].DATAA
in2[11] => Add1.IN22
in2[12] => in2_pos[12].DATAA
in2[12] => Add1.IN21
in2[13] => in2_pos[13].DATAA
in2[13] => Add1.IN20
in2[14] => in2_pos[14].DATAA
in2[14] => Add1.IN19
in2[15] => in2_pos[15].DATAA
in2[15] => Add1.IN18
in2[16] => in2_pos[16].DATAA
in2[16] => Add1.IN17
in2[17] => in2_pos[17].DATAA
in2[17] => Add1.IN16
in2[18] => in2_pos[18].DATAA
in2[18] => Add1.IN15
in2[19] => in2_pos[19].DATAA
in2[19] => Add1.IN14
in2[20] => in2_pos[20].DATAA
in2[20] => Add1.IN13
in2[21] => in2_pos[21].DATAA
in2[21] => Add1.IN12
in2[22] => in2_pos[22].DATAA
in2[22] => Add1.IN11
in2[23] => in2_pos[23].DATAA
in2[23] => Add1.IN10
in2[24] => in2_pos[24].DATAA
in2[24] => Add1.IN9
in2[25] => in2_pos[25].DATAA
in2[25] => Add1.IN8
in2[26] => in2_pos[26].DATAA
in2[26] => Add1.IN7
in2[27] => in2_pos[27].DATAA
in2[27] => Add1.IN6
in2[28] => in2_pos[28].DATAA
in2[28] => Add1.IN5
in2[29] => in2_pos[29].DATAA
in2[29] => Add1.IN4
in2[30] => in2_pos[30].DATAA
in2[30] => Add1.IN3
in2[31] => in2_pos[31].OUTPUTSELECT
in2[31] => in2_pos[30].OUTPUTSELECT
in2[31] => in2_pos[29].OUTPUTSELECT
in2[31] => in2_pos[28].OUTPUTSELECT
in2[31] => in2_pos[27].OUTPUTSELECT
in2[31] => in2_pos[26].OUTPUTSELECT
in2[31] => in2_pos[25].OUTPUTSELECT
in2[31] => in2_pos[24].OUTPUTSELECT
in2[31] => in2_pos[23].OUTPUTSELECT
in2[31] => in2_pos[22].OUTPUTSELECT
in2[31] => in2_pos[21].OUTPUTSELECT
in2[31] => in2_pos[20].OUTPUTSELECT
in2[31] => in2_pos[19].OUTPUTSELECT
in2[31] => in2_pos[18].OUTPUTSELECT
in2[31] => in2_pos[17].OUTPUTSELECT
in2[31] => in2_pos[16].OUTPUTSELECT
in2[31] => in2_pos[15].OUTPUTSELECT
in2[31] => in2_pos[14].OUTPUTSELECT
in2[31] => in2_pos[13].OUTPUTSELECT
in2[31] => in2_pos[12].OUTPUTSELECT
in2[31] => in2_pos[11].OUTPUTSELECT
in2[31] => in2_pos[10].OUTPUTSELECT
in2[31] => in2_pos[9].OUTPUTSELECT
in2[31] => in2_pos[8].OUTPUTSELECT
in2[31] => in2_pos[7].OUTPUTSELECT
in2[31] => in2_pos[6].OUTPUTSELECT
in2[31] => in2_pos[5].OUTPUTSELECT
in2[31] => in2_pos[4].OUTPUTSELECT
in2[31] => in2_pos[3].OUTPUTSELECT
in2[31] => in2_pos[2].OUTPUTSELECT
in2[31] => in2_pos[1].OUTPUTSELECT
in2[31] => in2_pos[0].OUTPUTSELECT
in2[31] => always0.IN1
in2[31] => Add1.IN2
div_out_reg[0] <= div_out_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[1] <= div_out_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[2] <= div_out_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[3] <= div_out_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[4] <= div_out_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[5] <= div_out_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[6] <= div_out_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[7] <= div_out_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[8] <= div_out_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[9] <= div_out_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[10] <= div_out_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[11] <= div_out_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[12] <= div_out_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[13] <= div_out_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[14] <= div_out_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[15] <= div_out_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[16] <= div_out_reg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[17] <= div_out_reg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[18] <= div_out_reg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[19] <= div_out_reg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[20] <= div_out_reg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[21] <= div_out_reg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[22] <= div_out_reg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[23] <= div_out_reg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[24] <= div_out_reg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[25] <= div_out_reg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[26] <= div_out_reg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[27] <= div_out_reg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[28] <= div_out_reg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[29] <= div_out_reg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[30] <= div_out_reg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[31] <= div_out_reg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|bit_and:u20
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
in1[16] => out.IN0
in1[17] => out.IN0
in1[18] => out.IN0
in1[19] => out.IN0
in1[20] => out.IN0
in1[21] => out.IN0
in1[22] => out.IN0
in1[23] => out.IN0
in1[24] => out.IN0
in1[25] => out.IN0
in1[26] => out.IN0
in1[27] => out.IN0
in1[28] => out.IN0
in1[29] => out.IN0
in1[30] => out.IN0
in1[31] => out.IN0
in2[0] => out.IN1
in2[1] => out.IN1
in2[2] => out.IN1
in2[3] => out.IN1
in2[4] => out.IN1
in2[5] => out.IN1
in2[6] => out.IN1
in2[7] => out.IN1
in2[8] => out.IN1
in2[9] => out.IN1
in2[10] => out.IN1
in2[11] => out.IN1
in2[12] => out.IN1
in2[13] => out.IN1
in2[14] => out.IN1
in2[15] => out.IN1
in2[16] => out.IN1
in2[17] => out.IN1
in2[18] => out.IN1
in2[19] => out.IN1
in2[20] => out.IN1
in2[21] => out.IN1
in2[22] => out.IN1
in2[23] => out.IN1
in2[24] => out.IN1
in2[25] => out.IN1
in2[26] => out.IN1
in2[27] => out.IN1
in2[28] => out.IN1
in2[29] => out.IN1
in2[30] => out.IN1
in2[31] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|top|bit_or:u21
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
in1[16] => out.IN0
in1[17] => out.IN0
in1[18] => out.IN0
in1[19] => out.IN0
in1[20] => out.IN0
in1[21] => out.IN0
in1[22] => out.IN0
in1[23] => out.IN0
in1[24] => out.IN0
in1[25] => out.IN0
in1[26] => out.IN0
in1[27] => out.IN0
in1[28] => out.IN0
in1[29] => out.IN0
in1[30] => out.IN0
in1[31] => out.IN0
in2[0] => out.IN1
in2[1] => out.IN1
in2[2] => out.IN1
in2[3] => out.IN1
in2[4] => out.IN1
in2[5] => out.IN1
in2[6] => out.IN1
in2[7] => out.IN1
in2[8] => out.IN1
in2[9] => out.IN1
in2[10] => out.IN1
in2[11] => out.IN1
in2[12] => out.IN1
in2[13] => out.IN1
in2[14] => out.IN1
in2[15] => out.IN1
in2[16] => out.IN1
in2[17] => out.IN1
in2[18] => out.IN1
in2[19] => out.IN1
in2[20] => out.IN1
in2[21] => out.IN1
in2[22] => out.IN1
in2[23] => out.IN1
in2[24] => out.IN1
in2[25] => out.IN1
in2[26] => out.IN1
in2[27] => out.IN1
in2[28] => out.IN1
in2[29] => out.IN1
in2[30] => out.IN1
in2[31] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|top|bit_not:u22
in1[0] => out[0].DATAIN
in1[1] => out[1].DATAIN
in1[2] => out[2].DATAIN
in1[3] => out[3].DATAIN
in1[4] => out[4].DATAIN
in1[5] => out[5].DATAIN
in1[6] => out[6].DATAIN
in1[7] => out[7].DATAIN
in1[8] => out[8].DATAIN
in1[9] => out[9].DATAIN
in1[10] => out[10].DATAIN
in1[11] => out[11].DATAIN
in1[12] => out[12].DATAIN
in1[13] => out[13].DATAIN
in1[14] => out[14].DATAIN
in1[15] => out[15].DATAIN
in1[16] => out[16].DATAIN
in1[17] => out[17].DATAIN
in1[18] => out[18].DATAIN
in1[19] => out[19].DATAIN
in1[20] => out[20].DATAIN
in1[21] => out[21].DATAIN
in1[22] => out[22].DATAIN
in1[23] => out[23].DATAIN
in1[24] => out[24].DATAIN
in1[25] => out[25].DATAIN
in1[26] => out[26].DATAIN
in1[27] => out[27].DATAIN
in1[28] => out[28].DATAIN
in1[29] => out[29].DATAIN
in1[30] => out[30].DATAIN
in1[31] => out[31].DATAIN
out[0] <= in1[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in1[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in1[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in1[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in1[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in1[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in1[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in1[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in1[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in1[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in1[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in1[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in1[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in1[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in1[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in1[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in1[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in1[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in1[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in1[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in1[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in1[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in1[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in1[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in1[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in1[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in1[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in1[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in1[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in1[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in1[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in1[31].DB_MAX_OUTPUT_PORT_TYPE


|top|sl:u23
in1[0] => ShiftLeft0.IN32
in1[1] => ShiftLeft0.IN31
in1[2] => ShiftLeft0.IN30
in1[3] => ShiftLeft0.IN29
in1[4] => ShiftLeft0.IN28
in1[5] => ShiftLeft0.IN27
in1[6] => ShiftLeft0.IN26
in1[7] => ShiftLeft0.IN25
in1[8] => ShiftLeft0.IN24
in1[9] => ShiftLeft0.IN23
in1[10] => ShiftLeft0.IN22
in1[11] => ShiftLeft0.IN21
in1[12] => ShiftLeft0.IN20
in1[13] => ShiftLeft0.IN19
in1[14] => ShiftLeft0.IN18
in1[15] => ShiftLeft0.IN17
in1[16] => ShiftLeft0.IN16
in1[17] => ShiftLeft0.IN15
in1[18] => ShiftLeft0.IN14
in1[19] => ShiftLeft0.IN13
in1[20] => ShiftLeft0.IN12
in1[21] => ShiftLeft0.IN11
in1[22] => ShiftLeft0.IN10
in1[23] => ShiftLeft0.IN9
in1[24] => ShiftLeft0.IN8
in1[25] => ShiftLeft0.IN7
in1[26] => ShiftLeft0.IN6
in1[27] => ShiftLeft0.IN5
in1[28] => ShiftLeft0.IN4
in1[29] => ShiftLeft0.IN3
in1[30] => ShiftLeft0.IN2
in1[31] => ShiftLeft0.IN1
in2[0] => ShiftLeft0.IN64
in2[1] => ShiftLeft0.IN63
in2[2] => ShiftLeft0.IN62
in2[3] => ShiftLeft0.IN61
in2[4] => ShiftLeft0.IN60
in2[5] => ShiftLeft0.IN59
in2[6] => ShiftLeft0.IN58
in2[7] => ShiftLeft0.IN57
in2[8] => ShiftLeft0.IN56
in2[9] => ShiftLeft0.IN55
in2[10] => ShiftLeft0.IN54
in2[11] => ShiftLeft0.IN53
in2[12] => ShiftLeft0.IN52
in2[13] => ShiftLeft0.IN51
in2[14] => ShiftLeft0.IN50
in2[15] => ShiftLeft0.IN49
in2[16] => ShiftLeft0.IN48
in2[17] => ShiftLeft0.IN47
in2[18] => ShiftLeft0.IN46
in2[19] => ShiftLeft0.IN45
in2[20] => ShiftLeft0.IN44
in2[21] => ShiftLeft0.IN43
in2[22] => ShiftLeft0.IN42
in2[23] => ShiftLeft0.IN41
in2[24] => ShiftLeft0.IN40
in2[25] => ShiftLeft0.IN39
in2[26] => ShiftLeft0.IN38
in2[27] => ShiftLeft0.IN37
in2[28] => ShiftLeft0.IN36
in2[29] => ShiftLeft0.IN35
in2[30] => ShiftLeft0.IN34
in2[31] => ShiftLeft0.IN33
out[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|top|sr:u24
in1[0] => ShiftRight0.IN32
in1[1] => ShiftRight0.IN31
in1[2] => ShiftRight0.IN30
in1[3] => ShiftRight0.IN29
in1[4] => ShiftRight0.IN28
in1[5] => ShiftRight0.IN27
in1[6] => ShiftRight0.IN26
in1[7] => ShiftRight0.IN25
in1[8] => ShiftRight0.IN24
in1[9] => ShiftRight0.IN23
in1[10] => ShiftRight0.IN22
in1[11] => ShiftRight0.IN21
in1[12] => ShiftRight0.IN20
in1[13] => ShiftRight0.IN19
in1[14] => ShiftRight0.IN18
in1[15] => ShiftRight0.IN17
in1[16] => ShiftRight0.IN16
in1[17] => ShiftRight0.IN15
in1[18] => ShiftRight0.IN14
in1[19] => ShiftRight0.IN13
in1[20] => ShiftRight0.IN12
in1[21] => ShiftRight0.IN11
in1[22] => ShiftRight0.IN10
in1[23] => ShiftRight0.IN9
in1[24] => ShiftRight0.IN8
in1[25] => ShiftRight0.IN7
in1[26] => ShiftRight0.IN6
in1[27] => ShiftRight0.IN5
in1[28] => ShiftRight0.IN4
in1[29] => ShiftRight0.IN3
in1[30] => ShiftRight0.IN2
in1[31] => ShiftRight0.IN1
in2[0] => ShiftRight0.IN64
in2[1] => ShiftRight0.IN63
in2[2] => ShiftRight0.IN62
in2[3] => ShiftRight0.IN61
in2[4] => ShiftRight0.IN60
in2[5] => ShiftRight0.IN59
in2[6] => ShiftRight0.IN58
in2[7] => ShiftRight0.IN57
in2[8] => ShiftRight0.IN56
in2[9] => ShiftRight0.IN55
in2[10] => ShiftRight0.IN54
in2[11] => ShiftRight0.IN53
in2[12] => ShiftRight0.IN52
in2[13] => ShiftRight0.IN51
in2[14] => ShiftRight0.IN50
in2[15] => ShiftRight0.IN49
in2[16] => ShiftRight0.IN48
in2[17] => ShiftRight0.IN47
in2[18] => ShiftRight0.IN46
in2[19] => ShiftRight0.IN45
in2[20] => ShiftRight0.IN44
in2[21] => ShiftRight0.IN43
in2[22] => ShiftRight0.IN42
in2[23] => ShiftRight0.IN41
in2[24] => ShiftRight0.IN40
in2[25] => ShiftRight0.IN39
in2[26] => ShiftRight0.IN38
in2[27] => ShiftRight0.IN37
in2[28] => ShiftRight0.IN36
in2[29] => ShiftRight0.IN35
in2[30] => ShiftRight0.IN34
in2[31] => ShiftRight0.IN33
out[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|top|equal:u25
in1[0] => Equal0.IN31
in1[1] => Equal0.IN30
in1[2] => Equal0.IN29
in1[3] => Equal0.IN28
in1[4] => Equal0.IN27
in1[5] => Equal0.IN26
in1[6] => Equal0.IN25
in1[7] => Equal0.IN24
in1[8] => Equal0.IN23
in1[9] => Equal0.IN22
in1[10] => Equal0.IN21
in1[11] => Equal0.IN20
in1[12] => Equal0.IN19
in1[13] => Equal0.IN18
in1[14] => Equal0.IN17
in1[15] => Equal0.IN16
in1[16] => Equal0.IN15
in1[17] => Equal0.IN14
in1[18] => Equal0.IN13
in1[19] => Equal0.IN12
in1[20] => Equal0.IN11
in1[21] => Equal0.IN10
in1[22] => Equal0.IN9
in1[23] => Equal0.IN8
in1[24] => Equal0.IN7
in1[25] => Equal0.IN6
in1[26] => Equal0.IN5
in1[27] => Equal0.IN4
in1[28] => Equal0.IN3
in1[29] => Equal0.IN2
in1[30] => Equal0.IN1
in1[31] => Equal0.IN0
in2[0] => Equal0.IN63
in2[1] => Equal0.IN62
in2[2] => Equal0.IN61
in2[3] => Equal0.IN60
in2[4] => Equal0.IN59
in2[5] => Equal0.IN58
in2[6] => Equal0.IN57
in2[7] => Equal0.IN56
in2[8] => Equal0.IN55
in2[9] => Equal0.IN54
in2[10] => Equal0.IN53
in2[11] => Equal0.IN52
in2[12] => Equal0.IN51
in2[13] => Equal0.IN50
in2[14] => Equal0.IN49
in2[15] => Equal0.IN48
in2[16] => Equal0.IN47
in2[17] => Equal0.IN46
in2[18] => Equal0.IN45
in2[19] => Equal0.IN44
in2[20] => Equal0.IN43
in2[21] => Equal0.IN42
in2[22] => Equal0.IN41
in2[23] => Equal0.IN40
in2[24] => Equal0.IN39
in2[25] => Equal0.IN38
in2[26] => Equal0.IN37
in2[27] => Equal0.IN36
in2[28] => Equal0.IN35
in2[29] => Equal0.IN34
in2[30] => Equal0.IN33
in2[31] => Equal0.IN32
out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top|lt:u26
in1[0] => LessThan0.IN32
in1[1] => LessThan0.IN31
in1[2] => LessThan0.IN30
in1[3] => LessThan0.IN29
in1[4] => LessThan0.IN28
in1[5] => LessThan0.IN27
in1[6] => LessThan0.IN26
in1[7] => LessThan0.IN25
in1[8] => LessThan0.IN24
in1[9] => LessThan0.IN23
in1[10] => LessThan0.IN22
in1[11] => LessThan0.IN21
in1[12] => LessThan0.IN20
in1[13] => LessThan0.IN19
in1[14] => LessThan0.IN18
in1[15] => LessThan0.IN17
in1[16] => LessThan0.IN16
in1[17] => LessThan0.IN15
in1[18] => LessThan0.IN14
in1[19] => LessThan0.IN13
in1[20] => LessThan0.IN12
in1[21] => LessThan0.IN11
in1[22] => LessThan0.IN10
in1[23] => LessThan0.IN9
in1[24] => LessThan0.IN8
in1[25] => LessThan0.IN7
in1[26] => LessThan0.IN6
in1[27] => LessThan0.IN5
in1[28] => LessThan0.IN4
in1[29] => LessThan0.IN3
in1[30] => LessThan0.IN2
in1[31] => always0.IN0
in1[31] => LessThan0.IN1
in1[31] => out.DATAB
in2[0] => LessThan0.IN64
in2[1] => LessThan0.IN63
in2[2] => LessThan0.IN62
in2[3] => LessThan0.IN61
in2[4] => LessThan0.IN60
in2[5] => LessThan0.IN59
in2[6] => LessThan0.IN58
in2[7] => LessThan0.IN57
in2[8] => LessThan0.IN56
in2[9] => LessThan0.IN55
in2[10] => LessThan0.IN54
in2[11] => LessThan0.IN53
in2[12] => LessThan0.IN52
in2[13] => LessThan0.IN51
in2[14] => LessThan0.IN50
in2[15] => LessThan0.IN49
in2[16] => LessThan0.IN48
in2[17] => LessThan0.IN47
in2[18] => LessThan0.IN46
in2[19] => LessThan0.IN45
in2[20] => LessThan0.IN44
in2[21] => LessThan0.IN43
in2[22] => LessThan0.IN42
in2[23] => LessThan0.IN41
in2[24] => LessThan0.IN40
in2[25] => LessThan0.IN39
in2[26] => LessThan0.IN38
in2[27] => LessThan0.IN37
in2[28] => LessThan0.IN36
in2[29] => LessThan0.IN35
in2[30] => LessThan0.IN34
in2[31] => always0.IN1
in2[31] => LessThan0.IN33
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|top|register:u27
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ram:u28
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
addressstall_a => addressstall_a.IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|top|ram:u28|altsyncram:altsyncram_component
wren_a => altsyncram_p3h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_p3h1:auto_generated.data_a[0]
data_a[1] => altsyncram_p3h1:auto_generated.data_a[1]
data_a[2] => altsyncram_p3h1:auto_generated.data_a[2]
data_a[3] => altsyncram_p3h1:auto_generated.data_a[3]
data_a[4] => altsyncram_p3h1:auto_generated.data_a[4]
data_a[5] => altsyncram_p3h1:auto_generated.data_a[5]
data_a[6] => altsyncram_p3h1:auto_generated.data_a[6]
data_a[7] => altsyncram_p3h1:auto_generated.data_a[7]
data_a[8] => altsyncram_p3h1:auto_generated.data_a[8]
data_a[9] => altsyncram_p3h1:auto_generated.data_a[9]
data_a[10] => altsyncram_p3h1:auto_generated.data_a[10]
data_a[11] => altsyncram_p3h1:auto_generated.data_a[11]
data_a[12] => altsyncram_p3h1:auto_generated.data_a[12]
data_a[13] => altsyncram_p3h1:auto_generated.data_a[13]
data_a[14] => altsyncram_p3h1:auto_generated.data_a[14]
data_a[15] => altsyncram_p3h1:auto_generated.data_a[15]
data_a[16] => altsyncram_p3h1:auto_generated.data_a[16]
data_a[17] => altsyncram_p3h1:auto_generated.data_a[17]
data_a[18] => altsyncram_p3h1:auto_generated.data_a[18]
data_a[19] => altsyncram_p3h1:auto_generated.data_a[19]
data_a[20] => altsyncram_p3h1:auto_generated.data_a[20]
data_a[21] => altsyncram_p3h1:auto_generated.data_a[21]
data_a[22] => altsyncram_p3h1:auto_generated.data_a[22]
data_a[23] => altsyncram_p3h1:auto_generated.data_a[23]
data_a[24] => altsyncram_p3h1:auto_generated.data_a[24]
data_a[25] => altsyncram_p3h1:auto_generated.data_a[25]
data_a[26] => altsyncram_p3h1:auto_generated.data_a[26]
data_a[27] => altsyncram_p3h1:auto_generated.data_a[27]
data_a[28] => altsyncram_p3h1:auto_generated.data_a[28]
data_a[29] => altsyncram_p3h1:auto_generated.data_a[29]
data_a[30] => altsyncram_p3h1:auto_generated.data_a[30]
data_a[31] => altsyncram_p3h1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p3h1:auto_generated.address_a[0]
address_a[1] => altsyncram_p3h1:auto_generated.address_a[1]
address_a[2] => altsyncram_p3h1:auto_generated.address_a[2]
address_a[3] => altsyncram_p3h1:auto_generated.address_a[3]
address_a[4] => altsyncram_p3h1:auto_generated.address_a[4]
address_a[5] => altsyncram_p3h1:auto_generated.address_a[5]
address_a[6] => altsyncram_p3h1:auto_generated.address_a[6]
address_a[7] => altsyncram_p3h1:auto_generated.address_a[7]
address_a[8] => altsyncram_p3h1:auto_generated.address_a[8]
address_a[9] => altsyncram_p3h1:auto_generated.address_a[9]
address_a[10] => altsyncram_p3h1:auto_generated.address_a[10]
address_a[11] => altsyncram_p3h1:auto_generated.address_a[11]
address_a[12] => altsyncram_p3h1:auto_generated.address_a[12]
address_a[13] => altsyncram_p3h1:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => altsyncram_p3h1:auto_generated.addressstall_a
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p3h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_p3h1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p3h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_p3h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_p3h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_p3h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_p3h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_p3h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_p3h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_p3h1:auto_generated.q_a[7]
q_a[8] <= altsyncram_p3h1:auto_generated.q_a[8]
q_a[9] <= altsyncram_p3h1:auto_generated.q_a[9]
q_a[10] <= altsyncram_p3h1:auto_generated.q_a[10]
q_a[11] <= altsyncram_p3h1:auto_generated.q_a[11]
q_a[12] <= altsyncram_p3h1:auto_generated.q_a[12]
q_a[13] <= altsyncram_p3h1:auto_generated.q_a[13]
q_a[14] <= altsyncram_p3h1:auto_generated.q_a[14]
q_a[15] <= altsyncram_p3h1:auto_generated.q_a[15]
q_a[16] <= altsyncram_p3h1:auto_generated.q_a[16]
q_a[17] <= altsyncram_p3h1:auto_generated.q_a[17]
q_a[18] <= altsyncram_p3h1:auto_generated.q_a[18]
q_a[19] <= altsyncram_p3h1:auto_generated.q_a[19]
q_a[20] <= altsyncram_p3h1:auto_generated.q_a[20]
q_a[21] <= altsyncram_p3h1:auto_generated.q_a[21]
q_a[22] <= altsyncram_p3h1:auto_generated.q_a[22]
q_a[23] <= altsyncram_p3h1:auto_generated.q_a[23]
q_a[24] <= altsyncram_p3h1:auto_generated.q_a[24]
q_a[25] <= altsyncram_p3h1:auto_generated.q_a[25]
q_a[26] <= altsyncram_p3h1:auto_generated.q_a[26]
q_a[27] <= altsyncram_p3h1:auto_generated.q_a[27]
q_a[28] <= altsyncram_p3h1:auto_generated.q_a[28]
q_a[29] <= altsyncram_p3h1:auto_generated.q_a[29]
q_a[30] <= altsyncram_p3h1:auto_generated.q_a[30]
q_a[31] <= altsyncram_p3h1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated
address_a[0] => altsyncram_vnc2:altsyncram1.address_a[0]
address_a[1] => altsyncram_vnc2:altsyncram1.address_a[1]
address_a[2] => altsyncram_vnc2:altsyncram1.address_a[2]
address_a[3] => altsyncram_vnc2:altsyncram1.address_a[3]
address_a[4] => altsyncram_vnc2:altsyncram1.address_a[4]
address_a[5] => altsyncram_vnc2:altsyncram1.address_a[5]
address_a[6] => altsyncram_vnc2:altsyncram1.address_a[6]
address_a[7] => altsyncram_vnc2:altsyncram1.address_a[7]
address_a[8] => altsyncram_vnc2:altsyncram1.address_a[8]
address_a[9] => altsyncram_vnc2:altsyncram1.address_a[9]
address_a[10] => altsyncram_vnc2:altsyncram1.address_a[10]
address_a[11] => altsyncram_vnc2:altsyncram1.address_a[11]
address_a[12] => altsyncram_vnc2:altsyncram1.address_a[12]
address_a[13] => altsyncram_vnc2:altsyncram1.address_a[13]
addressstall_a => altsyncram_vnc2:altsyncram1.addressstall_a
clock0 => altsyncram_vnc2:altsyncram1.clock0
clocken0 => altsyncram_vnc2:altsyncram1.clocken0
data_a[0] => altsyncram_vnc2:altsyncram1.data_a[0]
data_a[1] => altsyncram_vnc2:altsyncram1.data_a[1]
data_a[2] => altsyncram_vnc2:altsyncram1.data_a[2]
data_a[3] => altsyncram_vnc2:altsyncram1.data_a[3]
data_a[4] => altsyncram_vnc2:altsyncram1.data_a[4]
data_a[5] => altsyncram_vnc2:altsyncram1.data_a[5]
data_a[6] => altsyncram_vnc2:altsyncram1.data_a[6]
data_a[7] => altsyncram_vnc2:altsyncram1.data_a[7]
data_a[8] => altsyncram_vnc2:altsyncram1.data_a[8]
data_a[9] => altsyncram_vnc2:altsyncram1.data_a[9]
data_a[10] => altsyncram_vnc2:altsyncram1.data_a[10]
data_a[11] => altsyncram_vnc2:altsyncram1.data_a[11]
data_a[12] => altsyncram_vnc2:altsyncram1.data_a[12]
data_a[13] => altsyncram_vnc2:altsyncram1.data_a[13]
data_a[14] => altsyncram_vnc2:altsyncram1.data_a[14]
data_a[15] => altsyncram_vnc2:altsyncram1.data_a[15]
data_a[16] => altsyncram_vnc2:altsyncram1.data_a[16]
data_a[17] => altsyncram_vnc2:altsyncram1.data_a[17]
data_a[18] => altsyncram_vnc2:altsyncram1.data_a[18]
data_a[19] => altsyncram_vnc2:altsyncram1.data_a[19]
data_a[20] => altsyncram_vnc2:altsyncram1.data_a[20]
data_a[21] => altsyncram_vnc2:altsyncram1.data_a[21]
data_a[22] => altsyncram_vnc2:altsyncram1.data_a[22]
data_a[23] => altsyncram_vnc2:altsyncram1.data_a[23]
data_a[24] => altsyncram_vnc2:altsyncram1.data_a[24]
data_a[25] => altsyncram_vnc2:altsyncram1.data_a[25]
data_a[26] => altsyncram_vnc2:altsyncram1.data_a[26]
data_a[27] => altsyncram_vnc2:altsyncram1.data_a[27]
data_a[28] => altsyncram_vnc2:altsyncram1.data_a[28]
data_a[29] => altsyncram_vnc2:altsyncram1.data_a[29]
data_a[30] => altsyncram_vnc2:altsyncram1.data_a[30]
data_a[31] => altsyncram_vnc2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_vnc2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_vnc2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_vnc2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_vnc2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_vnc2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_vnc2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_vnc2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_vnc2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_vnc2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_vnc2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_vnc2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_vnc2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_vnc2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_vnc2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_vnc2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_vnc2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_vnc2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_vnc2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_vnc2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_vnc2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_vnc2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_vnc2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_vnc2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_vnc2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_vnc2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_vnc2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_vnc2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_vnc2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_vnc2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_vnc2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_vnc2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_vnc2:altsyncram1.q_a[31]
wren_a => altsyncram_vnc2:altsyncram1.wren_a


|top|ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[0] => ram_block3a36.PORTAADDR
address_a[0] => ram_block3a37.PORTAADDR
address_a[0] => ram_block3a38.PORTAADDR
address_a[0] => ram_block3a39.PORTAADDR
address_a[0] => ram_block3a40.PORTAADDR
address_a[0] => ram_block3a41.PORTAADDR
address_a[0] => ram_block3a42.PORTAADDR
address_a[0] => ram_block3a43.PORTAADDR
address_a[0] => ram_block3a44.PORTAADDR
address_a[0] => ram_block3a45.PORTAADDR
address_a[0] => ram_block3a46.PORTAADDR
address_a[0] => ram_block3a47.PORTAADDR
address_a[0] => ram_block3a48.PORTAADDR
address_a[0] => ram_block3a49.PORTAADDR
address_a[0] => ram_block3a50.PORTAADDR
address_a[0] => ram_block3a51.PORTAADDR
address_a[0] => ram_block3a52.PORTAADDR
address_a[0] => ram_block3a53.PORTAADDR
address_a[0] => ram_block3a54.PORTAADDR
address_a[0] => ram_block3a55.PORTAADDR
address_a[0] => ram_block3a56.PORTAADDR
address_a[0] => ram_block3a57.PORTAADDR
address_a[0] => ram_block3a58.PORTAADDR
address_a[0] => ram_block3a59.PORTAADDR
address_a[0] => ram_block3a60.PORTAADDR
address_a[0] => ram_block3a61.PORTAADDR
address_a[0] => ram_block3a62.PORTAADDR
address_a[0] => ram_block3a63.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[1] => ram_block3a36.PORTAADDR1
address_a[1] => ram_block3a37.PORTAADDR1
address_a[1] => ram_block3a38.PORTAADDR1
address_a[1] => ram_block3a39.PORTAADDR1
address_a[1] => ram_block3a40.PORTAADDR1
address_a[1] => ram_block3a41.PORTAADDR1
address_a[1] => ram_block3a42.PORTAADDR1
address_a[1] => ram_block3a43.PORTAADDR1
address_a[1] => ram_block3a44.PORTAADDR1
address_a[1] => ram_block3a45.PORTAADDR1
address_a[1] => ram_block3a46.PORTAADDR1
address_a[1] => ram_block3a47.PORTAADDR1
address_a[1] => ram_block3a48.PORTAADDR1
address_a[1] => ram_block3a49.PORTAADDR1
address_a[1] => ram_block3a50.PORTAADDR1
address_a[1] => ram_block3a51.PORTAADDR1
address_a[1] => ram_block3a52.PORTAADDR1
address_a[1] => ram_block3a53.PORTAADDR1
address_a[1] => ram_block3a54.PORTAADDR1
address_a[1] => ram_block3a55.PORTAADDR1
address_a[1] => ram_block3a56.PORTAADDR1
address_a[1] => ram_block3a57.PORTAADDR1
address_a[1] => ram_block3a58.PORTAADDR1
address_a[1] => ram_block3a59.PORTAADDR1
address_a[1] => ram_block3a60.PORTAADDR1
address_a[1] => ram_block3a61.PORTAADDR1
address_a[1] => ram_block3a62.PORTAADDR1
address_a[1] => ram_block3a63.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[2] => ram_block3a36.PORTAADDR2
address_a[2] => ram_block3a37.PORTAADDR2
address_a[2] => ram_block3a38.PORTAADDR2
address_a[2] => ram_block3a39.PORTAADDR2
address_a[2] => ram_block3a40.PORTAADDR2
address_a[2] => ram_block3a41.PORTAADDR2
address_a[2] => ram_block3a42.PORTAADDR2
address_a[2] => ram_block3a43.PORTAADDR2
address_a[2] => ram_block3a44.PORTAADDR2
address_a[2] => ram_block3a45.PORTAADDR2
address_a[2] => ram_block3a46.PORTAADDR2
address_a[2] => ram_block3a47.PORTAADDR2
address_a[2] => ram_block3a48.PORTAADDR2
address_a[2] => ram_block3a49.PORTAADDR2
address_a[2] => ram_block3a50.PORTAADDR2
address_a[2] => ram_block3a51.PORTAADDR2
address_a[2] => ram_block3a52.PORTAADDR2
address_a[2] => ram_block3a53.PORTAADDR2
address_a[2] => ram_block3a54.PORTAADDR2
address_a[2] => ram_block3a55.PORTAADDR2
address_a[2] => ram_block3a56.PORTAADDR2
address_a[2] => ram_block3a57.PORTAADDR2
address_a[2] => ram_block3a58.PORTAADDR2
address_a[2] => ram_block3a59.PORTAADDR2
address_a[2] => ram_block3a60.PORTAADDR2
address_a[2] => ram_block3a61.PORTAADDR2
address_a[2] => ram_block3a62.PORTAADDR2
address_a[2] => ram_block3a63.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[3] => ram_block3a36.PORTAADDR3
address_a[3] => ram_block3a37.PORTAADDR3
address_a[3] => ram_block3a38.PORTAADDR3
address_a[3] => ram_block3a39.PORTAADDR3
address_a[3] => ram_block3a40.PORTAADDR3
address_a[3] => ram_block3a41.PORTAADDR3
address_a[3] => ram_block3a42.PORTAADDR3
address_a[3] => ram_block3a43.PORTAADDR3
address_a[3] => ram_block3a44.PORTAADDR3
address_a[3] => ram_block3a45.PORTAADDR3
address_a[3] => ram_block3a46.PORTAADDR3
address_a[3] => ram_block3a47.PORTAADDR3
address_a[3] => ram_block3a48.PORTAADDR3
address_a[3] => ram_block3a49.PORTAADDR3
address_a[3] => ram_block3a50.PORTAADDR3
address_a[3] => ram_block3a51.PORTAADDR3
address_a[3] => ram_block3a52.PORTAADDR3
address_a[3] => ram_block3a53.PORTAADDR3
address_a[3] => ram_block3a54.PORTAADDR3
address_a[3] => ram_block3a55.PORTAADDR3
address_a[3] => ram_block3a56.PORTAADDR3
address_a[3] => ram_block3a57.PORTAADDR3
address_a[3] => ram_block3a58.PORTAADDR3
address_a[3] => ram_block3a59.PORTAADDR3
address_a[3] => ram_block3a60.PORTAADDR3
address_a[3] => ram_block3a61.PORTAADDR3
address_a[3] => ram_block3a62.PORTAADDR3
address_a[3] => ram_block3a63.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[4] => ram_block3a36.PORTAADDR4
address_a[4] => ram_block3a37.PORTAADDR4
address_a[4] => ram_block3a38.PORTAADDR4
address_a[4] => ram_block3a39.PORTAADDR4
address_a[4] => ram_block3a40.PORTAADDR4
address_a[4] => ram_block3a41.PORTAADDR4
address_a[4] => ram_block3a42.PORTAADDR4
address_a[4] => ram_block3a43.PORTAADDR4
address_a[4] => ram_block3a44.PORTAADDR4
address_a[4] => ram_block3a45.PORTAADDR4
address_a[4] => ram_block3a46.PORTAADDR4
address_a[4] => ram_block3a47.PORTAADDR4
address_a[4] => ram_block3a48.PORTAADDR4
address_a[4] => ram_block3a49.PORTAADDR4
address_a[4] => ram_block3a50.PORTAADDR4
address_a[4] => ram_block3a51.PORTAADDR4
address_a[4] => ram_block3a52.PORTAADDR4
address_a[4] => ram_block3a53.PORTAADDR4
address_a[4] => ram_block3a54.PORTAADDR4
address_a[4] => ram_block3a55.PORTAADDR4
address_a[4] => ram_block3a56.PORTAADDR4
address_a[4] => ram_block3a57.PORTAADDR4
address_a[4] => ram_block3a58.PORTAADDR4
address_a[4] => ram_block3a59.PORTAADDR4
address_a[4] => ram_block3a60.PORTAADDR4
address_a[4] => ram_block3a61.PORTAADDR4
address_a[4] => ram_block3a62.PORTAADDR4
address_a[4] => ram_block3a63.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[5] => ram_block3a36.PORTAADDR5
address_a[5] => ram_block3a37.PORTAADDR5
address_a[5] => ram_block3a38.PORTAADDR5
address_a[5] => ram_block3a39.PORTAADDR5
address_a[5] => ram_block3a40.PORTAADDR5
address_a[5] => ram_block3a41.PORTAADDR5
address_a[5] => ram_block3a42.PORTAADDR5
address_a[5] => ram_block3a43.PORTAADDR5
address_a[5] => ram_block3a44.PORTAADDR5
address_a[5] => ram_block3a45.PORTAADDR5
address_a[5] => ram_block3a46.PORTAADDR5
address_a[5] => ram_block3a47.PORTAADDR5
address_a[5] => ram_block3a48.PORTAADDR5
address_a[5] => ram_block3a49.PORTAADDR5
address_a[5] => ram_block3a50.PORTAADDR5
address_a[5] => ram_block3a51.PORTAADDR5
address_a[5] => ram_block3a52.PORTAADDR5
address_a[5] => ram_block3a53.PORTAADDR5
address_a[5] => ram_block3a54.PORTAADDR5
address_a[5] => ram_block3a55.PORTAADDR5
address_a[5] => ram_block3a56.PORTAADDR5
address_a[5] => ram_block3a57.PORTAADDR5
address_a[5] => ram_block3a58.PORTAADDR5
address_a[5] => ram_block3a59.PORTAADDR5
address_a[5] => ram_block3a60.PORTAADDR5
address_a[5] => ram_block3a61.PORTAADDR5
address_a[5] => ram_block3a62.PORTAADDR5
address_a[5] => ram_block3a63.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[6] => ram_block3a36.PORTAADDR6
address_a[6] => ram_block3a37.PORTAADDR6
address_a[6] => ram_block3a38.PORTAADDR6
address_a[6] => ram_block3a39.PORTAADDR6
address_a[6] => ram_block3a40.PORTAADDR6
address_a[6] => ram_block3a41.PORTAADDR6
address_a[6] => ram_block3a42.PORTAADDR6
address_a[6] => ram_block3a43.PORTAADDR6
address_a[6] => ram_block3a44.PORTAADDR6
address_a[6] => ram_block3a45.PORTAADDR6
address_a[6] => ram_block3a46.PORTAADDR6
address_a[6] => ram_block3a47.PORTAADDR6
address_a[6] => ram_block3a48.PORTAADDR6
address_a[6] => ram_block3a49.PORTAADDR6
address_a[6] => ram_block3a50.PORTAADDR6
address_a[6] => ram_block3a51.PORTAADDR6
address_a[6] => ram_block3a52.PORTAADDR6
address_a[6] => ram_block3a53.PORTAADDR6
address_a[6] => ram_block3a54.PORTAADDR6
address_a[6] => ram_block3a55.PORTAADDR6
address_a[6] => ram_block3a56.PORTAADDR6
address_a[6] => ram_block3a57.PORTAADDR6
address_a[6] => ram_block3a58.PORTAADDR6
address_a[6] => ram_block3a59.PORTAADDR6
address_a[6] => ram_block3a60.PORTAADDR6
address_a[6] => ram_block3a61.PORTAADDR6
address_a[6] => ram_block3a62.PORTAADDR6
address_a[6] => ram_block3a63.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[7] => ram_block3a36.PORTAADDR7
address_a[7] => ram_block3a37.PORTAADDR7
address_a[7] => ram_block3a38.PORTAADDR7
address_a[7] => ram_block3a39.PORTAADDR7
address_a[7] => ram_block3a40.PORTAADDR7
address_a[7] => ram_block3a41.PORTAADDR7
address_a[7] => ram_block3a42.PORTAADDR7
address_a[7] => ram_block3a43.PORTAADDR7
address_a[7] => ram_block3a44.PORTAADDR7
address_a[7] => ram_block3a45.PORTAADDR7
address_a[7] => ram_block3a46.PORTAADDR7
address_a[7] => ram_block3a47.PORTAADDR7
address_a[7] => ram_block3a48.PORTAADDR7
address_a[7] => ram_block3a49.PORTAADDR7
address_a[7] => ram_block3a50.PORTAADDR7
address_a[7] => ram_block3a51.PORTAADDR7
address_a[7] => ram_block3a52.PORTAADDR7
address_a[7] => ram_block3a53.PORTAADDR7
address_a[7] => ram_block3a54.PORTAADDR7
address_a[7] => ram_block3a55.PORTAADDR7
address_a[7] => ram_block3a56.PORTAADDR7
address_a[7] => ram_block3a57.PORTAADDR7
address_a[7] => ram_block3a58.PORTAADDR7
address_a[7] => ram_block3a59.PORTAADDR7
address_a[7] => ram_block3a60.PORTAADDR7
address_a[7] => ram_block3a61.PORTAADDR7
address_a[7] => ram_block3a62.PORTAADDR7
address_a[7] => ram_block3a63.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[8] => ram_block3a36.PORTAADDR8
address_a[8] => ram_block3a37.PORTAADDR8
address_a[8] => ram_block3a38.PORTAADDR8
address_a[8] => ram_block3a39.PORTAADDR8
address_a[8] => ram_block3a40.PORTAADDR8
address_a[8] => ram_block3a41.PORTAADDR8
address_a[8] => ram_block3a42.PORTAADDR8
address_a[8] => ram_block3a43.PORTAADDR8
address_a[8] => ram_block3a44.PORTAADDR8
address_a[8] => ram_block3a45.PORTAADDR8
address_a[8] => ram_block3a46.PORTAADDR8
address_a[8] => ram_block3a47.PORTAADDR8
address_a[8] => ram_block3a48.PORTAADDR8
address_a[8] => ram_block3a49.PORTAADDR8
address_a[8] => ram_block3a50.PORTAADDR8
address_a[8] => ram_block3a51.PORTAADDR8
address_a[8] => ram_block3a52.PORTAADDR8
address_a[8] => ram_block3a53.PORTAADDR8
address_a[8] => ram_block3a54.PORTAADDR8
address_a[8] => ram_block3a55.PORTAADDR8
address_a[8] => ram_block3a56.PORTAADDR8
address_a[8] => ram_block3a57.PORTAADDR8
address_a[8] => ram_block3a58.PORTAADDR8
address_a[8] => ram_block3a59.PORTAADDR8
address_a[8] => ram_block3a60.PORTAADDR8
address_a[8] => ram_block3a61.PORTAADDR8
address_a[8] => ram_block3a62.PORTAADDR8
address_a[8] => ram_block3a63.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_a[9] => ram_block3a36.PORTAADDR9
address_a[9] => ram_block3a37.PORTAADDR9
address_a[9] => ram_block3a38.PORTAADDR9
address_a[9] => ram_block3a39.PORTAADDR9
address_a[9] => ram_block3a40.PORTAADDR9
address_a[9] => ram_block3a41.PORTAADDR9
address_a[9] => ram_block3a42.PORTAADDR9
address_a[9] => ram_block3a43.PORTAADDR9
address_a[9] => ram_block3a44.PORTAADDR9
address_a[9] => ram_block3a45.PORTAADDR9
address_a[9] => ram_block3a46.PORTAADDR9
address_a[9] => ram_block3a47.PORTAADDR9
address_a[9] => ram_block3a48.PORTAADDR9
address_a[9] => ram_block3a49.PORTAADDR9
address_a[9] => ram_block3a50.PORTAADDR9
address_a[9] => ram_block3a51.PORTAADDR9
address_a[9] => ram_block3a52.PORTAADDR9
address_a[9] => ram_block3a53.PORTAADDR9
address_a[9] => ram_block3a54.PORTAADDR9
address_a[9] => ram_block3a55.PORTAADDR9
address_a[9] => ram_block3a56.PORTAADDR9
address_a[9] => ram_block3a57.PORTAADDR9
address_a[9] => ram_block3a58.PORTAADDR9
address_a[9] => ram_block3a59.PORTAADDR9
address_a[9] => ram_block3a60.PORTAADDR9
address_a[9] => ram_block3a61.PORTAADDR9
address_a[9] => ram_block3a62.PORTAADDR9
address_a[9] => ram_block3a63.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[10] => ram_block3a32.PORTAADDR10
address_a[10] => ram_block3a33.PORTAADDR10
address_a[10] => ram_block3a34.PORTAADDR10
address_a[10] => ram_block3a35.PORTAADDR10
address_a[10] => ram_block3a36.PORTAADDR10
address_a[10] => ram_block3a37.PORTAADDR10
address_a[10] => ram_block3a38.PORTAADDR10
address_a[10] => ram_block3a39.PORTAADDR10
address_a[10] => ram_block3a40.PORTAADDR10
address_a[10] => ram_block3a41.PORTAADDR10
address_a[10] => ram_block3a42.PORTAADDR10
address_a[10] => ram_block3a43.PORTAADDR10
address_a[10] => ram_block3a44.PORTAADDR10
address_a[10] => ram_block3a45.PORTAADDR10
address_a[10] => ram_block3a46.PORTAADDR10
address_a[10] => ram_block3a47.PORTAADDR10
address_a[10] => ram_block3a48.PORTAADDR10
address_a[10] => ram_block3a49.PORTAADDR10
address_a[10] => ram_block3a50.PORTAADDR10
address_a[10] => ram_block3a51.PORTAADDR10
address_a[10] => ram_block3a52.PORTAADDR10
address_a[10] => ram_block3a53.PORTAADDR10
address_a[10] => ram_block3a54.PORTAADDR10
address_a[10] => ram_block3a55.PORTAADDR10
address_a[10] => ram_block3a56.PORTAADDR10
address_a[10] => ram_block3a57.PORTAADDR10
address_a[10] => ram_block3a58.PORTAADDR10
address_a[10] => ram_block3a59.PORTAADDR10
address_a[10] => ram_block3a60.PORTAADDR10
address_a[10] => ram_block3a61.PORTAADDR10
address_a[10] => ram_block3a62.PORTAADDR10
address_a[10] => ram_block3a63.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[11] => ram_block3a32.PORTAADDR11
address_a[11] => ram_block3a33.PORTAADDR11
address_a[11] => ram_block3a34.PORTAADDR11
address_a[11] => ram_block3a35.PORTAADDR11
address_a[11] => ram_block3a36.PORTAADDR11
address_a[11] => ram_block3a37.PORTAADDR11
address_a[11] => ram_block3a38.PORTAADDR11
address_a[11] => ram_block3a39.PORTAADDR11
address_a[11] => ram_block3a40.PORTAADDR11
address_a[11] => ram_block3a41.PORTAADDR11
address_a[11] => ram_block3a42.PORTAADDR11
address_a[11] => ram_block3a43.PORTAADDR11
address_a[11] => ram_block3a44.PORTAADDR11
address_a[11] => ram_block3a45.PORTAADDR11
address_a[11] => ram_block3a46.PORTAADDR11
address_a[11] => ram_block3a47.PORTAADDR11
address_a[11] => ram_block3a48.PORTAADDR11
address_a[11] => ram_block3a49.PORTAADDR11
address_a[11] => ram_block3a50.PORTAADDR11
address_a[11] => ram_block3a51.PORTAADDR11
address_a[11] => ram_block3a52.PORTAADDR11
address_a[11] => ram_block3a53.PORTAADDR11
address_a[11] => ram_block3a54.PORTAADDR11
address_a[11] => ram_block3a55.PORTAADDR11
address_a[11] => ram_block3a56.PORTAADDR11
address_a[11] => ram_block3a57.PORTAADDR11
address_a[11] => ram_block3a58.PORTAADDR11
address_a[11] => ram_block3a59.PORTAADDR11
address_a[11] => ram_block3a60.PORTAADDR11
address_a[11] => ram_block3a61.PORTAADDR11
address_a[11] => ram_block3a62.PORTAADDR11
address_a[11] => ram_block3a63.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[12] => ram_block3a32.PORTAADDR12
address_a[12] => ram_block3a33.PORTAADDR12
address_a[12] => ram_block3a34.PORTAADDR12
address_a[12] => ram_block3a35.PORTAADDR12
address_a[12] => ram_block3a36.PORTAADDR12
address_a[12] => ram_block3a37.PORTAADDR12
address_a[12] => ram_block3a38.PORTAADDR12
address_a[12] => ram_block3a39.PORTAADDR12
address_a[12] => ram_block3a40.PORTAADDR12
address_a[12] => ram_block3a41.PORTAADDR12
address_a[12] => ram_block3a42.PORTAADDR12
address_a[12] => ram_block3a43.PORTAADDR12
address_a[12] => ram_block3a44.PORTAADDR12
address_a[12] => ram_block3a45.PORTAADDR12
address_a[12] => ram_block3a46.PORTAADDR12
address_a[12] => ram_block3a47.PORTAADDR12
address_a[12] => ram_block3a48.PORTAADDR12
address_a[12] => ram_block3a49.PORTAADDR12
address_a[12] => ram_block3a50.PORTAADDR12
address_a[12] => ram_block3a51.PORTAADDR12
address_a[12] => ram_block3a52.PORTAADDR12
address_a[12] => ram_block3a53.PORTAADDR12
address_a[12] => ram_block3a54.PORTAADDR12
address_a[12] => ram_block3a55.PORTAADDR12
address_a[12] => ram_block3a56.PORTAADDR12
address_a[12] => ram_block3a57.PORTAADDR12
address_a[12] => ram_block3a58.PORTAADDR12
address_a[12] => ram_block3a59.PORTAADDR12
address_a[12] => ram_block3a60.PORTAADDR12
address_a[12] => ram_block3a61.PORTAADDR12
address_a[12] => ram_block3a62.PORTAADDR12
address_a[12] => ram_block3a63.PORTAADDR12
address_a[13] => _.IN0
address_a[13] => addrstall_reg_a[0].DATAIN
address_a[13] => _.IN0
address_a[13] => addr_store_a[0].DATAIN
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[0] => ram_block3a36.PORTBADDR
address_b[0] => ram_block3a37.PORTBADDR
address_b[0] => ram_block3a38.PORTBADDR
address_b[0] => ram_block3a39.PORTBADDR
address_b[0] => ram_block3a40.PORTBADDR
address_b[0] => ram_block3a41.PORTBADDR
address_b[0] => ram_block3a42.PORTBADDR
address_b[0] => ram_block3a43.PORTBADDR
address_b[0] => ram_block3a44.PORTBADDR
address_b[0] => ram_block3a45.PORTBADDR
address_b[0] => ram_block3a46.PORTBADDR
address_b[0] => ram_block3a47.PORTBADDR
address_b[0] => ram_block3a48.PORTBADDR
address_b[0] => ram_block3a49.PORTBADDR
address_b[0] => ram_block3a50.PORTBADDR
address_b[0] => ram_block3a51.PORTBADDR
address_b[0] => ram_block3a52.PORTBADDR
address_b[0] => ram_block3a53.PORTBADDR
address_b[0] => ram_block3a54.PORTBADDR
address_b[0] => ram_block3a55.PORTBADDR
address_b[0] => ram_block3a56.PORTBADDR
address_b[0] => ram_block3a57.PORTBADDR
address_b[0] => ram_block3a58.PORTBADDR
address_b[0] => ram_block3a59.PORTBADDR
address_b[0] => ram_block3a60.PORTBADDR
address_b[0] => ram_block3a61.PORTBADDR
address_b[0] => ram_block3a62.PORTBADDR
address_b[0] => ram_block3a63.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[1] => ram_block3a36.PORTBADDR1
address_b[1] => ram_block3a37.PORTBADDR1
address_b[1] => ram_block3a38.PORTBADDR1
address_b[1] => ram_block3a39.PORTBADDR1
address_b[1] => ram_block3a40.PORTBADDR1
address_b[1] => ram_block3a41.PORTBADDR1
address_b[1] => ram_block3a42.PORTBADDR1
address_b[1] => ram_block3a43.PORTBADDR1
address_b[1] => ram_block3a44.PORTBADDR1
address_b[1] => ram_block3a45.PORTBADDR1
address_b[1] => ram_block3a46.PORTBADDR1
address_b[1] => ram_block3a47.PORTBADDR1
address_b[1] => ram_block3a48.PORTBADDR1
address_b[1] => ram_block3a49.PORTBADDR1
address_b[1] => ram_block3a50.PORTBADDR1
address_b[1] => ram_block3a51.PORTBADDR1
address_b[1] => ram_block3a52.PORTBADDR1
address_b[1] => ram_block3a53.PORTBADDR1
address_b[1] => ram_block3a54.PORTBADDR1
address_b[1] => ram_block3a55.PORTBADDR1
address_b[1] => ram_block3a56.PORTBADDR1
address_b[1] => ram_block3a57.PORTBADDR1
address_b[1] => ram_block3a58.PORTBADDR1
address_b[1] => ram_block3a59.PORTBADDR1
address_b[1] => ram_block3a60.PORTBADDR1
address_b[1] => ram_block3a61.PORTBADDR1
address_b[1] => ram_block3a62.PORTBADDR1
address_b[1] => ram_block3a63.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[2] => ram_block3a36.PORTBADDR2
address_b[2] => ram_block3a37.PORTBADDR2
address_b[2] => ram_block3a38.PORTBADDR2
address_b[2] => ram_block3a39.PORTBADDR2
address_b[2] => ram_block3a40.PORTBADDR2
address_b[2] => ram_block3a41.PORTBADDR2
address_b[2] => ram_block3a42.PORTBADDR2
address_b[2] => ram_block3a43.PORTBADDR2
address_b[2] => ram_block3a44.PORTBADDR2
address_b[2] => ram_block3a45.PORTBADDR2
address_b[2] => ram_block3a46.PORTBADDR2
address_b[2] => ram_block3a47.PORTBADDR2
address_b[2] => ram_block3a48.PORTBADDR2
address_b[2] => ram_block3a49.PORTBADDR2
address_b[2] => ram_block3a50.PORTBADDR2
address_b[2] => ram_block3a51.PORTBADDR2
address_b[2] => ram_block3a52.PORTBADDR2
address_b[2] => ram_block3a53.PORTBADDR2
address_b[2] => ram_block3a54.PORTBADDR2
address_b[2] => ram_block3a55.PORTBADDR2
address_b[2] => ram_block3a56.PORTBADDR2
address_b[2] => ram_block3a57.PORTBADDR2
address_b[2] => ram_block3a58.PORTBADDR2
address_b[2] => ram_block3a59.PORTBADDR2
address_b[2] => ram_block3a60.PORTBADDR2
address_b[2] => ram_block3a61.PORTBADDR2
address_b[2] => ram_block3a62.PORTBADDR2
address_b[2] => ram_block3a63.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[3] => ram_block3a36.PORTBADDR3
address_b[3] => ram_block3a37.PORTBADDR3
address_b[3] => ram_block3a38.PORTBADDR3
address_b[3] => ram_block3a39.PORTBADDR3
address_b[3] => ram_block3a40.PORTBADDR3
address_b[3] => ram_block3a41.PORTBADDR3
address_b[3] => ram_block3a42.PORTBADDR3
address_b[3] => ram_block3a43.PORTBADDR3
address_b[3] => ram_block3a44.PORTBADDR3
address_b[3] => ram_block3a45.PORTBADDR3
address_b[3] => ram_block3a46.PORTBADDR3
address_b[3] => ram_block3a47.PORTBADDR3
address_b[3] => ram_block3a48.PORTBADDR3
address_b[3] => ram_block3a49.PORTBADDR3
address_b[3] => ram_block3a50.PORTBADDR3
address_b[3] => ram_block3a51.PORTBADDR3
address_b[3] => ram_block3a52.PORTBADDR3
address_b[3] => ram_block3a53.PORTBADDR3
address_b[3] => ram_block3a54.PORTBADDR3
address_b[3] => ram_block3a55.PORTBADDR3
address_b[3] => ram_block3a56.PORTBADDR3
address_b[3] => ram_block3a57.PORTBADDR3
address_b[3] => ram_block3a58.PORTBADDR3
address_b[3] => ram_block3a59.PORTBADDR3
address_b[3] => ram_block3a60.PORTBADDR3
address_b[3] => ram_block3a61.PORTBADDR3
address_b[3] => ram_block3a62.PORTBADDR3
address_b[3] => ram_block3a63.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[4] => ram_block3a36.PORTBADDR4
address_b[4] => ram_block3a37.PORTBADDR4
address_b[4] => ram_block3a38.PORTBADDR4
address_b[4] => ram_block3a39.PORTBADDR4
address_b[4] => ram_block3a40.PORTBADDR4
address_b[4] => ram_block3a41.PORTBADDR4
address_b[4] => ram_block3a42.PORTBADDR4
address_b[4] => ram_block3a43.PORTBADDR4
address_b[4] => ram_block3a44.PORTBADDR4
address_b[4] => ram_block3a45.PORTBADDR4
address_b[4] => ram_block3a46.PORTBADDR4
address_b[4] => ram_block3a47.PORTBADDR4
address_b[4] => ram_block3a48.PORTBADDR4
address_b[4] => ram_block3a49.PORTBADDR4
address_b[4] => ram_block3a50.PORTBADDR4
address_b[4] => ram_block3a51.PORTBADDR4
address_b[4] => ram_block3a52.PORTBADDR4
address_b[4] => ram_block3a53.PORTBADDR4
address_b[4] => ram_block3a54.PORTBADDR4
address_b[4] => ram_block3a55.PORTBADDR4
address_b[4] => ram_block3a56.PORTBADDR4
address_b[4] => ram_block3a57.PORTBADDR4
address_b[4] => ram_block3a58.PORTBADDR4
address_b[4] => ram_block3a59.PORTBADDR4
address_b[4] => ram_block3a60.PORTBADDR4
address_b[4] => ram_block3a61.PORTBADDR4
address_b[4] => ram_block3a62.PORTBADDR4
address_b[4] => ram_block3a63.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[5] => ram_block3a36.PORTBADDR5
address_b[5] => ram_block3a37.PORTBADDR5
address_b[5] => ram_block3a38.PORTBADDR5
address_b[5] => ram_block3a39.PORTBADDR5
address_b[5] => ram_block3a40.PORTBADDR5
address_b[5] => ram_block3a41.PORTBADDR5
address_b[5] => ram_block3a42.PORTBADDR5
address_b[5] => ram_block3a43.PORTBADDR5
address_b[5] => ram_block3a44.PORTBADDR5
address_b[5] => ram_block3a45.PORTBADDR5
address_b[5] => ram_block3a46.PORTBADDR5
address_b[5] => ram_block3a47.PORTBADDR5
address_b[5] => ram_block3a48.PORTBADDR5
address_b[5] => ram_block3a49.PORTBADDR5
address_b[5] => ram_block3a50.PORTBADDR5
address_b[5] => ram_block3a51.PORTBADDR5
address_b[5] => ram_block3a52.PORTBADDR5
address_b[5] => ram_block3a53.PORTBADDR5
address_b[5] => ram_block3a54.PORTBADDR5
address_b[5] => ram_block3a55.PORTBADDR5
address_b[5] => ram_block3a56.PORTBADDR5
address_b[5] => ram_block3a57.PORTBADDR5
address_b[5] => ram_block3a58.PORTBADDR5
address_b[5] => ram_block3a59.PORTBADDR5
address_b[5] => ram_block3a60.PORTBADDR5
address_b[5] => ram_block3a61.PORTBADDR5
address_b[5] => ram_block3a62.PORTBADDR5
address_b[5] => ram_block3a63.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[6] => ram_block3a36.PORTBADDR6
address_b[6] => ram_block3a37.PORTBADDR6
address_b[6] => ram_block3a38.PORTBADDR6
address_b[6] => ram_block3a39.PORTBADDR6
address_b[6] => ram_block3a40.PORTBADDR6
address_b[6] => ram_block3a41.PORTBADDR6
address_b[6] => ram_block3a42.PORTBADDR6
address_b[6] => ram_block3a43.PORTBADDR6
address_b[6] => ram_block3a44.PORTBADDR6
address_b[6] => ram_block3a45.PORTBADDR6
address_b[6] => ram_block3a46.PORTBADDR6
address_b[6] => ram_block3a47.PORTBADDR6
address_b[6] => ram_block3a48.PORTBADDR6
address_b[6] => ram_block3a49.PORTBADDR6
address_b[6] => ram_block3a50.PORTBADDR6
address_b[6] => ram_block3a51.PORTBADDR6
address_b[6] => ram_block3a52.PORTBADDR6
address_b[6] => ram_block3a53.PORTBADDR6
address_b[6] => ram_block3a54.PORTBADDR6
address_b[6] => ram_block3a55.PORTBADDR6
address_b[6] => ram_block3a56.PORTBADDR6
address_b[6] => ram_block3a57.PORTBADDR6
address_b[6] => ram_block3a58.PORTBADDR6
address_b[6] => ram_block3a59.PORTBADDR6
address_b[6] => ram_block3a60.PORTBADDR6
address_b[6] => ram_block3a61.PORTBADDR6
address_b[6] => ram_block3a62.PORTBADDR6
address_b[6] => ram_block3a63.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[7] => ram_block3a36.PORTBADDR7
address_b[7] => ram_block3a37.PORTBADDR7
address_b[7] => ram_block3a38.PORTBADDR7
address_b[7] => ram_block3a39.PORTBADDR7
address_b[7] => ram_block3a40.PORTBADDR7
address_b[7] => ram_block3a41.PORTBADDR7
address_b[7] => ram_block3a42.PORTBADDR7
address_b[7] => ram_block3a43.PORTBADDR7
address_b[7] => ram_block3a44.PORTBADDR7
address_b[7] => ram_block3a45.PORTBADDR7
address_b[7] => ram_block3a46.PORTBADDR7
address_b[7] => ram_block3a47.PORTBADDR7
address_b[7] => ram_block3a48.PORTBADDR7
address_b[7] => ram_block3a49.PORTBADDR7
address_b[7] => ram_block3a50.PORTBADDR7
address_b[7] => ram_block3a51.PORTBADDR7
address_b[7] => ram_block3a52.PORTBADDR7
address_b[7] => ram_block3a53.PORTBADDR7
address_b[7] => ram_block3a54.PORTBADDR7
address_b[7] => ram_block3a55.PORTBADDR7
address_b[7] => ram_block3a56.PORTBADDR7
address_b[7] => ram_block3a57.PORTBADDR7
address_b[7] => ram_block3a58.PORTBADDR7
address_b[7] => ram_block3a59.PORTBADDR7
address_b[7] => ram_block3a60.PORTBADDR7
address_b[7] => ram_block3a61.PORTBADDR7
address_b[7] => ram_block3a62.PORTBADDR7
address_b[7] => ram_block3a63.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[8] => ram_block3a36.PORTBADDR8
address_b[8] => ram_block3a37.PORTBADDR8
address_b[8] => ram_block3a38.PORTBADDR8
address_b[8] => ram_block3a39.PORTBADDR8
address_b[8] => ram_block3a40.PORTBADDR8
address_b[8] => ram_block3a41.PORTBADDR8
address_b[8] => ram_block3a42.PORTBADDR8
address_b[8] => ram_block3a43.PORTBADDR8
address_b[8] => ram_block3a44.PORTBADDR8
address_b[8] => ram_block3a45.PORTBADDR8
address_b[8] => ram_block3a46.PORTBADDR8
address_b[8] => ram_block3a47.PORTBADDR8
address_b[8] => ram_block3a48.PORTBADDR8
address_b[8] => ram_block3a49.PORTBADDR8
address_b[8] => ram_block3a50.PORTBADDR8
address_b[8] => ram_block3a51.PORTBADDR8
address_b[8] => ram_block3a52.PORTBADDR8
address_b[8] => ram_block3a53.PORTBADDR8
address_b[8] => ram_block3a54.PORTBADDR8
address_b[8] => ram_block3a55.PORTBADDR8
address_b[8] => ram_block3a56.PORTBADDR8
address_b[8] => ram_block3a57.PORTBADDR8
address_b[8] => ram_block3a58.PORTBADDR8
address_b[8] => ram_block3a59.PORTBADDR8
address_b[8] => ram_block3a60.PORTBADDR8
address_b[8] => ram_block3a61.PORTBADDR8
address_b[8] => ram_block3a62.PORTBADDR8
address_b[8] => ram_block3a63.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
address_b[9] => ram_block3a36.PORTBADDR9
address_b[9] => ram_block3a37.PORTBADDR9
address_b[9] => ram_block3a38.PORTBADDR9
address_b[9] => ram_block3a39.PORTBADDR9
address_b[9] => ram_block3a40.PORTBADDR9
address_b[9] => ram_block3a41.PORTBADDR9
address_b[9] => ram_block3a42.PORTBADDR9
address_b[9] => ram_block3a43.PORTBADDR9
address_b[9] => ram_block3a44.PORTBADDR9
address_b[9] => ram_block3a45.PORTBADDR9
address_b[9] => ram_block3a46.PORTBADDR9
address_b[9] => ram_block3a47.PORTBADDR9
address_b[9] => ram_block3a48.PORTBADDR9
address_b[9] => ram_block3a49.PORTBADDR9
address_b[9] => ram_block3a50.PORTBADDR9
address_b[9] => ram_block3a51.PORTBADDR9
address_b[9] => ram_block3a52.PORTBADDR9
address_b[9] => ram_block3a53.PORTBADDR9
address_b[9] => ram_block3a54.PORTBADDR9
address_b[9] => ram_block3a55.PORTBADDR9
address_b[9] => ram_block3a56.PORTBADDR9
address_b[9] => ram_block3a57.PORTBADDR9
address_b[9] => ram_block3a58.PORTBADDR9
address_b[9] => ram_block3a59.PORTBADDR9
address_b[9] => ram_block3a60.PORTBADDR9
address_b[9] => ram_block3a61.PORTBADDR9
address_b[9] => ram_block3a62.PORTBADDR9
address_b[9] => ram_block3a63.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[10] => ram_block3a32.PORTBADDR10
address_b[10] => ram_block3a33.PORTBADDR10
address_b[10] => ram_block3a34.PORTBADDR10
address_b[10] => ram_block3a35.PORTBADDR10
address_b[10] => ram_block3a36.PORTBADDR10
address_b[10] => ram_block3a37.PORTBADDR10
address_b[10] => ram_block3a38.PORTBADDR10
address_b[10] => ram_block3a39.PORTBADDR10
address_b[10] => ram_block3a40.PORTBADDR10
address_b[10] => ram_block3a41.PORTBADDR10
address_b[10] => ram_block3a42.PORTBADDR10
address_b[10] => ram_block3a43.PORTBADDR10
address_b[10] => ram_block3a44.PORTBADDR10
address_b[10] => ram_block3a45.PORTBADDR10
address_b[10] => ram_block3a46.PORTBADDR10
address_b[10] => ram_block3a47.PORTBADDR10
address_b[10] => ram_block3a48.PORTBADDR10
address_b[10] => ram_block3a49.PORTBADDR10
address_b[10] => ram_block3a50.PORTBADDR10
address_b[10] => ram_block3a51.PORTBADDR10
address_b[10] => ram_block3a52.PORTBADDR10
address_b[10] => ram_block3a53.PORTBADDR10
address_b[10] => ram_block3a54.PORTBADDR10
address_b[10] => ram_block3a55.PORTBADDR10
address_b[10] => ram_block3a56.PORTBADDR10
address_b[10] => ram_block3a57.PORTBADDR10
address_b[10] => ram_block3a58.PORTBADDR10
address_b[10] => ram_block3a59.PORTBADDR10
address_b[10] => ram_block3a60.PORTBADDR10
address_b[10] => ram_block3a61.PORTBADDR10
address_b[10] => ram_block3a62.PORTBADDR10
address_b[10] => ram_block3a63.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[11] => ram_block3a32.PORTBADDR11
address_b[11] => ram_block3a33.PORTBADDR11
address_b[11] => ram_block3a34.PORTBADDR11
address_b[11] => ram_block3a35.PORTBADDR11
address_b[11] => ram_block3a36.PORTBADDR11
address_b[11] => ram_block3a37.PORTBADDR11
address_b[11] => ram_block3a38.PORTBADDR11
address_b[11] => ram_block3a39.PORTBADDR11
address_b[11] => ram_block3a40.PORTBADDR11
address_b[11] => ram_block3a41.PORTBADDR11
address_b[11] => ram_block3a42.PORTBADDR11
address_b[11] => ram_block3a43.PORTBADDR11
address_b[11] => ram_block3a44.PORTBADDR11
address_b[11] => ram_block3a45.PORTBADDR11
address_b[11] => ram_block3a46.PORTBADDR11
address_b[11] => ram_block3a47.PORTBADDR11
address_b[11] => ram_block3a48.PORTBADDR11
address_b[11] => ram_block3a49.PORTBADDR11
address_b[11] => ram_block3a50.PORTBADDR11
address_b[11] => ram_block3a51.PORTBADDR11
address_b[11] => ram_block3a52.PORTBADDR11
address_b[11] => ram_block3a53.PORTBADDR11
address_b[11] => ram_block3a54.PORTBADDR11
address_b[11] => ram_block3a55.PORTBADDR11
address_b[11] => ram_block3a56.PORTBADDR11
address_b[11] => ram_block3a57.PORTBADDR11
address_b[11] => ram_block3a58.PORTBADDR11
address_b[11] => ram_block3a59.PORTBADDR11
address_b[11] => ram_block3a60.PORTBADDR11
address_b[11] => ram_block3a61.PORTBADDR11
address_b[11] => ram_block3a62.PORTBADDR11
address_b[11] => ram_block3a63.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[12] => ram_block3a32.PORTBADDR12
address_b[12] => ram_block3a33.PORTBADDR12
address_b[12] => ram_block3a34.PORTBADDR12
address_b[12] => ram_block3a35.PORTBADDR12
address_b[12] => ram_block3a36.PORTBADDR12
address_b[12] => ram_block3a37.PORTBADDR12
address_b[12] => ram_block3a38.PORTBADDR12
address_b[12] => ram_block3a39.PORTBADDR12
address_b[12] => ram_block3a40.PORTBADDR12
address_b[12] => ram_block3a41.PORTBADDR12
address_b[12] => ram_block3a42.PORTBADDR12
address_b[12] => ram_block3a43.PORTBADDR12
address_b[12] => ram_block3a44.PORTBADDR12
address_b[12] => ram_block3a45.PORTBADDR12
address_b[12] => ram_block3a46.PORTBADDR12
address_b[12] => ram_block3a47.PORTBADDR12
address_b[12] => ram_block3a48.PORTBADDR12
address_b[12] => ram_block3a49.PORTBADDR12
address_b[12] => ram_block3a50.PORTBADDR12
address_b[12] => ram_block3a51.PORTBADDR12
address_b[12] => ram_block3a52.PORTBADDR12
address_b[12] => ram_block3a53.PORTBADDR12
address_b[12] => ram_block3a54.PORTBADDR12
address_b[12] => ram_block3a55.PORTBADDR12
address_b[12] => ram_block3a56.PORTBADDR12
address_b[12] => ram_block3a57.PORTBADDR12
address_b[12] => ram_block3a58.PORTBADDR12
address_b[12] => ram_block3a59.PORTBADDR12
address_b[12] => ram_block3a60.PORTBADDR12
address_b[12] => ram_block3a61.PORTBADDR12
address_b[12] => ram_block3a62.PORTBADDR12
address_b[12] => ram_block3a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_jsa:decode5.data[0]
address_b[13] => decode_c8a:rden_decode_b.data[0]
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => _.IN0
addressstall_a => ram_block3a0.PORTAADDRSTALL
addressstall_a => ram_block3a1.PORTAADDRSTALL
addressstall_a => ram_block3a2.PORTAADDRSTALL
addressstall_a => ram_block3a3.PORTAADDRSTALL
addressstall_a => ram_block3a4.PORTAADDRSTALL
addressstall_a => ram_block3a5.PORTAADDRSTALL
addressstall_a => ram_block3a6.PORTAADDRSTALL
addressstall_a => ram_block3a7.PORTAADDRSTALL
addressstall_a => ram_block3a8.PORTAADDRSTALL
addressstall_a => ram_block3a9.PORTAADDRSTALL
addressstall_a => ram_block3a10.PORTAADDRSTALL
addressstall_a => ram_block3a11.PORTAADDRSTALL
addressstall_a => ram_block3a12.PORTAADDRSTALL
addressstall_a => ram_block3a13.PORTAADDRSTALL
addressstall_a => ram_block3a14.PORTAADDRSTALL
addressstall_a => ram_block3a15.PORTAADDRSTALL
addressstall_a => ram_block3a16.PORTAADDRSTALL
addressstall_a => ram_block3a17.PORTAADDRSTALL
addressstall_a => ram_block3a18.PORTAADDRSTALL
addressstall_a => ram_block3a19.PORTAADDRSTALL
addressstall_a => ram_block3a20.PORTAADDRSTALL
addressstall_a => ram_block3a21.PORTAADDRSTALL
addressstall_a => ram_block3a22.PORTAADDRSTALL
addressstall_a => ram_block3a23.PORTAADDRSTALL
addressstall_a => ram_block3a24.PORTAADDRSTALL
addressstall_a => ram_block3a25.PORTAADDRSTALL
addressstall_a => ram_block3a26.PORTAADDRSTALL
addressstall_a => ram_block3a27.PORTAADDRSTALL
addressstall_a => ram_block3a28.PORTAADDRSTALL
addressstall_a => ram_block3a29.PORTAADDRSTALL
addressstall_a => ram_block3a30.PORTAADDRSTALL
addressstall_a => ram_block3a31.PORTAADDRSTALL
addressstall_a => ram_block3a32.PORTAADDRSTALL
addressstall_a => ram_block3a33.PORTAADDRSTALL
addressstall_a => ram_block3a34.PORTAADDRSTALL
addressstall_a => ram_block3a35.PORTAADDRSTALL
addressstall_a => ram_block3a36.PORTAADDRSTALL
addressstall_a => ram_block3a37.PORTAADDRSTALL
addressstall_a => ram_block3a38.PORTAADDRSTALL
addressstall_a => ram_block3a39.PORTAADDRSTALL
addressstall_a => ram_block3a40.PORTAADDRSTALL
addressstall_a => ram_block3a41.PORTAADDRSTALL
addressstall_a => ram_block3a42.PORTAADDRSTALL
addressstall_a => ram_block3a43.PORTAADDRSTALL
addressstall_a => ram_block3a44.PORTAADDRSTALL
addressstall_a => ram_block3a45.PORTAADDRSTALL
addressstall_a => ram_block3a46.PORTAADDRSTALL
addressstall_a => ram_block3a47.PORTAADDRSTALL
addressstall_a => ram_block3a48.PORTAADDRSTALL
addressstall_a => ram_block3a49.PORTAADDRSTALL
addressstall_a => ram_block3a50.PORTAADDRSTALL
addressstall_a => ram_block3a51.PORTAADDRSTALL
addressstall_a => ram_block3a52.PORTAADDRSTALL
addressstall_a => ram_block3a53.PORTAADDRSTALL
addressstall_a => ram_block3a54.PORTAADDRSTALL
addressstall_a => ram_block3a55.PORTAADDRSTALL
addressstall_a => ram_block3a56.PORTAADDRSTALL
addressstall_a => ram_block3a57.PORTAADDRSTALL
addressstall_a => ram_block3a58.PORTAADDRSTALL
addressstall_a => ram_block3a59.PORTAADDRSTALL
addressstall_a => ram_block3a60.PORTAADDRSTALL
addressstall_a => ram_block3a61.PORTAADDRSTALL
addressstall_a => ram_block3a62.PORTAADDRSTALL
addressstall_a => ram_block3a63.PORTAADDRSTALL
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clock0 => ram_block3a36.CLK0
clock0 => ram_block3a37.CLK0
clock0 => ram_block3a38.CLK0
clock0 => ram_block3a39.CLK0
clock0 => ram_block3a40.CLK0
clock0 => ram_block3a41.CLK0
clock0 => ram_block3a42.CLK0
clock0 => ram_block3a43.CLK0
clock0 => ram_block3a44.CLK0
clock0 => ram_block3a45.CLK0
clock0 => ram_block3a46.CLK0
clock0 => ram_block3a47.CLK0
clock0 => ram_block3a48.CLK0
clock0 => ram_block3a49.CLK0
clock0 => ram_block3a50.CLK0
clock0 => ram_block3a51.CLK0
clock0 => ram_block3a52.CLK0
clock0 => ram_block3a53.CLK0
clock0 => ram_block3a54.CLK0
clock0 => ram_block3a55.CLK0
clock0 => ram_block3a56.CLK0
clock0 => ram_block3a57.CLK0
clock0 => ram_block3a58.CLK0
clock0 => ram_block3a59.CLK0
clock0 => ram_block3a60.CLK0
clock0 => ram_block3a61.CLK0
clock0 => ram_block3a62.CLK0
clock0 => ram_block3a63.CLK0
clock0 => addr_store_a[0].CLK
clock0 => address_reg_a[0].CLK
clock0 => addrstall_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => ram_block3a32.CLK1
clock1 => ram_block3a33.CLK1
clock1 => ram_block3a34.CLK1
clock1 => ram_block3a35.CLK1
clock1 => ram_block3a36.CLK1
clock1 => ram_block3a37.CLK1
clock1 => ram_block3a38.CLK1
clock1 => ram_block3a39.CLK1
clock1 => ram_block3a40.CLK1
clock1 => ram_block3a41.CLK1
clock1 => ram_block3a42.CLK1
clock1 => ram_block3a43.CLK1
clock1 => ram_block3a44.CLK1
clock1 => ram_block3a45.CLK1
clock1 => ram_block3a46.CLK1
clock1 => ram_block3a47.CLK1
clock1 => ram_block3a48.CLK1
clock1 => ram_block3a49.CLK1
clock1 => ram_block3a50.CLK1
clock1 => ram_block3a51.CLK1
clock1 => ram_block3a52.CLK1
clock1 => ram_block3a53.CLK1
clock1 => ram_block3a54.CLK1
clock1 => ram_block3a55.CLK1
clock1 => ram_block3a56.CLK1
clock1 => ram_block3a57.CLK1
clock1 => ram_block3a58.CLK1
clock1 => ram_block3a59.CLK1
clock1 => ram_block3a60.CLK1
clock1 => ram_block3a61.CLK1
clock1 => ram_block3a62.CLK1
clock1 => ram_block3a63.CLK1
clock1 => address_reg_b[0].CLK
clocken0 => addr_store_a[0].IN1
clocken0 => addrstall_reg_a[0].IN0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
clocken0 => ram_block3a32.ENA0
clocken0 => ram_block3a33.ENA0
clocken0 => ram_block3a34.ENA0
clocken0 => ram_block3a35.ENA0
clocken0 => ram_block3a36.ENA0
clocken0 => ram_block3a37.ENA0
clocken0 => ram_block3a38.ENA0
clocken0 => ram_block3a39.ENA0
clocken0 => ram_block3a40.ENA0
clocken0 => ram_block3a41.ENA0
clocken0 => ram_block3a42.ENA0
clocken0 => ram_block3a43.ENA0
clocken0 => ram_block3a44.ENA0
clocken0 => ram_block3a45.ENA0
clocken0 => ram_block3a46.ENA0
clocken0 => ram_block3a47.ENA0
clocken0 => ram_block3a48.ENA0
clocken0 => ram_block3a49.ENA0
clocken0 => ram_block3a50.ENA0
clocken0 => ram_block3a51.ENA0
clocken0 => ram_block3a52.ENA0
clocken0 => ram_block3a53.ENA0
clocken0 => ram_block3a54.ENA0
clocken0 => ram_block3a55.ENA0
clocken0 => ram_block3a56.ENA0
clocken0 => ram_block3a57.ENA0
clocken0 => ram_block3a58.ENA0
clocken0 => ram_block3a59.ENA0
clocken0 => ram_block3a60.ENA0
clocken0 => ram_block3a61.ENA0
clocken0 => ram_block3a62.ENA0
clocken0 => ram_block3a63.ENA0
clocken0 => address_reg_a[0].ENA
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a32.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a33.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a34.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a35.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a36.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a37.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a38.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a39.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[8] => ram_block3a40.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[9] => ram_block3a41.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[10] => ram_block3a42.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[11] => ram_block3a43.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[12] => ram_block3a44.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[13] => ram_block3a45.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[14] => ram_block3a46.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[15] => ram_block3a47.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[16] => ram_block3a48.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[17] => ram_block3a49.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[18] => ram_block3a50.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[19] => ram_block3a51.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[20] => ram_block3a52.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[21] => ram_block3a53.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[22] => ram_block3a54.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[23] => ram_block3a55.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[24] => ram_block3a56.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[25] => ram_block3a57.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[26] => ram_block3a58.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[27] => ram_block3a59.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[28] => ram_block3a60.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[29] => ram_block3a61.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[30] => ram_block3a62.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_a[31] => ram_block3a63.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a32.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a33.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a34.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a35.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a36.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a37.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a38.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a39.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a40.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a41.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a42.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a43.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a44.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a45.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a46.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a47.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[16] => ram_block3a48.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[17] => ram_block3a49.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[18] => ram_block3a50.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[19] => ram_block3a51.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[20] => ram_block3a52.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[21] => ram_block3a53.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[22] => ram_block3a54.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[23] => ram_block3a55.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[24] => ram_block3a56.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[25] => ram_block3a57.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[26] => ram_block3a58.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[27] => ram_block3a59.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[28] => ram_block3a60.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[29] => ram_block3a61.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[30] => ram_block3a62.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
data_b[31] => ram_block3a63.PORTBDATAIN
q_a[0] <= mux_gob:mux6.result[0]
q_a[1] <= mux_gob:mux6.result[1]
q_a[2] <= mux_gob:mux6.result[2]
q_a[3] <= mux_gob:mux6.result[3]
q_a[4] <= mux_gob:mux6.result[4]
q_a[5] <= mux_gob:mux6.result[5]
q_a[6] <= mux_gob:mux6.result[6]
q_a[7] <= mux_gob:mux6.result[7]
q_a[8] <= mux_gob:mux6.result[8]
q_a[9] <= mux_gob:mux6.result[9]
q_a[10] <= mux_gob:mux6.result[10]
q_a[11] <= mux_gob:mux6.result[11]
q_a[12] <= mux_gob:mux6.result[12]
q_a[13] <= mux_gob:mux6.result[13]
q_a[14] <= mux_gob:mux6.result[14]
q_a[15] <= mux_gob:mux6.result[15]
q_a[16] <= mux_gob:mux6.result[16]
q_a[17] <= mux_gob:mux6.result[17]
q_a[18] <= mux_gob:mux6.result[18]
q_a[19] <= mux_gob:mux6.result[19]
q_a[20] <= mux_gob:mux6.result[20]
q_a[21] <= mux_gob:mux6.result[21]
q_a[22] <= mux_gob:mux6.result[22]
q_a[23] <= mux_gob:mux6.result[23]
q_a[24] <= mux_gob:mux6.result[24]
q_a[25] <= mux_gob:mux6.result[25]
q_a[26] <= mux_gob:mux6.result[26]
q_a[27] <= mux_gob:mux6.result[27]
q_a[28] <= mux_gob:mux6.result[28]
q_a[29] <= mux_gob:mux6.result[29]
q_a[30] <= mux_gob:mux6.result[30]
q_a[31] <= mux_gob:mux6.result[31]
q_b[0] <= mux_gob:mux7.result[0]
q_b[1] <= mux_gob:mux7.result[1]
q_b[2] <= mux_gob:mux7.result[2]
q_b[3] <= mux_gob:mux7.result[3]
q_b[4] <= mux_gob:mux7.result[4]
q_b[5] <= mux_gob:mux7.result[5]
q_b[6] <= mux_gob:mux7.result[6]
q_b[7] <= mux_gob:mux7.result[7]
q_b[8] <= mux_gob:mux7.result[8]
q_b[9] <= mux_gob:mux7.result[9]
q_b[10] <= mux_gob:mux7.result[10]
q_b[11] <= mux_gob:mux7.result[11]
q_b[12] <= mux_gob:mux7.result[12]
q_b[13] <= mux_gob:mux7.result[13]
q_b[14] <= mux_gob:mux7.result[14]
q_b[15] <= mux_gob:mux7.result[15]
q_b[16] <= mux_gob:mux7.result[16]
q_b[17] <= mux_gob:mux7.result[17]
q_b[18] <= mux_gob:mux7.result[18]
q_b[19] <= mux_gob:mux7.result[19]
q_b[20] <= mux_gob:mux7.result[20]
q_b[21] <= mux_gob:mux7.result[21]
q_b[22] <= mux_gob:mux7.result[22]
q_b[23] <= mux_gob:mux7.result[23]
q_b[24] <= mux_gob:mux7.result[24]
q_b[25] <= mux_gob:mux7.result[25]
q_b[26] <= mux_gob:mux7.result[26]
q_b[27] <= mux_gob:mux7.result[27]
q_b[28] <= mux_gob:mux7.result[28]
q_b[29] <= mux_gob:mux7.result[29]
q_b[30] <= mux_gob:mux7.result[30]
q_b[31] <= mux_gob:mux7.result[31]
wren_a => decode_jsa:decode4.enable
wren_b => decode_jsa:decode5.enable


|top|ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|decode_jsa:decode4
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|decode_jsa:decode5
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|decode_c8a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|mux_gob:mux6
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top|ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|altsyncram_vnc2:altsyncram1|mux_gob:mux7
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top|ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => ram_rom_addr_reg[8].CLK
raw_tck => ram_rom_addr_reg[9].CLK
raw_tck => ram_rom_addr_reg[10].CLK
raw_tck => ram_rom_addr_reg[11].CLK
raw_tck => ram_rom_addr_reg[12].CLK
raw_tck => ram_rom_addr_reg[13].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[0] => ram_rom_addr_reg[8].ACLR
ir_in[0] => ram_rom_addr_reg[9].ACLR
ir_in[0] => ram_rom_addr_reg[10].ACLR
ir_in[0] => ram_rom_addr_reg[11].ACLR
ir_in[0] => ram_rom_addr_reg[12].ACLR
ir_in[0] => ram_rom_addr_reg[13].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|top|ram:u28|altsyncram:altsyncram_component|altsyncram_p3h1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|tristate:u29
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u30
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u31
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u32
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u33
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u34
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u35
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u36
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u37
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u38
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u39
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u40
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u41
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u42
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|tristate:u43
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|in_port:u44
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1
port_pins[8] => port_pins[8].IN1
port_pins[9] => port_pins[9].IN1
port_pins[10] => port_pins[10].IN1
port_pins[11] => port_pins[11].IN1
port_pins[12] => port_pins[12].IN1
port_pins[13] => port_pins[13].IN1
port_pins[14] => port_pins[14].IN1
port_pins[15] => port_pins[15].IN1
port_pins[16] => port_pins[16].IN1
port_pins[17] => port_pins[17].IN1


|top|in_port:u44|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u45
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => bus[15].IN1
bus[16] => bus[16].IN1
bus[17] => bus[17].IN1
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2
port_pins[15] <= synchronizer:u2.port2
port_pins[16] <= synchronizer:u2.port2
port_pins[17] <= synchronizer:u2.port2


|top|out_port:u45|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u45|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u46
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2


|top|out_port:u46|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u46|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|hexdigit:u47
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|hexdigit:u48
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|hexdigit:u49
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|hexdigit:u50
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u51
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => bus[15].IN1
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2
port_pins[15] <= synchronizer:u2.port2


|top|out_port:u51|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u51|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|hexdigit:u52
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|hexdigit:u53
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|hexdigit:u54
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|hexdigit:u55
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u56
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => bus[15].IN1
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2
port_pins[15] <= synchronizer:u2.port2


|top|out_port:u56|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u56|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|timer:u57
clock => clock.IN1
clock_8_1k => clock_8_1k.IN1
clock_valid => timer_out[0]~reg0.ENA
clock_valid => timer_out[1]~reg0.ENA
clock_valid => timer_out[2]~reg0.ENA
clock_valid => timer_out[3]~reg0.ENA
clock_valid => timer_out[4]~reg0.ENA
clock_valid => timer_out[5]~reg0.ENA
clock_valid => timer_out[6]~reg0.ENA
clock_valid => timer_out[7]~reg0.ENA
clock_valid => timer_out[8]~reg0.ENA
clock_valid => timer_out[9]~reg0.ENA
clock_valid => timer_out[10]~reg0.ENA
clock_valid => timer_out[11]~reg0.ENA
clock_valid => timer_out[12]~reg0.ENA
clock_valid => timer_out[13]~reg0.ENA
clock_valid => timer_out[14]~reg0.ENA
clock_valid => timer_out[15]~reg0.ENA
clock_valid => timer_out[16]~reg0.ENA
clock_valid => timer_out[17]~reg0.ENA
clock_valid => timer_out[18]~reg0.ENA
clock_valid => timer_out[19]~reg0.ENA
clock_valid => timer_out[20]~reg0.ENA
clock_valid => timer_out[21]~reg0.ENA
clock_valid => timer_out[22]~reg0.ENA
clock_valid => timer_out[23]~reg0.ENA
clock_valid => timer_out[24]~reg0.ENA
clock_valid => timer_out[25]~reg0.ENA
clock_valid => timer_out[26]~reg0.ENA
clock_valid => timer_out[27]~reg0.ENA
clock_valid => timer_out[28]~reg0.ENA
clock_valid => timer_out[29]~reg0.ENA
clock_valid => timer_out[30]~reg0.ENA
clock_valid => timer_out[31]~reg0.ENA
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
reset => timer_out.OUTPUTSELECT
timer_out[0] <= timer_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[1] <= timer_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[2] <= timer_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[3] <= timer_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[4] <= timer_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[5] <= timer_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[6] <= timer_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[7] <= timer_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[8] <= timer_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[9] <= timer_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[10] <= timer_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[11] <= timer_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[12] <= timer_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[13] <= timer_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[14] <= timer_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[15] <= timer_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[16] <= timer_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[17] <= timer_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[18] <= timer_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[19] <= timer_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[20] <= timer_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[21] <= timer_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[22] <= timer_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[23] <= timer_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[24] <= timer_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[25] <= timer_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[26] <= timer_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[27] <= timer_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[28] <= timer_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[29] <= timer_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[30] <= timer_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
timer_out[31] <= timer_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|timer:u57|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u58
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1
port_pins[8] => port_pins[8].IN1
port_pins[9] => port_pins[9].IN1
port_pins[10] => port_pins[10].IN1
port_pins[11] => port_pins[11].IN1
port_pins[12] => port_pins[12].IN1
port_pins[13] => port_pins[13].IN1
port_pins[14] => port_pins[14].IN1
port_pins[15] => port_pins[15].IN1
port_pins[16] => port_pins[16].IN1
port_pins[17] => port_pins[17].IN1
port_pins[18] => port_pins[18].IN1
port_pins[19] => port_pins[19].IN1
port_pins[20] => port_pins[20].IN1
port_pins[21] => port_pins[21].IN1
port_pins[22] => port_pins[22].IN1
port_pins[23] => port_pins[23].IN1
port_pins[24] => port_pins[24].IN1
port_pins[25] => port_pins[25].IN1
port_pins[26] => port_pins[26].IN1
port_pins[27] => port_pins[27].IN1
port_pins[28] => port_pins[28].IN1
port_pins[29] => port_pins[29].IN1
port_pins[30] => port_pins[30].IN1
port_pins[31] => port_pins[31].IN1


|top|in_port:u58|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|lcd:u59
clock_1_6m => lcd_response~reg0.CLK
clock_1_6m => lcd_data_in[7].CLK
clock_1_6m => lcd_data_out[0].CLK
clock_1_6m => lcd_data_out[1].CLK
clock_1_6m => lcd_data_out[2].CLK
clock_1_6m => lcd_data_out[3].CLK
clock_1_6m => lcd_data_out[4].CLK
clock_1_6m => lcd_data_out[5].CLK
clock_1_6m => lcd_data_out[6].CLK
clock_1_6m => lcd_data_out[7].CLK
clock_1_6m => LCD_RW~reg0.CLK
clock_1_6m => LCD_RS~reg0.CLK
clock_1_6m => LCD_EN~reg0.CLK
clock_1_6m => timer[0].CLK
clock_1_6m => timer[1].CLK
clock_1_6m => timer[2].CLK
clock_1_6m => timer[3].CLK
clock_1_6m => timer[4].CLK
clock_1_6m => timer[5].CLK
clock_1_6m => timer[6].CLK
clock_1_6m => timer[7].CLK
clock_1_6m => timer[8].CLK
clock_1_6m => timer[9].CLK
clock_1_6m => timer[10].CLK
clock_1_6m => timer[11].CLK
clock_1_6m => timer[12].CLK
clock_1_6m => timer[13].CLK
clock_1_6m => timer[14].CLK
clock_1_6m => timer[15].CLK
clock_1_6m => timer[16].CLK
clock_1_6m => state~1.DATAIN
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => LCD_EN~reg0.ENA
clock_valid => LCD_RS~reg0.ENA
clock_valid => LCD_RW~reg0.ENA
clock_valid => lcd_data_out[7].ENA
clock_valid => lcd_data_out[6].ENA
clock_valid => lcd_data_out[5].ENA
clock_valid => lcd_data_out[4].ENA
clock_valid => lcd_data_out[3].ENA
clock_valid => lcd_data_out[2].ENA
clock_valid => lcd_data_out[1].ENA
clock_valid => lcd_data_out[0].ENA
clock_valid => lcd_data_in[7].ENA
clock_valid => lcd_response~reg0.ENA
clock_valid => timer[0].ENA
clock_valid => timer[1].ENA
clock_valid => timer[2].ENA
clock_valid => timer[3].ENA
clock_valid => timer[4].ENA
clock_valid => timer[5].ENA
clock_valid => timer[6].ENA
clock_valid => timer[7].ENA
clock_valid => timer[8].ENA
clock_valid => timer[9].ENA
clock_valid => timer[10].ENA
clock_valid => timer[11].ENA
clock_valid => timer[12].ENA
clock_valid => timer[13].ENA
clock_valid => timer[14].ENA
clock_valid => timer[15].ENA
clock_valid => timer[16].ENA
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
reset_1_6m => state.OUTPUTSELECT
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_DATA[0] <> LCD_DATA[0]
LCD_DATA[1] <> LCD_DATA[1]
LCD_DATA[2] <> LCD_DATA[2]
LCD_DATA[3] <> LCD_DATA[3]
LCD_DATA[4] <> LCD_DATA[4]
LCD_DATA[5] <> LCD_DATA[5]
LCD_DATA[6] <> LCD_DATA[6]
LCD_DATA[7] <> LCD_DATA[7]
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= LCD_RW~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_command => next_state.state_cursor1.DATAB
lcd_command => Selector12.IN3
lcd_command => Selector10.IN1
lcd_command => Selector8.IN2
lcd_response <= lcd_response~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_x[0] => Selector20.IN3
lcd_x[1] => Selector19.IN3
lcd_x[2] => Selector18.IN4
lcd_x[3] => Selector17.IN4
lcd_y => Selector14.IN2
lcd_ascii[0] => Selector20.IN4
lcd_ascii[1] => Selector19.IN4
lcd_ascii[2] => Selector18.IN5
lcd_ascii[3] => Selector17.IN5
lcd_ascii[4] => Selector16.IN4
lcd_ascii[5] => Selector15.IN4
lcd_ascii[6] => Selector14.IN3
lcd_ascii[7] => Selector13.IN3


|top|out_port:u60
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u60|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u60|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u61
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u61|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u62
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2


|top|out_port:u62|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u62|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u63
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u63|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u63|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u64
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2


|top|out_port:u64|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u64|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ps2_keyboard:u65
clock_25m => clock_25m.IN2
clock_valid => clock_valid.IN2
reset_25m => reset_25m.IN1
PS2_CLK => PS2_CLK.IN1
PS2_DAT => PS2_DAT.IN1
ps2_command => Selector2.IN1
ps2_command => Selector1.IN2
ps2_command => Selector0.IN3
ps2_response_sync <= ps2_response_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_pressed_sync <= ps2_pressed_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_ascii_sync[0] <= ps2_ascii_sync[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_ascii_sync[1] <= ps2_ascii_sync[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_ascii_sync[2] <= ps2_ascii_sync[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_ascii_sync[3] <= ps2_ascii_sync[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_ascii_sync[4] <= ps2_ascii_sync[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_ascii_sync[5] <= ps2_ascii_sync[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_ascii_sync[6] <= ps2_ascii_sync[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_ascii_sync[7] <= ps2_ascii_sync[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ps2_keyboard:u65|keyboard_ram:u1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
addressstall_a => addressstall_a.IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a


|top|ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component
wren_a => altsyncram_88d1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_88d1:auto_generated.data_a[0]
data_a[1] => altsyncram_88d1:auto_generated.data_a[1]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_88d1:auto_generated.address_a[0]
address_a[1] => altsyncram_88d1:auto_generated.address_a[1]
address_a[2] => altsyncram_88d1:auto_generated.address_a[2]
address_a[3] => altsyncram_88d1:auto_generated.address_a[3]
address_a[4] => altsyncram_88d1:auto_generated.address_a[4]
address_a[5] => altsyncram_88d1:auto_generated.address_a[5]
address_a[6] => altsyncram_88d1:auto_generated.address_a[6]
address_a[7] => altsyncram_88d1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => altsyncram_88d1:auto_generated.addressstall_a
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_88d1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_88d1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_88d1:auto_generated.q_a[0]
q_a[1] <= altsyncram_88d1:auto_generated.q_a[1]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ps2_keyboard:u65|keyboard_ram:u1|altsyncram:altsyncram_component|altsyncram_88d1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
addressstall_a => ram_block1a0.PORTAADDRSTALL
addressstall_a => ram_block1a1.PORTAADDRSTALL
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE


|top|ps2_keyboard:u65|scancode2ascii:u2
scan_code[0] => Decoder0.IN7
scan_code[1] => Decoder0.IN6
scan_code[2] => Decoder0.IN5
scan_code[3] => Decoder0.IN4
scan_code[4] => Decoder0.IN3
scan_code[5] => Decoder0.IN2
scan_code[6] => Decoder0.IN1
scan_code[7] => Decoder0.IN0
lowercase[0] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
lowercase[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
lowercase[2] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
lowercase[3] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
lowercase[4] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
lowercase[5] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
lowercase[6] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
lowercase[7] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
uppercase[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
uppercase[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
uppercase[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
uppercase[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
uppercase[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
uppercase[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
uppercase[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
uppercase[7] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE


|top|ps2_keyboard:u65|ps2_serial:u3
clock_25m => clock_25m.IN1
clock_valid => buf_in.OUTPUTSELECT
clock_valid => buf_in.OUTPUTSELECT
clock_valid => buf_in.OUTPUTSELECT
clock_valid => buf_in.OUTPUTSELECT
clock_valid => buf_in.OUTPUTSELECT
clock_valid => buf_in.OUTPUTSELECT
clock_valid => buf_in.OUTPUTSELECT
clock_valid => buf_in.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => next_active_state.OUTPUTSELECT
clock_valid => next_active_state.OUTPUTSELECT
clock_valid => next_active_state.OUTPUTSELECT
clock_valid => next_active_state.OUTPUTSELECT
clock_valid => next_active_state.OUTPUTSELECT
clock_valid => next_active_state.OUTPUTSELECT
clock_valid => next_active_state.OUTPUTSELECT
clock_valid => next_active_state.OUTPUTSELECT
clock_valid => next_active_state.OUTPUTSELECT
clock_valid => next_active_state.OUTPUTSELECT
clock_valid => next_active_state.OUTPUTSELECT
clock_valid => consumer_state.OUTPUTSELECT
clock_valid => consumer_state.OUTPUTSELECT
clock_valid => consumer_state.OUTPUTSELECT
clock_valid => consumer_state.OUTPUTSELECT
clock_valid => ps2_clk_history[0].ENA
clock_valid => ps2_clk_history[1].ENA
clock_valid => ps2_clk_history[2].ENA
clock_valid => ps2_clk_history[3].ENA
clock_valid => ps2_clk_history[4].ENA
clock_valid => ps2_clk_history[5].ENA
clock_valid => ps2_clk_history[6].ENA
clock_valid => ps2_clk_history[7].ENA
reset_25m => reset_25m.IN1
PS2_CLK => ps2_clk_sync.DATAIN
PS2_DAT => ps2_dat_sync.DATAIN
PS2_DAT => Selector3.IN4
PS2_DAT => next_active_state_in.state_data0.DATAB
ack => Selector2.IN1
ack => Selector1.IN2
ack => Selector0.IN2
data[0] <= ps2_serial_buf:u1.port7
data[1] <= ps2_serial_buf:u1.port7
data[2] <= ps2_serial_buf:u1.port7
data[3] <= ps2_serial_buf:u1.port7
data[4] <= ps2_serial_buf:u1.port7
data[5] <= ps2_serial_buf:u1.port7
data[6] <= ps2_serial_buf:u1.port7
data[7] <= ps2_serial_buf:u1.port7
valid <= valid.DB_MAX_OUTPUT_PORT_TYPE


|top|ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|top|ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component
data[0] => scfifo_e931:auto_generated.data[0]
data[1] => scfifo_e931:auto_generated.data[1]
data[2] => scfifo_e931:auto_generated.data[2]
data[3] => scfifo_e931:auto_generated.data[3]
data[4] => scfifo_e931:auto_generated.data[4]
data[5] => scfifo_e931:auto_generated.data[5]
data[6] => scfifo_e931:auto_generated.data[6]
data[7] => scfifo_e931:auto_generated.data[7]
q[0] <= scfifo_e931:auto_generated.q[0]
q[1] <= scfifo_e931:auto_generated.q[1]
q[2] <= scfifo_e931:auto_generated.q[2]
q[3] <= scfifo_e931:auto_generated.q[3]
q[4] <= scfifo_e931:auto_generated.q[4]
q[5] <= scfifo_e931:auto_generated.q[5]
q[6] <= scfifo_e931:auto_generated.q[6]
q[7] <= scfifo_e931:auto_generated.q[7]
wrreq => scfifo_e931:auto_generated.wrreq
rdreq => scfifo_e931:auto_generated.rdreq
clock => scfifo_e931:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_e931:auto_generated.sclr
empty <= scfifo_e931:auto_generated.empty
full <= scfifo_e931:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>


|top|ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated
clock => a_dpfifo_1131:dpfifo.clock
data[0] => a_dpfifo_1131:dpfifo.data[0]
data[1] => a_dpfifo_1131:dpfifo.data[1]
data[2] => a_dpfifo_1131:dpfifo.data[2]
data[3] => a_dpfifo_1131:dpfifo.data[3]
data[4] => a_dpfifo_1131:dpfifo.data[4]
data[5] => a_dpfifo_1131:dpfifo.data[5]
data[6] => a_dpfifo_1131:dpfifo.data[6]
data[7] => a_dpfifo_1131:dpfifo.data[7]
empty <= a_dpfifo_1131:dpfifo.empty
full <= a_dpfifo_1131:dpfifo.full
q[0] <= a_dpfifo_1131:dpfifo.q[0]
q[1] <= a_dpfifo_1131:dpfifo.q[1]
q[2] <= a_dpfifo_1131:dpfifo.q[2]
q[3] <= a_dpfifo_1131:dpfifo.q[3]
q[4] <= a_dpfifo_1131:dpfifo.q[4]
q[5] <= a_dpfifo_1131:dpfifo.q[5]
q[6] <= a_dpfifo_1131:dpfifo.q[6]
q[7] <= a_dpfifo_1131:dpfifo.q[7]
rdreq => a_dpfifo_1131:dpfifo.rreq
sclr => a_dpfifo_1131:dpfifo.sclr
wrreq => a_dpfifo_1131:dpfifo.wreq


|top|ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo
clock => altsyncram_3b81:FIFOram.clock0
clock => cntr_t9b:rd_ptr_msb.clock
clock => cntr_aa7:usedw_counter.clock
clock => cntr_u9b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_3b81:FIFOram.data_a[0]
data[1] => altsyncram_3b81:FIFOram.data_a[1]
data[2] => altsyncram_3b81:FIFOram.data_a[2]
data[3] => altsyncram_3b81:FIFOram.data_a[3]
data[4] => altsyncram_3b81:FIFOram.data_a[4]
data[5] => altsyncram_3b81:FIFOram.data_a[5]
data[6] => altsyncram_3b81:FIFOram.data_a[6]
data[7] => altsyncram_3b81:FIFOram.data_a[7]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_3b81:FIFOram.q_b[0]
q[1] <= altsyncram_3b81:FIFOram.q_b[1]
q[2] <= altsyncram_3b81:FIFOram.q_b[2]
q[3] <= altsyncram_3b81:FIFOram.q_b[3]
q[4] <= altsyncram_3b81:FIFOram.q_b[4]
q[5] <= altsyncram_3b81:FIFOram.q_b[5]
q[6] <= altsyncram_3b81:FIFOram.q_b[6]
q[7] <= altsyncram_3b81:FIFOram.q_b[7]
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_t9b:rd_ptr_msb.sclr
sclr => cntr_aa7:usedw_counter.sclr
sclr => cntr_u9b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
wreq => valid_wreq.IN0


|top|ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|altsyncram_3b81:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top|ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cmpr_is8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|top|ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cmpr_is8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|top|ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_t9b:rd_ptr_msb
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_aa7:usedw_counter
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB


|top|ps2_keyboard:u65|ps2_serial:u3|ps2_serial_buf:u1|scfifo:scfifo_component|scfifo_e931:auto_generated|a_dpfifo_1131:dpfifo|cntr_u9b:wr_ptr
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|out_port:u66
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u66|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u66|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u67
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u67|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u68
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u68|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u69
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1


|top|in_port:u69|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sdram:u70
osc_50 => osc_50.IN1
clock_195k => clock_195k.IN1
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => sdram_data_read[3]~reg0.ENA
clock_valid => sdram_data_read[2]~reg0.ENA
clock_valid => sdram_data_read[1]~reg0.ENA
clock_valid => sdram_data_read[0]~reg0.ENA
clock_valid => clock_195k_sync_last1.ENA
clock_valid => clock_195k_sync_last.ENA
clock_valid => sdram_data_read[4]~reg0.ENA
clock_valid => sdram_data_read[5]~reg0.ENA
clock_valid => sdram_data_read[6]~reg0.ENA
clock_valid => sdram_data_read[7]~reg0.ENA
clock_valid => sdram_data_read[8]~reg0.ENA
clock_valid => sdram_data_read[9]~reg0.ENA
clock_valid => sdram_data_read[10]~reg0.ENA
clock_valid => sdram_data_read[11]~reg0.ENA
clock_valid => sdram_data_read[12]~reg0.ENA
clock_valid => sdram_data_read[13]~reg0.ENA
clock_valid => sdram_data_read[14]~reg0.ENA
clock_valid => sdram_data_read[15]~reg0.ENA
clock_valid => sdram_data_read[16]~reg0.ENA
clock_valid => sdram_data_read[17]~reg0.ENA
clock_valid => sdram_data_read[18]~reg0.ENA
clock_valid => sdram_data_read[19]~reg0.ENA
clock_valid => sdram_data_read[20]~reg0.ENA
clock_valid => sdram_data_read[21]~reg0.ENA
clock_valid => sdram_data_read[22]~reg0.ENA
clock_valid => sdram_data_read[23]~reg0.ENA
clock_valid => sdram_data_read[24]~reg0.ENA
clock_valid => sdram_data_read[25]~reg0.ENA
clock_valid => sdram_data_read[26]~reg0.ENA
clock_valid => sdram_data_read[27]~reg0.ENA
clock_valid => sdram_data_read[28]~reg0.ENA
clock_valid => sdram_data_read[29]~reg0.ENA
clock_valid => sdram_data_read[30]~reg0.ENA
clock_valid => sdram_data_read[31]~reg0.ENA
clock_valid => initialized.ENA
clock_valid => sdram_response~reg0.ENA
clock_valid => refresh_needed[0].ENA
clock_valid => refresh_needed[1].ENA
clock_valid => refresh_needed[2].ENA
clock_valid => refresh_needed[3].ENA
clock_valid => refresh_needed[4].ENA
reset_50m => always1.IN1
sdram_command => next_state.DATAA
sdram_command => next_state.OUTPUTSELECT
sdram_command => next_state.OUTPUTSELECT
sdram_command => next_state.DATAA
sdram_response <= sdram_response~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_write => next_state.DATAA
sdram_write => next_state.DATAA
sdram_address[0] => Selector14.IN4
sdram_address[1] => Selector13.IN4
sdram_address[2] => Selector12.IN4
sdram_address[3] => Selector11.IN4
sdram_address[4] => Selector10.IN4
sdram_address[5] => Selector9.IN4
sdram_address[6] => Selector8.IN4
sdram_address[7] => Selector7.IN4
sdram_address[8] => Selector6.IN4
sdram_address[9] => Selector5.IN4
sdram_address[10] => Selector14.IN3
sdram_address[11] => Selector13.IN3
sdram_address[12] => Selector12.IN3
sdram_address[13] => Selector11.IN3
sdram_address[14] => Selector10.IN3
sdram_address[15] => Selector9.IN3
sdram_address[16] => Selector8.IN3
sdram_address[17] => Selector7.IN3
sdram_address[18] => Selector6.IN3
sdram_address[19] => Selector5.IN3
sdram_address[20] => Selector4.IN4
sdram_address[21] => DRAM_ADDR.DATAA
sdram_address[22] => DRAM_ADDR.DATAA
sdram_address[23] => DRAM_BA.DATAA
sdram_address[24] => DRAM_BA.DATAA
sdram_data_write[0] => DRAM_DQ[0].DATAIN
sdram_data_write[1] => DRAM_DQ[1].DATAIN
sdram_data_write[2] => DRAM_DQ[2].DATAIN
sdram_data_write[3] => DRAM_DQ[3].DATAIN
sdram_data_write[4] => DRAM_DQ[4].DATAIN
sdram_data_write[5] => DRAM_DQ[5].DATAIN
sdram_data_write[6] => DRAM_DQ[6].DATAIN
sdram_data_write[7] => DRAM_DQ[7].DATAIN
sdram_data_write[8] => DRAM_DQ[8].DATAIN
sdram_data_write[9] => DRAM_DQ[9].DATAIN
sdram_data_write[10] => DRAM_DQ[10].DATAIN
sdram_data_write[11] => DRAM_DQ[11].DATAIN
sdram_data_write[12] => DRAM_DQ[12].DATAIN
sdram_data_write[13] => DRAM_DQ[13].DATAIN
sdram_data_write[14] => DRAM_DQ[14].DATAIN
sdram_data_write[15] => DRAM_DQ[15].DATAIN
sdram_data_write[16] => DRAM_DQ[16].DATAIN
sdram_data_write[17] => DRAM_DQ[17].DATAIN
sdram_data_write[18] => DRAM_DQ[18].DATAIN
sdram_data_write[19] => DRAM_DQ[19].DATAIN
sdram_data_write[20] => DRAM_DQ[20].DATAIN
sdram_data_write[21] => DRAM_DQ[21].DATAIN
sdram_data_write[22] => DRAM_DQ[22].DATAIN
sdram_data_write[23] => DRAM_DQ[23].DATAIN
sdram_data_write[24] => DRAM_DQ[24].DATAIN
sdram_data_write[25] => DRAM_DQ[25].DATAIN
sdram_data_write[26] => DRAM_DQ[26].DATAIN
sdram_data_write[27] => DRAM_DQ[27].DATAIN
sdram_data_write[28] => DRAM_DQ[28].DATAIN
sdram_data_write[29] => DRAM_DQ[29].DATAIN
sdram_data_write[30] => DRAM_DQ[30].DATAIN
sdram_data_write[31] => DRAM_DQ[31].DATAIN
sdram_data_read[0] <= sdram_data_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[1] <= sdram_data_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[2] <= sdram_data_read[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[3] <= sdram_data_read[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[4] <= sdram_data_read[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[5] <= sdram_data_read[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[6] <= sdram_data_read[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[7] <= sdram_data_read[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[8] <= sdram_data_read[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[9] <= sdram_data_read[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[10] <= sdram_data_read[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[11] <= sdram_data_read[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[12] <= sdram_data_read[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[13] <= sdram_data_read[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[14] <= sdram_data_read[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[15] <= sdram_data_read[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[16] <= sdram_data_read[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[17] <= sdram_data_read[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[18] <= sdram_data_read[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[19] <= sdram_data_read[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[20] <= sdram_data_read[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[21] <= sdram_data_read[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[22] <= sdram_data_read[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[23] <= sdram_data_read[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[24] <= sdram_data_read[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[25] <= sdram_data_read[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[26] <= sdram_data_read[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[27] <= sdram_data_read[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[28] <= sdram_data_read[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[29] <= sdram_data_read[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[30] <= sdram_data_read[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_read[31] <= sdram_data_read[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[0] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= DRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] <= DRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] <= DRAM_BA.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] <= DRAM_BA.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= <GND>
DRAM_RAS_N <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
DRAM_WE_N <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= <VCC>
DRAM_CLK <= osc_50.DB_MAX_OUTPUT_PORT_TYPE
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_DQ[16] <> DRAM_DQ[16]
DRAM_DQ[17] <> DRAM_DQ[17]
DRAM_DQ[18] <> DRAM_DQ[18]
DRAM_DQ[19] <> DRAM_DQ[19]
DRAM_DQ[20] <> DRAM_DQ[20]
DRAM_DQ[21] <> DRAM_DQ[21]
DRAM_DQ[22] <> DRAM_DQ[22]
DRAM_DQ[23] <> DRAM_DQ[23]
DRAM_DQ[24] <> DRAM_DQ[24]
DRAM_DQ[25] <> DRAM_DQ[25]
DRAM_DQ[26] <> DRAM_DQ[26]
DRAM_DQ[27] <> DRAM_DQ[27]
DRAM_DQ[28] <> DRAM_DQ[28]
DRAM_DQ[29] <> DRAM_DQ[29]
DRAM_DQ[30] <> DRAM_DQ[30]
DRAM_DQ[31] <> DRAM_DQ[31]
DRAM_DQM[0] <= <GND>
DRAM_DQM[1] <= <GND>
DRAM_DQM[2] <= <GND>
DRAM_DQM[3] <= <GND>


|top|sdram:u70|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u71
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u71|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u71|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u72
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u72|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u73
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u73|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u73|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u74
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => bus[15].IN1
bus[16] => bus[16].IN1
bus[17] => bus[17].IN1
bus[18] => bus[18].IN1
bus[19] => bus[19].IN1
bus[20] => bus[20].IN1
bus[21] => bus[21].IN1
bus[22] => bus[22].IN1
bus[23] => bus[23].IN1
bus[24] => bus[24].IN1
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2
port_pins[15] <= synchronizer:u2.port2
port_pins[16] <= synchronizer:u2.port2
port_pins[17] <= synchronizer:u2.port2
port_pins[18] <= synchronizer:u2.port2
port_pins[19] <= synchronizer:u2.port2
port_pins[20] <= synchronizer:u2.port2
port_pins[21] <= synchronizer:u2.port2
port_pins[22] <= synchronizer:u2.port2
port_pins[23] <= synchronizer:u2.port2
port_pins[24] <= synchronizer:u2.port2


|top|out_port:u74|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u74|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u75
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => bus[15].IN1
bus[16] => bus[16].IN1
bus[17] => bus[17].IN1
bus[18] => bus[18].IN1
bus[19] => bus[19].IN1
bus[20] => bus[20].IN1
bus[21] => bus[21].IN1
bus[22] => bus[22].IN1
bus[23] => bus[23].IN1
bus[24] => bus[24].IN1
bus[25] => bus[25].IN1
bus[26] => bus[26].IN1
bus[27] => bus[27].IN1
bus[28] => bus[28].IN1
bus[29] => bus[29].IN1
bus[30] => bus[30].IN1
bus[31] => bus[31].IN1
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2
port_pins[15] <= synchronizer:u2.port2
port_pins[16] <= synchronizer:u2.port2
port_pins[17] <= synchronizer:u2.port2
port_pins[18] <= synchronizer:u2.port2
port_pins[19] <= synchronizer:u2.port2
port_pins[20] <= synchronizer:u2.port2
port_pins[21] <= synchronizer:u2.port2
port_pins[22] <= synchronizer:u2.port2
port_pins[23] <= synchronizer:u2.port2
port_pins[24] <= synchronizer:u2.port2
port_pins[25] <= synchronizer:u2.port2
port_pins[26] <= synchronizer:u2.port2
port_pins[27] <= synchronizer:u2.port2
port_pins[28] <= synchronizer:u2.port2
port_pins[29] <= synchronizer:u2.port2
port_pins[30] <= synchronizer:u2.port2
port_pins[31] <= synchronizer:u2.port2


|top|out_port:u75|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u75|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u76
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1
port_pins[8] => port_pins[8].IN1
port_pins[9] => port_pins[9].IN1
port_pins[10] => port_pins[10].IN1
port_pins[11] => port_pins[11].IN1
port_pins[12] => port_pins[12].IN1
port_pins[13] => port_pins[13].IN1
port_pins[14] => port_pins[14].IN1
port_pins[15] => port_pins[15].IN1
port_pins[16] => port_pins[16].IN1
port_pins[17] => port_pins[17].IN1
port_pins[18] => port_pins[18].IN1
port_pins[19] => port_pins[19].IN1
port_pins[20] => port_pins[20].IN1
port_pins[21] => port_pins[21].IN1
port_pins[22] => port_pins[22].IN1
port_pins[23] => port_pins[23].IN1
port_pins[24] => port_pins[24].IN1
port_pins[25] => port_pins[25].IN1
port_pins[26] => port_pins[26].IN1
port_pins[27] => port_pins[27].IN1
port_pins[28] => port_pins[28].IN1
port_pins[29] => port_pins[29].IN1
port_pins[30] => port_pins[30].IN1
port_pins[31] => port_pins[31].IN1


|top|in_port:u76|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|i2c_config:u77
osc_50 => osc_50.IN1
clock_8_1k => clock_8_1k.IN1
clock_valid => always2.IN1
reset_50m => sclk.OUTPUTSELECT
reset_50m => sdat_out.OUTPUTSELECT
reset_50m => item.OUTPUTSELECT
reset_50m => item.OUTPUTSELECT
reset_50m => item.OUTPUTSELECT
reset_50m => item.OUTPUTSELECT
reset_50m => item.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => i2c_audio_done.OUTPUTSELECT
reset_50m => i2c_video_done.OUTPUTSELECT
reset_50m => sdat_in.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_count.OUTPUTSELECT
reset_50m => shift_count.OUTPUTSELECT
reset_50m => shift_count.OUTPUTSELECT
reset_50m => shift_count.OUTPUTSELECT
reset_50m => shift_count.OUTPUTSELECT
I2C_SDAT <> I2C_SDAT
I2C_SCLK <= I2C_SCLK.DB_MAX_OUTPUT_PORT_TYPE
i2c_audio_done <= i2c_audio_done~reg0.DB_MAX_OUTPUT_PORT_TYPE
i2c_video_done <= i2c_video_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|i2c_config:u77|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|speaker:u78
clock_25m => clock_25m.IN1
clock_8_1k => clock_8_1k.IN1
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => play_state.OUTPUTSELECT
clock_valid => play_state.OUTPUTSELECT
clock_valid => play_state.OUTPUTSELECT
clock_valid => play_state.OUTPUTSELECT
clock_valid => play_state.OUTPUTSELECT
clock_valid => play_state.OUTPUTSELECT
clock_valid => shift_reg[2].ENA
clock_valid => shift_reg[1].ENA
clock_valid => shift_reg[0].ENA
clock_valid => speaker_response~reg0.ENA
clock_valid => shift_reg[3].ENA
clock_valid => shift_reg[4].ENA
clock_valid => shift_reg[5].ENA
clock_valid => shift_reg[6].ENA
clock_valid => shift_reg[7].ENA
clock_valid => shift_reg[8].ENA
clock_valid => shift_reg[9].ENA
clock_valid => shift_reg[10].ENA
clock_valid => shift_reg[11].ENA
clock_valid => shift_reg[12].ENA
clock_valid => shift_reg[13].ENA
clock_valid => shift_reg[14].ENA
clock_valid => shift_reg[15].ENA
clock_valid => shift_reg[16].ENA
clock_valid => shift_reg[17].ENA
clock_valid => shift_reg[18].ENA
clock_valid => shift_reg[19].ENA
clock_valid => shift_reg[20].ENA
clock_valid => shift_reg[21].ENA
clock_valid => shift_reg[22].ENA
clock_valid => shift_reg[23].ENA
clock_valid => clock_8_1k_sync_last.ENA
clock_valid => current_sample_played.ENA
clock_valid => current_sample[0].ENA
clock_valid => current_sample[1].ENA
clock_valid => current_sample[2].ENA
clock_valid => current_sample[3].ENA
clock_valid => current_sample[4].ENA
clock_valid => current_sample[5].ENA
clock_valid => current_sample[6].ENA
clock_valid => current_sample[7].ENA
clock_valid => current_sample[8].ENA
clock_valid => current_sample[9].ENA
clock_valid => current_sample[10].ENA
clock_valid => current_sample[11].ENA
clock_valid => current_sample[12].ENA
clock_valid => current_sample[13].ENA
clock_valid => current_sample[14].ENA
clock_valid => current_sample[15].ENA
clock_valid => current_sample[16].ENA
clock_valid => current_sample[17].ENA
clock_valid => current_sample[18].ENA
clock_valid => current_sample[19].ENA
clock_valid => current_sample[20].ENA
clock_valid => current_sample[21].ENA
clock_valid => current_sample[22].ENA
clock_valid => current_sample[23].ENA
clock_valid => AUD_DACLRCK~reg0.ENA
clock_valid => AUD_BCLK~reg0.ENA
reset_25m => AUD_BCLK.OUTPUTSELECT
reset_25m => AUD_DACLRCK.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample.OUTPUTSELECT
reset_25m => current_sample_played.OUTPUTSELECT
reset_25m => cpu_state.OUTPUTSELECT
reset_25m => cpu_state.OUTPUTSELECT
reset_25m => cpu_state.OUTPUTSELECT
reset_25m => cpu_state.OUTPUTSELECT
reset_25m => play_state.OUTPUTSELECT
reset_25m => play_state.OUTPUTSELECT
reset_25m => play_state.OUTPUTSELECT
reset_25m => play_state.OUTPUTSELECT
reset_25m => play_state.OUTPUTSELECT
reset_25m => play_state.OUTPUTSELECT
reset_25m => clock_8_1k_sync_last.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => speaker_response.OUTPUTSELECT
codec_initialized => always1.IN0
speaker_command => Selector1.IN3
speaker_command => always1.IN1
speaker_command => Selector0.IN2
speaker_response <= speaker_response~reg0.DB_MAX_OUTPUT_PORT_TYPE
speaker_sample[0] => ~NO_FANOUT~
speaker_sample[1] => ~NO_FANOUT~
speaker_sample[2] => ~NO_FANOUT~
speaker_sample[3] => ~NO_FANOUT~
speaker_sample[4] => ~NO_FANOUT~
speaker_sample[5] => ~NO_FANOUT~
speaker_sample[6] => ~NO_FANOUT~
speaker_sample[7] => ~NO_FANOUT~
speaker_sample[8] => current_sample.DATAB
speaker_sample[9] => current_sample.DATAB
speaker_sample[10] => current_sample.DATAB
speaker_sample[11] => current_sample.DATAB
speaker_sample[12] => current_sample.DATAB
speaker_sample[13] => current_sample.DATAB
speaker_sample[14] => current_sample.DATAB
speaker_sample[15] => current_sample.DATAB
speaker_sample[16] => current_sample.DATAB
speaker_sample[17] => current_sample.DATAB
speaker_sample[18] => current_sample.DATAB
speaker_sample[19] => current_sample.DATAB
speaker_sample[20] => current_sample.DATAB
speaker_sample[21] => current_sample.DATAB
speaker_sample[22] => current_sample.DATAB
speaker_sample[23] => current_sample.DATAB
speaker_sample[24] => current_sample.DATAB
speaker_sample[25] => current_sample.DATAB
speaker_sample[26] => current_sample.DATAB
speaker_sample[27] => current_sample.DATAB
speaker_sample[28] => current_sample.DATAB
speaker_sample[29] => current_sample.DATAB
speaker_sample[30] => current_sample.DATAB
speaker_sample[31] => current_sample.DATAB
AUD_XCK <= AUD_BCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_BCLK <= AUD_BCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACLRCK <= AUD_DACLRCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACDAT <= shift_reg[23].DB_MAX_OUTPUT_PORT_TYPE


|top|speaker:u78|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u79
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u79|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u79|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u80
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u80|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u81
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => bus[15].IN1
bus[16] => bus[16].IN1
bus[17] => bus[17].IN1
bus[18] => bus[18].IN1
bus[19] => bus[19].IN1
bus[20] => bus[20].IN1
bus[21] => bus[21].IN1
bus[22] => bus[22].IN1
bus[23] => bus[23].IN1
bus[24] => bus[24].IN1
bus[25] => bus[25].IN1
bus[26] => bus[26].IN1
bus[27] => bus[27].IN1
bus[28] => bus[28].IN1
bus[29] => bus[29].IN1
bus[30] => bus[30].IN1
bus[31] => bus[31].IN1
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2
port_pins[15] <= synchronizer:u2.port2
port_pins[16] <= synchronizer:u2.port2
port_pins[17] <= synchronizer:u2.port2
port_pins[18] <= synchronizer:u2.port2
port_pins[19] <= synchronizer:u2.port2
port_pins[20] <= synchronizer:u2.port2
port_pins[21] <= synchronizer:u2.port2
port_pins[22] <= synchronizer:u2.port2
port_pins[23] <= synchronizer:u2.port2
port_pins[24] <= synchronizer:u2.port2
port_pins[25] <= synchronizer:u2.port2
port_pins[26] <= synchronizer:u2.port2
port_pins[27] <= synchronizer:u2.port2
port_pins[28] <= synchronizer:u2.port2
port_pins[29] <= synchronizer:u2.port2
port_pins[30] <= synchronizer:u2.port2
port_pins[31] <= synchronizer:u2.port2


|top|out_port:u81|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u81|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|microphone:u82
clock_25m => clock_25m.IN1
clock_8_1k => clock_8_1k.IN1
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => mic_state.OUTPUTSELECT
clock_valid => mic_state.OUTPUTSELECT
clock_valid => mic_state.OUTPUTSELECT
clock_valid => mic_state.OUTPUTSELECT
clock_valid => mic_state.OUTPUTSELECT
clock_valid => mic_state.OUTPUTSELECT
clock_valid => microphone_sample[1]~reg0.ENA
clock_valid => microphone_sample[0]~reg0.ENA
clock_valid => microphone_response~reg0.ENA
clock_valid => microphone_sample[2]~reg0.ENA
clock_valid => microphone_sample[3]~reg0.ENA
clock_valid => microphone_sample[4]~reg0.ENA
clock_valid => microphone_sample[5]~reg0.ENA
clock_valid => microphone_sample[6]~reg0.ENA
clock_valid => microphone_sample[7]~reg0.ENA
clock_valid => microphone_sample[8]~reg0.ENA
clock_valid => microphone_sample[9]~reg0.ENA
clock_valid => microphone_sample[10]~reg0.ENA
clock_valid => microphone_sample[11]~reg0.ENA
clock_valid => microphone_sample[12]~reg0.ENA
clock_valid => microphone_sample[13]~reg0.ENA
clock_valid => microphone_sample[14]~reg0.ENA
clock_valid => microphone_sample[15]~reg0.ENA
clock_valid => microphone_sample[16]~reg0.ENA
clock_valid => microphone_sample[17]~reg0.ENA
clock_valid => microphone_sample[18]~reg0.ENA
clock_valid => microphone_sample[19]~reg0.ENA
clock_valid => microphone_sample[20]~reg0.ENA
clock_valid => microphone_sample[21]~reg0.ENA
clock_valid => microphone_sample[22]~reg0.ENA
clock_valid => microphone_sample[23]~reg0.ENA
clock_valid => microphone_sample[24]~reg0.ENA
clock_valid => microphone_sample[25]~reg0.ENA
clock_valid => microphone_sample[26]~reg0.ENA
clock_valid => microphone_sample[27]~reg0.ENA
clock_valid => microphone_sample[28]~reg0.ENA
clock_valid => microphone_sample[29]~reg0.ENA
clock_valid => microphone_sample[30]~reg0.ENA
clock_valid => microphone_sample[31]~reg0.ENA
clock_valid => clock_8_1k_sync_last.ENA
clock_valid => count[0].ENA
clock_valid => count[1].ENA
clock_valid => count[2].ENA
clock_valid => count[3].ENA
clock_valid => count[4].ENA
clock_valid => count[5].ENA
clock_valid => shift_reg[0].ENA
clock_valid => shift_reg[1].ENA
clock_valid => shift_reg[2].ENA
clock_valid => shift_reg[3].ENA
clock_valid => shift_reg[4].ENA
clock_valid => shift_reg[5].ENA
clock_valid => shift_reg[6].ENA
clock_valid => shift_reg[7].ENA
clock_valid => shift_reg[8].ENA
clock_valid => shift_reg[9].ENA
clock_valid => shift_reg[10].ENA
clock_valid => shift_reg[11].ENA
clock_valid => shift_reg[12].ENA
clock_valid => shift_reg[13].ENA
clock_valid => shift_reg[14].ENA
clock_valid => shift_reg[15].ENA
clock_valid => shift_reg[16].ENA
clock_valid => shift_reg[17].ENA
clock_valid => shift_reg[18].ENA
clock_valid => shift_reg[19].ENA
clock_valid => shift_reg[20].ENA
clock_valid => shift_reg[21].ENA
clock_valid => shift_reg[22].ENA
clock_valid => shift_reg[23].ENA
clock_valid => sample_avail.ENA
clock_valid => AUD_ADCLRCK~reg0.ENA
reset_25m => cpu_state.OUTPUTSELECT
reset_25m => cpu_state.OUTPUTSELECT
reset_25m => cpu_state.OUTPUTSELECT
reset_25m => cpu_state.OUTPUTSELECT
reset_25m => mic_state.OUTPUTSELECT
reset_25m => mic_state.OUTPUTSELECT
reset_25m => mic_state.OUTPUTSELECT
reset_25m => mic_state.OUTPUTSELECT
reset_25m => mic_state.OUTPUTSELECT
reset_25m => mic_state.OUTPUTSELECT
reset_25m => AUD_ADCLRCK.OUTPUTSELECT
reset_25m => sample_avail.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => shift_reg.OUTPUTSELECT
reset_25m => count.OUTPUTSELECT
reset_25m => count.OUTPUTSELECT
reset_25m => count.OUTPUTSELECT
reset_25m => count.OUTPUTSELECT
reset_25m => count.OUTPUTSELECT
reset_25m => count.OUTPUTSELECT
reset_25m => clock_8_1k_sync_last.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_sample.OUTPUTSELECT
reset_25m => microphone_response.OUTPUTSELECT
codec_initialized => always1.IN1
microphone_command => Selector1.IN3
microphone_command => next_cpu_state.cpu_state_consume.DATAB
microphone_command => always1.IN1
microphone_response <= microphone_response~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[0] <= microphone_sample[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[1] <= microphone_sample[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[2] <= microphone_sample[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[3] <= microphone_sample[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[4] <= microphone_sample[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[5] <= microphone_sample[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[6] <= microphone_sample[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[7] <= microphone_sample[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[8] <= microphone_sample[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[9] <= microphone_sample[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[10] <= microphone_sample[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[11] <= microphone_sample[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[12] <= microphone_sample[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[13] <= microphone_sample[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[14] <= microphone_sample[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[15] <= microphone_sample[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[16] <= microphone_sample[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[17] <= microphone_sample[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[18] <= microphone_sample[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[19] <= microphone_sample[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[20] <= microphone_sample[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[21] <= microphone_sample[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[22] <= microphone_sample[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[23] <= microphone_sample[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[24] <= microphone_sample[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[25] <= microphone_sample[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[26] <= microphone_sample[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[27] <= microphone_sample[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[28] <= microphone_sample[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[29] <= microphone_sample[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[30] <= microphone_sample[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
microphone_sample[31] <= microphone_sample[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_BCLK => Selector2.IN4
AUD_BCLK => always0.IN1
AUD_BCLK => always0.IN1
AUD_BCLK => Selector3.IN1
AUD_ADCLRCK <= AUD_ADCLRCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_ADCDAT => shift_reg.DATAB


|top|microphone:u82|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u83
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u83|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u83|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u84
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u84|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u85
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1
port_pins[8] => port_pins[8].IN1
port_pins[9] => port_pins[9].IN1
port_pins[10] => port_pins[10].IN1
port_pins[11] => port_pins[11].IN1
port_pins[12] => port_pins[12].IN1
port_pins[13] => port_pins[13].IN1
port_pins[14] => port_pins[14].IN1
port_pins[15] => port_pins[15].IN1
port_pins[16] => port_pins[16].IN1
port_pins[17] => port_pins[17].IN1
port_pins[18] => port_pins[18].IN1
port_pins[19] => port_pins[19].IN1
port_pins[20] => port_pins[20].IN1
port_pins[21] => port_pins[21].IN1
port_pins[22] => port_pins[22].IN1
port_pins[23] => port_pins[23].IN1
port_pins[24] => port_pins[24].IN1
port_pins[25] => port_pins[25].IN1
port_pins[26] => port_pins[26].IN1
port_pins[27] => port_pins[27].IN1
port_pins[28] => port_pins[28].IN1
port_pins[29] => port_pins[29].IN1
port_pins[30] => port_pins[30].IN1
port_pins[31] => port_pins[31].IN1


|top|in_port:u85|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|vga:u86
clock_100m => phase[0].CLK
clock_100m => phase[1].CLK
clock_100m => phase[2].CLK
clock_100m => phase[3].CLK
clock_100m => camera_to_vga_ack~reg0.CLK
clock_100m => return_to_write.CLK
clock_100m => vga_response~reg0.CLK
clock_100m => vga_color_read[0]~reg0.CLK
clock_100m => vga_color_read[1]~reg0.CLK
clock_100m => vga_color_read[2]~reg0.CLK
clock_100m => vga_color_read[3]~reg0.CLK
clock_100m => vga_color_read[4]~reg0.CLK
clock_100m => vga_color_read[5]~reg0.CLK
clock_100m => vga_color_read[6]~reg0.CLK
clock_100m => vga_color_read[7]~reg0.CLK
clock_100m => vga_color_read[8]~reg0.CLK
clock_100m => vga_color_read[9]~reg0.CLK
clock_100m => vga_color_read[10]~reg0.CLK
clock_100m => vga_color_read[11]~reg0.CLK
clock_100m => vga_color_read[12]~reg0.CLK
clock_100m => vga_color_read[13]~reg0.CLK
clock_100m => vga_color_read[14]~reg0.CLK
clock_100m => cpu_done.CLK
clock_100m => cpu_address_y[0].CLK
clock_100m => cpu_address_y[1].CLK
clock_100m => cpu_address_y[2].CLK
clock_100m => cpu_address_y[3].CLK
clock_100m => cpu_address_y[4].CLK
clock_100m => cpu_address_y[5].CLK
clock_100m => cpu_address_y[6].CLK
clock_100m => cpu_address_y[7].CLK
clock_100m => cpu_address_y[8].CLK
clock_100m => cpu_address_y[9].CLK
clock_100m => cpu_address_x[0].CLK
clock_100m => cpu_address_x[1].CLK
clock_100m => cpu_address_x[2].CLK
clock_100m => cpu_address_x[3].CLK
clock_100m => cpu_address_x[4].CLK
clock_100m => cpu_address_x[5].CLK
clock_100m => cpu_address_x[6].CLK
clock_100m => cpu_address_x[7].CLK
clock_100m => cpu_address_x[8].CLK
clock_100m => cpu_address_x[9].CLK
clock_100m => SRAM_OE_N~reg0.CLK
clock_100m => SRAM_ADDR[0]~reg0.CLK
clock_100m => SRAM_ADDR[1]~reg0.CLK
clock_100m => SRAM_ADDR[2]~reg0.CLK
clock_100m => SRAM_ADDR[3]~reg0.CLK
clock_100m => SRAM_ADDR[4]~reg0.CLK
clock_100m => SRAM_ADDR[5]~reg0.CLK
clock_100m => SRAM_ADDR[6]~reg0.CLK
clock_100m => SRAM_ADDR[7]~reg0.CLK
clock_100m => SRAM_ADDR[8]~reg0.CLK
clock_100m => SRAM_ADDR[9]~reg0.CLK
clock_100m => SRAM_ADDR[10]~reg0.CLK
clock_100m => SRAM_ADDR[11]~reg0.CLK
clock_100m => SRAM_ADDR[12]~reg0.CLK
clock_100m => SRAM_ADDR[13]~reg0.CLK
clock_100m => SRAM_ADDR[14]~reg0.CLK
clock_100m => SRAM_ADDR[15]~reg0.CLK
clock_100m => SRAM_ADDR[16]~reg0.CLK
clock_100m => SRAM_ADDR[17]~reg0.CLK
clock_100m => SRAM_ADDR[18]~reg0.CLK
clock_100m => SRAM_ADDR[19]~reg0.CLK
clock_100m => SRAM_WE_N~reg0.CLK
clock_100m => sram_color[0].CLK
clock_100m => sram_color[1].CLK
clock_100m => sram_color[2].CLK
clock_100m => sram_color[3].CLK
clock_100m => sram_color[4].CLK
clock_100m => sram_color[5].CLK
clock_100m => sram_color[6].CLK
clock_100m => sram_color[7].CLK
clock_100m => sram_color[8].CLK
clock_100m => sram_color[9].CLK
clock_100m => sram_color[10].CLK
clock_100m => sram_color[11].CLK
clock_100m => sram_color[12].CLK
clock_100m => sram_color[13].CLK
clock_100m => sram_color[14].CLK
clock_100m => VGA_BLANK_N~reg0.CLK
clock_100m => VGA_VS~reg0.CLK
clock_100m => VGA_HS~reg0.CLK
clock_100m => VGA_B[0]~reg0.CLK
clock_100m => VGA_B[1]~reg0.CLK
clock_100m => VGA_B[2]~reg0.CLK
clock_100m => VGA_B[3]~reg0.CLK
clock_100m => VGA_B[4]~reg0.CLK
clock_100m => VGA_B[5]~reg0.CLK
clock_100m => VGA_B[6]~reg0.CLK
clock_100m => VGA_B[7]~reg0.CLK
clock_100m => VGA_G[0]~reg0.CLK
clock_100m => VGA_G[1]~reg0.CLK
clock_100m => VGA_G[2]~reg0.CLK
clock_100m => VGA_G[3]~reg0.CLK
clock_100m => VGA_G[4]~reg0.CLK
clock_100m => VGA_G[5]~reg0.CLK
clock_100m => VGA_G[6]~reg0.CLK
clock_100m => VGA_G[7]~reg0.CLK
clock_100m => VGA_R[0]~reg0.CLK
clock_100m => VGA_R[1]~reg0.CLK
clock_100m => VGA_R[2]~reg0.CLK
clock_100m => VGA_R[3]~reg0.CLK
clock_100m => VGA_R[4]~reg0.CLK
clock_100m => VGA_R[5]~reg0.CLK
clock_100m => VGA_R[6]~reg0.CLK
clock_100m => VGA_R[7]~reg0.CLK
clock_100m => VGA_CLK~reg0.CLK
clock_100m => vga_vert[0].CLK
clock_100m => vga_vert[1].CLK
clock_100m => vga_vert[2].CLK
clock_100m => vga_vert[3].CLK
clock_100m => vga_vert[4].CLK
clock_100m => vga_vert[5].CLK
clock_100m => vga_vert[6].CLK
clock_100m => vga_vert[7].CLK
clock_100m => vga_vert[8].CLK
clock_100m => vga_vert[9].CLK
clock_100m => vga_horiz[0].CLK
clock_100m => vga_horiz[1].CLK
clock_100m => vga_horiz[2].CLK
clock_100m => vga_horiz[3].CLK
clock_100m => vga_horiz[4].CLK
clock_100m => vga_horiz[5].CLK
clock_100m => vga_horiz[6].CLK
clock_100m => vga_horiz[7].CLK
clock_100m => vga_horiz[8].CLK
clock_100m => vga_horiz[9].CLK
clock_100m => state~1.DATAIN
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => phase[3].ENA
clock_valid => phase[2].ENA
clock_valid => phase[1].ENA
clock_valid => phase[0].ENA
clock_valid => camera_to_vga_ack~reg0.ENA
clock_valid => cpu_done.ENA
clock_valid => cpu_address_y[0].ENA
clock_valid => cpu_address_y[1].ENA
clock_valid => cpu_address_y[2].ENA
clock_valid => cpu_address_y[3].ENA
clock_valid => cpu_address_y[4].ENA
clock_valid => cpu_address_y[5].ENA
clock_valid => cpu_address_y[6].ENA
clock_valid => cpu_address_y[7].ENA
clock_valid => cpu_address_y[8].ENA
clock_valid => cpu_address_y[9].ENA
clock_valid => cpu_address_x[0].ENA
clock_valid => cpu_address_x[1].ENA
clock_valid => cpu_address_x[2].ENA
clock_valid => cpu_address_x[3].ENA
clock_valid => cpu_address_x[4].ENA
clock_valid => cpu_address_x[5].ENA
clock_valid => cpu_address_x[6].ENA
clock_valid => cpu_address_x[7].ENA
clock_valid => cpu_address_x[8].ENA
clock_valid => cpu_address_x[9].ENA
reset_100m => vga_horiz.OUTPUTSELECT
reset_100m => vga_horiz.OUTPUTSELECT
reset_100m => vga_horiz.OUTPUTSELECT
reset_100m => vga_horiz.OUTPUTSELECT
reset_100m => vga_horiz.OUTPUTSELECT
reset_100m => vga_horiz.OUTPUTSELECT
reset_100m => vga_horiz.OUTPUTSELECT
reset_100m => vga_horiz.OUTPUTSELECT
reset_100m => vga_horiz.OUTPUTSELECT
reset_100m => vga_horiz.OUTPUTSELECT
reset_100m => vga_vert.OUTPUTSELECT
reset_100m => vga_vert.OUTPUTSELECT
reset_100m => vga_vert.OUTPUTSELECT
reset_100m => vga_vert.OUTPUTSELECT
reset_100m => vga_vert.OUTPUTSELECT
reset_100m => vga_vert.OUTPUTSELECT
reset_100m => vga_vert.OUTPUTSELECT
reset_100m => vga_vert.OUTPUTSELECT
reset_100m => vga_vert.OUTPUTSELECT
reset_100m => vga_vert.OUTPUTSELECT
reset_100m => VGA_CLK.OUTPUTSELECT
reset_100m => always6.IN0
reset_100m => always6.IN0
reset_100m => camera_to_vga_ack.OUTPUTSELECT
reset_100m => state.OUTPUTSELECT
reset_100m => state.OUTPUTSELECT
reset_100m => state.OUTPUTSELECT
reset_100m => state.OUTPUTSELECT
reset_100m => state.OUTPUTSELECT
reset_100m => state.OUTPUTSELECT
reset_100m => phase.OUTPUTSELECT
reset_100m => phase.OUTPUTSELECT
reset_100m => phase.OUTPUTSELECT
reset_100m => phase.OUTPUTSELECT
reset_100m => sram_color[0].ENA
reset_100m => sram_color[1].ENA
reset_100m => sram_color[2].ENA
reset_100m => sram_color[3].ENA
reset_100m => sram_color[4].ENA
reset_100m => sram_color[5].ENA
reset_100m => sram_color[6].ENA
reset_100m => sram_color[7].ENA
reset_100m => sram_color[8].ENA
reset_100m => sram_color[9].ENA
reset_100m => sram_color[10].ENA
reset_100m => sram_color[11].ENA
reset_100m => sram_color[12].ENA
reset_100m => sram_color[13].ENA
reset_100m => sram_color[14].ENA
reset_100m => VGA_BLANK_N~reg0.ENA
reset_100m => VGA_VS~reg0.ENA
reset_100m => VGA_HS~reg0.ENA
reset_100m => VGA_B[0]~reg0.ENA
reset_100m => VGA_B[1]~reg0.ENA
reset_100m => VGA_B[2]~reg0.ENA
reset_100m => VGA_B[3]~reg0.ENA
reset_100m => VGA_B[4]~reg0.ENA
reset_100m => VGA_B[5]~reg0.ENA
reset_100m => VGA_B[6]~reg0.ENA
reset_100m => VGA_B[7]~reg0.ENA
reset_100m => VGA_G[0]~reg0.ENA
reset_100m => VGA_G[1]~reg0.ENA
reset_100m => VGA_G[2]~reg0.ENA
reset_100m => VGA_G[3]~reg0.ENA
reset_100m => VGA_G[4]~reg0.ENA
reset_100m => VGA_G[5]~reg0.ENA
reset_100m => VGA_G[6]~reg0.ENA
reset_100m => VGA_G[7]~reg0.ENA
reset_100m => VGA_R[0]~reg0.ENA
reset_100m => VGA_R[1]~reg0.ENA
reset_100m => VGA_R[2]~reg0.ENA
reset_100m => VGA_R[3]~reg0.ENA
reset_100m => VGA_R[4]~reg0.ENA
reset_100m => VGA_R[5]~reg0.ENA
reset_100m => VGA_R[6]~reg0.ENA
reset_100m => VGA_R[7]~reg0.ENA
vga_command => next_state.DATAA
vga_command => next_state.OUTPUTSELECT
vga_command => next_state.OUTPUTSELECT
vga_command => next_state.OUTPUTSELECT
vga_command => next_state.DATAA
vga_response <= vga_response~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_write => next_state.OUTPUTSELECT
vga_write => next_state.OUTPUTSELECT
vga_write => next_state.DATAA
vga_x1[0] => cpu_address_x.DATAB
vga_x1[0] => cpu_address_x.DATAB
vga_x1[0] => LessThan8.IN10
vga_x1[1] => cpu_address_x.DATAB
vga_x1[1] => cpu_address_x.DATAB
vga_x1[1] => LessThan8.IN9
vga_x1[2] => cpu_address_x.DATAB
vga_x1[2] => cpu_address_x.DATAB
vga_x1[2] => LessThan8.IN8
vga_x1[3] => cpu_address_x.DATAB
vga_x1[3] => cpu_address_x.DATAB
vga_x1[3] => LessThan8.IN7
vga_x1[4] => cpu_address_x.DATAB
vga_x1[4] => cpu_address_x.DATAB
vga_x1[4] => LessThan8.IN6
vga_x1[5] => cpu_address_x.DATAB
vga_x1[5] => cpu_address_x.DATAB
vga_x1[5] => LessThan8.IN5
vga_x1[6] => cpu_address_x.DATAB
vga_x1[6] => cpu_address_x.DATAB
vga_x1[6] => LessThan8.IN4
vga_x1[7] => cpu_address_x.DATAB
vga_x1[7] => cpu_address_x.DATAB
vga_x1[7] => LessThan8.IN3
vga_x1[8] => cpu_address_x.DATAB
vga_x1[8] => cpu_address_x.DATAB
vga_x1[8] => LessThan8.IN2
vga_x1[9] => cpu_address_x.DATAB
vga_x1[9] => cpu_address_x.DATAB
vga_x1[9] => LessThan8.IN1
vga_y1[0] => cpu_address_y.DATAB
vga_y1[0] => LessThan9.IN10
vga_y1[1] => cpu_address_y.DATAB
vga_y1[1] => LessThan9.IN9
vga_y1[2] => cpu_address_y.DATAB
vga_y1[2] => LessThan9.IN8
vga_y1[3] => cpu_address_y.DATAB
vga_y1[3] => LessThan9.IN7
vga_y1[4] => cpu_address_y.DATAB
vga_y1[4] => LessThan9.IN6
vga_y1[5] => cpu_address_y.DATAB
vga_y1[5] => LessThan9.IN5
vga_y1[6] => cpu_address_y.DATAB
vga_y1[6] => LessThan9.IN4
vga_y1[7] => cpu_address_y.DATAB
vga_y1[7] => LessThan9.IN3
vga_y1[8] => cpu_address_y.DATAB
vga_y1[8] => LessThan9.IN2
vga_y1[9] => cpu_address_y.DATAB
vga_y1[9] => LessThan9.IN1
vga_x2[0] => Equal2.IN9
vga_x2[0] => LessThan8.IN20
vga_x2[1] => Equal2.IN8
vga_x2[1] => LessThan8.IN19
vga_x2[2] => Equal2.IN7
vga_x2[2] => LessThan8.IN18
vga_x2[3] => Equal2.IN6
vga_x2[3] => LessThan8.IN17
vga_x2[4] => Equal2.IN5
vga_x2[4] => LessThan8.IN16
vga_x2[5] => Equal2.IN4
vga_x2[5] => LessThan8.IN15
vga_x2[6] => Equal2.IN3
vga_x2[6] => LessThan8.IN14
vga_x2[7] => Equal2.IN2
vga_x2[7] => LessThan8.IN13
vga_x2[8] => Equal2.IN1
vga_x2[8] => LessThan8.IN12
vga_x2[9] => Equal2.IN0
vga_x2[9] => LessThan8.IN11
vga_y2[0] => Equal3.IN9
vga_y2[0] => LessThan9.IN20
vga_y2[1] => Equal3.IN8
vga_y2[1] => LessThan9.IN19
vga_y2[2] => Equal3.IN7
vga_y2[2] => LessThan9.IN18
vga_y2[3] => Equal3.IN6
vga_y2[3] => LessThan9.IN17
vga_y2[4] => Equal3.IN5
vga_y2[4] => LessThan9.IN16
vga_y2[5] => Equal3.IN4
vga_y2[5] => LessThan9.IN15
vga_y2[6] => Equal3.IN3
vga_y2[6] => LessThan9.IN14
vga_y2[7] => Equal3.IN2
vga_y2[7] => LessThan9.IN13
vga_y2[8] => Equal3.IN1
vga_y2[8] => LessThan9.IN12
vga_y2[9] => Equal3.IN0
vga_y2[9] => LessThan9.IN11
vga_color_write[0] => sram_color.DATAB
vga_color_write[1] => sram_color.DATAB
vga_color_write[2] => sram_color.DATAB
vga_color_write[3] => sram_color.DATAB
vga_color_write[4] => sram_color.DATAB
vga_color_write[5] => sram_color.DATAB
vga_color_write[6] => sram_color.DATAB
vga_color_write[7] => sram_color.DATAB
vga_color_write[8] => sram_color.DATAB
vga_color_write[9] => sram_color.DATAB
vga_color_write[10] => sram_color.DATAB
vga_color_write[11] => sram_color.DATAB
vga_color_write[12] => sram_color.DATAB
vga_color_write[13] => sram_color.DATAB
vga_color_write[14] => sram_color.DATAB
vga_color_read[0] <= vga_color_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[1] <= vga_color_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[2] <= vga_color_read[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[3] <= vga_color_read[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[4] <= vga_color_read[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[5] <= vga_color_read[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[6] <= vga_color_read[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[7] <= vga_color_read[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[8] <= vga_color_read[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[9] <= vga_color_read[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[10] <= vga_color_read[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[11] <= vga_color_read[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[12] <= vga_color_read[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[13] <= vga_color_read[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_read[14] <= vga_color_read[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
camera_to_vga_valid => next_state.OUTPUTSELECT
camera_to_vga_valid => next_state.OUTPUTSELECT
camera_to_vga_valid => next_state.OUTPUTSELECT
camera_to_vga_valid => next_state.OUTPUTSELECT
camera_to_vga_valid => next_state.OUTPUTSELECT
camera_to_vga_valid => next_state.OUTPUTSELECT
camera_to_vga_valid => next_state.OUTPUTSELECT
camera_to_vga_valid => next_state.OUTPUTSELECT
camera_to_vga_valid => Selector24.IN3
camera_to_vga_valid => next_state.DATAA
camera_to_vga_valid => Selector24.IN4
camera_to_vga_valid => Selector24.IN5
camera_to_vga_valid => next_state.DATAA
camera_to_vga_ack <= camera_to_vga_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
camera_to_vga_x[0] => SRAM_ADDR.DATAB
camera_to_vga_x[1] => SRAM_ADDR.DATAB
camera_to_vga_x[2] => SRAM_ADDR.DATAB
camera_to_vga_x[3] => SRAM_ADDR.DATAB
camera_to_vga_x[4] => SRAM_ADDR.DATAB
camera_to_vga_x[5] => SRAM_ADDR.DATAB
camera_to_vga_x[6] => SRAM_ADDR.DATAB
camera_to_vga_x[7] => SRAM_ADDR.DATAB
camera_to_vga_x[8] => SRAM_ADDR.DATAB
camera_to_vga_x[9] => SRAM_ADDR.DATAB
camera_to_vga_y[0] => SRAM_ADDR.DATAB
camera_to_vga_y[1] => SRAM_ADDR.DATAB
camera_to_vga_y[2] => SRAM_ADDR.DATAB
camera_to_vga_y[3] => SRAM_ADDR.DATAB
camera_to_vga_y[4] => SRAM_ADDR.DATAB
camera_to_vga_y[5] => SRAM_ADDR.DATAB
camera_to_vga_y[6] => SRAM_ADDR.DATAB
camera_to_vga_y[7] => SRAM_ADDR.DATAB
camera_to_vga_y[8] => SRAM_ADDR.DATAB
camera_to_vga_y[9] => SRAM_ADDR.DATAB
camera_to_vga_color[0] => sram_color.DATAB
camera_to_vga_color[1] => sram_color.DATAB
camera_to_vga_color[2] => sram_color.DATAB
camera_to_vga_color[3] => sram_color.DATAB
camera_to_vga_color[4] => sram_color.DATAB
camera_to_vga_color[5] => sram_color.DATAB
camera_to_vga_color[6] => sram_color.DATAB
camera_to_vga_color[7] => sram_color.DATAB
camera_to_vga_color[8] => sram_color.DATAB
camera_to_vga_color[9] => sram_color.DATAB
camera_to_vga_color[10] => sram_color.DATAB
camera_to_vga_color[11] => sram_color.DATAB
camera_to_vga_color[12] => sram_color.DATAB
camera_to_vga_color[13] => sram_color.DATAB
camera_to_vga_color[14] => sram_color.DATAB
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= VGA_CLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK_N <= VGA_BLANK_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_CE_N <= <GND>
SRAM_OE_N <= SRAM_OE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_LB_N <= <GND>
SRAM_UB_N <= <GND>
SRAM_WE_N <= SRAM_WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[0] <= SRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[1] <= SRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[2] <= SRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[3] <= SRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[4] <= SRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[5] <= SRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[6] <= SRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[7] <= SRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[8] <= SRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[9] <= SRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[10] <= SRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[11] <= SRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[12] <= SRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[13] <= SRAM_ADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[14] <= SRAM_ADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[15] <= SRAM_ADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[16] <= SRAM_ADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[17] <= SRAM_ADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[18] <= SRAM_ADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADDR[19] <= SRAM_ADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u87
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u87|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u87|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u88
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u88|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u89
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u89|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u89|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u90
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2


|top|out_port:u90|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u90|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u91
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2


|top|out_port:u91|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u91|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u92
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2


|top|out_port:u92|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u92|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u93
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2


|top|out_port:u93|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u93|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u94
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2


|top|out_port:u94|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u94|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u95
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1
port_pins[8] => port_pins[8].IN1
port_pins[9] => port_pins[9].IN1
port_pins[10] => port_pins[10].IN1
port_pins[11] => port_pins[11].IN1
port_pins[12] => port_pins[12].IN1
port_pins[13] => port_pins[13].IN1
port_pins[14] => port_pins[14].IN1


|top|in_port:u95|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96
clock => clock.IN46
clock_valid => clock_valid.IN26
reset => reset.IN25
OTG_ADDR[0] <= out_port:u51.port9
OTG_ADDR[1] <= out_port:u51.port9
OTG_DATA[0] <> inout_port:u52.port9
OTG_DATA[1] <> inout_port:u52.port9
OTG_DATA[2] <> inout_port:u52.port9
OTG_DATA[3] <> inout_port:u52.port9
OTG_DATA[4] <> inout_port:u52.port9
OTG_DATA[5] <> inout_port:u52.port9
OTG_DATA[6] <> inout_port:u52.port9
OTG_DATA[7] <> inout_port:u52.port9
OTG_DATA[8] <> inout_port:u52.port9
OTG_DATA[9] <> inout_port:u52.port9
OTG_DATA[10] <> inout_port:u52.port9
OTG_DATA[11] <> inout_port:u52.port9
OTG_DATA[12] <> inout_port:u52.port9
OTG_DATA[13] <> inout_port:u52.port9
OTG_DATA[14] <> inout_port:u52.port9
OTG_DATA[15] <> inout_port:u52.port9
OTG_CS_N <= out_port:u53.port9
OTG_RD_N <= out_port:u54.port9
OTG_WR_N <= out_port:u55.port9
OTG_RST_N <= out_port:u56.port9
mouse_command => mouse_command.IN1
mouse_response <= out_port:u40.port9
mouse_deltax[0] <= out_port:u41.port9
mouse_deltax[1] <= out_port:u41.port9
mouse_deltax[2] <= out_port:u41.port9
mouse_deltax[3] <= out_port:u41.port9
mouse_deltax[4] <= out_port:u41.port9
mouse_deltax[5] <= out_port:u41.port9
mouse_deltax[6] <= out_port:u41.port9
mouse_deltax[7] <= out_port:u41.port9
mouse_deltax[8] <= out_port:u41.port9
mouse_deltax[9] <= out_port:u41.port9
mouse_deltax[10] <= out_port:u41.port9
mouse_deltax[11] <= out_port:u41.port9
mouse_deltax[12] <= out_port:u41.port9
mouse_deltax[13] <= out_port:u41.port9
mouse_deltax[14] <= out_port:u41.port9
mouse_deltax[15] <= out_port:u41.port9
mouse_deltax[16] <= out_port:u41.port9
mouse_deltax[17] <= out_port:u41.port9
mouse_deltax[18] <= out_port:u41.port9
mouse_deltax[19] <= out_port:u41.port9
mouse_deltax[20] <= out_port:u41.port9
mouse_deltax[21] <= out_port:u41.port9
mouse_deltax[22] <= out_port:u41.port9
mouse_deltax[23] <= out_port:u41.port9
mouse_deltax[24] <= out_port:u41.port9
mouse_deltax[25] <= out_port:u41.port9
mouse_deltax[26] <= out_port:u41.port9
mouse_deltax[27] <= out_port:u41.port9
mouse_deltax[28] <= out_port:u41.port9
mouse_deltax[29] <= out_port:u41.port9
mouse_deltax[30] <= out_port:u41.port9
mouse_deltax[31] <= out_port:u41.port9
mouse_deltay[0] <= out_port:u42.port9
mouse_deltay[1] <= out_port:u42.port9
mouse_deltay[2] <= out_port:u42.port9
mouse_deltay[3] <= out_port:u42.port9
mouse_deltay[4] <= out_port:u42.port9
mouse_deltay[5] <= out_port:u42.port9
mouse_deltay[6] <= out_port:u42.port9
mouse_deltay[7] <= out_port:u42.port9
mouse_deltay[8] <= out_port:u42.port9
mouse_deltay[9] <= out_port:u42.port9
mouse_deltay[10] <= out_port:u42.port9
mouse_deltay[11] <= out_port:u42.port9
mouse_deltay[12] <= out_port:u42.port9
mouse_deltay[13] <= out_port:u42.port9
mouse_deltay[14] <= out_port:u42.port9
mouse_deltay[15] <= out_port:u42.port9
mouse_deltay[16] <= out_port:u42.port9
mouse_deltay[17] <= out_port:u42.port9
mouse_deltay[18] <= out_port:u42.port9
mouse_deltay[19] <= out_port:u42.port9
mouse_deltay[20] <= out_port:u42.port9
mouse_deltay[21] <= out_port:u42.port9
mouse_deltay[22] <= out_port:u42.port9
mouse_deltay[23] <= out_port:u42.port9
mouse_deltay[24] <= out_port:u42.port9
mouse_deltay[25] <= out_port:u42.port9
mouse_deltay[26] <= out_port:u42.port9
mouse_deltay[27] <= out_port:u42.port9
mouse_deltay[28] <= out_port:u42.port9
mouse_deltay[29] <= out_port:u42.port9
mouse_deltay[30] <= out_port:u42.port9
mouse_deltay[31] <= out_port:u42.port9
mouse_button1 <= out_port:u43.port9
mouse_button2 <= out_port:u44.port9
mouse_button3 <= out_port:u45.port9
touch_command => touch_command.IN1
touch_response <= out_port:u47.port9
touch_x[0] <= out_port:u48.port9
touch_x[1] <= out_port:u48.port9
touch_x[2] <= out_port:u48.port9
touch_x[3] <= out_port:u48.port9
touch_x[4] <= out_port:u48.port9
touch_x[5] <= out_port:u48.port9
touch_x[6] <= out_port:u48.port9
touch_x[7] <= out_port:u48.port9
touch_x[8] <= out_port:u48.port9
touch_x[9] <= out_port:u48.port9
touch_y[0] <= out_port:u49.port9
touch_y[1] <= out_port:u49.port9
touch_y[2] <= out_port:u49.port9
touch_y[3] <= out_port:u49.port9
touch_y[4] <= out_port:u49.port9
touch_y[5] <= out_port:u49.port9
touch_y[6] <= out_port:u49.port9
touch_y[7] <= out_port:u49.port9
touch_y[8] <= out_port:u49.port9
touch_pressed <= out_port:u50.port9


|top|usb:u96|register:u3
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|register:u4
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|register:u5
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|register:u6
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|register:u7
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|register:u8
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|register:u9
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|plus1:u10
in[0] => Add0.IN64
in[1] => Add0.IN63
in[2] => Add0.IN62
in[3] => Add0.IN61
in[4] => Add0.IN60
in[5] => Add0.IN59
in[6] => Add0.IN58
in[7] => Add0.IN57
in[8] => Add0.IN56
in[9] => Add0.IN55
in[10] => Add0.IN54
in[11] => Add0.IN53
in[12] => Add0.IN52
in[13] => Add0.IN51
in[14] => Add0.IN50
in[15] => Add0.IN49
in[16] => Add0.IN48
in[17] => Add0.IN47
in[18] => Add0.IN46
in[19] => Add0.IN45
in[20] => Add0.IN44
in[21] => Add0.IN43
in[22] => Add0.IN42
in[23] => Add0.IN41
in[24] => Add0.IN40
in[25] => Add0.IN39
in[26] => Add0.IN38
in[27] => Add0.IN37
in[28] => Add0.IN36
in[29] => Add0.IN35
in[30] => Add0.IN34
in[31] => Add0.IN33
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|add:u11
in1[0] => Add0.IN32
in1[1] => Add0.IN31
in1[2] => Add0.IN30
in1[3] => Add0.IN29
in1[4] => Add0.IN28
in1[5] => Add0.IN27
in1[6] => Add0.IN26
in1[7] => Add0.IN25
in1[8] => Add0.IN24
in1[9] => Add0.IN23
in1[10] => Add0.IN22
in1[11] => Add0.IN21
in1[12] => Add0.IN20
in1[13] => Add0.IN19
in1[14] => Add0.IN18
in1[15] => Add0.IN17
in1[16] => Add0.IN16
in1[17] => Add0.IN15
in1[18] => Add0.IN14
in1[19] => Add0.IN13
in1[20] => Add0.IN12
in1[21] => Add0.IN11
in1[22] => Add0.IN10
in1[23] => Add0.IN9
in1[24] => Add0.IN8
in1[25] => Add0.IN7
in1[26] => Add0.IN6
in1[27] => Add0.IN5
in1[28] => Add0.IN4
in1[29] => Add0.IN3
in1[30] => Add0.IN2
in1[31] => Add0.IN1
in2[0] => Add0.IN64
in2[1] => Add0.IN63
in2[2] => Add0.IN62
in2[3] => Add0.IN61
in2[4] => Add0.IN60
in2[5] => Add0.IN59
in2[6] => Add0.IN58
in2[7] => Add0.IN57
in2[8] => Add0.IN56
in2[9] => Add0.IN55
in2[10] => Add0.IN54
in2[11] => Add0.IN53
in2[12] => Add0.IN52
in2[13] => Add0.IN51
in2[14] => Add0.IN50
in2[15] => Add0.IN49
in2[16] => Add0.IN48
in2[17] => Add0.IN47
in2[18] => Add0.IN46
in2[19] => Add0.IN45
in2[20] => Add0.IN44
in2[21] => Add0.IN43
in2[22] => Add0.IN42
in2[23] => Add0.IN41
in2[24] => Add0.IN40
in2[25] => Add0.IN39
in2[26] => Add0.IN38
in2[27] => Add0.IN37
in2[28] => Add0.IN36
in2[29] => Add0.IN35
in2[30] => Add0.IN34
in2[31] => Add0.IN33
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|sub:u12
in1[0] => Add0.IN64
in1[1] => Add0.IN63
in1[2] => Add0.IN62
in1[3] => Add0.IN61
in1[4] => Add0.IN60
in1[5] => Add0.IN59
in1[6] => Add0.IN58
in1[7] => Add0.IN57
in1[8] => Add0.IN56
in1[9] => Add0.IN55
in1[10] => Add0.IN54
in1[11] => Add0.IN53
in1[12] => Add0.IN52
in1[13] => Add0.IN51
in1[14] => Add0.IN50
in1[15] => Add0.IN49
in1[16] => Add0.IN48
in1[17] => Add0.IN47
in1[18] => Add0.IN46
in1[19] => Add0.IN45
in1[20] => Add0.IN44
in1[21] => Add0.IN43
in1[22] => Add0.IN42
in1[23] => Add0.IN41
in1[24] => Add0.IN40
in1[25] => Add0.IN39
in1[26] => Add0.IN38
in1[27] => Add0.IN37
in1[28] => Add0.IN36
in1[29] => Add0.IN35
in1[30] => Add0.IN34
in1[31] => Add0.IN33
in2[0] => Add0.IN32
in2[1] => Add0.IN31
in2[2] => Add0.IN30
in2[3] => Add0.IN29
in2[4] => Add0.IN28
in2[5] => Add0.IN27
in2[6] => Add0.IN26
in2[7] => Add0.IN25
in2[8] => Add0.IN24
in2[9] => Add0.IN23
in2[10] => Add0.IN22
in2[11] => Add0.IN21
in2[12] => Add0.IN20
in2[13] => Add0.IN19
in2[14] => Add0.IN18
in2[15] => Add0.IN17
in2[16] => Add0.IN16
in2[17] => Add0.IN15
in2[18] => Add0.IN14
in2[19] => Add0.IN13
in2[20] => Add0.IN12
in2[21] => Add0.IN11
in2[22] => Add0.IN10
in2[23] => Add0.IN9
in2[24] => Add0.IN8
in2[25] => Add0.IN7
in2[26] => Add0.IN6
in2[27] => Add0.IN5
in2[28] => Add0.IN4
in2[29] => Add0.IN3
in2[30] => Add0.IN2
in2[31] => Add0.IN1
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|mult:u13
clock => mult_out_reg[0]~reg0.CLK
clock => mult_out_reg[1]~reg0.CLK
clock => mult_out_reg[2]~reg0.CLK
clock => mult_out_reg[3]~reg0.CLK
clock => mult_out_reg[4]~reg0.CLK
clock => mult_out_reg[5]~reg0.CLK
clock => mult_out_reg[6]~reg0.CLK
clock => mult_out_reg[7]~reg0.CLK
clock => mult_out_reg[8]~reg0.CLK
clock => mult_out_reg[9]~reg0.CLK
clock => mult_out_reg[10]~reg0.CLK
clock => mult_out_reg[11]~reg0.CLK
clock => mult_out_reg[12]~reg0.CLK
clock => mult_out_reg[13]~reg0.CLK
clock => mult_out_reg[14]~reg0.CLK
clock => mult_out_reg[15]~reg0.CLK
clock => mult_out_reg[16]~reg0.CLK
clock => mult_out_reg[17]~reg0.CLK
clock => mult_out_reg[18]~reg0.CLK
clock => mult_out_reg[19]~reg0.CLK
clock => mult_out_reg[20]~reg0.CLK
clock => mult_out_reg[21]~reg0.CLK
clock => mult_out_reg[22]~reg0.CLK
clock => mult_out_reg[23]~reg0.CLK
clock => mult_out_reg[24]~reg0.CLK
clock => mult_out_reg[25]~reg0.CLK
clock => mult_out_reg[26]~reg0.CLK
clock => mult_out_reg[27]~reg0.CLK
clock => mult_out_reg[28]~reg0.CLK
clock => mult_out_reg[29]~reg0.CLK
clock => mult_out_reg[30]~reg0.CLK
clock => mult_out_reg[31]~reg0.CLK
in1[0] => Mult0.IN31
in1[1] => Mult0.IN30
in1[2] => Mult0.IN29
in1[3] => Mult0.IN28
in1[4] => Mult0.IN27
in1[5] => Mult0.IN26
in1[6] => Mult0.IN25
in1[7] => Mult0.IN24
in1[8] => Mult0.IN23
in1[9] => Mult0.IN22
in1[10] => Mult0.IN21
in1[11] => Mult0.IN20
in1[12] => Mult0.IN19
in1[13] => Mult0.IN18
in1[14] => Mult0.IN17
in1[15] => Mult0.IN16
in1[16] => Mult0.IN15
in1[17] => Mult0.IN14
in1[18] => Mult0.IN13
in1[19] => Mult0.IN12
in1[20] => Mult0.IN11
in1[21] => Mult0.IN10
in1[22] => Mult0.IN9
in1[23] => Mult0.IN8
in1[24] => Mult0.IN7
in1[25] => Mult0.IN6
in1[26] => Mult0.IN5
in1[27] => Mult0.IN4
in1[28] => Mult0.IN3
in1[29] => Mult0.IN2
in1[30] => Mult0.IN1
in1[31] => Mult0.IN0
in2[0] => Mult0.IN63
in2[1] => Mult0.IN62
in2[2] => Mult0.IN61
in2[3] => Mult0.IN60
in2[4] => Mult0.IN59
in2[5] => Mult0.IN58
in2[6] => Mult0.IN57
in2[7] => Mult0.IN56
in2[8] => Mult0.IN55
in2[9] => Mult0.IN54
in2[10] => Mult0.IN53
in2[11] => Mult0.IN52
in2[12] => Mult0.IN51
in2[13] => Mult0.IN50
in2[14] => Mult0.IN49
in2[15] => Mult0.IN48
in2[16] => Mult0.IN47
in2[17] => Mult0.IN46
in2[18] => Mult0.IN45
in2[19] => Mult0.IN44
in2[20] => Mult0.IN43
in2[21] => Mult0.IN42
in2[22] => Mult0.IN41
in2[23] => Mult0.IN40
in2[24] => Mult0.IN39
in2[25] => Mult0.IN38
in2[26] => Mult0.IN37
in2[27] => Mult0.IN36
in2[28] => Mult0.IN35
in2[29] => Mult0.IN34
in2[30] => Mult0.IN33
in2[31] => Mult0.IN32
mult_out_reg[0] <= mult_out_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[1] <= mult_out_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[2] <= mult_out_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[3] <= mult_out_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[4] <= mult_out_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[5] <= mult_out_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[6] <= mult_out_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[7] <= mult_out_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[8] <= mult_out_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[9] <= mult_out_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[10] <= mult_out_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[11] <= mult_out_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[12] <= mult_out_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[13] <= mult_out_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[14] <= mult_out_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[15] <= mult_out_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[16] <= mult_out_reg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[17] <= mult_out_reg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[18] <= mult_out_reg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[19] <= mult_out_reg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[20] <= mult_out_reg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[21] <= mult_out_reg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[22] <= mult_out_reg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[23] <= mult_out_reg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[24] <= mult_out_reg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[25] <= mult_out_reg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[26] <= mult_out_reg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[27] <= mult_out_reg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[28] <= mult_out_reg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[29] <= mult_out_reg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[30] <= mult_out_reg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mult_out_reg[31] <= mult_out_reg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|div:u14
clock => div_out_reg[0]~reg0.CLK
clock => div_out_reg[1]~reg0.CLK
clock => div_out_reg[2]~reg0.CLK
clock => div_out_reg[3]~reg0.CLK
clock => div_out_reg[4]~reg0.CLK
clock => div_out_reg[5]~reg0.CLK
clock => div_out_reg[6]~reg0.CLK
clock => div_out_reg[7]~reg0.CLK
clock => div_out_reg[8]~reg0.CLK
clock => div_out_reg[9]~reg0.CLK
clock => div_out_reg[10]~reg0.CLK
clock => div_out_reg[11]~reg0.CLK
clock => div_out_reg[12]~reg0.CLK
clock => div_out_reg[13]~reg0.CLK
clock => div_out_reg[14]~reg0.CLK
clock => div_out_reg[15]~reg0.CLK
clock => div_out_reg[16]~reg0.CLK
clock => div_out_reg[17]~reg0.CLK
clock => div_out_reg[18]~reg0.CLK
clock => div_out_reg[19]~reg0.CLK
clock => div_out_reg[20]~reg0.CLK
clock => div_out_reg[21]~reg0.CLK
clock => div_out_reg[22]~reg0.CLK
clock => div_out_reg[23]~reg0.CLK
clock => div_out_reg[24]~reg0.CLK
clock => div_out_reg[25]~reg0.CLK
clock => div_out_reg[26]~reg0.CLK
clock => div_out_reg[27]~reg0.CLK
clock => div_out_reg[28]~reg0.CLK
clock => div_out_reg[29]~reg0.CLK
clock => div_out_reg[30]~reg0.CLK
clock => div_out_reg[31]~reg0.CLK
in1[0] => in1_pos[0].DATAA
in1[0] => Add0.IN33
in1[1] => in1_pos[1].DATAA
in1[1] => Add0.IN32
in1[2] => in1_pos[2].DATAA
in1[2] => Add0.IN31
in1[3] => in1_pos[3].DATAA
in1[3] => Add0.IN30
in1[4] => in1_pos[4].DATAA
in1[4] => Add0.IN29
in1[5] => in1_pos[5].DATAA
in1[5] => Add0.IN28
in1[6] => in1_pos[6].DATAA
in1[6] => Add0.IN27
in1[7] => in1_pos[7].DATAA
in1[7] => Add0.IN26
in1[8] => in1_pos[8].DATAA
in1[8] => Add0.IN25
in1[9] => in1_pos[9].DATAA
in1[9] => Add0.IN24
in1[10] => in1_pos[10].DATAA
in1[10] => Add0.IN23
in1[11] => in1_pos[11].DATAA
in1[11] => Add0.IN22
in1[12] => in1_pos[12].DATAA
in1[12] => Add0.IN21
in1[13] => in1_pos[13].DATAA
in1[13] => Add0.IN20
in1[14] => in1_pos[14].DATAA
in1[14] => Add0.IN19
in1[15] => in1_pos[15].DATAA
in1[15] => Add0.IN18
in1[16] => in1_pos[16].DATAA
in1[16] => Add0.IN17
in1[17] => in1_pos[17].DATAA
in1[17] => Add0.IN16
in1[18] => in1_pos[18].DATAA
in1[18] => Add0.IN15
in1[19] => in1_pos[19].DATAA
in1[19] => Add0.IN14
in1[20] => in1_pos[20].DATAA
in1[20] => Add0.IN13
in1[21] => in1_pos[21].DATAA
in1[21] => Add0.IN12
in1[22] => in1_pos[22].DATAA
in1[22] => Add0.IN11
in1[23] => in1_pos[23].DATAA
in1[23] => Add0.IN10
in1[24] => in1_pos[24].DATAA
in1[24] => Add0.IN9
in1[25] => in1_pos[25].DATAA
in1[25] => Add0.IN8
in1[26] => in1_pos[26].DATAA
in1[26] => Add0.IN7
in1[27] => in1_pos[27].DATAA
in1[27] => Add0.IN6
in1[28] => in1_pos[28].DATAA
in1[28] => Add0.IN5
in1[29] => in1_pos[29].DATAA
in1[29] => Add0.IN4
in1[30] => in1_pos[30].DATAA
in1[30] => Add0.IN3
in1[31] => in1_pos[31].OUTPUTSELECT
in1[31] => in1_pos[30].OUTPUTSELECT
in1[31] => in1_pos[29].OUTPUTSELECT
in1[31] => in1_pos[28].OUTPUTSELECT
in1[31] => in1_pos[27].OUTPUTSELECT
in1[31] => in1_pos[26].OUTPUTSELECT
in1[31] => in1_pos[25].OUTPUTSELECT
in1[31] => in1_pos[24].OUTPUTSELECT
in1[31] => in1_pos[23].OUTPUTSELECT
in1[31] => in1_pos[22].OUTPUTSELECT
in1[31] => in1_pos[21].OUTPUTSELECT
in1[31] => in1_pos[20].OUTPUTSELECT
in1[31] => in1_pos[19].OUTPUTSELECT
in1[31] => in1_pos[18].OUTPUTSELECT
in1[31] => in1_pos[17].OUTPUTSELECT
in1[31] => in1_pos[16].OUTPUTSELECT
in1[31] => in1_pos[15].OUTPUTSELECT
in1[31] => in1_pos[14].OUTPUTSELECT
in1[31] => in1_pos[13].OUTPUTSELECT
in1[31] => in1_pos[12].OUTPUTSELECT
in1[31] => in1_pos[11].OUTPUTSELECT
in1[31] => in1_pos[10].OUTPUTSELECT
in1[31] => in1_pos[9].OUTPUTSELECT
in1[31] => in1_pos[8].OUTPUTSELECT
in1[31] => in1_pos[7].OUTPUTSELECT
in1[31] => in1_pos[6].OUTPUTSELECT
in1[31] => in1_pos[5].OUTPUTSELECT
in1[31] => in1_pos[4].OUTPUTSELECT
in1[31] => in1_pos[3].OUTPUTSELECT
in1[31] => in1_pos[2].OUTPUTSELECT
in1[31] => in1_pos[1].OUTPUTSELECT
in1[31] => in1_pos[0].OUTPUTSELECT
in1[31] => always0.IN0
in1[31] => Add0.IN2
in2[0] => in2_pos[0].DATAA
in2[0] => Add1.IN33
in2[1] => in2_pos[1].DATAA
in2[1] => Add1.IN32
in2[2] => in2_pos[2].DATAA
in2[2] => Add1.IN31
in2[3] => in2_pos[3].DATAA
in2[3] => Add1.IN30
in2[4] => in2_pos[4].DATAA
in2[4] => Add1.IN29
in2[5] => in2_pos[5].DATAA
in2[5] => Add1.IN28
in2[6] => in2_pos[6].DATAA
in2[6] => Add1.IN27
in2[7] => in2_pos[7].DATAA
in2[7] => Add1.IN26
in2[8] => in2_pos[8].DATAA
in2[8] => Add1.IN25
in2[9] => in2_pos[9].DATAA
in2[9] => Add1.IN24
in2[10] => in2_pos[10].DATAA
in2[10] => Add1.IN23
in2[11] => in2_pos[11].DATAA
in2[11] => Add1.IN22
in2[12] => in2_pos[12].DATAA
in2[12] => Add1.IN21
in2[13] => in2_pos[13].DATAA
in2[13] => Add1.IN20
in2[14] => in2_pos[14].DATAA
in2[14] => Add1.IN19
in2[15] => in2_pos[15].DATAA
in2[15] => Add1.IN18
in2[16] => in2_pos[16].DATAA
in2[16] => Add1.IN17
in2[17] => in2_pos[17].DATAA
in2[17] => Add1.IN16
in2[18] => in2_pos[18].DATAA
in2[18] => Add1.IN15
in2[19] => in2_pos[19].DATAA
in2[19] => Add1.IN14
in2[20] => in2_pos[20].DATAA
in2[20] => Add1.IN13
in2[21] => in2_pos[21].DATAA
in2[21] => Add1.IN12
in2[22] => in2_pos[22].DATAA
in2[22] => Add1.IN11
in2[23] => in2_pos[23].DATAA
in2[23] => Add1.IN10
in2[24] => in2_pos[24].DATAA
in2[24] => Add1.IN9
in2[25] => in2_pos[25].DATAA
in2[25] => Add1.IN8
in2[26] => in2_pos[26].DATAA
in2[26] => Add1.IN7
in2[27] => in2_pos[27].DATAA
in2[27] => Add1.IN6
in2[28] => in2_pos[28].DATAA
in2[28] => Add1.IN5
in2[29] => in2_pos[29].DATAA
in2[29] => Add1.IN4
in2[30] => in2_pos[30].DATAA
in2[30] => Add1.IN3
in2[31] => in2_pos[31].OUTPUTSELECT
in2[31] => in2_pos[30].OUTPUTSELECT
in2[31] => in2_pos[29].OUTPUTSELECT
in2[31] => in2_pos[28].OUTPUTSELECT
in2[31] => in2_pos[27].OUTPUTSELECT
in2[31] => in2_pos[26].OUTPUTSELECT
in2[31] => in2_pos[25].OUTPUTSELECT
in2[31] => in2_pos[24].OUTPUTSELECT
in2[31] => in2_pos[23].OUTPUTSELECT
in2[31] => in2_pos[22].OUTPUTSELECT
in2[31] => in2_pos[21].OUTPUTSELECT
in2[31] => in2_pos[20].OUTPUTSELECT
in2[31] => in2_pos[19].OUTPUTSELECT
in2[31] => in2_pos[18].OUTPUTSELECT
in2[31] => in2_pos[17].OUTPUTSELECT
in2[31] => in2_pos[16].OUTPUTSELECT
in2[31] => in2_pos[15].OUTPUTSELECT
in2[31] => in2_pos[14].OUTPUTSELECT
in2[31] => in2_pos[13].OUTPUTSELECT
in2[31] => in2_pos[12].OUTPUTSELECT
in2[31] => in2_pos[11].OUTPUTSELECT
in2[31] => in2_pos[10].OUTPUTSELECT
in2[31] => in2_pos[9].OUTPUTSELECT
in2[31] => in2_pos[8].OUTPUTSELECT
in2[31] => in2_pos[7].OUTPUTSELECT
in2[31] => in2_pos[6].OUTPUTSELECT
in2[31] => in2_pos[5].OUTPUTSELECT
in2[31] => in2_pos[4].OUTPUTSELECT
in2[31] => in2_pos[3].OUTPUTSELECT
in2[31] => in2_pos[2].OUTPUTSELECT
in2[31] => in2_pos[1].OUTPUTSELECT
in2[31] => in2_pos[0].OUTPUTSELECT
in2[31] => always0.IN1
in2[31] => Add1.IN2
div_out_reg[0] <= div_out_reg[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[1] <= div_out_reg[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[2] <= div_out_reg[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[3] <= div_out_reg[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[4] <= div_out_reg[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[5] <= div_out_reg[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[6] <= div_out_reg[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[7] <= div_out_reg[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[8] <= div_out_reg[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[9] <= div_out_reg[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[10] <= div_out_reg[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[11] <= div_out_reg[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[12] <= div_out_reg[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[13] <= div_out_reg[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[14] <= div_out_reg[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[15] <= div_out_reg[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[16] <= div_out_reg[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[17] <= div_out_reg[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[18] <= div_out_reg[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[19] <= div_out_reg[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[20] <= div_out_reg[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[21] <= div_out_reg[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[22] <= div_out_reg[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[23] <= div_out_reg[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[24] <= div_out_reg[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[25] <= div_out_reg[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[26] <= div_out_reg[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[27] <= div_out_reg[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[28] <= div_out_reg[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[29] <= div_out_reg[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[30] <= div_out_reg[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
div_out_reg[31] <= div_out_reg[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|bit_and:u15
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
in1[16] => out.IN0
in1[17] => out.IN0
in1[18] => out.IN0
in1[19] => out.IN0
in1[20] => out.IN0
in1[21] => out.IN0
in1[22] => out.IN0
in1[23] => out.IN0
in1[24] => out.IN0
in1[25] => out.IN0
in1[26] => out.IN0
in1[27] => out.IN0
in1[28] => out.IN0
in1[29] => out.IN0
in1[30] => out.IN0
in1[31] => out.IN0
in2[0] => out.IN1
in2[1] => out.IN1
in2[2] => out.IN1
in2[3] => out.IN1
in2[4] => out.IN1
in2[5] => out.IN1
in2[6] => out.IN1
in2[7] => out.IN1
in2[8] => out.IN1
in2[9] => out.IN1
in2[10] => out.IN1
in2[11] => out.IN1
in2[12] => out.IN1
in2[13] => out.IN1
in2[14] => out.IN1
in2[15] => out.IN1
in2[16] => out.IN1
in2[17] => out.IN1
in2[18] => out.IN1
in2[19] => out.IN1
in2[20] => out.IN1
in2[21] => out.IN1
in2[22] => out.IN1
in2[23] => out.IN1
in2[24] => out.IN1
in2[25] => out.IN1
in2[26] => out.IN1
in2[27] => out.IN1
in2[28] => out.IN1
in2[29] => out.IN1
in2[30] => out.IN1
in2[31] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|bit_or:u16
in1[0] => out.IN0
in1[1] => out.IN0
in1[2] => out.IN0
in1[3] => out.IN0
in1[4] => out.IN0
in1[5] => out.IN0
in1[6] => out.IN0
in1[7] => out.IN0
in1[8] => out.IN0
in1[9] => out.IN0
in1[10] => out.IN0
in1[11] => out.IN0
in1[12] => out.IN0
in1[13] => out.IN0
in1[14] => out.IN0
in1[15] => out.IN0
in1[16] => out.IN0
in1[17] => out.IN0
in1[18] => out.IN0
in1[19] => out.IN0
in1[20] => out.IN0
in1[21] => out.IN0
in1[22] => out.IN0
in1[23] => out.IN0
in1[24] => out.IN0
in1[25] => out.IN0
in1[26] => out.IN0
in1[27] => out.IN0
in1[28] => out.IN0
in1[29] => out.IN0
in1[30] => out.IN0
in1[31] => out.IN0
in2[0] => out.IN1
in2[1] => out.IN1
in2[2] => out.IN1
in2[3] => out.IN1
in2[4] => out.IN1
in2[5] => out.IN1
in2[6] => out.IN1
in2[7] => out.IN1
in2[8] => out.IN1
in2[9] => out.IN1
in2[10] => out.IN1
in2[11] => out.IN1
in2[12] => out.IN1
in2[13] => out.IN1
in2[14] => out.IN1
in2[15] => out.IN1
in2[16] => out.IN1
in2[17] => out.IN1
in2[18] => out.IN1
in2[19] => out.IN1
in2[20] => out.IN1
in2[21] => out.IN1
in2[22] => out.IN1
in2[23] => out.IN1
in2[24] => out.IN1
in2[25] => out.IN1
in2[26] => out.IN1
in2[27] => out.IN1
in2[28] => out.IN1
in2[29] => out.IN1
in2[30] => out.IN1
in2[31] => out.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|bit_not:u17
in1[0] => out[0].DATAIN
in1[1] => out[1].DATAIN
in1[2] => out[2].DATAIN
in1[3] => out[3].DATAIN
in1[4] => out[4].DATAIN
in1[5] => out[5].DATAIN
in1[6] => out[6].DATAIN
in1[7] => out[7].DATAIN
in1[8] => out[8].DATAIN
in1[9] => out[9].DATAIN
in1[10] => out[10].DATAIN
in1[11] => out[11].DATAIN
in1[12] => out[12].DATAIN
in1[13] => out[13].DATAIN
in1[14] => out[14].DATAIN
in1[15] => out[15].DATAIN
in1[16] => out[16].DATAIN
in1[17] => out[17].DATAIN
in1[18] => out[18].DATAIN
in1[19] => out[19].DATAIN
in1[20] => out[20].DATAIN
in1[21] => out[21].DATAIN
in1[22] => out[22].DATAIN
in1[23] => out[23].DATAIN
in1[24] => out[24].DATAIN
in1[25] => out[25].DATAIN
in1[26] => out[26].DATAIN
in1[27] => out[27].DATAIN
in1[28] => out[28].DATAIN
in1[29] => out[29].DATAIN
in1[30] => out[30].DATAIN
in1[31] => out[31].DATAIN
out[0] <= in1[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in1[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in1[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in1[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in1[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in1[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in1[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in1[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in1[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in1[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in1[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in1[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in1[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in1[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in1[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in1[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in1[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in1[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in1[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in1[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in1[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in1[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in1[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in1[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in1[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in1[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in1[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in1[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in1[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in1[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in1[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in1[31].DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|sl:u18
in1[0] => ShiftLeft0.IN32
in1[1] => ShiftLeft0.IN31
in1[2] => ShiftLeft0.IN30
in1[3] => ShiftLeft0.IN29
in1[4] => ShiftLeft0.IN28
in1[5] => ShiftLeft0.IN27
in1[6] => ShiftLeft0.IN26
in1[7] => ShiftLeft0.IN25
in1[8] => ShiftLeft0.IN24
in1[9] => ShiftLeft0.IN23
in1[10] => ShiftLeft0.IN22
in1[11] => ShiftLeft0.IN21
in1[12] => ShiftLeft0.IN20
in1[13] => ShiftLeft0.IN19
in1[14] => ShiftLeft0.IN18
in1[15] => ShiftLeft0.IN17
in1[16] => ShiftLeft0.IN16
in1[17] => ShiftLeft0.IN15
in1[18] => ShiftLeft0.IN14
in1[19] => ShiftLeft0.IN13
in1[20] => ShiftLeft0.IN12
in1[21] => ShiftLeft0.IN11
in1[22] => ShiftLeft0.IN10
in1[23] => ShiftLeft0.IN9
in1[24] => ShiftLeft0.IN8
in1[25] => ShiftLeft0.IN7
in1[26] => ShiftLeft0.IN6
in1[27] => ShiftLeft0.IN5
in1[28] => ShiftLeft0.IN4
in1[29] => ShiftLeft0.IN3
in1[30] => ShiftLeft0.IN2
in1[31] => ShiftLeft0.IN1
in2[0] => ShiftLeft0.IN64
in2[1] => ShiftLeft0.IN63
in2[2] => ShiftLeft0.IN62
in2[3] => ShiftLeft0.IN61
in2[4] => ShiftLeft0.IN60
in2[5] => ShiftLeft0.IN59
in2[6] => ShiftLeft0.IN58
in2[7] => ShiftLeft0.IN57
in2[8] => ShiftLeft0.IN56
in2[9] => ShiftLeft0.IN55
in2[10] => ShiftLeft0.IN54
in2[11] => ShiftLeft0.IN53
in2[12] => ShiftLeft0.IN52
in2[13] => ShiftLeft0.IN51
in2[14] => ShiftLeft0.IN50
in2[15] => ShiftLeft0.IN49
in2[16] => ShiftLeft0.IN48
in2[17] => ShiftLeft0.IN47
in2[18] => ShiftLeft0.IN46
in2[19] => ShiftLeft0.IN45
in2[20] => ShiftLeft0.IN44
in2[21] => ShiftLeft0.IN43
in2[22] => ShiftLeft0.IN42
in2[23] => ShiftLeft0.IN41
in2[24] => ShiftLeft0.IN40
in2[25] => ShiftLeft0.IN39
in2[26] => ShiftLeft0.IN38
in2[27] => ShiftLeft0.IN37
in2[28] => ShiftLeft0.IN36
in2[29] => ShiftLeft0.IN35
in2[30] => ShiftLeft0.IN34
in2[31] => ShiftLeft0.IN33
out[0] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= ShiftLeft0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|sr:u19
in1[0] => ShiftRight0.IN32
in1[1] => ShiftRight0.IN31
in1[2] => ShiftRight0.IN30
in1[3] => ShiftRight0.IN29
in1[4] => ShiftRight0.IN28
in1[5] => ShiftRight0.IN27
in1[6] => ShiftRight0.IN26
in1[7] => ShiftRight0.IN25
in1[8] => ShiftRight0.IN24
in1[9] => ShiftRight0.IN23
in1[10] => ShiftRight0.IN22
in1[11] => ShiftRight0.IN21
in1[12] => ShiftRight0.IN20
in1[13] => ShiftRight0.IN19
in1[14] => ShiftRight0.IN18
in1[15] => ShiftRight0.IN17
in1[16] => ShiftRight0.IN16
in1[17] => ShiftRight0.IN15
in1[18] => ShiftRight0.IN14
in1[19] => ShiftRight0.IN13
in1[20] => ShiftRight0.IN12
in1[21] => ShiftRight0.IN11
in1[22] => ShiftRight0.IN10
in1[23] => ShiftRight0.IN9
in1[24] => ShiftRight0.IN8
in1[25] => ShiftRight0.IN7
in1[26] => ShiftRight0.IN6
in1[27] => ShiftRight0.IN5
in1[28] => ShiftRight0.IN4
in1[29] => ShiftRight0.IN3
in1[30] => ShiftRight0.IN2
in1[31] => ShiftRight0.IN1
in2[0] => ShiftRight0.IN64
in2[1] => ShiftRight0.IN63
in2[2] => ShiftRight0.IN62
in2[3] => ShiftRight0.IN61
in2[4] => ShiftRight0.IN60
in2[5] => ShiftRight0.IN59
in2[6] => ShiftRight0.IN58
in2[7] => ShiftRight0.IN57
in2[8] => ShiftRight0.IN56
in2[9] => ShiftRight0.IN55
in2[10] => ShiftRight0.IN54
in2[11] => ShiftRight0.IN53
in2[12] => ShiftRight0.IN52
in2[13] => ShiftRight0.IN51
in2[14] => ShiftRight0.IN50
in2[15] => ShiftRight0.IN49
in2[16] => ShiftRight0.IN48
in2[17] => ShiftRight0.IN47
in2[18] => ShiftRight0.IN46
in2[19] => ShiftRight0.IN45
in2[20] => ShiftRight0.IN44
in2[21] => ShiftRight0.IN43
in2[22] => ShiftRight0.IN42
in2[23] => ShiftRight0.IN41
in2[24] => ShiftRight0.IN40
in2[25] => ShiftRight0.IN39
in2[26] => ShiftRight0.IN38
in2[27] => ShiftRight0.IN37
in2[28] => ShiftRight0.IN36
in2[29] => ShiftRight0.IN35
in2[30] => ShiftRight0.IN34
in2[31] => ShiftRight0.IN33
out[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|equal:u20
in1[0] => Equal0.IN31
in1[1] => Equal0.IN30
in1[2] => Equal0.IN29
in1[3] => Equal0.IN28
in1[4] => Equal0.IN27
in1[5] => Equal0.IN26
in1[6] => Equal0.IN25
in1[7] => Equal0.IN24
in1[8] => Equal0.IN23
in1[9] => Equal0.IN22
in1[10] => Equal0.IN21
in1[11] => Equal0.IN20
in1[12] => Equal0.IN19
in1[13] => Equal0.IN18
in1[14] => Equal0.IN17
in1[15] => Equal0.IN16
in1[16] => Equal0.IN15
in1[17] => Equal0.IN14
in1[18] => Equal0.IN13
in1[19] => Equal0.IN12
in1[20] => Equal0.IN11
in1[21] => Equal0.IN10
in1[22] => Equal0.IN9
in1[23] => Equal0.IN8
in1[24] => Equal0.IN7
in1[25] => Equal0.IN6
in1[26] => Equal0.IN5
in1[27] => Equal0.IN4
in1[28] => Equal0.IN3
in1[29] => Equal0.IN2
in1[30] => Equal0.IN1
in1[31] => Equal0.IN0
in2[0] => Equal0.IN63
in2[1] => Equal0.IN62
in2[2] => Equal0.IN61
in2[3] => Equal0.IN60
in2[4] => Equal0.IN59
in2[5] => Equal0.IN58
in2[6] => Equal0.IN57
in2[7] => Equal0.IN56
in2[8] => Equal0.IN55
in2[9] => Equal0.IN54
in2[10] => Equal0.IN53
in2[11] => Equal0.IN52
in2[12] => Equal0.IN51
in2[13] => Equal0.IN50
in2[14] => Equal0.IN49
in2[15] => Equal0.IN48
in2[16] => Equal0.IN47
in2[17] => Equal0.IN46
in2[18] => Equal0.IN45
in2[19] => Equal0.IN44
in2[20] => Equal0.IN43
in2[21] => Equal0.IN42
in2[22] => Equal0.IN41
in2[23] => Equal0.IN40
in2[24] => Equal0.IN39
in2[25] => Equal0.IN38
in2[26] => Equal0.IN37
in2[27] => Equal0.IN36
in2[28] => Equal0.IN35
in2[29] => Equal0.IN34
in2[30] => Equal0.IN33
in2[31] => Equal0.IN32
out <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|lt:u21
in1[0] => LessThan0.IN32
in1[1] => LessThan0.IN31
in1[2] => LessThan0.IN30
in1[3] => LessThan0.IN29
in1[4] => LessThan0.IN28
in1[5] => LessThan0.IN27
in1[6] => LessThan0.IN26
in1[7] => LessThan0.IN25
in1[8] => LessThan0.IN24
in1[9] => LessThan0.IN23
in1[10] => LessThan0.IN22
in1[11] => LessThan0.IN21
in1[12] => LessThan0.IN20
in1[13] => LessThan0.IN19
in1[14] => LessThan0.IN18
in1[15] => LessThan0.IN17
in1[16] => LessThan0.IN16
in1[17] => LessThan0.IN15
in1[18] => LessThan0.IN14
in1[19] => LessThan0.IN13
in1[20] => LessThan0.IN12
in1[21] => LessThan0.IN11
in1[22] => LessThan0.IN10
in1[23] => LessThan0.IN9
in1[24] => LessThan0.IN8
in1[25] => LessThan0.IN7
in1[26] => LessThan0.IN6
in1[27] => LessThan0.IN5
in1[28] => LessThan0.IN4
in1[29] => LessThan0.IN3
in1[30] => LessThan0.IN2
in1[31] => always0.IN0
in1[31] => LessThan0.IN1
in1[31] => out.DATAB
in2[0] => LessThan0.IN64
in2[1] => LessThan0.IN63
in2[2] => LessThan0.IN62
in2[3] => LessThan0.IN61
in2[4] => LessThan0.IN60
in2[5] => LessThan0.IN59
in2[6] => LessThan0.IN58
in2[7] => LessThan0.IN57
in2[8] => LessThan0.IN56
in2[9] => LessThan0.IN55
in2[10] => LessThan0.IN54
in2[11] => LessThan0.IN53
in2[12] => LessThan0.IN52
in2[13] => LessThan0.IN51
in2[14] => LessThan0.IN50
in2[15] => LessThan0.IN49
in2[16] => LessThan0.IN48
in2[17] => LessThan0.IN47
in2[18] => LessThan0.IN46
in2[19] => LessThan0.IN45
in2[20] => LessThan0.IN44
in2[21] => LessThan0.IN43
in2[22] => LessThan0.IN42
in2[23] => LessThan0.IN41
in2[24] => LessThan0.IN40
in2[25] => LessThan0.IN39
in2[26] => LessThan0.IN38
in2[27] => LessThan0.IN37
in2[28] => LessThan0.IN36
in2[29] => LessThan0.IN35
in2[30] => LessThan0.IN34
in2[31] => always0.IN1
in2[31] => LessThan0.IN33
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|register:u22
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|usbram:u23
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
addressstall_a => addressstall_a.IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|top|usb:u96|usbram:u23|altsyncram:altsyncram_component
wren_a => altsyncram_uef1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_uef1:auto_generated.data_a[0]
data_a[1] => altsyncram_uef1:auto_generated.data_a[1]
data_a[2] => altsyncram_uef1:auto_generated.data_a[2]
data_a[3] => altsyncram_uef1:auto_generated.data_a[3]
data_a[4] => altsyncram_uef1:auto_generated.data_a[4]
data_a[5] => altsyncram_uef1:auto_generated.data_a[5]
data_a[6] => altsyncram_uef1:auto_generated.data_a[6]
data_a[7] => altsyncram_uef1:auto_generated.data_a[7]
data_a[8] => altsyncram_uef1:auto_generated.data_a[8]
data_a[9] => altsyncram_uef1:auto_generated.data_a[9]
data_a[10] => altsyncram_uef1:auto_generated.data_a[10]
data_a[11] => altsyncram_uef1:auto_generated.data_a[11]
data_a[12] => altsyncram_uef1:auto_generated.data_a[12]
data_a[13] => altsyncram_uef1:auto_generated.data_a[13]
data_a[14] => altsyncram_uef1:auto_generated.data_a[14]
data_a[15] => altsyncram_uef1:auto_generated.data_a[15]
data_a[16] => altsyncram_uef1:auto_generated.data_a[16]
data_a[17] => altsyncram_uef1:auto_generated.data_a[17]
data_a[18] => altsyncram_uef1:auto_generated.data_a[18]
data_a[19] => altsyncram_uef1:auto_generated.data_a[19]
data_a[20] => altsyncram_uef1:auto_generated.data_a[20]
data_a[21] => altsyncram_uef1:auto_generated.data_a[21]
data_a[22] => altsyncram_uef1:auto_generated.data_a[22]
data_a[23] => altsyncram_uef1:auto_generated.data_a[23]
data_a[24] => altsyncram_uef1:auto_generated.data_a[24]
data_a[25] => altsyncram_uef1:auto_generated.data_a[25]
data_a[26] => altsyncram_uef1:auto_generated.data_a[26]
data_a[27] => altsyncram_uef1:auto_generated.data_a[27]
data_a[28] => altsyncram_uef1:auto_generated.data_a[28]
data_a[29] => altsyncram_uef1:auto_generated.data_a[29]
data_a[30] => altsyncram_uef1:auto_generated.data_a[30]
data_a[31] => altsyncram_uef1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uef1:auto_generated.address_a[0]
address_a[1] => altsyncram_uef1:auto_generated.address_a[1]
address_a[2] => altsyncram_uef1:auto_generated.address_a[2]
address_a[3] => altsyncram_uef1:auto_generated.address_a[3]
address_a[4] => altsyncram_uef1:auto_generated.address_a[4]
address_a[5] => altsyncram_uef1:auto_generated.address_a[5]
address_a[6] => altsyncram_uef1:auto_generated.address_a[6]
address_a[7] => altsyncram_uef1:auto_generated.address_a[7]
address_a[8] => altsyncram_uef1:auto_generated.address_a[8]
address_a[9] => altsyncram_uef1:auto_generated.address_a[9]
address_a[10] => altsyncram_uef1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => altsyncram_uef1:auto_generated.addressstall_a
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uef1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_uef1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_uef1:auto_generated.q_a[0]
q_a[1] <= altsyncram_uef1:auto_generated.q_a[1]
q_a[2] <= altsyncram_uef1:auto_generated.q_a[2]
q_a[3] <= altsyncram_uef1:auto_generated.q_a[3]
q_a[4] <= altsyncram_uef1:auto_generated.q_a[4]
q_a[5] <= altsyncram_uef1:auto_generated.q_a[5]
q_a[6] <= altsyncram_uef1:auto_generated.q_a[6]
q_a[7] <= altsyncram_uef1:auto_generated.q_a[7]
q_a[8] <= altsyncram_uef1:auto_generated.q_a[8]
q_a[9] <= altsyncram_uef1:auto_generated.q_a[9]
q_a[10] <= altsyncram_uef1:auto_generated.q_a[10]
q_a[11] <= altsyncram_uef1:auto_generated.q_a[11]
q_a[12] <= altsyncram_uef1:auto_generated.q_a[12]
q_a[13] <= altsyncram_uef1:auto_generated.q_a[13]
q_a[14] <= altsyncram_uef1:auto_generated.q_a[14]
q_a[15] <= altsyncram_uef1:auto_generated.q_a[15]
q_a[16] <= altsyncram_uef1:auto_generated.q_a[16]
q_a[17] <= altsyncram_uef1:auto_generated.q_a[17]
q_a[18] <= altsyncram_uef1:auto_generated.q_a[18]
q_a[19] <= altsyncram_uef1:auto_generated.q_a[19]
q_a[20] <= altsyncram_uef1:auto_generated.q_a[20]
q_a[21] <= altsyncram_uef1:auto_generated.q_a[21]
q_a[22] <= altsyncram_uef1:auto_generated.q_a[22]
q_a[23] <= altsyncram_uef1:auto_generated.q_a[23]
q_a[24] <= altsyncram_uef1:auto_generated.q_a[24]
q_a[25] <= altsyncram_uef1:auto_generated.q_a[25]
q_a[26] <= altsyncram_uef1:auto_generated.q_a[26]
q_a[27] <= altsyncram_uef1:auto_generated.q_a[27]
q_a[28] <= altsyncram_uef1:auto_generated.q_a[28]
q_a[29] <= altsyncram_uef1:auto_generated.q_a[29]
q_a[30] <= altsyncram_uef1:auto_generated.q_a[30]
q_a[31] <= altsyncram_uef1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|usb:u96|usbram:u23|altsyncram:altsyncram_component|altsyncram_uef1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
addressstall_a => ram_block1a0.PORTAADDRSTALL
addressstall_a => ram_block1a1.PORTAADDRSTALL
addressstall_a => ram_block1a2.PORTAADDRSTALL
addressstall_a => ram_block1a3.PORTAADDRSTALL
addressstall_a => ram_block1a4.PORTAADDRSTALL
addressstall_a => ram_block1a5.PORTAADDRSTALL
addressstall_a => ram_block1a6.PORTAADDRSTALL
addressstall_a => ram_block1a7.PORTAADDRSTALL
addressstall_a => ram_block1a8.PORTAADDRSTALL
addressstall_a => ram_block1a9.PORTAADDRSTALL
addressstall_a => ram_block1a10.PORTAADDRSTALL
addressstall_a => ram_block1a11.PORTAADDRSTALL
addressstall_a => ram_block1a12.PORTAADDRSTALL
addressstall_a => ram_block1a13.PORTAADDRSTALL
addressstall_a => ram_block1a14.PORTAADDRSTALL
addressstall_a => ram_block1a15.PORTAADDRSTALL
addressstall_a => ram_block1a16.PORTAADDRSTALL
addressstall_a => ram_block1a17.PORTAADDRSTALL
addressstall_a => ram_block1a18.PORTAADDRSTALL
addressstall_a => ram_block1a19.PORTAADDRSTALL
addressstall_a => ram_block1a20.PORTAADDRSTALL
addressstall_a => ram_block1a21.PORTAADDRSTALL
addressstall_a => ram_block1a22.PORTAADDRSTALL
addressstall_a => ram_block1a23.PORTAADDRSTALL
addressstall_a => ram_block1a24.PORTAADDRSTALL
addressstall_a => ram_block1a25.PORTAADDRSTALL
addressstall_a => ram_block1a26.PORTAADDRSTALL
addressstall_a => ram_block1a27.PORTAADDRSTALL
addressstall_a => ram_block1a28.PORTAADDRSTALL
addressstall_a => ram_block1a29.PORTAADDRSTALL
addressstall_a => ram_block1a30.PORTAADDRSTALL
addressstall_a => ram_block1a31.PORTAADDRSTALL
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|usb:u96|tristate:u24
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u25
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u26
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u27
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u28
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u29
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u30
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u31
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u32
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u33
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u34
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u35
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u36
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u37
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|tristate:u38
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|in_port:u39
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|usb:u96|in_port:u39|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u40
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|usb:u96|out_port:u40|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u40|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u41
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => bus[15].IN1
bus[16] => bus[16].IN1
bus[17] => bus[17].IN1
bus[18] => bus[18].IN1
bus[19] => bus[19].IN1
bus[20] => bus[20].IN1
bus[21] => bus[21].IN1
bus[22] => bus[22].IN1
bus[23] => bus[23].IN1
bus[24] => bus[24].IN1
bus[25] => bus[25].IN1
bus[26] => bus[26].IN1
bus[27] => bus[27].IN1
bus[28] => bus[28].IN1
bus[29] => bus[29].IN1
bus[30] => bus[30].IN1
bus[31] => bus[31].IN1
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2
port_pins[15] <= synchronizer:u2.port2
port_pins[16] <= synchronizer:u2.port2
port_pins[17] <= synchronizer:u2.port2
port_pins[18] <= synchronizer:u2.port2
port_pins[19] <= synchronizer:u2.port2
port_pins[20] <= synchronizer:u2.port2
port_pins[21] <= synchronizer:u2.port2
port_pins[22] <= synchronizer:u2.port2
port_pins[23] <= synchronizer:u2.port2
port_pins[24] <= synchronizer:u2.port2
port_pins[25] <= synchronizer:u2.port2
port_pins[26] <= synchronizer:u2.port2
port_pins[27] <= synchronizer:u2.port2
port_pins[28] <= synchronizer:u2.port2
port_pins[29] <= synchronizer:u2.port2
port_pins[30] <= synchronizer:u2.port2
port_pins[31] <= synchronizer:u2.port2


|top|usb:u96|out_port:u41|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u41|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u42
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => bus[15].IN1
bus[16] => bus[16].IN1
bus[17] => bus[17].IN1
bus[18] => bus[18].IN1
bus[19] => bus[19].IN1
bus[20] => bus[20].IN1
bus[21] => bus[21].IN1
bus[22] => bus[22].IN1
bus[23] => bus[23].IN1
bus[24] => bus[24].IN1
bus[25] => bus[25].IN1
bus[26] => bus[26].IN1
bus[27] => bus[27].IN1
bus[28] => bus[28].IN1
bus[29] => bus[29].IN1
bus[30] => bus[30].IN1
bus[31] => bus[31].IN1
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2
port_pins[15] <= synchronizer:u2.port2
port_pins[16] <= synchronizer:u2.port2
port_pins[17] <= synchronizer:u2.port2
port_pins[18] <= synchronizer:u2.port2
port_pins[19] <= synchronizer:u2.port2
port_pins[20] <= synchronizer:u2.port2
port_pins[21] <= synchronizer:u2.port2
port_pins[22] <= synchronizer:u2.port2
port_pins[23] <= synchronizer:u2.port2
port_pins[24] <= synchronizer:u2.port2
port_pins[25] <= synchronizer:u2.port2
port_pins[26] <= synchronizer:u2.port2
port_pins[27] <= synchronizer:u2.port2
port_pins[28] <= synchronizer:u2.port2
port_pins[29] <= synchronizer:u2.port2
port_pins[30] <= synchronizer:u2.port2
port_pins[31] <= synchronizer:u2.port2


|top|usb:u96|out_port:u42|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u42|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u43
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|usb:u96|out_port:u43|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u43|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u44
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|usb:u96|out_port:u44|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u44|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u45
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|usb:u96|out_port:u45|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u45|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|in_port:u46
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|usb:u96|in_port:u46|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u47
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|usb:u96|out_port:u47|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u47|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u48
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2


|top|usb:u96|out_port:u48|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u48|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u49
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2


|top|usb:u96|out_port:u49|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u49|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u50
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|usb:u96|out_port:u50|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u50|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u51
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2


|top|usb:u96|out_port:u51|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u51|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|inout_port:u52
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN2
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => comb.IN1
memory_drive => pin_drive.OUTPUTSELECT
memory_write => comb.IN1
memory_write => pin_drive.OUTPUTSELECT
bus[0] <> tristate:u2.port1
bus[0] <> register:u3.port4
bus[1] <> tristate:u2.port1
bus[1] <> register:u3.port4
bus[2] <> tristate:u2.port1
bus[2] <> register:u3.port4
bus[3] <> tristate:u2.port1
bus[3] <> register:u3.port4
bus[4] <> tristate:u2.port1
bus[4] <> register:u3.port4
bus[5] <> tristate:u2.port1
bus[5] <> register:u3.port4
bus[6] <> tristate:u2.port1
bus[6] <> register:u3.port4
bus[7] <> tristate:u2.port1
bus[7] <> register:u3.port4
bus[8] <> tristate:u2.port1
bus[8] <> register:u3.port4
bus[9] <> tristate:u2.port1
bus[9] <> register:u3.port4
bus[10] <> tristate:u2.port1
bus[10] <> register:u3.port4
bus[11] <> tristate:u2.port1
bus[11] <> register:u3.port4
bus[12] <> tristate:u2.port1
bus[12] <> register:u3.port4
bus[13] <> tristate:u2.port1
bus[13] <> register:u3.port4
bus[14] <> tristate:u2.port1
bus[14] <> register:u3.port4
bus[15] <> tristate:u2.port1
bus[15] <> register:u3.port4
bus[16] <> tristate:u2.port1
bus[17] <> tristate:u2.port1
bus[18] <> tristate:u2.port1
bus[19] <> tristate:u2.port1
bus[20] <> tristate:u2.port1
bus[21] <> tristate:u2.port1
bus[22] <> tristate:u2.port1
bus[23] <> tristate:u2.port1
bus[24] <> tristate:u2.port1
bus[25] <> tristate:u2.port1
bus[26] <> tristate:u2.port1
bus[27] <> tristate:u2.port1
bus[28] <> tristate:u2.port1
bus[29] <> tristate:u2.port1
bus[30] <> tristate:u2.port1
bus[31] <> tristate:u2.port1
port_pins[0] <> synchronizer:u1.port1
port_pins[0] <> tristate:u5.port1
port_pins[1] <> synchronizer:u1.port1
port_pins[1] <> tristate:u5.port1
port_pins[2] <> synchronizer:u1.port1
port_pins[2] <> tristate:u5.port1
port_pins[3] <> synchronizer:u1.port1
port_pins[3] <> tristate:u5.port1
port_pins[4] <> synchronizer:u1.port1
port_pins[4] <> tristate:u5.port1
port_pins[5] <> synchronizer:u1.port1
port_pins[5] <> tristate:u5.port1
port_pins[6] <> synchronizer:u1.port1
port_pins[6] <> tristate:u5.port1
port_pins[7] <> synchronizer:u1.port1
port_pins[7] <> tristate:u5.port1
port_pins[8] <> synchronizer:u1.port1
port_pins[8] <> tristate:u5.port1
port_pins[9] <> synchronizer:u1.port1
port_pins[9] <> tristate:u5.port1
port_pins[10] <> synchronizer:u1.port1
port_pins[10] <> tristate:u5.port1
port_pins[11] <> synchronizer:u1.port1
port_pins[11] <> tristate:u5.port1
port_pins[12] <> synchronizer:u1.port1
port_pins[12] <> tristate:u5.port1
port_pins[13] <> synchronizer:u1.port1
port_pins[13] <> tristate:u5.port1
port_pins[14] <> synchronizer:u1.port1
port_pins[14] <> tristate:u5.port1
port_pins[15] <> synchronizer:u1.port1
port_pins[15] <> tristate:u5.port1


|top|usb:u96|inout_port:u52|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|inout_port:u52|tristate:u2
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|inout_port:u52|register:u3
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|inout_port:u52|synchronizer:u4
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|inout_port:u52|tristate:u5
in[0] => out[0].DATAIN
in[1] => out[1].DATAIN
in[2] => out[2].DATAIN
in[3] => out[3].DATAIN
in[4] => out[4].DATAIN
in[5] => out[5].DATAIN
in[6] => out[6].DATAIN
in[7] => out[7].DATAIN
in[8] => out[8].DATAIN
in[9] => out[9].DATAIN
in[10] => out[10].DATAIN
in[11] => out[11].DATAIN
in[12] => out[12].DATAIN
in[13] => out[13].DATAIN
in[14] => out[14].DATAIN
in[15] => out[15].DATAIN
in[16] => out[16].DATAIN
in[17] => out[17].DATAIN
in[18] => out[18].DATAIN
in[19] => out[19].DATAIN
in[20] => out[20].DATAIN
in[21] => out[21].DATAIN
in[22] => out[22].DATAIN
in[23] => out[23].DATAIN
in[24] => out[24].DATAIN
in[25] => out[25].DATAIN
in[26] => out[26].DATAIN
in[27] => out[27].DATAIN
in[28] => out[28].DATAIN
in[29] => out[29].DATAIN
in[30] => out[30].DATAIN
in[31] => out[31].DATAIN
out[0] <= out[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31].DB_MAX_OUTPUT_PORT_TYPE
drive => out[0].OE
drive => out[1].OE
drive => out[2].OE
drive => out[3].OE
drive => out[4].OE
drive => out[5].OE
drive => out[6].OE
drive => out[7].OE
drive => out[8].OE
drive => out[9].OE
drive => out[10].OE
drive => out[11].OE
drive => out[12].OE
drive => out[13].OE
drive => out[14].OE
drive => out[15].OE
drive => out[16].OE
drive => out[17].OE
drive => out[18].OE
drive => out[19].OE
drive => out[20].OE
drive => out[21].OE
drive => out[22].OE
drive => out[23].OE
drive => out[24].OE
drive => out[25].OE
drive => out[26].OE
drive => out[27].OE
drive => out[28].OE
drive => out[29].OE
drive => out[30].OE
drive => out[31].OE


|top|usb:u96|out_port:u53
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|usb:u96|out_port:u53|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u53|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u54
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|usb:u96|out_port:u54|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u54|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u55
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|usb:u96|out_port:u55|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u55|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u56
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|usb:u96|out_port:u56|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|out_port:u56|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|usb:u96|control:u57
clock => state~1.DATAIN
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
opcode_out[0] => Equal0.IN31
opcode_out[0] => Equal1.IN0
opcode_out[0] => Equal2.IN31
opcode_out[0] => Equal3.IN1
opcode_out[0] => Equal4.IN31
opcode_out[0] => Equal5.IN1
opcode_out[0] => Equal6.IN31
opcode_out[0] => Equal7.IN2
opcode_out[0] => Equal8.IN31
opcode_out[0] => Equal9.IN1
opcode_out[0] => Equal10.IN31
opcode_out[0] => Equal11.IN2
opcode_out[0] => Equal12.IN31
opcode_out[0] => Equal13.IN3
opcode_out[0] => Equal14.IN31
opcode_out[0] => Equal15.IN2
opcode_out[0] => Equal16.IN31
opcode_out[0] => Equal17.IN1
opcode_out[1] => Equal0.IN30
opcode_out[1] => Equal1.IN31
opcode_out[1] => Equal2.IN0
opcode_out[1] => Equal3.IN0
opcode_out[1] => Equal4.IN30
opcode_out[1] => Equal5.IN31
opcode_out[1] => Equal6.IN1
opcode_out[1] => Equal7.IN1
opcode_out[1] => Equal8.IN30
opcode_out[1] => Equal9.IN31
opcode_out[1] => Equal10.IN1
opcode_out[1] => Equal11.IN31
opcode_out[1] => Equal12.IN2
opcode_out[1] => Equal13.IN2
opcode_out[1] => Equal14.IN30
opcode_out[1] => Equal15.IN1
opcode_out[1] => Equal16.IN30
opcode_out[1] => Equal17.IN31
opcode_out[2] => Equal0.IN29
opcode_out[2] => Equal1.IN30
opcode_out[2] => Equal2.IN30
opcode_out[2] => Equal3.IN31
opcode_out[2] => Equal4.IN0
opcode_out[2] => Equal5.IN0
opcode_out[2] => Equal6.IN0
opcode_out[2] => Equal7.IN0
opcode_out[2] => Equal8.IN29
opcode_out[2] => Equal9.IN30
opcode_out[2] => Equal10.IN30
opcode_out[2] => Equal11.IN1
opcode_out[2] => Equal12.IN1
opcode_out[2] => Equal13.IN1
opcode_out[2] => Equal14.IN29
opcode_out[2] => Equal15.IN31
opcode_out[2] => Equal16.IN1
opcode_out[2] => Equal17.IN30
opcode_out[3] => Equal0.IN28
opcode_out[3] => Equal1.IN29
opcode_out[3] => Equal2.IN29
opcode_out[3] => Equal3.IN30
opcode_out[3] => Equal4.IN29
opcode_out[3] => Equal5.IN30
opcode_out[3] => Equal6.IN30
opcode_out[3] => Equal7.IN31
opcode_out[3] => Equal8.IN0
opcode_out[3] => Equal9.IN0
opcode_out[3] => Equal10.IN0
opcode_out[3] => Equal11.IN0
opcode_out[3] => Equal12.IN0
opcode_out[3] => Equal13.IN0
opcode_out[3] => Equal14.IN28
opcode_out[3] => Equal15.IN0
opcode_out[3] => Equal16.IN0
opcode_out[3] => Equal17.IN29
opcode_out[4] => Equal0.IN27
opcode_out[4] => Equal1.IN28
opcode_out[4] => Equal2.IN28
opcode_out[4] => Equal3.IN29
opcode_out[4] => Equal4.IN28
opcode_out[4] => Equal5.IN29
opcode_out[4] => Equal6.IN29
opcode_out[4] => Equal7.IN30
opcode_out[4] => Equal8.IN28
opcode_out[4] => Equal9.IN29
opcode_out[4] => Equal10.IN29
opcode_out[4] => Equal11.IN30
opcode_out[4] => Equal12.IN30
opcode_out[4] => Equal13.IN31
opcode_out[4] => Equal14.IN0
opcode_out[4] => Equal15.IN30
opcode_out[4] => Equal16.IN29
opcode_out[4] => Equal17.IN0
opcode_out[5] => Equal0.IN26
opcode_out[5] => Equal1.IN27
opcode_out[5] => Equal2.IN27
opcode_out[5] => Equal3.IN28
opcode_out[5] => Equal4.IN27
opcode_out[5] => Equal5.IN28
opcode_out[5] => Equal6.IN28
opcode_out[5] => Equal7.IN29
opcode_out[5] => Equal8.IN27
opcode_out[5] => Equal9.IN28
opcode_out[5] => Equal10.IN28
opcode_out[5] => Equal11.IN29
opcode_out[5] => Equal12.IN29
opcode_out[5] => Equal13.IN30
opcode_out[5] => Equal14.IN27
opcode_out[5] => Equal15.IN29
opcode_out[5] => Equal16.IN28
opcode_out[5] => Equal17.IN28
opcode_out[6] => Equal0.IN25
opcode_out[6] => Equal1.IN26
opcode_out[6] => Equal2.IN26
opcode_out[6] => Equal3.IN27
opcode_out[6] => Equal4.IN26
opcode_out[6] => Equal5.IN27
opcode_out[6] => Equal6.IN27
opcode_out[6] => Equal7.IN28
opcode_out[6] => Equal8.IN26
opcode_out[6] => Equal9.IN27
opcode_out[6] => Equal10.IN27
opcode_out[6] => Equal11.IN28
opcode_out[6] => Equal12.IN28
opcode_out[6] => Equal13.IN29
opcode_out[6] => Equal14.IN26
opcode_out[6] => Equal15.IN28
opcode_out[6] => Equal16.IN27
opcode_out[6] => Equal17.IN27
opcode_out[7] => Equal0.IN24
opcode_out[7] => Equal1.IN25
opcode_out[7] => Equal2.IN25
opcode_out[7] => Equal3.IN26
opcode_out[7] => Equal4.IN25
opcode_out[7] => Equal5.IN26
opcode_out[7] => Equal6.IN26
opcode_out[7] => Equal7.IN27
opcode_out[7] => Equal8.IN25
opcode_out[7] => Equal9.IN26
opcode_out[7] => Equal10.IN26
opcode_out[7] => Equal11.IN27
opcode_out[7] => Equal12.IN27
opcode_out[7] => Equal13.IN28
opcode_out[7] => Equal14.IN25
opcode_out[7] => Equal15.IN27
opcode_out[7] => Equal16.IN26
opcode_out[7] => Equal17.IN26
opcode_out[8] => Equal0.IN23
opcode_out[8] => Equal1.IN24
opcode_out[8] => Equal2.IN24
opcode_out[8] => Equal3.IN25
opcode_out[8] => Equal4.IN24
opcode_out[8] => Equal5.IN25
opcode_out[8] => Equal6.IN25
opcode_out[8] => Equal7.IN26
opcode_out[8] => Equal8.IN24
opcode_out[8] => Equal9.IN25
opcode_out[8] => Equal10.IN25
opcode_out[8] => Equal11.IN26
opcode_out[8] => Equal12.IN26
opcode_out[8] => Equal13.IN27
opcode_out[8] => Equal14.IN24
opcode_out[8] => Equal15.IN26
opcode_out[8] => Equal16.IN25
opcode_out[8] => Equal17.IN25
opcode_out[9] => Equal0.IN22
opcode_out[9] => Equal1.IN23
opcode_out[9] => Equal2.IN23
opcode_out[9] => Equal3.IN24
opcode_out[9] => Equal4.IN23
opcode_out[9] => Equal5.IN24
opcode_out[9] => Equal6.IN24
opcode_out[9] => Equal7.IN25
opcode_out[9] => Equal8.IN23
opcode_out[9] => Equal9.IN24
opcode_out[9] => Equal10.IN24
opcode_out[9] => Equal11.IN25
opcode_out[9] => Equal12.IN25
opcode_out[9] => Equal13.IN26
opcode_out[9] => Equal14.IN23
opcode_out[9] => Equal15.IN25
opcode_out[9] => Equal16.IN24
opcode_out[9] => Equal17.IN24
opcode_out[10] => Equal0.IN21
opcode_out[10] => Equal1.IN22
opcode_out[10] => Equal2.IN22
opcode_out[10] => Equal3.IN23
opcode_out[10] => Equal4.IN22
opcode_out[10] => Equal5.IN23
opcode_out[10] => Equal6.IN23
opcode_out[10] => Equal7.IN24
opcode_out[10] => Equal8.IN22
opcode_out[10] => Equal9.IN23
opcode_out[10] => Equal10.IN23
opcode_out[10] => Equal11.IN24
opcode_out[10] => Equal12.IN24
opcode_out[10] => Equal13.IN25
opcode_out[10] => Equal14.IN22
opcode_out[10] => Equal15.IN24
opcode_out[10] => Equal16.IN23
opcode_out[10] => Equal17.IN23
opcode_out[11] => Equal0.IN20
opcode_out[11] => Equal1.IN21
opcode_out[11] => Equal2.IN21
opcode_out[11] => Equal3.IN22
opcode_out[11] => Equal4.IN21
opcode_out[11] => Equal5.IN22
opcode_out[11] => Equal6.IN22
opcode_out[11] => Equal7.IN23
opcode_out[11] => Equal8.IN21
opcode_out[11] => Equal9.IN22
opcode_out[11] => Equal10.IN22
opcode_out[11] => Equal11.IN23
opcode_out[11] => Equal12.IN23
opcode_out[11] => Equal13.IN24
opcode_out[11] => Equal14.IN21
opcode_out[11] => Equal15.IN23
opcode_out[11] => Equal16.IN22
opcode_out[11] => Equal17.IN22
opcode_out[12] => Equal0.IN19
opcode_out[12] => Equal1.IN20
opcode_out[12] => Equal2.IN20
opcode_out[12] => Equal3.IN21
opcode_out[12] => Equal4.IN20
opcode_out[12] => Equal5.IN21
opcode_out[12] => Equal6.IN21
opcode_out[12] => Equal7.IN22
opcode_out[12] => Equal8.IN20
opcode_out[12] => Equal9.IN21
opcode_out[12] => Equal10.IN21
opcode_out[12] => Equal11.IN22
opcode_out[12] => Equal12.IN22
opcode_out[12] => Equal13.IN23
opcode_out[12] => Equal14.IN20
opcode_out[12] => Equal15.IN22
opcode_out[12] => Equal16.IN21
opcode_out[12] => Equal17.IN21
opcode_out[13] => Equal0.IN18
opcode_out[13] => Equal1.IN19
opcode_out[13] => Equal2.IN19
opcode_out[13] => Equal3.IN20
opcode_out[13] => Equal4.IN19
opcode_out[13] => Equal5.IN20
opcode_out[13] => Equal6.IN20
opcode_out[13] => Equal7.IN21
opcode_out[13] => Equal8.IN19
opcode_out[13] => Equal9.IN20
opcode_out[13] => Equal10.IN20
opcode_out[13] => Equal11.IN21
opcode_out[13] => Equal12.IN21
opcode_out[13] => Equal13.IN22
opcode_out[13] => Equal14.IN19
opcode_out[13] => Equal15.IN21
opcode_out[13] => Equal16.IN20
opcode_out[13] => Equal17.IN20
opcode_out[14] => Equal0.IN17
opcode_out[14] => Equal1.IN18
opcode_out[14] => Equal2.IN18
opcode_out[14] => Equal3.IN19
opcode_out[14] => Equal4.IN18
opcode_out[14] => Equal5.IN19
opcode_out[14] => Equal6.IN19
opcode_out[14] => Equal7.IN20
opcode_out[14] => Equal8.IN18
opcode_out[14] => Equal9.IN19
opcode_out[14] => Equal10.IN19
opcode_out[14] => Equal11.IN20
opcode_out[14] => Equal12.IN20
opcode_out[14] => Equal13.IN21
opcode_out[14] => Equal14.IN18
opcode_out[14] => Equal15.IN20
opcode_out[14] => Equal16.IN19
opcode_out[14] => Equal17.IN19
opcode_out[15] => Equal0.IN16
opcode_out[15] => Equal1.IN17
opcode_out[15] => Equal2.IN17
opcode_out[15] => Equal3.IN18
opcode_out[15] => Equal4.IN17
opcode_out[15] => Equal5.IN18
opcode_out[15] => Equal6.IN18
opcode_out[15] => Equal7.IN19
opcode_out[15] => Equal8.IN17
opcode_out[15] => Equal9.IN18
opcode_out[15] => Equal10.IN18
opcode_out[15] => Equal11.IN19
opcode_out[15] => Equal12.IN19
opcode_out[15] => Equal13.IN20
opcode_out[15] => Equal14.IN17
opcode_out[15] => Equal15.IN19
opcode_out[15] => Equal16.IN18
opcode_out[15] => Equal17.IN18
opcode_out[16] => Equal0.IN15
opcode_out[16] => Equal1.IN16
opcode_out[16] => Equal2.IN16
opcode_out[16] => Equal3.IN17
opcode_out[16] => Equal4.IN16
opcode_out[16] => Equal5.IN17
opcode_out[16] => Equal6.IN17
opcode_out[16] => Equal7.IN18
opcode_out[16] => Equal8.IN16
opcode_out[16] => Equal9.IN17
opcode_out[16] => Equal10.IN17
opcode_out[16] => Equal11.IN18
opcode_out[16] => Equal12.IN18
opcode_out[16] => Equal13.IN19
opcode_out[16] => Equal14.IN16
opcode_out[16] => Equal15.IN18
opcode_out[16] => Equal16.IN17
opcode_out[16] => Equal17.IN17
opcode_out[17] => Equal0.IN14
opcode_out[17] => Equal1.IN15
opcode_out[17] => Equal2.IN15
opcode_out[17] => Equal3.IN16
opcode_out[17] => Equal4.IN15
opcode_out[17] => Equal5.IN16
opcode_out[17] => Equal6.IN16
opcode_out[17] => Equal7.IN17
opcode_out[17] => Equal8.IN15
opcode_out[17] => Equal9.IN16
opcode_out[17] => Equal10.IN16
opcode_out[17] => Equal11.IN17
opcode_out[17] => Equal12.IN17
opcode_out[17] => Equal13.IN18
opcode_out[17] => Equal14.IN15
opcode_out[17] => Equal15.IN17
opcode_out[17] => Equal16.IN16
opcode_out[17] => Equal17.IN16
opcode_out[18] => Equal0.IN13
opcode_out[18] => Equal1.IN14
opcode_out[18] => Equal2.IN14
opcode_out[18] => Equal3.IN15
opcode_out[18] => Equal4.IN14
opcode_out[18] => Equal5.IN15
opcode_out[18] => Equal6.IN15
opcode_out[18] => Equal7.IN16
opcode_out[18] => Equal8.IN14
opcode_out[18] => Equal9.IN15
opcode_out[18] => Equal10.IN15
opcode_out[18] => Equal11.IN16
opcode_out[18] => Equal12.IN16
opcode_out[18] => Equal13.IN17
opcode_out[18] => Equal14.IN14
opcode_out[18] => Equal15.IN16
opcode_out[18] => Equal16.IN15
opcode_out[18] => Equal17.IN15
opcode_out[19] => Equal0.IN12
opcode_out[19] => Equal1.IN13
opcode_out[19] => Equal2.IN13
opcode_out[19] => Equal3.IN14
opcode_out[19] => Equal4.IN13
opcode_out[19] => Equal5.IN14
opcode_out[19] => Equal6.IN14
opcode_out[19] => Equal7.IN15
opcode_out[19] => Equal8.IN13
opcode_out[19] => Equal9.IN14
opcode_out[19] => Equal10.IN14
opcode_out[19] => Equal11.IN15
opcode_out[19] => Equal12.IN15
opcode_out[19] => Equal13.IN16
opcode_out[19] => Equal14.IN13
opcode_out[19] => Equal15.IN15
opcode_out[19] => Equal16.IN14
opcode_out[19] => Equal17.IN14
opcode_out[20] => Equal0.IN11
opcode_out[20] => Equal1.IN12
opcode_out[20] => Equal2.IN12
opcode_out[20] => Equal3.IN13
opcode_out[20] => Equal4.IN12
opcode_out[20] => Equal5.IN13
opcode_out[20] => Equal6.IN13
opcode_out[20] => Equal7.IN14
opcode_out[20] => Equal8.IN12
opcode_out[20] => Equal9.IN13
opcode_out[20] => Equal10.IN13
opcode_out[20] => Equal11.IN14
opcode_out[20] => Equal12.IN14
opcode_out[20] => Equal13.IN15
opcode_out[20] => Equal14.IN12
opcode_out[20] => Equal15.IN14
opcode_out[20] => Equal16.IN13
opcode_out[20] => Equal17.IN13
opcode_out[21] => Equal0.IN10
opcode_out[21] => Equal1.IN11
opcode_out[21] => Equal2.IN11
opcode_out[21] => Equal3.IN12
opcode_out[21] => Equal4.IN11
opcode_out[21] => Equal5.IN12
opcode_out[21] => Equal6.IN12
opcode_out[21] => Equal7.IN13
opcode_out[21] => Equal8.IN11
opcode_out[21] => Equal9.IN12
opcode_out[21] => Equal10.IN12
opcode_out[21] => Equal11.IN13
opcode_out[21] => Equal12.IN13
opcode_out[21] => Equal13.IN14
opcode_out[21] => Equal14.IN11
opcode_out[21] => Equal15.IN13
opcode_out[21] => Equal16.IN12
opcode_out[21] => Equal17.IN12
opcode_out[22] => Equal0.IN9
opcode_out[22] => Equal1.IN10
opcode_out[22] => Equal2.IN10
opcode_out[22] => Equal3.IN11
opcode_out[22] => Equal4.IN10
opcode_out[22] => Equal5.IN11
opcode_out[22] => Equal6.IN11
opcode_out[22] => Equal7.IN12
opcode_out[22] => Equal8.IN10
opcode_out[22] => Equal9.IN11
opcode_out[22] => Equal10.IN11
opcode_out[22] => Equal11.IN12
opcode_out[22] => Equal12.IN12
opcode_out[22] => Equal13.IN13
opcode_out[22] => Equal14.IN10
opcode_out[22] => Equal15.IN12
opcode_out[22] => Equal16.IN11
opcode_out[22] => Equal17.IN11
opcode_out[23] => Equal0.IN8
opcode_out[23] => Equal1.IN9
opcode_out[23] => Equal2.IN9
opcode_out[23] => Equal3.IN10
opcode_out[23] => Equal4.IN9
opcode_out[23] => Equal5.IN10
opcode_out[23] => Equal6.IN10
opcode_out[23] => Equal7.IN11
opcode_out[23] => Equal8.IN9
opcode_out[23] => Equal9.IN10
opcode_out[23] => Equal10.IN10
opcode_out[23] => Equal11.IN11
opcode_out[23] => Equal12.IN11
opcode_out[23] => Equal13.IN12
opcode_out[23] => Equal14.IN9
opcode_out[23] => Equal15.IN11
opcode_out[23] => Equal16.IN10
opcode_out[23] => Equal17.IN10
opcode_out[24] => Equal0.IN7
opcode_out[24] => Equal1.IN8
opcode_out[24] => Equal2.IN8
opcode_out[24] => Equal3.IN9
opcode_out[24] => Equal4.IN8
opcode_out[24] => Equal5.IN9
opcode_out[24] => Equal6.IN9
opcode_out[24] => Equal7.IN10
opcode_out[24] => Equal8.IN8
opcode_out[24] => Equal9.IN9
opcode_out[24] => Equal10.IN9
opcode_out[24] => Equal11.IN10
opcode_out[24] => Equal12.IN10
opcode_out[24] => Equal13.IN11
opcode_out[24] => Equal14.IN8
opcode_out[24] => Equal15.IN10
opcode_out[24] => Equal16.IN9
opcode_out[24] => Equal17.IN9
opcode_out[25] => Equal0.IN6
opcode_out[25] => Equal1.IN7
opcode_out[25] => Equal2.IN7
opcode_out[25] => Equal3.IN8
opcode_out[25] => Equal4.IN7
opcode_out[25] => Equal5.IN8
opcode_out[25] => Equal6.IN8
opcode_out[25] => Equal7.IN9
opcode_out[25] => Equal8.IN7
opcode_out[25] => Equal9.IN8
opcode_out[25] => Equal10.IN8
opcode_out[25] => Equal11.IN9
opcode_out[25] => Equal12.IN9
opcode_out[25] => Equal13.IN10
opcode_out[25] => Equal14.IN7
opcode_out[25] => Equal15.IN9
opcode_out[25] => Equal16.IN8
opcode_out[25] => Equal17.IN8
opcode_out[26] => Equal0.IN5
opcode_out[26] => Equal1.IN6
opcode_out[26] => Equal2.IN6
opcode_out[26] => Equal3.IN7
opcode_out[26] => Equal4.IN6
opcode_out[26] => Equal5.IN7
opcode_out[26] => Equal6.IN7
opcode_out[26] => Equal7.IN8
opcode_out[26] => Equal8.IN6
opcode_out[26] => Equal9.IN7
opcode_out[26] => Equal10.IN7
opcode_out[26] => Equal11.IN8
opcode_out[26] => Equal12.IN8
opcode_out[26] => Equal13.IN9
opcode_out[26] => Equal14.IN6
opcode_out[26] => Equal15.IN8
opcode_out[26] => Equal16.IN7
opcode_out[26] => Equal17.IN7
opcode_out[27] => Equal0.IN4
opcode_out[27] => Equal1.IN5
opcode_out[27] => Equal2.IN5
opcode_out[27] => Equal3.IN6
opcode_out[27] => Equal4.IN5
opcode_out[27] => Equal5.IN6
opcode_out[27] => Equal6.IN6
opcode_out[27] => Equal7.IN7
opcode_out[27] => Equal8.IN5
opcode_out[27] => Equal9.IN6
opcode_out[27] => Equal10.IN6
opcode_out[27] => Equal11.IN7
opcode_out[27] => Equal12.IN7
opcode_out[27] => Equal13.IN8
opcode_out[27] => Equal14.IN5
opcode_out[27] => Equal15.IN7
opcode_out[27] => Equal16.IN6
opcode_out[27] => Equal17.IN6
opcode_out[28] => Equal0.IN3
opcode_out[28] => Equal1.IN4
opcode_out[28] => Equal2.IN4
opcode_out[28] => Equal3.IN5
opcode_out[28] => Equal4.IN4
opcode_out[28] => Equal5.IN5
opcode_out[28] => Equal6.IN5
opcode_out[28] => Equal7.IN6
opcode_out[28] => Equal8.IN4
opcode_out[28] => Equal9.IN5
opcode_out[28] => Equal10.IN5
opcode_out[28] => Equal11.IN6
opcode_out[28] => Equal12.IN6
opcode_out[28] => Equal13.IN7
opcode_out[28] => Equal14.IN4
opcode_out[28] => Equal15.IN6
opcode_out[28] => Equal16.IN5
opcode_out[28] => Equal17.IN5
opcode_out[29] => Equal0.IN2
opcode_out[29] => Equal1.IN3
opcode_out[29] => Equal2.IN3
opcode_out[29] => Equal3.IN4
opcode_out[29] => Equal4.IN3
opcode_out[29] => Equal5.IN4
opcode_out[29] => Equal6.IN4
opcode_out[29] => Equal7.IN5
opcode_out[29] => Equal8.IN3
opcode_out[29] => Equal9.IN4
opcode_out[29] => Equal10.IN4
opcode_out[29] => Equal11.IN5
opcode_out[29] => Equal12.IN5
opcode_out[29] => Equal13.IN6
opcode_out[29] => Equal14.IN3
opcode_out[29] => Equal15.IN5
opcode_out[29] => Equal16.IN4
opcode_out[29] => Equal17.IN4
opcode_out[30] => Equal0.IN1
opcode_out[30] => Equal1.IN2
opcode_out[30] => Equal2.IN2
opcode_out[30] => Equal3.IN3
opcode_out[30] => Equal4.IN2
opcode_out[30] => Equal5.IN3
opcode_out[30] => Equal6.IN3
opcode_out[30] => Equal7.IN4
opcode_out[30] => Equal8.IN2
opcode_out[30] => Equal9.IN3
opcode_out[30] => Equal10.IN3
opcode_out[30] => Equal11.IN4
opcode_out[30] => Equal12.IN4
opcode_out[30] => Equal13.IN5
opcode_out[30] => Equal14.IN2
opcode_out[30] => Equal15.IN4
opcode_out[30] => Equal16.IN3
opcode_out[30] => Equal17.IN3
opcode_out[31] => Equal0.IN0
opcode_out[31] => Equal1.IN1
opcode_out[31] => Equal2.IN1
opcode_out[31] => Equal3.IN2
opcode_out[31] => Equal4.IN1
opcode_out[31] => Equal5.IN2
opcode_out[31] => Equal6.IN2
opcode_out[31] => Equal7.IN3
opcode_out[31] => Equal8.IN1
opcode_out[31] => Equal9.IN2
opcode_out[31] => Equal10.IN2
opcode_out[31] => Equal11.IN3
opcode_out[31] => Equal12.IN3
opcode_out[31] => Equal13.IN4
opcode_out[31] => Equal14.IN1
opcode_out[31] => Equal15.IN3
opcode_out[31] => Equal16.IN2
opcode_out[31] => Equal17.IN2
equal_out => next_state.state_be6.DATAB
equal_out => Selector0.IN6
equal_out => next_state.state_bne6.DATAB
equal_out => Selector0.IN2
lt_out => next_state.state_blt6.DATAB
lt_out => Selector0.IN3
pc_write <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
pc_drive <= pc_drive.DB_MAX_OUTPUT_PORT_TYPE
plus1_drive <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
op1_write <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
op2_write <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
add_drive <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
sub_drive <= sub_drive.DB_MAX_OUTPUT_PORT_TYPE
mult_drive <= mult_drive.DB_MAX_OUTPUT_PORT_TYPE
div_drive <= div_drive.DB_MAX_OUTPUT_PORT_TYPE
bit_and_drive <= bit_and_drive.DB_MAX_OUTPUT_PORT_TYPE
bit_or_drive <= bit_or_drive.DB_MAX_OUTPUT_PORT_TYPE
bit_not_drive <= bit_not_drive.DB_MAX_OUTPUT_PORT_TYPE
sl_drive <= sl_drive.DB_MAX_OUTPUT_PORT_TYPE
sr_drive <= sr_drive.DB_MAX_OUTPUT_PORT_TYPE
opcode_write <= opcode_write.DB_MAX_OUTPUT_PORT_TYPE
arg1_write <= arg1_write.DB_MAX_OUTPUT_PORT_TYPE
arg1_drive <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
arg2_write <= arg2_write.DB_MAX_OUTPUT_PORT_TYPE
arg2_drive <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
arg3_write <= arg3_write.DB_MAX_OUTPUT_PORT_TYPE
arg3_drive <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
address_write <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
memory_write <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
memory_drive <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u97
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u97|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u97|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u98
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u98|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u99
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1
port_pins[8] => port_pins[8].IN1
port_pins[9] => port_pins[9].IN1
port_pins[10] => port_pins[10].IN1
port_pins[11] => port_pins[11].IN1
port_pins[12] => port_pins[12].IN1
port_pins[13] => port_pins[13].IN1
port_pins[14] => port_pins[14].IN1
port_pins[15] => port_pins[15].IN1
port_pins[16] => port_pins[16].IN1
port_pins[17] => port_pins[17].IN1
port_pins[18] => port_pins[18].IN1
port_pins[19] => port_pins[19].IN1
port_pins[20] => port_pins[20].IN1
port_pins[21] => port_pins[21].IN1
port_pins[22] => port_pins[22].IN1
port_pins[23] => port_pins[23].IN1
port_pins[24] => port_pins[24].IN1
port_pins[25] => port_pins[25].IN1
port_pins[26] => port_pins[26].IN1
port_pins[27] => port_pins[27].IN1
port_pins[28] => port_pins[28].IN1
port_pins[29] => port_pins[29].IN1
port_pins[30] => port_pins[30].IN1
port_pins[31] => port_pins[31].IN1


|top|in_port:u99|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u100
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1
port_pins[8] => port_pins[8].IN1
port_pins[9] => port_pins[9].IN1
port_pins[10] => port_pins[10].IN1
port_pins[11] => port_pins[11].IN1
port_pins[12] => port_pins[12].IN1
port_pins[13] => port_pins[13].IN1
port_pins[14] => port_pins[14].IN1
port_pins[15] => port_pins[15].IN1
port_pins[16] => port_pins[16].IN1
port_pins[17] => port_pins[17].IN1
port_pins[18] => port_pins[18].IN1
port_pins[19] => port_pins[19].IN1
port_pins[20] => port_pins[20].IN1
port_pins[21] => port_pins[21].IN1
port_pins[22] => port_pins[22].IN1
port_pins[23] => port_pins[23].IN1
port_pins[24] => port_pins[24].IN1
port_pins[25] => port_pins[25].IN1
port_pins[26] => port_pins[26].IN1
port_pins[27] => port_pins[27].IN1
port_pins[28] => port_pins[28].IN1
port_pins[29] => port_pins[29].IN1
port_pins[30] => port_pins[30].IN1
port_pins[31] => port_pins[31].IN1


|top|in_port:u100|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u101
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u101|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u102
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u102|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u103
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u103|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u104
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u104|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u104|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u105
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u105|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u106
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1
port_pins[8] => port_pins[8].IN1
port_pins[9] => port_pins[9].IN1


|top|in_port:u106|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u107
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1
port_pins[8] => port_pins[8].IN1


|top|in_port:u107|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u108
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u108|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sd:u109
osc_50 => osc_50.IN1
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => buffer_valid.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_sector.OUTPUTSELECT
reset_50m => buffer_dirty.OUTPUTSELECT
reset_50m => sd_response.OUTPUTSELECT
reset_50m => _.IN1
SD_CMD <> Altera_UP_SD_Card_Avalon_Interface:u1.b_SD_cmd
SD_DAT3 <> Altera_UP_SD_Card_Avalon_Interface:u1.b_SD_dat3
SD_DAT <> Altera_UP_SD_Card_Avalon_Interface:u1.b_SD_dat
SD_CLK <= Altera_UP_SD_Card_Avalon_Interface:u1.o_SD_clock
sd_command => Selector17.IN4
sd_command => next_state.OUTPUTSELECT
sd_command => next_state.OUTPUTSELECT
sd_command => next_state.OUTPUTSELECT
sd_command => next_state.OUTPUTSELECT
sd_command => Selector2.IN1
sd_command => Selector2.IN2
sd_response <= sd_response~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_write => next_state.DATAB
sd_write => Selector13.IN3
sd_write => next_state.DATAB
sd_write => Selector15.IN1
sd_address[0] => Selector21.IN5
sd_address[1] => Selector20.IN5
sd_address[2] => Selector19.IN5
sd_address[3] => Selector18.IN5
sd_address[4] => i_avalon_address[4].DATAB
sd_address[5] => i_avalon_address[5].DATAB
sd_address[6] => i_avalon_address[6].DATAB
sd_address[7] => buffer_sector.DATAB
sd_address[7] => Equal0.IN22
sd_address[7] => Selector44.IN5
sd_address[8] => buffer_sector.DATAB
sd_address[8] => Equal0.IN21
sd_address[8] => Selector43.IN5
sd_address[9] => buffer_sector.DATAB
sd_address[9] => Equal0.IN20
sd_address[9] => Selector42.IN5
sd_address[10] => buffer_sector.DATAB
sd_address[10] => Equal0.IN19
sd_address[10] => Selector41.IN5
sd_address[11] => buffer_sector.DATAB
sd_address[11] => Equal0.IN18
sd_address[11] => Selector40.IN5
sd_address[12] => buffer_sector.DATAB
sd_address[12] => Equal0.IN17
sd_address[12] => Selector39.IN5
sd_address[13] => buffer_sector.DATAB
sd_address[13] => Equal0.IN16
sd_address[13] => Selector38.IN5
sd_address[14] => buffer_sector.DATAB
sd_address[14] => Equal0.IN15
sd_address[14] => Selector37.IN5
sd_address[15] => buffer_sector.DATAB
sd_address[15] => Equal0.IN14
sd_address[15] => Selector36.IN5
sd_address[16] => buffer_sector.DATAB
sd_address[16] => Equal0.IN13
sd_address[16] => Selector35.IN5
sd_address[17] => buffer_sector.DATAB
sd_address[17] => Equal0.IN12
sd_address[17] => Selector34.IN5
sd_address[18] => buffer_sector.DATAB
sd_address[18] => Equal0.IN11
sd_address[18] => Selector33.IN5
sd_address[19] => buffer_sector.DATAB
sd_address[19] => Equal0.IN10
sd_address[19] => Selector32.IN5
sd_address[20] => buffer_sector.DATAB
sd_address[20] => Equal0.IN9
sd_address[20] => Selector31.IN5
sd_address[21] => buffer_sector.DATAB
sd_address[21] => Equal0.IN8
sd_address[21] => Selector30.IN5
sd_address[22] => buffer_sector.DATAB
sd_address[22] => Equal0.IN7
sd_address[22] => Selector29.IN5
sd_address[23] => buffer_sector.DATAB
sd_address[23] => Equal0.IN6
sd_address[23] => Selector28.IN5
sd_address[24] => buffer_sector.DATAB
sd_address[24] => Equal0.IN5
sd_address[24] => Selector27.IN5
sd_address[25] => buffer_sector.DATAB
sd_address[25] => Equal0.IN4
sd_address[25] => Selector26.IN5
sd_address[26] => buffer_sector.DATAB
sd_address[26] => Equal0.IN3
sd_address[26] => Selector25.IN5
sd_address[27] => buffer_sector.DATAB
sd_address[27] => Equal0.IN2
sd_address[27] => Selector24.IN5
sd_address[28] => buffer_sector.DATAB
sd_address[28] => Equal0.IN1
sd_address[28] => Selector23.IN5
sd_address[29] => buffer_sector.DATAB
sd_address[29] => Equal0.IN0
sd_address[29] => Selector22.IN5
sd_data_write[0] => Selector47.IN5
sd_data_write[1] => i_avalon_writedata[1].DATAB
sd_data_write[2] => i_avalon_writedata[2].DATAB
sd_data_write[3] => Selector46.IN5
sd_data_write[4] => Selector45.IN5
sd_data_write[5] => i_avalon_writedata[5].DATAB
sd_data_write[6] => i_avalon_writedata[6].DATAB
sd_data_write[7] => i_avalon_writedata[7].DATAB
sd_data_write[8] => i_avalon_writedata[8].DATAB
sd_data_write[9] => Selector44.IN6
sd_data_write[10] => Selector43.IN6
sd_data_write[11] => Selector42.IN6
sd_data_write[12] => Selector41.IN6
sd_data_write[13] => Selector40.IN6
sd_data_write[14] => Selector39.IN6
sd_data_write[15] => Selector38.IN6
sd_data_write[16] => Selector37.IN6
sd_data_write[17] => Selector36.IN6
sd_data_write[18] => Selector35.IN6
sd_data_write[19] => Selector34.IN6
sd_data_write[20] => Selector33.IN6
sd_data_write[21] => Selector32.IN6
sd_data_write[22] => Selector31.IN6
sd_data_write[23] => Selector30.IN6
sd_data_write[24] => Selector29.IN6
sd_data_write[25] => Selector28.IN6
sd_data_write[26] => Selector27.IN6
sd_data_write[27] => Selector26.IN6
sd_data_write[28] => Selector25.IN6
sd_data_write[29] => Selector24.IN6
sd_data_write[30] => Selector23.IN6
sd_data_write[31] => Selector22.IN6
sd_data_read[0] <= sd_data_read[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[1] <= sd_data_read[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[2] <= sd_data_read[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[3] <= sd_data_read[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[4] <= sd_data_read[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[5] <= sd_data_read[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[6] <= sd_data_read[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[7] <= sd_data_read[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[8] <= sd_data_read[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[9] <= sd_data_read[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[10] <= sd_data_read[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[11] <= sd_data_read[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[12] <= sd_data_read[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[13] <= sd_data_read[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[14] <= sd_data_read[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[15] <= sd_data_read[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[16] <= sd_data_read[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[17] <= sd_data_read[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[18] <= sd_data_read[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[19] <= sd_data_read[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[20] <= sd_data_read[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[21] <= sd_data_read[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[22] <= sd_data_read[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[23] <= sd_data_read[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[24] <= sd_data_read[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[25] <= sd_data_read[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[26] <= sd_data_read[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[27] <= sd_data_read[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[28] <= sd_data_read[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[29] <= sd_data_read[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[30] <= sd_data_read[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data_read[31] <= sd_data_read[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1
i_clock => Altera_UP_SD_Card_Interface:SD_Card_Port.i_clock
i_clock => argument_reg[0].CLK
i_clock => argument_reg[1].CLK
i_clock => argument_reg[2].CLK
i_clock => argument_reg[3].CLK
i_clock => argument_reg[4].CLK
i_clock => argument_reg[5].CLK
i_clock => argument_reg[6].CLK
i_clock => argument_reg[7].CLK
i_clock => argument_reg[8].CLK
i_clock => argument_reg[9].CLK
i_clock => argument_reg[10].CLK
i_clock => argument_reg[11].CLK
i_clock => argument_reg[12].CLK
i_clock => argument_reg[13].CLK
i_clock => argument_reg[14].CLK
i_clock => argument_reg[15].CLK
i_clock => argument_reg[16].CLK
i_clock => argument_reg[17].CLK
i_clock => argument_reg[18].CLK
i_clock => argument_reg[19].CLK
i_clock => argument_reg[20].CLK
i_clock => argument_reg[21].CLK
i_clock => argument_reg[22].CLK
i_clock => argument_reg[23].CLK
i_clock => argument_reg[24].CLK
i_clock => argument_reg[25].CLK
i_clock => argument_reg[26].CLK
i_clock => argument_reg[27].CLK
i_clock => argument_reg[28].CLK
i_clock => argument_reg[29].CLK
i_clock => argument_reg[30].CLK
i_clock => argument_reg[31].CLK
i_clock => command_ID_reg[0].CLK
i_clock => command_ID_reg[1].CLK
i_clock => command_ID_reg[2].CLK
i_clock => command_ID_reg[3].CLK
i_clock => command_ID_reg[4].CLK
i_clock => command_ID_reg[5].CLK
i_clock => auxiliary_status_reg[0].CLK
i_clock => auxiliary_status_reg[1].CLK
i_clock => auxiliary_status_reg[2].CLK
i_clock => auxiliary_status_reg[3].CLK
i_clock => auxiliary_status_reg[4].CLK
i_clock => auxiliary_status_reg[5].CLK
i_clock => avalon_byteenable[0].CLK
i_clock => avalon_byteenable[1].CLK
i_clock => avalon_byteenable[2].CLK
i_clock => avalon_byteenable[3].CLK
i_clock => buffer_data_in_reg[0].CLK
i_clock => buffer_data_in_reg[1].CLK
i_clock => buffer_data_in_reg[2].CLK
i_clock => buffer_data_in_reg[3].CLK
i_clock => buffer_data_in_reg[4].CLK
i_clock => buffer_data_in_reg[5].CLK
i_clock => buffer_data_in_reg[6].CLK
i_clock => buffer_data_in_reg[7].CLK
i_clock => buffer_data_in_reg[8].CLK
i_clock => buffer_data_in_reg[9].CLK
i_clock => buffer_data_in_reg[10].CLK
i_clock => buffer_data_in_reg[11].CLK
i_clock => buffer_data_in_reg[12].CLK
i_clock => buffer_data_in_reg[13].CLK
i_clock => buffer_data_in_reg[14].CLK
i_clock => buffer_data_in_reg[15].CLK
i_clock => buffer_data_in_reg[16].CLK
i_clock => buffer_data_in_reg[17].CLK
i_clock => buffer_data_in_reg[18].CLK
i_clock => buffer_data_in_reg[19].CLK
i_clock => buffer_data_in_reg[20].CLK
i_clock => buffer_data_in_reg[21].CLK
i_clock => buffer_data_in_reg[22].CLK
i_clock => buffer_data_in_reg[23].CLK
i_clock => buffer_data_in_reg[24].CLK
i_clock => buffer_data_in_reg[25].CLK
i_clock => buffer_data_in_reg[26].CLK
i_clock => buffer_data_in_reg[27].CLK
i_clock => buffer_data_in_reg[28].CLK
i_clock => buffer_data_in_reg[29].CLK
i_clock => buffer_data_in_reg[30].CLK
i_clock => buffer_data_in_reg[31].CLK
i_clock => buffer_data_out_reg[0].CLK
i_clock => buffer_data_out_reg[1].CLK
i_clock => buffer_data_out_reg[2].CLK
i_clock => buffer_data_out_reg[3].CLK
i_clock => buffer_data_out_reg[4].CLK
i_clock => buffer_data_out_reg[5].CLK
i_clock => buffer_data_out_reg[6].CLK
i_clock => buffer_data_out_reg[7].CLK
i_clock => buffer_data_out_reg[8].CLK
i_clock => buffer_data_out_reg[9].CLK
i_clock => buffer_data_out_reg[10].CLK
i_clock => buffer_data_out_reg[11].CLK
i_clock => buffer_data_out_reg[12].CLK
i_clock => buffer_data_out_reg[13].CLK
i_clock => buffer_data_out_reg[14].CLK
i_clock => buffer_data_out_reg[15].CLK
i_clock => buffer_data_out_reg[16].CLK
i_clock => buffer_data_out_reg[17].CLK
i_clock => buffer_data_out_reg[18].CLK
i_clock => buffer_data_out_reg[19].CLK
i_clock => buffer_data_out_reg[20].CLK
i_clock => buffer_data_out_reg[21].CLK
i_clock => buffer_data_out_reg[22].CLK
i_clock => buffer_data_out_reg[23].CLK
i_clock => buffer_data_out_reg[24].CLK
i_clock => buffer_data_out_reg[25].CLK
i_clock => buffer_data_out_reg[26].CLK
i_clock => buffer_data_out_reg[27].CLK
i_clock => buffer_data_out_reg[28].CLK
i_clock => buffer_data_out_reg[29].CLK
i_clock => buffer_data_out_reg[30].CLK
i_clock => buffer_data_out_reg[31].CLK
i_clock => avalon_address[0].CLK
i_clock => avalon_address[1].CLK
i_clock => avalon_address[2].CLK
i_clock => avalon_address[3].CLK
i_clock => avalon_address[4].CLK
i_clock => avalon_address[5].CLK
i_clock => avalon_address[6].CLK
i_clock => current_cmd_state~1.DATAIN
i_clock => current_state~1.DATAIN
i_reset_n => Altera_UP_SD_Card_Interface:SD_Card_Port.i_reset_n
i_reset_n => avalon_byteenable[0].ACLR
i_reset_n => avalon_byteenable[1].ACLR
i_reset_n => avalon_byteenable[2].ACLR
i_reset_n => avalon_byteenable[3].ACLR
i_reset_n => buffer_data_in_reg[0].ACLR
i_reset_n => buffer_data_in_reg[1].ACLR
i_reset_n => buffer_data_in_reg[2].ACLR
i_reset_n => buffer_data_in_reg[3].ACLR
i_reset_n => buffer_data_in_reg[4].ACLR
i_reset_n => buffer_data_in_reg[5].ACLR
i_reset_n => buffer_data_in_reg[6].ACLR
i_reset_n => buffer_data_in_reg[7].ACLR
i_reset_n => buffer_data_in_reg[8].ACLR
i_reset_n => buffer_data_in_reg[9].ACLR
i_reset_n => buffer_data_in_reg[10].ACLR
i_reset_n => buffer_data_in_reg[11].ACLR
i_reset_n => buffer_data_in_reg[12].ACLR
i_reset_n => buffer_data_in_reg[13].ACLR
i_reset_n => buffer_data_in_reg[14].ACLR
i_reset_n => buffer_data_in_reg[15].ACLR
i_reset_n => buffer_data_in_reg[16].ACLR
i_reset_n => buffer_data_in_reg[17].ACLR
i_reset_n => buffer_data_in_reg[18].ACLR
i_reset_n => buffer_data_in_reg[19].ACLR
i_reset_n => buffer_data_in_reg[20].ACLR
i_reset_n => buffer_data_in_reg[21].ACLR
i_reset_n => buffer_data_in_reg[22].ACLR
i_reset_n => buffer_data_in_reg[23].ACLR
i_reset_n => buffer_data_in_reg[24].ACLR
i_reset_n => buffer_data_in_reg[25].ACLR
i_reset_n => buffer_data_in_reg[26].ACLR
i_reset_n => buffer_data_in_reg[27].ACLR
i_reset_n => buffer_data_in_reg[28].ACLR
i_reset_n => buffer_data_in_reg[29].ACLR
i_reset_n => buffer_data_in_reg[30].ACLR
i_reset_n => buffer_data_in_reg[31].ACLR
i_reset_n => buffer_data_out_reg[0].ACLR
i_reset_n => buffer_data_out_reg[1].ACLR
i_reset_n => buffer_data_out_reg[2].ACLR
i_reset_n => buffer_data_out_reg[3].ACLR
i_reset_n => buffer_data_out_reg[4].ACLR
i_reset_n => buffer_data_out_reg[5].ACLR
i_reset_n => buffer_data_out_reg[6].ACLR
i_reset_n => buffer_data_out_reg[7].ACLR
i_reset_n => buffer_data_out_reg[8].ACLR
i_reset_n => buffer_data_out_reg[9].ACLR
i_reset_n => buffer_data_out_reg[10].ACLR
i_reset_n => buffer_data_out_reg[11].ACLR
i_reset_n => buffer_data_out_reg[12].ACLR
i_reset_n => buffer_data_out_reg[13].ACLR
i_reset_n => buffer_data_out_reg[14].ACLR
i_reset_n => buffer_data_out_reg[15].ACLR
i_reset_n => buffer_data_out_reg[16].ACLR
i_reset_n => buffer_data_out_reg[17].ACLR
i_reset_n => buffer_data_out_reg[18].ACLR
i_reset_n => buffer_data_out_reg[19].ACLR
i_reset_n => buffer_data_out_reg[20].ACLR
i_reset_n => buffer_data_out_reg[21].ACLR
i_reset_n => buffer_data_out_reg[22].ACLR
i_reset_n => buffer_data_out_reg[23].ACLR
i_reset_n => buffer_data_out_reg[24].ACLR
i_reset_n => buffer_data_out_reg[25].ACLR
i_reset_n => buffer_data_out_reg[26].ACLR
i_reset_n => buffer_data_out_reg[27].ACLR
i_reset_n => buffer_data_out_reg[28].ACLR
i_reset_n => buffer_data_out_reg[29].ACLR
i_reset_n => buffer_data_out_reg[30].ACLR
i_reset_n => buffer_data_out_reg[31].ACLR
i_reset_n => avalon_address[0].ACLR
i_reset_n => avalon_address[1].ACLR
i_reset_n => avalon_address[2].ACLR
i_reset_n => avalon_address[3].ACLR
i_reset_n => avalon_address[4].ACLR
i_reset_n => avalon_address[5].ACLR
i_reset_n => avalon_address[6].ACLR
i_reset_n => command_ID_reg[0].ACLR
i_reset_n => command_ID_reg[1].ACLR
i_reset_n => command_ID_reg[2].ACLR
i_reset_n => command_ID_reg[3].ACLR
i_reset_n => command_ID_reg[4].ACLR
i_reset_n => command_ID_reg[5].ACLR
i_reset_n => auxiliary_status_reg[0].ACLR
i_reset_n => auxiliary_status_reg[1].ACLR
i_reset_n => auxiliary_status_reg[2].ACLR
i_reset_n => auxiliary_status_reg[3].ACLR
i_reset_n => auxiliary_status_reg[4].ACLR
i_reset_n => auxiliary_status_reg[5].ACLR
i_reset_n => argument_reg[0].ACLR
i_reset_n => argument_reg[1].ACLR
i_reset_n => argument_reg[2].ACLR
i_reset_n => argument_reg[3].ACLR
i_reset_n => argument_reg[4].ACLR
i_reset_n => argument_reg[5].ACLR
i_reset_n => argument_reg[6].ACLR
i_reset_n => argument_reg[7].ACLR
i_reset_n => argument_reg[8].ACLR
i_reset_n => argument_reg[9].ACLR
i_reset_n => argument_reg[10].ACLR
i_reset_n => argument_reg[11].ACLR
i_reset_n => argument_reg[12].ACLR
i_reset_n => argument_reg[13].ACLR
i_reset_n => argument_reg[14].ACLR
i_reset_n => argument_reg[15].ACLR
i_reset_n => argument_reg[16].ACLR
i_reset_n => argument_reg[17].ACLR
i_reset_n => argument_reg[18].ACLR
i_reset_n => argument_reg[19].ACLR
i_reset_n => argument_reg[20].ACLR
i_reset_n => argument_reg[21].ACLR
i_reset_n => argument_reg[22].ACLR
i_reset_n => argument_reg[23].ACLR
i_reset_n => argument_reg[24].ACLR
i_reset_n => argument_reg[25].ACLR
i_reset_n => argument_reg[26].ACLR
i_reset_n => argument_reg[27].ACLR
i_reset_n => argument_reg[28].ACLR
i_reset_n => argument_reg[29].ACLR
i_reset_n => argument_reg[30].ACLR
i_reset_n => argument_reg[31].ACLR
i_reset_n => current_cmd_state~3.DATAIN
i_reset_n => current_state~3.DATAIN
i_avalon_address[0] => Equal4.IN15
i_avalon_address[0] => Equal5.IN15
i_avalon_address[0] => Equal6.IN15
i_avalon_address[0] => Equal7.IN15
i_avalon_address[0] => Equal8.IN15
i_avalon_address[0] => Equal9.IN15
i_avalon_address[0] => Equal10.IN15
i_avalon_address[0] => Equal11.IN15
i_avalon_address[0] => Equal12.IN15
i_avalon_address[0] => Equal13.IN15
i_avalon_address[0] => Equal14.IN15
i_avalon_address[0] => Equal15.IN15
i_avalon_address[0] => Equal16.IN15
i_avalon_address[0] => Equal17.IN15
i_avalon_address[0] => avalon_address[0].DATAIN
i_avalon_address[1] => Equal4.IN14
i_avalon_address[1] => Equal5.IN14
i_avalon_address[1] => Equal6.IN14
i_avalon_address[1] => Equal7.IN14
i_avalon_address[1] => Equal8.IN14
i_avalon_address[1] => Equal9.IN14
i_avalon_address[1] => Equal10.IN14
i_avalon_address[1] => Equal11.IN14
i_avalon_address[1] => Equal12.IN14
i_avalon_address[1] => Equal13.IN14
i_avalon_address[1] => Equal14.IN14
i_avalon_address[1] => Equal15.IN14
i_avalon_address[1] => Equal16.IN14
i_avalon_address[1] => Equal17.IN14
i_avalon_address[1] => avalon_address[1].DATAIN
i_avalon_address[2] => Equal4.IN13
i_avalon_address[2] => Equal5.IN13
i_avalon_address[2] => Equal6.IN13
i_avalon_address[2] => Equal7.IN13
i_avalon_address[2] => Equal8.IN13
i_avalon_address[2] => Equal9.IN13
i_avalon_address[2] => Equal10.IN13
i_avalon_address[2] => Equal11.IN13
i_avalon_address[2] => Equal12.IN13
i_avalon_address[2] => Equal13.IN13
i_avalon_address[2] => Equal14.IN13
i_avalon_address[2] => Equal15.IN13
i_avalon_address[2] => Equal16.IN13
i_avalon_address[2] => Equal17.IN13
i_avalon_address[2] => avalon_address[2].DATAIN
i_avalon_address[3] => Equal4.IN12
i_avalon_address[3] => Equal5.IN12
i_avalon_address[3] => Equal6.IN12
i_avalon_address[3] => Equal7.IN12
i_avalon_address[3] => Equal8.IN12
i_avalon_address[3] => Equal9.IN12
i_avalon_address[3] => Equal10.IN12
i_avalon_address[3] => Equal11.IN12
i_avalon_address[3] => Equal12.IN12
i_avalon_address[3] => Equal13.IN12
i_avalon_address[3] => Equal14.IN12
i_avalon_address[3] => Equal15.IN12
i_avalon_address[3] => Equal16.IN12
i_avalon_address[3] => Equal17.IN12
i_avalon_address[3] => avalon_address[3].DATAIN
i_avalon_address[4] => Equal4.IN11
i_avalon_address[4] => Equal5.IN11
i_avalon_address[4] => Equal6.IN11
i_avalon_address[4] => Equal7.IN11
i_avalon_address[4] => Equal8.IN11
i_avalon_address[4] => Equal9.IN11
i_avalon_address[4] => Equal10.IN11
i_avalon_address[4] => Equal11.IN11
i_avalon_address[4] => Equal12.IN11
i_avalon_address[4] => Equal13.IN11
i_avalon_address[4] => Equal14.IN11
i_avalon_address[4] => Equal15.IN11
i_avalon_address[4] => Equal16.IN11
i_avalon_address[4] => Equal17.IN11
i_avalon_address[4] => avalon_address[4].DATAIN
i_avalon_address[5] => Equal4.IN10
i_avalon_address[5] => Equal5.IN10
i_avalon_address[5] => Equal6.IN10
i_avalon_address[5] => Equal7.IN10
i_avalon_address[5] => Equal8.IN10
i_avalon_address[5] => Equal9.IN10
i_avalon_address[5] => Equal10.IN10
i_avalon_address[5] => Equal11.IN10
i_avalon_address[5] => Equal12.IN10
i_avalon_address[5] => Equal13.IN10
i_avalon_address[5] => Equal14.IN10
i_avalon_address[5] => Equal15.IN10
i_avalon_address[5] => Equal16.IN10
i_avalon_address[5] => Equal17.IN10
i_avalon_address[5] => avalon_address[5].DATAIN
i_avalon_address[6] => Equal4.IN9
i_avalon_address[6] => Equal5.IN9
i_avalon_address[6] => Equal6.IN9
i_avalon_address[6] => Equal7.IN9
i_avalon_address[6] => Equal8.IN9
i_avalon_address[6] => Equal9.IN9
i_avalon_address[6] => Equal10.IN9
i_avalon_address[6] => Equal11.IN9
i_avalon_address[6] => Equal12.IN9
i_avalon_address[6] => Equal13.IN9
i_avalon_address[6] => Equal14.IN9
i_avalon_address[6] => Equal15.IN9
i_avalon_address[6] => Equal16.IN9
i_avalon_address[6] => Equal17.IN9
i_avalon_address[6] => avalon_address[6].DATAIN
i_avalon_address[7] => Equal4.IN8
i_avalon_address[7] => Equal5.IN8
i_avalon_address[7] => Equal6.IN8
i_avalon_address[7] => Equal7.IN8
i_avalon_address[7] => Equal8.IN8
i_avalon_address[7] => Equal9.IN8
i_avalon_address[7] => Equal10.IN8
i_avalon_address[7] => Equal11.IN8
i_avalon_address[7] => Equal12.IN8
i_avalon_address[7] => Equal13.IN8
i_avalon_address[7] => Equal14.IN8
i_avalon_address[7] => Equal15.IN8
i_avalon_address[7] => Equal16.IN8
i_avalon_address[7] => Equal17.IN8
i_avalon_address[7] => read_buffer_request.IN0
i_avalon_chip_select => read_buffer_request.IN1
i_avalon_chip_select => command_ready.IN0
i_avalon_read => read_buffer_request.IN1
i_avalon_write => write_buffer_request.IN1
i_avalon_write => command_ready.IN1
i_avalon_byteenable[0] => state_transitions_buffer.IN0
i_avalon_byteenable[0] => state_transitions_buffer.IN0
i_avalon_byteenable[0] => avalon_byteenable[0].DATAIN
i_avalon_byteenable[1] => state_transitions_buffer.IN1
i_avalon_byteenable[1] => state_transitions_buffer.IN1
i_avalon_byteenable[1] => avalon_byteenable[1].DATAIN
i_avalon_byteenable[2] => state_transitions_buffer.IN0
i_avalon_byteenable[2] => state_transitions_buffer.IN0
i_avalon_byteenable[2] => avalon_byteenable[2].DATAIN
i_avalon_byteenable[3] => state_transitions_buffer.IN1
i_avalon_byteenable[3] => state_transitions_buffer.IN1
i_avalon_byteenable[3] => avalon_byteenable[3].DATAIN
i_avalon_writedata[0] => argument_reg.DATAB
i_avalon_writedata[0] => buffer_data_in_reg[0].DATAIN
i_avalon_writedata[0] => command_ID_reg[0].DATAIN
i_avalon_writedata[1] => argument_reg.DATAB
i_avalon_writedata[1] => buffer_data_in_reg[1].DATAIN
i_avalon_writedata[1] => command_ID_reg[1].DATAIN
i_avalon_writedata[2] => argument_reg.DATAB
i_avalon_writedata[2] => buffer_data_in_reg[2].DATAIN
i_avalon_writedata[2] => command_ID_reg[2].DATAIN
i_avalon_writedata[3] => argument_reg.DATAB
i_avalon_writedata[3] => buffer_data_in_reg[3].DATAIN
i_avalon_writedata[3] => command_ID_reg[3].DATAIN
i_avalon_writedata[4] => argument_reg.DATAB
i_avalon_writedata[4] => buffer_data_in_reg[4].DATAIN
i_avalon_writedata[4] => command_ID_reg[4].DATAIN
i_avalon_writedata[5] => argument_reg.DATAB
i_avalon_writedata[5] => buffer_data_in_reg[5].DATAIN
i_avalon_writedata[5] => command_ID_reg[5].DATAIN
i_avalon_writedata[6] => argument_regs_processing.IN1
i_avalon_writedata[6] => argument_reg.DATAB
i_avalon_writedata[6] => buffer_data_in_reg[6].DATAIN
i_avalon_writedata[7] => argument_reg.DATAB
i_avalon_writedata[7] => buffer_data_in_reg[7].DATAIN
i_avalon_writedata[8] => argument_reg.DATAB
i_avalon_writedata[8] => buffer_data_in_reg[8].DATAIN
i_avalon_writedata[9] => argument_reg.DATAB
i_avalon_writedata[9] => buffer_data_in_reg[9].DATAIN
i_avalon_writedata[10] => argument_reg.DATAB
i_avalon_writedata[10] => buffer_data_in_reg[10].DATAIN
i_avalon_writedata[11] => argument_reg.DATAB
i_avalon_writedata[11] => buffer_data_in_reg[11].DATAIN
i_avalon_writedata[12] => argument_reg.DATAB
i_avalon_writedata[12] => buffer_data_in_reg[12].DATAIN
i_avalon_writedata[13] => argument_reg.DATAB
i_avalon_writedata[13] => buffer_data_in_reg[13].DATAIN
i_avalon_writedata[14] => argument_reg.DATAB
i_avalon_writedata[14] => buffer_data_in_reg[14].DATAIN
i_avalon_writedata[15] => argument_reg.DATAB
i_avalon_writedata[15] => buffer_data_in_reg[15].DATAIN
i_avalon_writedata[16] => argument_reg.DATAB
i_avalon_writedata[16] => buffer_data_in_reg[16].DATAIN
i_avalon_writedata[17] => argument_reg.DATAB
i_avalon_writedata[17] => buffer_data_in_reg[17].DATAIN
i_avalon_writedata[18] => argument_reg.DATAB
i_avalon_writedata[18] => buffer_data_in_reg[18].DATAIN
i_avalon_writedata[19] => argument_reg.DATAB
i_avalon_writedata[19] => buffer_data_in_reg[19].DATAIN
i_avalon_writedata[20] => argument_reg.DATAB
i_avalon_writedata[20] => buffer_data_in_reg[20].DATAIN
i_avalon_writedata[21] => argument_reg.DATAB
i_avalon_writedata[21] => buffer_data_in_reg[21].DATAIN
i_avalon_writedata[22] => argument_reg.DATAB
i_avalon_writedata[22] => buffer_data_in_reg[22].DATAIN
i_avalon_writedata[23] => argument_reg.DATAB
i_avalon_writedata[23] => buffer_data_in_reg[23].DATAIN
i_avalon_writedata[24] => argument_reg.DATAB
i_avalon_writedata[24] => buffer_data_in_reg[24].DATAIN
i_avalon_writedata[25] => argument_reg.DATAB
i_avalon_writedata[25] => buffer_data_in_reg[25].DATAIN
i_avalon_writedata[26] => argument_reg.DATAB
i_avalon_writedata[26] => buffer_data_in_reg[26].DATAIN
i_avalon_writedata[27] => argument_reg.DATAB
i_avalon_writedata[27] => buffer_data_in_reg[27].DATAIN
i_avalon_writedata[28] => argument_reg.DATAB
i_avalon_writedata[28] => buffer_data_in_reg[28].DATAIN
i_avalon_writedata[29] => argument_reg.DATAB
i_avalon_writedata[29] => buffer_data_in_reg[29].DATAIN
i_avalon_writedata[30] => argument_reg.DATAB
i_avalon_writedata[30] => buffer_data_in_reg[30].DATAIN
i_avalon_writedata[31] => argument_reg.DATAB
i_avalon_writedata[31] => buffer_data_in_reg[31].DATAIN
o_avalon_readdata[0] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[1] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[2] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[3] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[4] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[5] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[6] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[7] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[8] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[9] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[10] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[11] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[12] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[13] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[14] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[15] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[16] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[17] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[18] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[19] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[20] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[21] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[22] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[23] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[24] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[25] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[26] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[27] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[28] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[29] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[30] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_readdata[31] <= o_avalon_readdata.DB_MAX_OUTPUT_PORT_TYPE
o_avalon_waitrequest <= o_avalon_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
b_SD_cmd <> Altera_UP_SD_Card_Interface:SD_Card_Port.b_SD_cmd
b_SD_dat <> Altera_UP_SD_Card_Interface:SD_Card_Port.b_SD_dat
b_SD_dat3 <> Altera_UP_SD_Card_Interface:SD_Card_Port.b_SD_dat3
o_SD_clock <= Altera_UP_SD_Card_Interface:SD_Card_Port.o_SD_clock


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port
i_clock => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_clock
i_clock => o_buffer_data_out[0]~reg0.CLK
i_clock => o_buffer_data_out[1]~reg0.CLK
i_clock => o_buffer_data_out[2]~reg0.CLK
i_clock => o_buffer_data_out[3]~reg0.CLK
i_clock => o_buffer_data_out[4]~reg0.CLK
i_clock => o_buffer_data_out[5]~reg0.CLK
i_clock => o_buffer_data_out[6]~reg0.CLK
i_clock => o_buffer_data_out[7]~reg0.CLK
i_clock => o_buffer_data_out[8]~reg0.CLK
i_clock => o_buffer_data_out[9]~reg0.CLK
i_clock => o_buffer_data_out[10]~reg0.CLK
i_clock => o_buffer_data_out[11]~reg0.CLK
i_clock => o_buffer_data_out[12]~reg0.CLK
i_clock => o_buffer_data_out[13]~reg0.CLK
i_clock => o_buffer_data_out[14]~reg0.CLK
i_clock => o_buffer_data_out[15]~reg0.CLK
i_clock => SD_REG_status_register_valid.CLK
i_clock => SD_REG_response_R1[0].CLK
i_clock => SD_REG_response_R1[1].CLK
i_clock => SD_REG_response_R1[2].CLK
i_clock => SD_REG_response_R1[3].CLK
i_clock => SD_REG_response_R1[4].CLK
i_clock => SD_REG_response_R1[5].CLK
i_clock => SD_REG_response_R1[6].CLK
i_clock => SD_REG_response_R1[7].CLK
i_clock => SD_REG_response_R1[8].CLK
i_clock => SD_REG_response_R1[9].CLK
i_clock => SD_REG_response_R1[10].CLK
i_clock => SD_REG_response_R1[11].CLK
i_clock => SD_REG_response_R1[12].CLK
i_clock => SD_REG_response_R1[13].CLK
i_clock => SD_REG_response_R1[14].CLK
i_clock => SD_REG_response_R1[15].CLK
i_clock => SD_REG_response_R1[16].CLK
i_clock => SD_REG_response_R1[17].CLK
i_clock => SD_REG_response_R1[18].CLK
i_clock => SD_REG_response_R1[19].CLK
i_clock => SD_REG_response_R1[20].CLK
i_clock => SD_REG_response_R1[21].CLK
i_clock => SD_REG_response_R1[22].CLK
i_clock => SD_REG_response_R1[23].CLK
i_clock => SD_REG_response_R1[24].CLK
i_clock => SD_REG_response_R1[25].CLK
i_clock => SD_REG_response_R1[26].CLK
i_clock => SD_REG_response_R1[27].CLK
i_clock => SD_REG_response_R1[28].CLK
i_clock => SD_REG_response_R1[29].CLK
i_clock => SD_REG_response_R1[30].CLK
i_clock => SD_REG_response_R1[31].CLK
i_clock => SD_REG_status_register[0].CLK
i_clock => SD_REG_status_register[1].CLK
i_clock => SD_REG_status_register[2].CLK
i_clock => SD_REG_status_register[3].CLK
i_clock => SD_REG_status_register[4].CLK
i_clock => SD_REG_status_register[5].CLK
i_clock => SD_REG_status_register[6].CLK
i_clock => SD_REG_status_register[7].CLK
i_clock => SD_REG_status_register[8].CLK
i_clock => SD_REG_status_register[9].CLK
i_clock => SD_REG_status_register[10].CLK
i_clock => SD_REG_status_register[11].CLK
i_clock => SD_REG_status_register[12].CLK
i_clock => SD_REG_status_register[13].CLK
i_clock => SD_REG_status_register[14].CLK
i_clock => SD_REG_status_register[15].CLK
i_clock => SD_REG_status_register[16].CLK
i_clock => SD_REG_status_register[17].CLK
i_clock => SD_REG_status_register[18].CLK
i_clock => SD_REG_status_register[19].CLK
i_clock => SD_REG_status_register[20].CLK
i_clock => SD_REG_status_register[21].CLK
i_clock => SD_REG_status_register[22].CLK
i_clock => SD_REG_status_register[23].CLK
i_clock => SD_REG_status_register[24].CLK
i_clock => SD_REG_status_register[25].CLK
i_clock => SD_REG_status_register[26].CLK
i_clock => SD_REG_status_register[27].CLK
i_clock => SD_REG_status_register[28].CLK
i_clock => SD_REG_status_register[29].CLK
i_clock => SD_REG_status_register[30].CLK
i_clock => SD_REG_status_register[31].CLK
i_clock => SD_REG_card_specific_data[0].CLK
i_clock => SD_REG_card_specific_data[1].CLK
i_clock => SD_REG_card_specific_data[2].CLK
i_clock => SD_REG_card_specific_data[3].CLK
i_clock => SD_REG_card_specific_data[4].CLK
i_clock => SD_REG_card_specific_data[5].CLK
i_clock => SD_REG_card_specific_data[6].CLK
i_clock => SD_REG_card_specific_data[7].CLK
i_clock => SD_REG_card_specific_data[8].CLK
i_clock => SD_REG_card_specific_data[9].CLK
i_clock => SD_REG_card_specific_data[10].CLK
i_clock => SD_REG_card_specific_data[11].CLK
i_clock => SD_REG_card_specific_data[12].CLK
i_clock => SD_REG_card_specific_data[13].CLK
i_clock => SD_REG_card_specific_data[14].CLK
i_clock => SD_REG_card_specific_data[15].CLK
i_clock => SD_REG_card_specific_data[16].CLK
i_clock => SD_REG_card_specific_data[17].CLK
i_clock => SD_REG_card_specific_data[18].CLK
i_clock => SD_REG_card_specific_data[19].CLK
i_clock => SD_REG_card_specific_data[20].CLK
i_clock => SD_REG_card_specific_data[21].CLK
i_clock => SD_REG_card_specific_data[22].CLK
i_clock => SD_REG_card_specific_data[23].CLK
i_clock => SD_REG_card_specific_data[24].CLK
i_clock => SD_REG_card_specific_data[25].CLK
i_clock => SD_REG_card_specific_data[26].CLK
i_clock => SD_REG_card_specific_data[27].CLK
i_clock => SD_REG_card_specific_data[28].CLK
i_clock => SD_REG_card_specific_data[29].CLK
i_clock => SD_REG_card_specific_data[30].CLK
i_clock => SD_REG_card_specific_data[31].CLK
i_clock => SD_REG_card_specific_data[32].CLK
i_clock => SD_REG_card_specific_data[33].CLK
i_clock => SD_REG_card_specific_data[34].CLK
i_clock => SD_REG_card_specific_data[35].CLK
i_clock => SD_REG_card_specific_data[36].CLK
i_clock => SD_REG_card_specific_data[37].CLK
i_clock => SD_REG_card_specific_data[38].CLK
i_clock => SD_REG_card_specific_data[39].CLK
i_clock => SD_REG_card_specific_data[40].CLK
i_clock => SD_REG_card_specific_data[41].CLK
i_clock => SD_REG_card_specific_data[42].CLK
i_clock => SD_REG_card_specific_data[43].CLK
i_clock => SD_REG_card_specific_data[44].CLK
i_clock => SD_REG_card_specific_data[45].CLK
i_clock => SD_REG_card_specific_data[46].CLK
i_clock => SD_REG_card_specific_data[47].CLK
i_clock => SD_REG_card_specific_data[48].CLK
i_clock => SD_REG_card_specific_data[49].CLK
i_clock => SD_REG_card_specific_data[50].CLK
i_clock => SD_REG_card_specific_data[51].CLK
i_clock => SD_REG_card_specific_data[52].CLK
i_clock => SD_REG_card_specific_data[53].CLK
i_clock => SD_REG_card_specific_data[54].CLK
i_clock => SD_REG_card_specific_data[55].CLK
i_clock => SD_REG_card_specific_data[56].CLK
i_clock => SD_REG_card_specific_data[57].CLK
i_clock => SD_REG_card_specific_data[58].CLK
i_clock => SD_REG_card_specific_data[59].CLK
i_clock => SD_REG_card_specific_data[60].CLK
i_clock => SD_REG_card_specific_data[61].CLK
i_clock => SD_REG_card_specific_data[62].CLK
i_clock => SD_REG_card_specific_data[63].CLK
i_clock => SD_REG_card_specific_data[64].CLK
i_clock => SD_REG_card_specific_data[65].CLK
i_clock => SD_REG_card_specific_data[66].CLK
i_clock => SD_REG_card_specific_data[67].CLK
i_clock => SD_REG_card_specific_data[68].CLK
i_clock => SD_REG_card_specific_data[69].CLK
i_clock => SD_REG_card_specific_data[70].CLK
i_clock => SD_REG_card_specific_data[71].CLK
i_clock => SD_REG_card_specific_data[72].CLK
i_clock => SD_REG_card_specific_data[73].CLK
i_clock => SD_REG_card_specific_data[74].CLK
i_clock => SD_REG_card_specific_data[75].CLK
i_clock => SD_REG_card_specific_data[76].CLK
i_clock => SD_REG_card_specific_data[77].CLK
i_clock => SD_REG_card_specific_data[78].CLK
i_clock => SD_REG_card_specific_data[79].CLK
i_clock => SD_REG_card_specific_data[80].CLK
i_clock => SD_REG_card_specific_data[81].CLK
i_clock => SD_REG_card_specific_data[82].CLK
i_clock => SD_REG_card_specific_data[83].CLK
i_clock => SD_REG_card_specific_data[84].CLK
i_clock => SD_REG_card_specific_data[85].CLK
i_clock => SD_REG_card_specific_data[86].CLK
i_clock => SD_REG_card_specific_data[87].CLK
i_clock => SD_REG_card_specific_data[88].CLK
i_clock => SD_REG_card_specific_data[89].CLK
i_clock => SD_REG_card_specific_data[90].CLK
i_clock => SD_REG_card_specific_data[91].CLK
i_clock => SD_REG_card_specific_data[92].CLK
i_clock => SD_REG_card_specific_data[93].CLK
i_clock => SD_REG_card_specific_data[94].CLK
i_clock => SD_REG_card_specific_data[95].CLK
i_clock => SD_REG_card_specific_data[96].CLK
i_clock => SD_REG_card_specific_data[97].CLK
i_clock => SD_REG_card_specific_data[98].CLK
i_clock => SD_REG_card_specific_data[99].CLK
i_clock => SD_REG_card_specific_data[100].CLK
i_clock => SD_REG_card_specific_data[101].CLK
i_clock => SD_REG_card_specific_data[102].CLK
i_clock => SD_REG_card_specific_data[103].CLK
i_clock => SD_REG_card_specific_data[104].CLK
i_clock => SD_REG_card_specific_data[105].CLK
i_clock => SD_REG_card_specific_data[106].CLK
i_clock => SD_REG_card_specific_data[107].CLK
i_clock => SD_REG_card_specific_data[108].CLK
i_clock => SD_REG_card_specific_data[109].CLK
i_clock => SD_REG_card_specific_data[110].CLK
i_clock => SD_REG_card_specific_data[111].CLK
i_clock => SD_REG_card_specific_data[112].CLK
i_clock => SD_REG_card_specific_data[113].CLK
i_clock => SD_REG_card_specific_data[114].CLK
i_clock => SD_REG_card_specific_data[115].CLK
i_clock => SD_REG_card_specific_data[116].CLK
i_clock => SD_REG_card_specific_data[117].CLK
i_clock => SD_REG_card_specific_data[118].CLK
i_clock => SD_REG_card_specific_data[119].CLK
i_clock => SD_REG_card_specific_data[120].CLK
i_clock => SD_REG_card_specific_data[121].CLK
i_clock => SD_REG_card_specific_data[122].CLK
i_clock => SD_REG_card_specific_data[123].CLK
i_clock => SD_REG_card_specific_data[124].CLK
i_clock => SD_REG_card_specific_data[125].CLK
i_clock => SD_REG_card_specific_data[126].CLK
i_clock => SD_REG_card_specific_data[127].CLK
i_clock => SD_REG_relative_card_address[0].CLK
i_clock => SD_REG_relative_card_address[1].CLK
i_clock => SD_REG_relative_card_address[2].CLK
i_clock => SD_REG_relative_card_address[3].CLK
i_clock => SD_REG_relative_card_address[4].CLK
i_clock => SD_REG_relative_card_address[5].CLK
i_clock => SD_REG_relative_card_address[6].CLK
i_clock => SD_REG_relative_card_address[7].CLK
i_clock => SD_REG_relative_card_address[8].CLK
i_clock => SD_REG_relative_card_address[9].CLK
i_clock => SD_REG_relative_card_address[10].CLK
i_clock => SD_REG_relative_card_address[11].CLK
i_clock => SD_REG_relative_card_address[12].CLK
i_clock => SD_REG_relative_card_address[13].CLK
i_clock => SD_REG_relative_card_address[14].CLK
i_clock => SD_REG_relative_card_address[15].CLK
i_clock => SD_REG_card_identification_number[0].CLK
i_clock => SD_REG_card_identification_number[1].CLK
i_clock => SD_REG_card_identification_number[2].CLK
i_clock => SD_REG_card_identification_number[3].CLK
i_clock => SD_REG_card_identification_number[4].CLK
i_clock => SD_REG_card_identification_number[5].CLK
i_clock => SD_REG_card_identification_number[6].CLK
i_clock => SD_REG_card_identification_number[7].CLK
i_clock => SD_REG_card_identification_number[8].CLK
i_clock => SD_REG_card_identification_number[9].CLK
i_clock => SD_REG_card_identification_number[10].CLK
i_clock => SD_REG_card_identification_number[11].CLK
i_clock => SD_REG_card_identification_number[12].CLK
i_clock => SD_REG_card_identification_number[13].CLK
i_clock => SD_REG_card_identification_number[14].CLK
i_clock => SD_REG_card_identification_number[15].CLK
i_clock => SD_REG_card_identification_number[16].CLK
i_clock => SD_REG_card_identification_number[17].CLK
i_clock => SD_REG_card_identification_number[18].CLK
i_clock => SD_REG_card_identification_number[19].CLK
i_clock => SD_REG_card_identification_number[20].CLK
i_clock => SD_REG_card_identification_number[21].CLK
i_clock => SD_REG_card_identification_number[22].CLK
i_clock => SD_REG_card_identification_number[23].CLK
i_clock => SD_REG_card_identification_number[24].CLK
i_clock => SD_REG_card_identification_number[25].CLK
i_clock => SD_REG_card_identification_number[26].CLK
i_clock => SD_REG_card_identification_number[27].CLK
i_clock => SD_REG_card_identification_number[28].CLK
i_clock => SD_REG_card_identification_number[29].CLK
i_clock => SD_REG_card_identification_number[30].CLK
i_clock => SD_REG_card_identification_number[31].CLK
i_clock => SD_REG_card_identification_number[32].CLK
i_clock => SD_REG_card_identification_number[33].CLK
i_clock => SD_REG_card_identification_number[34].CLK
i_clock => SD_REG_card_identification_number[35].CLK
i_clock => SD_REG_card_identification_number[36].CLK
i_clock => SD_REG_card_identification_number[37].CLK
i_clock => SD_REG_card_identification_number[38].CLK
i_clock => SD_REG_card_identification_number[39].CLK
i_clock => SD_REG_card_identification_number[40].CLK
i_clock => SD_REG_card_identification_number[41].CLK
i_clock => SD_REG_card_identification_number[42].CLK
i_clock => SD_REG_card_identification_number[43].CLK
i_clock => SD_REG_card_identification_number[44].CLK
i_clock => SD_REG_card_identification_number[45].CLK
i_clock => SD_REG_card_identification_number[46].CLK
i_clock => SD_REG_card_identification_number[47].CLK
i_clock => SD_REG_card_identification_number[48].CLK
i_clock => SD_REG_card_identification_number[49].CLK
i_clock => SD_REG_card_identification_number[50].CLK
i_clock => SD_REG_card_identification_number[51].CLK
i_clock => SD_REG_card_identification_number[52].CLK
i_clock => SD_REG_card_identification_number[53].CLK
i_clock => SD_REG_card_identification_number[54].CLK
i_clock => SD_REG_card_identification_number[55].CLK
i_clock => SD_REG_card_identification_number[56].CLK
i_clock => SD_REG_card_identification_number[57].CLK
i_clock => SD_REG_card_identification_number[58].CLK
i_clock => SD_REG_card_identification_number[59].CLK
i_clock => SD_REG_card_identification_number[60].CLK
i_clock => SD_REG_card_identification_number[61].CLK
i_clock => SD_REG_card_identification_number[62].CLK
i_clock => SD_REG_card_identification_number[63].CLK
i_clock => SD_REG_card_identification_number[64].CLK
i_clock => SD_REG_card_identification_number[65].CLK
i_clock => SD_REG_card_identification_number[66].CLK
i_clock => SD_REG_card_identification_number[67].CLK
i_clock => SD_REG_card_identification_number[68].CLK
i_clock => SD_REG_card_identification_number[69].CLK
i_clock => SD_REG_card_identification_number[70].CLK
i_clock => SD_REG_card_identification_number[71].CLK
i_clock => SD_REG_card_identification_number[72].CLK
i_clock => SD_REG_card_identification_number[73].CLK
i_clock => SD_REG_card_identification_number[74].CLK
i_clock => SD_REG_card_identification_number[75].CLK
i_clock => SD_REG_card_identification_number[76].CLK
i_clock => SD_REG_card_identification_number[77].CLK
i_clock => SD_REG_card_identification_number[78].CLK
i_clock => SD_REG_card_identification_number[79].CLK
i_clock => SD_REG_card_identification_number[80].CLK
i_clock => SD_REG_card_identification_number[81].CLK
i_clock => SD_REG_card_identification_number[82].CLK
i_clock => SD_REG_card_identification_number[83].CLK
i_clock => SD_REG_card_identification_number[84].CLK
i_clock => SD_REG_card_identification_number[85].CLK
i_clock => SD_REG_card_identification_number[86].CLK
i_clock => SD_REG_card_identification_number[87].CLK
i_clock => SD_REG_card_identification_number[88].CLK
i_clock => SD_REG_card_identification_number[89].CLK
i_clock => SD_REG_card_identification_number[90].CLK
i_clock => SD_REG_card_identification_number[91].CLK
i_clock => SD_REG_card_identification_number[92].CLK
i_clock => SD_REG_card_identification_number[93].CLK
i_clock => SD_REG_card_identification_number[94].CLK
i_clock => SD_REG_card_identification_number[95].CLK
i_clock => SD_REG_card_identification_number[96].CLK
i_clock => SD_REG_card_identification_number[97].CLK
i_clock => SD_REG_card_identification_number[98].CLK
i_clock => SD_REG_card_identification_number[99].CLK
i_clock => SD_REG_card_identification_number[100].CLK
i_clock => SD_REG_card_identification_number[101].CLK
i_clock => SD_REG_card_identification_number[102].CLK
i_clock => SD_REG_card_identification_number[103].CLK
i_clock => SD_REG_card_identification_number[104].CLK
i_clock => SD_REG_card_identification_number[105].CLK
i_clock => SD_REG_card_identification_number[106].CLK
i_clock => SD_REG_card_identification_number[107].CLK
i_clock => SD_REG_card_identification_number[108].CLK
i_clock => SD_REG_card_identification_number[109].CLK
i_clock => SD_REG_card_identification_number[110].CLK
i_clock => SD_REG_card_identification_number[111].CLK
i_clock => SD_REG_card_identification_number[112].CLK
i_clock => SD_REG_card_identification_number[113].CLK
i_clock => SD_REG_card_identification_number[114].CLK
i_clock => SD_REG_card_identification_number[115].CLK
i_clock => SD_REG_card_identification_number[116].CLK
i_clock => SD_REG_card_identification_number[117].CLK
i_clock => SD_REG_card_identification_number[118].CLK
i_clock => SD_REG_card_identification_number[119].CLK
i_clock => SD_REG_card_identification_number[120].CLK
i_clock => SD_REG_card_identification_number[121].CLK
i_clock => SD_REG_card_identification_number[122].CLK
i_clock => SD_REG_card_identification_number[123].CLK
i_clock => SD_REG_card_identification_number[124].CLK
i_clock => SD_REG_card_identification_number[125].CLK
i_clock => SD_REG_card_identification_number[126].CLK
i_clock => SD_REG_card_identification_number[127].CLK
i_clock => SD_REG_operating_conditions_register[0].CLK
i_clock => SD_REG_operating_conditions_register[1].CLK
i_clock => SD_REG_operating_conditions_register[2].CLK
i_clock => SD_REG_operating_conditions_register[3].CLK
i_clock => SD_REG_operating_conditions_register[4].CLK
i_clock => SD_REG_operating_conditions_register[5].CLK
i_clock => SD_REG_operating_conditions_register[6].CLK
i_clock => SD_REG_operating_conditions_register[7].CLK
i_clock => SD_REG_operating_conditions_register[8].CLK
i_clock => SD_REG_operating_conditions_register[9].CLK
i_clock => SD_REG_operating_conditions_register[10].CLK
i_clock => SD_REG_operating_conditions_register[11].CLK
i_clock => SD_REG_operating_conditions_register[12].CLK
i_clock => SD_REG_operating_conditions_register[13].CLK
i_clock => SD_REG_operating_conditions_register[14].CLK
i_clock => SD_REG_operating_conditions_register[15].CLK
i_clock => SD_REG_operating_conditions_register[16].CLK
i_clock => SD_REG_operating_conditions_register[17].CLK
i_clock => SD_REG_operating_conditions_register[18].CLK
i_clock => SD_REG_operating_conditions_register[19].CLK
i_clock => SD_REG_operating_conditions_register[20].CLK
i_clock => SD_REG_operating_conditions_register[21].CLK
i_clock => SD_REG_operating_conditions_register[22].CLK
i_clock => SD_REG_operating_conditions_register[23].CLK
i_clock => SD_REG_operating_conditions_register[24].CLK
i_clock => SD_REG_operating_conditions_register[25].CLK
i_clock => SD_REG_operating_conditions_register[26].CLK
i_clock => SD_REG_operating_conditions_register[27].CLK
i_clock => SD_REG_operating_conditions_register[28].CLK
i_clock => SD_REG_operating_conditions_register[29].CLK
i_clock => SD_REG_operating_conditions_register[30].CLK
i_clock => SD_REG_operating_conditions_register[31].CLK
i_clock => Altera_UP_SD_Card_Response_Receiver:response_receiver.i_clock
i_clock => Altera_UP_SD_Card_Control_FSM:control_FSM.i_clock
i_clock => Altera_UP_SD_Card_Clock:clock_generator.i_clock
i_clock => Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger.i_clock
i_clock => Altera_UP_SD_Card_Buffer:data_line.i_clock
i_reset_n => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_reset_n
i_reset_n => Altera_UP_SD_Card_Response_Receiver:response_receiver.i_reset_n
i_reset_n => Altera_UP_SD_Card_Control_FSM:control_FSM.i_reset_n
i_reset_n => Altera_UP_SD_Card_Clock:clock_generator.i_reset_n
i_reset_n => Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger.i_reset_n
i_reset_n => Altera_UP_SD_Card_Buffer:data_line.i_reset_n
i_reset_n => SD_REG_status_register_valid.ACLR
i_reset_n => SD_REG_response_R1[0].PRESET
i_reset_n => SD_REG_response_R1[1].PRESET
i_reset_n => SD_REG_response_R1[2].PRESET
i_reset_n => SD_REG_response_R1[3].PRESET
i_reset_n => SD_REG_response_R1[4].PRESET
i_reset_n => SD_REG_response_R1[5].PRESET
i_reset_n => SD_REG_response_R1[6].PRESET
i_reset_n => SD_REG_response_R1[7].PRESET
i_reset_n => SD_REG_response_R1[8].PRESET
i_reset_n => SD_REG_response_R1[9].PRESET
i_reset_n => SD_REG_response_R1[10].PRESET
i_reset_n => SD_REG_response_R1[11].PRESET
i_reset_n => SD_REG_response_R1[12].PRESET
i_reset_n => SD_REG_response_R1[13].PRESET
i_reset_n => SD_REG_response_R1[14].PRESET
i_reset_n => SD_REG_response_R1[15].PRESET
i_reset_n => SD_REG_response_R1[16].PRESET
i_reset_n => SD_REG_response_R1[17].PRESET
i_reset_n => SD_REG_response_R1[18].PRESET
i_reset_n => SD_REG_response_R1[19].PRESET
i_reset_n => SD_REG_response_R1[20].PRESET
i_reset_n => SD_REG_response_R1[21].PRESET
i_reset_n => SD_REG_response_R1[22].PRESET
i_reset_n => SD_REG_response_R1[23].PRESET
i_reset_n => SD_REG_response_R1[24].PRESET
i_reset_n => SD_REG_response_R1[25].PRESET
i_reset_n => SD_REG_response_R1[26].PRESET
i_reset_n => SD_REG_response_R1[27].PRESET
i_reset_n => SD_REG_response_R1[28].PRESET
i_reset_n => SD_REG_response_R1[29].PRESET
i_reset_n => SD_REG_response_R1[30].PRESET
i_reset_n => SD_REG_response_R1[31].PRESET
i_reset_n => SD_REG_status_register[0].ACLR
i_reset_n => SD_REG_status_register[1].ACLR
i_reset_n => SD_REG_status_register[2].ACLR
i_reset_n => SD_REG_status_register[3].ACLR
i_reset_n => SD_REG_status_register[4].ACLR
i_reset_n => SD_REG_status_register[5].ACLR
i_reset_n => SD_REG_status_register[6].ACLR
i_reset_n => SD_REG_status_register[7].ACLR
i_reset_n => SD_REG_status_register[8].ACLR
i_reset_n => SD_REG_status_register[9].ACLR
i_reset_n => SD_REG_status_register[10].ACLR
i_reset_n => SD_REG_status_register[11].ACLR
i_reset_n => SD_REG_status_register[12].ACLR
i_reset_n => SD_REG_status_register[13].ACLR
i_reset_n => SD_REG_status_register[14].ACLR
i_reset_n => SD_REG_status_register[15].ACLR
i_reset_n => SD_REG_status_register[16].ACLR
i_reset_n => SD_REG_status_register[17].ACLR
i_reset_n => SD_REG_status_register[18].ACLR
i_reset_n => SD_REG_status_register[19].ACLR
i_reset_n => SD_REG_status_register[20].ACLR
i_reset_n => SD_REG_status_register[21].ACLR
i_reset_n => SD_REG_status_register[22].ACLR
i_reset_n => SD_REG_status_register[23].ACLR
i_reset_n => SD_REG_status_register[24].ACLR
i_reset_n => SD_REG_status_register[25].ACLR
i_reset_n => SD_REG_status_register[26].ACLR
i_reset_n => SD_REG_status_register[27].ACLR
i_reset_n => SD_REG_status_register[28].ACLR
i_reset_n => SD_REG_status_register[29].ACLR
i_reset_n => SD_REG_status_register[30].ACLR
i_reset_n => SD_REG_status_register[31].ACLR
i_reset_n => SD_REG_card_specific_data[0].ACLR
i_reset_n => SD_REG_card_specific_data[1].ACLR
i_reset_n => SD_REG_card_specific_data[2].ACLR
i_reset_n => SD_REG_card_specific_data[3].ACLR
i_reset_n => SD_REG_card_specific_data[4].ACLR
i_reset_n => SD_REG_card_specific_data[5].ACLR
i_reset_n => SD_REG_card_specific_data[6].ACLR
i_reset_n => SD_REG_card_specific_data[7].ACLR
i_reset_n => SD_REG_card_specific_data[8].ACLR
i_reset_n => SD_REG_card_specific_data[9].ACLR
i_reset_n => SD_REG_card_specific_data[10].ACLR
i_reset_n => SD_REG_card_specific_data[11].ACLR
i_reset_n => SD_REG_card_specific_data[12].ACLR
i_reset_n => SD_REG_card_specific_data[13].ACLR
i_reset_n => SD_REG_card_specific_data[14].ACLR
i_reset_n => SD_REG_card_specific_data[15].ACLR
i_reset_n => SD_REG_card_specific_data[16].ACLR
i_reset_n => SD_REG_card_specific_data[17].ACLR
i_reset_n => SD_REG_card_specific_data[18].ACLR
i_reset_n => SD_REG_card_specific_data[19].ACLR
i_reset_n => SD_REG_card_specific_data[20].ACLR
i_reset_n => SD_REG_card_specific_data[21].ACLR
i_reset_n => SD_REG_card_specific_data[22].ACLR
i_reset_n => SD_REG_card_specific_data[23].ACLR
i_reset_n => SD_REG_card_specific_data[24].ACLR
i_reset_n => SD_REG_card_specific_data[25].ACLR
i_reset_n => SD_REG_card_specific_data[26].ACLR
i_reset_n => SD_REG_card_specific_data[27].ACLR
i_reset_n => SD_REG_card_specific_data[28].ACLR
i_reset_n => SD_REG_card_specific_data[29].ACLR
i_reset_n => SD_REG_card_specific_data[30].ACLR
i_reset_n => SD_REG_card_specific_data[31].ACLR
i_reset_n => SD_REG_card_specific_data[32].ACLR
i_reset_n => SD_REG_card_specific_data[33].ACLR
i_reset_n => SD_REG_card_specific_data[34].ACLR
i_reset_n => SD_REG_card_specific_data[35].ACLR
i_reset_n => SD_REG_card_specific_data[36].ACLR
i_reset_n => SD_REG_card_specific_data[37].ACLR
i_reset_n => SD_REG_card_specific_data[38].ACLR
i_reset_n => SD_REG_card_specific_data[39].ACLR
i_reset_n => SD_REG_card_specific_data[40].ACLR
i_reset_n => SD_REG_card_specific_data[41].ACLR
i_reset_n => SD_REG_card_specific_data[42].ACLR
i_reset_n => SD_REG_card_specific_data[43].ACLR
i_reset_n => SD_REG_card_specific_data[44].ACLR
i_reset_n => SD_REG_card_specific_data[45].ACLR
i_reset_n => SD_REG_card_specific_data[46].ACLR
i_reset_n => SD_REG_card_specific_data[47].ACLR
i_reset_n => SD_REG_card_specific_data[48].ACLR
i_reset_n => SD_REG_card_specific_data[49].ACLR
i_reset_n => SD_REG_card_specific_data[50].ACLR
i_reset_n => SD_REG_card_specific_data[51].ACLR
i_reset_n => SD_REG_card_specific_data[52].ACLR
i_reset_n => SD_REG_card_specific_data[53].ACLR
i_reset_n => SD_REG_card_specific_data[54].ACLR
i_reset_n => SD_REG_card_specific_data[55].ACLR
i_reset_n => SD_REG_card_specific_data[56].ACLR
i_reset_n => SD_REG_card_specific_data[57].ACLR
i_reset_n => SD_REG_card_specific_data[58].ACLR
i_reset_n => SD_REG_card_specific_data[59].ACLR
i_reset_n => SD_REG_card_specific_data[60].ACLR
i_reset_n => SD_REG_card_specific_data[61].ACLR
i_reset_n => SD_REG_card_specific_data[62].ACLR
i_reset_n => SD_REG_card_specific_data[63].ACLR
i_reset_n => SD_REG_card_specific_data[64].ACLR
i_reset_n => SD_REG_card_specific_data[65].ACLR
i_reset_n => SD_REG_card_specific_data[66].ACLR
i_reset_n => SD_REG_card_specific_data[67].ACLR
i_reset_n => SD_REG_card_specific_data[68].ACLR
i_reset_n => SD_REG_card_specific_data[69].ACLR
i_reset_n => SD_REG_card_specific_data[70].ACLR
i_reset_n => SD_REG_card_specific_data[71].ACLR
i_reset_n => SD_REG_card_specific_data[72].ACLR
i_reset_n => SD_REG_card_specific_data[73].ACLR
i_reset_n => SD_REG_card_specific_data[74].ACLR
i_reset_n => SD_REG_card_specific_data[75].ACLR
i_reset_n => SD_REG_card_specific_data[76].ACLR
i_reset_n => SD_REG_card_specific_data[77].ACLR
i_reset_n => SD_REG_card_specific_data[78].ACLR
i_reset_n => SD_REG_card_specific_data[79].ACLR
i_reset_n => SD_REG_card_specific_data[80].ACLR
i_reset_n => SD_REG_card_specific_data[81].ACLR
i_reset_n => SD_REG_card_specific_data[82].ACLR
i_reset_n => SD_REG_card_specific_data[83].ACLR
i_reset_n => SD_REG_card_specific_data[84].ACLR
i_reset_n => SD_REG_card_specific_data[85].ACLR
i_reset_n => SD_REG_card_specific_data[86].ACLR
i_reset_n => SD_REG_card_specific_data[87].ACLR
i_reset_n => SD_REG_card_specific_data[88].ACLR
i_reset_n => SD_REG_card_specific_data[89].ACLR
i_reset_n => SD_REG_card_specific_data[90].ACLR
i_reset_n => SD_REG_card_specific_data[91].ACLR
i_reset_n => SD_REG_card_specific_data[92].ACLR
i_reset_n => SD_REG_card_specific_data[93].ACLR
i_reset_n => SD_REG_card_specific_data[94].ACLR
i_reset_n => SD_REG_card_specific_data[95].ACLR
i_reset_n => SD_REG_card_specific_data[96].ACLR
i_reset_n => SD_REG_card_specific_data[97].ACLR
i_reset_n => SD_REG_card_specific_data[98].ACLR
i_reset_n => SD_REG_card_specific_data[99].ACLR
i_reset_n => SD_REG_card_specific_data[100].ACLR
i_reset_n => SD_REG_card_specific_data[101].ACLR
i_reset_n => SD_REG_card_specific_data[102].ACLR
i_reset_n => SD_REG_card_specific_data[103].ACLR
i_reset_n => SD_REG_card_specific_data[104].ACLR
i_reset_n => SD_REG_card_specific_data[105].ACLR
i_reset_n => SD_REG_card_specific_data[106].ACLR
i_reset_n => SD_REG_card_specific_data[107].ACLR
i_reset_n => SD_REG_card_specific_data[108].ACLR
i_reset_n => SD_REG_card_specific_data[109].ACLR
i_reset_n => SD_REG_card_specific_data[110].ACLR
i_reset_n => SD_REG_card_specific_data[111].ACLR
i_reset_n => SD_REG_card_specific_data[112].ACLR
i_reset_n => SD_REG_card_specific_data[113].ACLR
i_reset_n => SD_REG_card_specific_data[114].ACLR
i_reset_n => SD_REG_card_specific_data[115].ACLR
i_reset_n => SD_REG_card_specific_data[116].ACLR
i_reset_n => SD_REG_card_specific_data[117].ACLR
i_reset_n => SD_REG_card_specific_data[118].ACLR
i_reset_n => SD_REG_card_specific_data[119].ACLR
i_reset_n => SD_REG_card_specific_data[120].ACLR
i_reset_n => SD_REG_card_specific_data[121].ACLR
i_reset_n => SD_REG_card_specific_data[122].ACLR
i_reset_n => SD_REG_card_specific_data[123].ACLR
i_reset_n => SD_REG_card_specific_data[124].ACLR
i_reset_n => SD_REG_card_specific_data[125].ACLR
i_reset_n => SD_REG_card_specific_data[126].ACLR
i_reset_n => SD_REG_card_specific_data[127].ACLR
i_reset_n => SD_REG_relative_card_address[0].ACLR
i_reset_n => SD_REG_relative_card_address[1].ACLR
i_reset_n => SD_REG_relative_card_address[2].ACLR
i_reset_n => SD_REG_relative_card_address[3].ACLR
i_reset_n => SD_REG_relative_card_address[4].ACLR
i_reset_n => SD_REG_relative_card_address[5].ACLR
i_reset_n => SD_REG_relative_card_address[6].ACLR
i_reset_n => SD_REG_relative_card_address[7].ACLR
i_reset_n => SD_REG_relative_card_address[8].ACLR
i_reset_n => SD_REG_relative_card_address[9].ACLR
i_reset_n => SD_REG_relative_card_address[10].ACLR
i_reset_n => SD_REG_relative_card_address[11].ACLR
i_reset_n => SD_REG_relative_card_address[12].ACLR
i_reset_n => SD_REG_relative_card_address[13].ACLR
i_reset_n => SD_REG_relative_card_address[14].ACLR
i_reset_n => SD_REG_relative_card_address[15].ACLR
i_reset_n => SD_REG_card_identification_number[0].ACLR
i_reset_n => SD_REG_card_identification_number[1].ACLR
i_reset_n => SD_REG_card_identification_number[2].ACLR
i_reset_n => SD_REG_card_identification_number[3].ACLR
i_reset_n => SD_REG_card_identification_number[4].ACLR
i_reset_n => SD_REG_card_identification_number[5].ACLR
i_reset_n => SD_REG_card_identification_number[6].ACLR
i_reset_n => SD_REG_card_identification_number[7].ACLR
i_reset_n => SD_REG_card_identification_number[8].ACLR
i_reset_n => SD_REG_card_identification_number[9].ACLR
i_reset_n => SD_REG_card_identification_number[10].ACLR
i_reset_n => SD_REG_card_identification_number[11].ACLR
i_reset_n => SD_REG_card_identification_number[12].ACLR
i_reset_n => SD_REG_card_identification_number[13].ACLR
i_reset_n => SD_REG_card_identification_number[14].ACLR
i_reset_n => SD_REG_card_identification_number[15].ACLR
i_reset_n => SD_REG_card_identification_number[16].ACLR
i_reset_n => SD_REG_card_identification_number[17].ACLR
i_reset_n => SD_REG_card_identification_number[18].ACLR
i_reset_n => SD_REG_card_identification_number[19].ACLR
i_reset_n => SD_REG_card_identification_number[20].ACLR
i_reset_n => SD_REG_card_identification_number[21].ACLR
i_reset_n => SD_REG_card_identification_number[22].ACLR
i_reset_n => SD_REG_card_identification_number[23].ACLR
i_reset_n => SD_REG_card_identification_number[24].ACLR
i_reset_n => SD_REG_card_identification_number[25].ACLR
i_reset_n => SD_REG_card_identification_number[26].ACLR
i_reset_n => SD_REG_card_identification_number[27].ACLR
i_reset_n => SD_REG_card_identification_number[28].ACLR
i_reset_n => SD_REG_card_identification_number[29].ACLR
i_reset_n => SD_REG_card_identification_number[30].ACLR
i_reset_n => SD_REG_card_identification_number[31].ACLR
i_reset_n => SD_REG_card_identification_number[32].ACLR
i_reset_n => SD_REG_card_identification_number[33].ACLR
i_reset_n => SD_REG_card_identification_number[34].ACLR
i_reset_n => SD_REG_card_identification_number[35].ACLR
i_reset_n => SD_REG_card_identification_number[36].ACLR
i_reset_n => SD_REG_card_identification_number[37].ACLR
i_reset_n => SD_REG_card_identification_number[38].ACLR
i_reset_n => SD_REG_card_identification_number[39].ACLR
i_reset_n => SD_REG_card_identification_number[40].ACLR
i_reset_n => SD_REG_card_identification_number[41].ACLR
i_reset_n => SD_REG_card_identification_number[42].ACLR
i_reset_n => SD_REG_card_identification_number[43].ACLR
i_reset_n => SD_REG_card_identification_number[44].ACLR
i_reset_n => SD_REG_card_identification_number[45].ACLR
i_reset_n => SD_REG_card_identification_number[46].ACLR
i_reset_n => SD_REG_card_identification_number[47].ACLR
i_reset_n => SD_REG_card_identification_number[48].ACLR
i_reset_n => SD_REG_card_identification_number[49].ACLR
i_reset_n => SD_REG_card_identification_number[50].ACLR
i_reset_n => SD_REG_card_identification_number[51].ACLR
i_reset_n => SD_REG_card_identification_number[52].ACLR
i_reset_n => SD_REG_card_identification_number[53].ACLR
i_reset_n => SD_REG_card_identification_number[54].ACLR
i_reset_n => SD_REG_card_identification_number[55].ACLR
i_reset_n => SD_REG_card_identification_number[56].ACLR
i_reset_n => SD_REG_card_identification_number[57].ACLR
i_reset_n => SD_REG_card_identification_number[58].ACLR
i_reset_n => SD_REG_card_identification_number[59].ACLR
i_reset_n => SD_REG_card_identification_number[60].ACLR
i_reset_n => SD_REG_card_identification_number[61].ACLR
i_reset_n => SD_REG_card_identification_number[62].ACLR
i_reset_n => SD_REG_card_identification_number[63].ACLR
i_reset_n => SD_REG_card_identification_number[64].ACLR
i_reset_n => SD_REG_card_identification_number[65].ACLR
i_reset_n => SD_REG_card_identification_number[66].ACLR
i_reset_n => SD_REG_card_identification_number[67].ACLR
i_reset_n => SD_REG_card_identification_number[68].ACLR
i_reset_n => SD_REG_card_identification_number[69].ACLR
i_reset_n => SD_REG_card_identification_number[70].ACLR
i_reset_n => SD_REG_card_identification_number[71].ACLR
i_reset_n => SD_REG_card_identification_number[72].ACLR
i_reset_n => SD_REG_card_identification_number[73].ACLR
i_reset_n => SD_REG_card_identification_number[74].ACLR
i_reset_n => SD_REG_card_identification_number[75].ACLR
i_reset_n => SD_REG_card_identification_number[76].ACLR
i_reset_n => SD_REG_card_identification_number[77].ACLR
i_reset_n => SD_REG_card_identification_number[78].ACLR
i_reset_n => SD_REG_card_identification_number[79].ACLR
i_reset_n => SD_REG_card_identification_number[80].ACLR
i_reset_n => SD_REG_card_identification_number[81].ACLR
i_reset_n => SD_REG_card_identification_number[82].ACLR
i_reset_n => SD_REG_card_identification_number[83].ACLR
i_reset_n => SD_REG_card_identification_number[84].ACLR
i_reset_n => SD_REG_card_identification_number[85].ACLR
i_reset_n => SD_REG_card_identification_number[86].ACLR
i_reset_n => SD_REG_card_identification_number[87].ACLR
i_reset_n => SD_REG_card_identification_number[88].ACLR
i_reset_n => SD_REG_card_identification_number[89].ACLR
i_reset_n => SD_REG_card_identification_number[90].ACLR
i_reset_n => SD_REG_card_identification_number[91].ACLR
i_reset_n => SD_REG_card_identification_number[92].ACLR
i_reset_n => SD_REG_card_identification_number[93].ACLR
i_reset_n => SD_REG_card_identification_number[94].ACLR
i_reset_n => SD_REG_card_identification_number[95].ACLR
i_reset_n => SD_REG_card_identification_number[96].ACLR
i_reset_n => SD_REG_card_identification_number[97].ACLR
i_reset_n => SD_REG_card_identification_number[98].ACLR
i_reset_n => SD_REG_card_identification_number[99].ACLR
i_reset_n => SD_REG_card_identification_number[100].ACLR
i_reset_n => SD_REG_card_identification_number[101].ACLR
i_reset_n => SD_REG_card_identification_number[102].ACLR
i_reset_n => SD_REG_card_identification_number[103].ACLR
i_reset_n => SD_REG_card_identification_number[104].ACLR
i_reset_n => SD_REG_card_identification_number[105].ACLR
i_reset_n => SD_REG_card_identification_number[106].ACLR
i_reset_n => SD_REG_card_identification_number[107].ACLR
i_reset_n => SD_REG_card_identification_number[108].ACLR
i_reset_n => SD_REG_card_identification_number[109].ACLR
i_reset_n => SD_REG_card_identification_number[110].ACLR
i_reset_n => SD_REG_card_identification_number[111].ACLR
i_reset_n => SD_REG_card_identification_number[112].ACLR
i_reset_n => SD_REG_card_identification_number[113].ACLR
i_reset_n => SD_REG_card_identification_number[114].ACLR
i_reset_n => SD_REG_card_identification_number[115].ACLR
i_reset_n => SD_REG_card_identification_number[116].ACLR
i_reset_n => SD_REG_card_identification_number[117].ACLR
i_reset_n => SD_REG_card_identification_number[118].ACLR
i_reset_n => SD_REG_card_identification_number[119].ACLR
i_reset_n => SD_REG_card_identification_number[120].ACLR
i_reset_n => SD_REG_card_identification_number[121].ACLR
i_reset_n => SD_REG_card_identification_number[122].ACLR
i_reset_n => SD_REG_card_identification_number[123].ACLR
i_reset_n => SD_REG_card_identification_number[124].ACLR
i_reset_n => SD_REG_card_identification_number[125].ACLR
i_reset_n => SD_REG_card_identification_number[126].ACLR
i_reset_n => SD_REG_card_identification_number[127].ACLR
i_reset_n => SD_REG_operating_conditions_register[0].ACLR
i_reset_n => SD_REG_operating_conditions_register[1].ACLR
i_reset_n => SD_REG_operating_conditions_register[2].ACLR
i_reset_n => SD_REG_operating_conditions_register[3].ACLR
i_reset_n => SD_REG_operating_conditions_register[4].ACLR
i_reset_n => SD_REG_operating_conditions_register[5].ACLR
i_reset_n => SD_REG_operating_conditions_register[6].ACLR
i_reset_n => SD_REG_operating_conditions_register[7].ACLR
i_reset_n => SD_REG_operating_conditions_register[8].ACLR
i_reset_n => SD_REG_operating_conditions_register[9].ACLR
i_reset_n => SD_REG_operating_conditions_register[10].ACLR
i_reset_n => SD_REG_operating_conditions_register[11].ACLR
i_reset_n => SD_REG_operating_conditions_register[12].ACLR
i_reset_n => SD_REG_operating_conditions_register[13].ACLR
i_reset_n => SD_REG_operating_conditions_register[14].ACLR
i_reset_n => SD_REG_operating_conditions_register[15].ACLR
i_reset_n => SD_REG_operating_conditions_register[16].ACLR
i_reset_n => SD_REG_operating_conditions_register[17].ACLR
i_reset_n => SD_REG_operating_conditions_register[18].ACLR
i_reset_n => SD_REG_operating_conditions_register[19].ACLR
i_reset_n => SD_REG_operating_conditions_register[20].ACLR
i_reset_n => SD_REG_operating_conditions_register[21].ACLR
i_reset_n => SD_REG_operating_conditions_register[22].ACLR
i_reset_n => SD_REG_operating_conditions_register[23].ACLR
i_reset_n => SD_REG_operating_conditions_register[24].ACLR
i_reset_n => SD_REG_operating_conditions_register[25].ACLR
i_reset_n => SD_REG_operating_conditions_register[26].ACLR
i_reset_n => SD_REG_operating_conditions_register[27].ACLR
i_reset_n => SD_REG_operating_conditions_register[28].ACLR
i_reset_n => SD_REG_operating_conditions_register[29].ACLR
i_reset_n => SD_REG_operating_conditions_register[30].ACLR
i_reset_n => SD_REG_operating_conditions_register[31].ACLR
i_reset_n => o_buffer_data_out[0]~reg0.ACLR
i_reset_n => o_buffer_data_out[1]~reg0.ACLR
i_reset_n => o_buffer_data_out[2]~reg0.ACLR
i_reset_n => o_buffer_data_out[3]~reg0.ACLR
i_reset_n => o_buffer_data_out[4]~reg0.ACLR
i_reset_n => o_buffer_data_out[5]~reg0.ACLR
i_reset_n => o_buffer_data_out[6]~reg0.ACLR
i_reset_n => o_buffer_data_out[7]~reg0.ACLR
i_reset_n => o_buffer_data_out[8]~reg0.ACLR
i_reset_n => o_buffer_data_out[9]~reg0.ACLR
i_reset_n => o_buffer_data_out[10]~reg0.ACLR
i_reset_n => o_buffer_data_out[11]~reg0.ACLR
i_reset_n => o_buffer_data_out[12]~reg0.ACLR
i_reset_n => o_buffer_data_out[13]~reg0.ACLR
i_reset_n => o_buffer_data_out[14]~reg0.ACLR
i_reset_n => o_buffer_data_out[15]~reg0.ACLR
b_SD_cmd <> b_SD_cmd
b_SD_dat <> b_SD_dat
b_SD_dat3 <> b_SD_dat3
i_command_ID[0] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[0]
i_command_ID[1] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[1]
i_command_ID[2] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[2]
i_command_ID[3] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[3]
i_command_ID[4] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[4]
i_command_ID[5] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_command_ID[5]
i_argument[0] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[0]
i_argument[1] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[1]
i_argument[2] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[2]
i_argument[3] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[3]
i_argument[4] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[4]
i_argument[5] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[5]
i_argument[6] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[6]
i_argument[7] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[7]
i_argument[8] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[8]
i_argument[9] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[9]
i_argument[10] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[10]
i_argument[11] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[11]
i_argument[12] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[12]
i_argument[13] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[13]
i_argument[14] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[14]
i_argument[15] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[15]
i_argument[16] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[16]
i_argument[17] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[17]
i_argument[18] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[18]
i_argument[19] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[19]
i_argument[20] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[20]
i_argument[21] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[21]
i_argument[22] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[22]
i_argument[23] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[23]
i_argument[24] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[24]
i_argument[25] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[25]
i_argument[26] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[26]
i_argument[27] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[27]
i_argument[28] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[28]
i_argument[29] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[29]
i_argument[30] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[30]
i_argument[31] => Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.i_argument[31]
i_user_command_ready => Altera_UP_SD_Card_Control_FSM:control_FSM.i_user_command_ready
o_SD_clock <= Altera_UP_SD_Card_Clock:clock_generator.o_SD_clock
o_card_connected <= Altera_UP_SD_Card_Control_FSM:control_FSM.o_card_connected
o_command_completed <= Altera_UP_SD_Card_Control_FSM:control_FSM.o_command_completed
o_command_valid <= Altera_UP_SD_Card_48_bit_Command_Generator:command_generator.o_valid
o_command_timed_out <= timeout_combined.DB_MAX_OUTPUT_PORT_TYPE
o_command_crc_failed <= crc_combined.DB_MAX_OUTPUT_PORT_TYPE
i_buffer_enable => Altera_UP_SD_Card_Buffer:data_line.i_enable_16bit_port
i_buffer_address[0] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[0]
i_buffer_address[1] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[1]
i_buffer_address[2] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[2]
i_buffer_address[3] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[3]
i_buffer_address[4] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[4]
i_buffer_address[5] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[5]
i_buffer_address[6] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[6]
i_buffer_address[7] => Altera_UP_SD_Card_Buffer:data_line.i_address_16bit_port[7]
i_buffer_write => Altera_UP_SD_Card_Buffer:data_line.i_write_16bit
i_buffer_data_in[0] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[0]
i_buffer_data_in[1] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[1]
i_buffer_data_in[2] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[2]
i_buffer_data_in[3] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[3]
i_buffer_data_in[4] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[4]
i_buffer_data_in[5] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[5]
i_buffer_data_in[6] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[6]
i_buffer_data_in[7] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[7]
i_buffer_data_in[8] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[8]
i_buffer_data_in[9] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[9]
i_buffer_data_in[10] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[10]
i_buffer_data_in[11] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[11]
i_buffer_data_in[12] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[12]
i_buffer_data_in[13] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[13]
i_buffer_data_in[14] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[14]
i_buffer_data_in[15] => Altera_UP_SD_Card_Buffer:data_line.i_16bit_data_in[15]
o_buffer_data_out[0] <= o_buffer_data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[1] <= o_buffer_data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[2] <= o_buffer_data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[3] <= o_buffer_data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[4] <= o_buffer_data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[5] <= o_buffer_data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[6] <= o_buffer_data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[7] <= o_buffer_data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[8] <= o_buffer_data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[9] <= o_buffer_data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[10] <= o_buffer_data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[11] <= o_buffer_data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[12] <= o_buffer_data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[13] <= o_buffer_data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[14] <= o_buffer_data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_buffer_data_out[15] <= o_buffer_data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[0] <= SD_REG_card_identification_number[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[1] <= SD_REG_card_identification_number[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[2] <= SD_REG_card_identification_number[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[3] <= SD_REG_card_identification_number[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[4] <= SD_REG_card_identification_number[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[5] <= SD_REG_card_identification_number[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[6] <= SD_REG_card_identification_number[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[7] <= SD_REG_card_identification_number[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[8] <= SD_REG_card_identification_number[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[9] <= SD_REG_card_identification_number[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[10] <= SD_REG_card_identification_number[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[11] <= SD_REG_card_identification_number[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[12] <= SD_REG_card_identification_number[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[13] <= SD_REG_card_identification_number[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[14] <= SD_REG_card_identification_number[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[15] <= SD_REG_card_identification_number[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[16] <= SD_REG_card_identification_number[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[17] <= SD_REG_card_identification_number[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[18] <= SD_REG_card_identification_number[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[19] <= SD_REG_card_identification_number[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[20] <= SD_REG_card_identification_number[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[21] <= SD_REG_card_identification_number[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[22] <= SD_REG_card_identification_number[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[23] <= SD_REG_card_identification_number[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[24] <= SD_REG_card_identification_number[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[25] <= SD_REG_card_identification_number[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[26] <= SD_REG_card_identification_number[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[27] <= SD_REG_card_identification_number[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[28] <= SD_REG_card_identification_number[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[29] <= SD_REG_card_identification_number[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[30] <= SD_REG_card_identification_number[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[31] <= SD_REG_card_identification_number[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[32] <= SD_REG_card_identification_number[32].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[33] <= SD_REG_card_identification_number[33].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[34] <= SD_REG_card_identification_number[34].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[35] <= SD_REG_card_identification_number[35].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[36] <= SD_REG_card_identification_number[36].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[37] <= SD_REG_card_identification_number[37].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[38] <= SD_REG_card_identification_number[38].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[39] <= SD_REG_card_identification_number[39].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[40] <= SD_REG_card_identification_number[40].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[41] <= SD_REG_card_identification_number[41].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[42] <= SD_REG_card_identification_number[42].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[43] <= SD_REG_card_identification_number[43].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[44] <= SD_REG_card_identification_number[44].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[45] <= SD_REG_card_identification_number[45].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[46] <= SD_REG_card_identification_number[46].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[47] <= SD_REG_card_identification_number[47].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[48] <= SD_REG_card_identification_number[48].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[49] <= SD_REG_card_identification_number[49].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[50] <= SD_REG_card_identification_number[50].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[51] <= SD_REG_card_identification_number[51].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[52] <= SD_REG_card_identification_number[52].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[53] <= SD_REG_card_identification_number[53].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[54] <= SD_REG_card_identification_number[54].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[55] <= SD_REG_card_identification_number[55].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[56] <= SD_REG_card_identification_number[56].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[57] <= SD_REG_card_identification_number[57].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[58] <= SD_REG_card_identification_number[58].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[59] <= SD_REG_card_identification_number[59].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[60] <= SD_REG_card_identification_number[60].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[61] <= SD_REG_card_identification_number[61].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[62] <= SD_REG_card_identification_number[62].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[63] <= SD_REG_card_identification_number[63].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[64] <= SD_REG_card_identification_number[64].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[65] <= SD_REG_card_identification_number[65].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[66] <= SD_REG_card_identification_number[66].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[67] <= SD_REG_card_identification_number[67].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[68] <= SD_REG_card_identification_number[68].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[69] <= SD_REG_card_identification_number[69].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[70] <= SD_REG_card_identification_number[70].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[71] <= SD_REG_card_identification_number[71].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[72] <= SD_REG_card_identification_number[72].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[73] <= SD_REG_card_identification_number[73].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[74] <= SD_REG_card_identification_number[74].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[75] <= SD_REG_card_identification_number[75].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[76] <= SD_REG_card_identification_number[76].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[77] <= SD_REG_card_identification_number[77].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[78] <= SD_REG_card_identification_number[78].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[79] <= SD_REG_card_identification_number[79].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[80] <= SD_REG_card_identification_number[80].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[81] <= SD_REG_card_identification_number[81].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[82] <= SD_REG_card_identification_number[82].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[83] <= SD_REG_card_identification_number[83].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[84] <= SD_REG_card_identification_number[84].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[85] <= SD_REG_card_identification_number[85].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[86] <= SD_REG_card_identification_number[86].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[87] <= SD_REG_card_identification_number[87].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[88] <= SD_REG_card_identification_number[88].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[89] <= SD_REG_card_identification_number[89].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[90] <= SD_REG_card_identification_number[90].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[91] <= SD_REG_card_identification_number[91].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[92] <= SD_REG_card_identification_number[92].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[93] <= SD_REG_card_identification_number[93].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[94] <= SD_REG_card_identification_number[94].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[95] <= SD_REG_card_identification_number[95].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[96] <= SD_REG_card_identification_number[96].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[97] <= SD_REG_card_identification_number[97].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[98] <= SD_REG_card_identification_number[98].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[99] <= SD_REG_card_identification_number[99].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[100] <= SD_REG_card_identification_number[100].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[101] <= SD_REG_card_identification_number[101].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[102] <= SD_REG_card_identification_number[102].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[103] <= SD_REG_card_identification_number[103].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[104] <= SD_REG_card_identification_number[104].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[105] <= SD_REG_card_identification_number[105].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[106] <= SD_REG_card_identification_number[106].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[107] <= SD_REG_card_identification_number[107].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[108] <= SD_REG_card_identification_number[108].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[109] <= SD_REG_card_identification_number[109].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[110] <= SD_REG_card_identification_number[110].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[111] <= SD_REG_card_identification_number[111].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[112] <= SD_REG_card_identification_number[112].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[113] <= SD_REG_card_identification_number[113].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[114] <= SD_REG_card_identification_number[114].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[115] <= SD_REG_card_identification_number[115].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[116] <= SD_REG_card_identification_number[116].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[117] <= SD_REG_card_identification_number[117].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[118] <= SD_REG_card_identification_number[118].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[119] <= SD_REG_card_identification_number[119].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[120] <= SD_REG_card_identification_number[120].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[121] <= SD_REG_card_identification_number[121].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[122] <= SD_REG_card_identification_number[122].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[123] <= SD_REG_card_identification_number[123].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[124] <= SD_REG_card_identification_number[124].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[125] <= SD_REG_card_identification_number[125].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[126] <= SD_REG_card_identification_number[126].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_identification_number[127] <= SD_REG_card_identification_number[127].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[0] <= SD_REG_relative_card_address[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[1] <= SD_REG_relative_card_address[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[2] <= SD_REG_relative_card_address[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[3] <= SD_REG_relative_card_address[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[4] <= SD_REG_relative_card_address[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[5] <= SD_REG_relative_card_address[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[6] <= SD_REG_relative_card_address[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[7] <= SD_REG_relative_card_address[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[8] <= SD_REG_relative_card_address[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[9] <= SD_REG_relative_card_address[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[10] <= SD_REG_relative_card_address[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[11] <= SD_REG_relative_card_address[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[12] <= SD_REG_relative_card_address[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[13] <= SD_REG_relative_card_address[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[14] <= SD_REG_relative_card_address[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_relative_card_address[15] <= SD_REG_relative_card_address[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[0] <= SD_REG_operating_conditions_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[1] <= SD_REG_operating_conditions_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[2] <= SD_REG_operating_conditions_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[3] <= SD_REG_operating_conditions_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[4] <= SD_REG_operating_conditions_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[5] <= SD_REG_operating_conditions_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[6] <= SD_REG_operating_conditions_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[7] <= SD_REG_operating_conditions_register[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[8] <= SD_REG_operating_conditions_register[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[9] <= SD_REG_operating_conditions_register[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[10] <= SD_REG_operating_conditions_register[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[11] <= SD_REG_operating_conditions_register[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[12] <= SD_REG_operating_conditions_register[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[13] <= SD_REG_operating_conditions_register[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[14] <= SD_REG_operating_conditions_register[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[15] <= SD_REG_operating_conditions_register[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[16] <= SD_REG_operating_conditions_register[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[17] <= SD_REG_operating_conditions_register[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[18] <= SD_REG_operating_conditions_register[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[19] <= SD_REG_operating_conditions_register[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[20] <= SD_REG_operating_conditions_register[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[21] <= SD_REG_operating_conditions_register[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[22] <= SD_REG_operating_conditions_register[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[23] <= SD_REG_operating_conditions_register[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[24] <= SD_REG_operating_conditions_register[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[25] <= SD_REG_operating_conditions_register[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[26] <= SD_REG_operating_conditions_register[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[27] <= SD_REG_operating_conditions_register[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[28] <= SD_REG_operating_conditions_register[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[29] <= SD_REG_operating_conditions_register[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[30] <= SD_REG_operating_conditions_register[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_operating_conditions_register[31] <= SD_REG_operating_conditions_register[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[0] <= SD_REG_card_specific_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[1] <= SD_REG_card_specific_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[2] <= SD_REG_card_specific_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[3] <= SD_REG_card_specific_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[4] <= SD_REG_card_specific_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[5] <= SD_REG_card_specific_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[6] <= SD_REG_card_specific_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[7] <= SD_REG_card_specific_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[8] <= SD_REG_card_specific_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[9] <= SD_REG_card_specific_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[10] <= SD_REG_card_specific_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[11] <= SD_REG_card_specific_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[12] <= SD_REG_card_specific_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[13] <= SD_REG_card_specific_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[14] <= SD_REG_card_specific_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[15] <= SD_REG_card_specific_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[16] <= SD_REG_card_specific_data[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[17] <= SD_REG_card_specific_data[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[18] <= SD_REG_card_specific_data[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[19] <= SD_REG_card_specific_data[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[20] <= SD_REG_card_specific_data[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[21] <= SD_REG_card_specific_data[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[22] <= SD_REG_card_specific_data[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[23] <= SD_REG_card_specific_data[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[24] <= SD_REG_card_specific_data[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[25] <= SD_REG_card_specific_data[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[26] <= SD_REG_card_specific_data[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[27] <= SD_REG_card_specific_data[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[28] <= SD_REG_card_specific_data[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[29] <= SD_REG_card_specific_data[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[30] <= SD_REG_card_specific_data[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[31] <= SD_REG_card_specific_data[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[32] <= SD_REG_card_specific_data[32].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[33] <= SD_REG_card_specific_data[33].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[34] <= SD_REG_card_specific_data[34].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[35] <= SD_REG_card_specific_data[35].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[36] <= SD_REG_card_specific_data[36].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[37] <= SD_REG_card_specific_data[37].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[38] <= SD_REG_card_specific_data[38].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[39] <= SD_REG_card_specific_data[39].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[40] <= SD_REG_card_specific_data[40].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[41] <= SD_REG_card_specific_data[41].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[42] <= SD_REG_card_specific_data[42].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[43] <= SD_REG_card_specific_data[43].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[44] <= SD_REG_card_specific_data[44].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[45] <= SD_REG_card_specific_data[45].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[46] <= SD_REG_card_specific_data[46].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[47] <= SD_REG_card_specific_data[47].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[48] <= SD_REG_card_specific_data[48].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[49] <= SD_REG_card_specific_data[49].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[50] <= SD_REG_card_specific_data[50].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[51] <= SD_REG_card_specific_data[51].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[52] <= SD_REG_card_specific_data[52].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[53] <= SD_REG_card_specific_data[53].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[54] <= SD_REG_card_specific_data[54].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[55] <= SD_REG_card_specific_data[55].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[56] <= SD_REG_card_specific_data[56].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[57] <= SD_REG_card_specific_data[57].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[58] <= SD_REG_card_specific_data[58].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[59] <= SD_REG_card_specific_data[59].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[60] <= SD_REG_card_specific_data[60].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[61] <= SD_REG_card_specific_data[61].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[62] <= SD_REG_card_specific_data[62].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[63] <= SD_REG_card_specific_data[63].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[64] <= SD_REG_card_specific_data[64].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[65] <= SD_REG_card_specific_data[65].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[66] <= SD_REG_card_specific_data[66].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[67] <= SD_REG_card_specific_data[67].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[68] <= SD_REG_card_specific_data[68].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[69] <= SD_REG_card_specific_data[69].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[70] <= SD_REG_card_specific_data[70].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[71] <= SD_REG_card_specific_data[71].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[72] <= SD_REG_card_specific_data[72].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[73] <= SD_REG_card_specific_data[73].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[74] <= SD_REG_card_specific_data[74].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[75] <= SD_REG_card_specific_data[75].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[76] <= SD_REG_card_specific_data[76].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[77] <= SD_REG_card_specific_data[77].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[78] <= SD_REG_card_specific_data[78].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[79] <= SD_REG_card_specific_data[79].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[80] <= SD_REG_card_specific_data[80].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[81] <= SD_REG_card_specific_data[81].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[82] <= SD_REG_card_specific_data[82].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[83] <= SD_REG_card_specific_data[83].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[84] <= SD_REG_card_specific_data[84].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[85] <= SD_REG_card_specific_data[85].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[86] <= SD_REG_card_specific_data[86].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[87] <= SD_REG_card_specific_data[87].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[88] <= SD_REG_card_specific_data[88].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[89] <= SD_REG_card_specific_data[89].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[90] <= SD_REG_card_specific_data[90].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[91] <= SD_REG_card_specific_data[91].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[92] <= SD_REG_card_specific_data[92].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[93] <= SD_REG_card_specific_data[93].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[94] <= SD_REG_card_specific_data[94].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[95] <= SD_REG_card_specific_data[95].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[96] <= SD_REG_card_specific_data[96].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[97] <= SD_REG_card_specific_data[97].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[98] <= SD_REG_card_specific_data[98].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[99] <= SD_REG_card_specific_data[99].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[100] <= SD_REG_card_specific_data[100].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[101] <= SD_REG_card_specific_data[101].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[102] <= SD_REG_card_specific_data[102].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[103] <= SD_REG_card_specific_data[103].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[104] <= SD_REG_card_specific_data[104].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[105] <= SD_REG_card_specific_data[105].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[106] <= SD_REG_card_specific_data[106].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[107] <= SD_REG_card_specific_data[107].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[108] <= SD_REG_card_specific_data[108].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[109] <= SD_REG_card_specific_data[109].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[110] <= SD_REG_card_specific_data[110].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[111] <= SD_REG_card_specific_data[111].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[112] <= SD_REG_card_specific_data[112].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[113] <= SD_REG_card_specific_data[113].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[114] <= SD_REG_card_specific_data[114].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[115] <= SD_REG_card_specific_data[115].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[116] <= SD_REG_card_specific_data[116].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[117] <= SD_REG_card_specific_data[117].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[118] <= SD_REG_card_specific_data[118].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[119] <= SD_REG_card_specific_data[119].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[120] <= SD_REG_card_specific_data[120].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[121] <= SD_REG_card_specific_data[121].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[122] <= SD_REG_card_specific_data[122].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[123] <= SD_REG_card_specific_data[123].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[124] <= SD_REG_card_specific_data[124].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[125] <= SD_REG_card_specific_data[125].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[126] <= SD_REG_card_specific_data[126].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_card_specific_data[127] <= SD_REG_card_specific_data[127].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[0] <= SD_REG_status_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[1] <= SD_REG_status_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[2] <= SD_REG_status_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[3] <= SD_REG_status_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[4] <= SD_REG_status_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[5] <= SD_REG_status_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[6] <= SD_REG_status_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[7] <= SD_REG_status_register[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[8] <= SD_REG_status_register[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[9] <= SD_REG_status_register[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[10] <= SD_REG_status_register[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[11] <= SD_REG_status_register[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[12] <= SD_REG_status_register[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[13] <= SD_REG_status_register[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[14] <= SD_REG_status_register[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[15] <= SD_REG_status_register[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[16] <= SD_REG_status_register[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[17] <= SD_REG_status_register[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[18] <= SD_REG_status_register[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[19] <= SD_REG_status_register[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[20] <= SD_REG_status_register[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[21] <= SD_REG_status_register[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[22] <= SD_REG_status_register[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[23] <= SD_REG_status_register[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[24] <= SD_REG_status_register[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[25] <= SD_REG_status_register[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[26] <= SD_REG_status_register[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[27] <= SD_REG_status_register[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[28] <= SD_REG_status_register[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[29] <= SD_REG_status_register[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[30] <= SD_REG_status_register[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register[31] <= SD_REG_status_register[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[0] <= SD_REG_response_R1[0].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[1] <= SD_REG_response_R1[1].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[2] <= SD_REG_response_R1[2].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[3] <= SD_REG_response_R1[3].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[4] <= SD_REG_response_R1[4].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[5] <= SD_REG_response_R1[5].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[6] <= SD_REG_response_R1[6].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[7] <= SD_REG_response_R1[7].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[8] <= SD_REG_response_R1[8].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[9] <= SD_REG_response_R1[9].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[10] <= SD_REG_response_R1[10].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[11] <= SD_REG_response_R1[11].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[12] <= SD_REG_response_R1[12].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[13] <= SD_REG_response_R1[13].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[14] <= SD_REG_response_R1[14].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[15] <= SD_REG_response_R1[15].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[16] <= SD_REG_response_R1[16].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[17] <= SD_REG_response_R1[17].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[18] <= SD_REG_response_R1[18].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[19] <= SD_REG_response_R1[19].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[20] <= SD_REG_response_R1[20].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[21] <= SD_REG_response_R1[21].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[22] <= SD_REG_response_R1[22].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[23] <= SD_REG_response_R1[23].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[24] <= SD_REG_response_R1[24].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[25] <= SD_REG_response_R1[25].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[26] <= SD_REG_response_R1[26].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[27] <= SD_REG_response_R1[27].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[28] <= SD_REG_response_R1[28].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[29] <= SD_REG_response_R1[29].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[30] <= SD_REG_response_R1[30].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_response_R1[31] <= SD_REG_response_R1[31].DB_MAX_OUTPUT_PORT_TYPE
o_SD_REG_status_register_valid <= SD_REG_status_register_valid.DB_MAX_OUTPUT_PORT_TYPE


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator
i_clock => Altera_UP_SD_CRC7_Generator:CRC7_Gen.i_clock
i_clock => bit_to_send.CLK
i_clock => last_command_id[0].CLK
i_clock => last_command_id[1].CLK
i_clock => last_command_id[2].CLK
i_clock => last_command_id[3].CLK
i_clock => last_command_id[4].CLK
i_clock => last_command_id[5].CLK
i_clock => last_command_sent_was_CMD55.CLK
i_clock => sending_CRC.CLK
i_clock => counter[0].CLK
i_clock => counter[1].CLK
i_clock => counter[2].CLK
i_clock => counter[3].CLK
i_clock => counter[4].CLK
i_clock => counter[5].CLK
i_clock => counter[6].CLK
i_clock => returning_status_reg.CLK
i_clock => returning_csd_reg.CLK
i_clock => returning_rca_reg.CLK
i_clock => returning_cid_reg.CLK
i_clock => returning_ocr_reg.CLK
i_clock => command_valid.CLK
i_clock => response_type_reg[0].CLK
i_clock => response_type_reg[1].CLK
i_clock => response_type_reg[2].CLK
i_clock => message_bits[0].CLK
i_clock => message_bits[1].CLK
i_clock => message_bits[2].CLK
i_clock => message_bits[3].CLK
i_clock => message_bits[4].CLK
i_clock => message_bits[5].CLK
i_clock => message_bits[6].CLK
i_clock => message_bits[7].CLK
i_clock => message_bits[8].CLK
i_clock => message_bits[9].CLK
i_clock => message_bits[10].CLK
i_clock => message_bits[11].CLK
i_clock => message_bits[12].CLK
i_clock => message_bits[13].CLK
i_clock => message_bits[14].CLK
i_clock => message_bits[15].CLK
i_clock => message_bits[16].CLK
i_clock => message_bits[17].CLK
i_clock => message_bits[18].CLK
i_clock => message_bits[19].CLK
i_clock => message_bits[20].CLK
i_clock => message_bits[21].CLK
i_clock => message_bits[22].CLK
i_clock => message_bits[23].CLK
i_clock => message_bits[24].CLK
i_clock => message_bits[25].CLK
i_clock => message_bits[26].CLK
i_clock => message_bits[27].CLK
i_clock => message_bits[28].CLK
i_clock => message_bits[29].CLK
i_clock => message_bits[30].CLK
i_clock => message_bits[31].CLK
i_clock => message_bits[32].CLK
i_clock => message_bits[33].CLK
i_clock => message_bits[34].CLK
i_clock => message_bits[35].CLK
i_clock => message_bits[36].CLK
i_clock => message_bits[37].CLK
i_clock => message_bits[38].CLK
i_clock => message_bits[39].CLK
i_reset_n => Altera_UP_SD_CRC7_Generator:CRC7_Gen.i_reset_n
i_reset_n => message_bits[0].ACLR
i_reset_n => message_bits[1].ACLR
i_reset_n => message_bits[2].ACLR
i_reset_n => message_bits[3].ACLR
i_reset_n => message_bits[4].ACLR
i_reset_n => message_bits[5].ACLR
i_reset_n => message_bits[6].ACLR
i_reset_n => message_bits[7].ACLR
i_reset_n => message_bits[8].ACLR
i_reset_n => message_bits[9].ACLR
i_reset_n => message_bits[10].ACLR
i_reset_n => message_bits[11].ACLR
i_reset_n => message_bits[12].ACLR
i_reset_n => message_bits[13].ACLR
i_reset_n => message_bits[14].ACLR
i_reset_n => message_bits[15].ACLR
i_reset_n => message_bits[16].ACLR
i_reset_n => message_bits[17].ACLR
i_reset_n => message_bits[18].ACLR
i_reset_n => message_bits[19].ACLR
i_reset_n => message_bits[20].ACLR
i_reset_n => message_bits[21].ACLR
i_reset_n => message_bits[22].ACLR
i_reset_n => message_bits[23].ACLR
i_reset_n => message_bits[24].ACLR
i_reset_n => message_bits[25].ACLR
i_reset_n => message_bits[26].ACLR
i_reset_n => message_bits[27].ACLR
i_reset_n => message_bits[28].ACLR
i_reset_n => message_bits[29].ACLR
i_reset_n => message_bits[30].ACLR
i_reset_n => message_bits[31].ACLR
i_reset_n => message_bits[32].ACLR
i_reset_n => message_bits[33].ACLR
i_reset_n => message_bits[34].ACLR
i_reset_n => message_bits[35].ACLR
i_reset_n => message_bits[36].ACLR
i_reset_n => message_bits[37].ACLR
i_reset_n => message_bits[38].ACLR
i_reset_n => message_bits[39].ACLR
i_reset_n => returning_status_reg.ACLR
i_reset_n => returning_csd_reg.ACLR
i_reset_n => returning_rca_reg.ACLR
i_reset_n => returning_cid_reg.ACLR
i_reset_n => returning_ocr_reg.ACLR
i_reset_n => bit_to_send.PRESET
i_reset_n => command_valid.ACLR
i_reset_n => last_command_sent_was_CMD55.ACLR
i_reset_n => counter[0].ACLR
i_reset_n => counter[1].ACLR
i_reset_n => counter[2].ACLR
i_reset_n => counter[3].ACLR
i_reset_n => counter[4].ACLR
i_reset_n => counter[5].ACLR
i_reset_n => counter[6].ACLR
i_reset_n => sending_CRC.ACLR
i_reset_n => response_type_reg[2].ENA
i_reset_n => response_type_reg[1].ENA
i_reset_n => response_type_reg[0].ENA
i_reset_n => last_command_id[5].ENA
i_reset_n => last_command_id[4].ENA
i_reset_n => last_command_id[3].ENA
i_reset_n => last_command_id[2].ENA
i_reset_n => last_command_id[1].ENA
i_reset_n => last_command_id[0].ENA
i_message_bit_out => produce_next_bit.IN1
i_message_bit_out => Altera_UP_SD_CRC7_Generator:CRC7_Gen.i_enable
i_command_ID[0] => Mux5.IN10
i_command_ID[0] => Mux5.IN11
i_command_ID[0] => Mux5.IN12
i_command_ID[0] => Mux5.IN13
i_command_ID[0] => Mux5.IN14
i_command_ID[0] => Mux5.IN15
i_command_ID[0] => Mux38.IN6
i_command_ID[0] => Mux39.IN6
i_command_ID[0] => Mux40.IN6
i_command_ID[0] => Mux41.IN6
i_command_ID[0] => Mux42.IN6
i_command_ID[0] => Mux43.IN6
i_command_ID[0] => Mux44.IN6
i_command_ID[0] => Mux45.IN6
i_command_ID[0] => Mux46.IN6
i_command_ID[0] => Mux47.IN6
i_command_ID[0] => Mux48.IN6
i_command_ID[0] => Mux49.IN6
i_command_ID[0] => Mux50.IN6
i_command_ID[0] => Mux51.IN6
i_command_ID[0] => Mux52.IN6
i_command_ID[0] => Mux53.IN6
i_command_ID[0] => Mux54.IN6
i_command_ID[0] => Mux55.IN6
i_command_ID[0] => Mux56.IN6
i_command_ID[0] => Mux57.IN6
i_command_ID[0] => Mux58.IN6
i_command_ID[0] => Mux59.IN6
i_command_ID[0] => Mux60.IN6
i_command_ID[0] => Mux61.IN6
i_command_ID[0] => Mux62.IN6
i_command_ID[0] => Mux63.IN6
i_command_ID[0] => Mux64.IN6
i_command_ID[0] => Mux65.IN6
i_command_ID[0] => Mux66.IN6
i_command_ID[0] => Mux67.IN6
i_command_ID[0] => Mux68.IN6
i_command_ID[0] => Mux69.IN6
i_command_ID[0] => Equal11.IN11
i_command_ID[0] => Equal12.IN11
i_command_ID[0] => Equal13.IN11
i_command_ID[0] => Equal14.IN11
i_command_ID[0] => Equal15.IN11
i_command_ID[0] => Equal16.IN11
i_command_ID[0] => Equal17.IN11
i_command_ID[0] => Equal18.IN11
i_command_ID[0] => Equal19.IN11
i_command_ID[0] => Equal20.IN11
i_command_ID[0] => Equal21.IN11
i_command_ID[0] => Equal22.IN11
i_command_ID[0] => Equal23.IN11
i_command_ID[0] => Equal24.IN11
i_command_ID[0] => Equal25.IN11
i_command_ID[0] => Equal26.IN11
i_command_ID[0] => Equal27.IN11
i_command_ID[0] => Equal28.IN11
i_command_ID[0] => Equal29.IN11
i_command_ID[0] => Equal30.IN11
i_command_ID[0] => Equal31.IN11
i_command_ID[0] => Equal32.IN11
i_command_ID[0] => Equal33.IN11
i_command_ID[0] => Equal43.IN11
i_command_ID[0] => Equal44.IN11
i_command_ID[0] => Equal45.IN11
i_command_ID[0] => Equal46.IN11
i_command_ID[0] => Equal47.IN11
i_command_ID[1] => Mux4.IN10
i_command_ID[1] => Mux4.IN11
i_command_ID[1] => Mux4.IN12
i_command_ID[1] => Mux4.IN13
i_command_ID[1] => Mux4.IN14
i_command_ID[1] => Mux4.IN15
i_command_ID[1] => Mux38.IN5
i_command_ID[1] => Mux39.IN5
i_command_ID[1] => Mux40.IN5
i_command_ID[1] => Mux41.IN5
i_command_ID[1] => Mux42.IN5
i_command_ID[1] => Mux43.IN5
i_command_ID[1] => Mux44.IN5
i_command_ID[1] => Mux45.IN5
i_command_ID[1] => Mux46.IN5
i_command_ID[1] => Mux47.IN5
i_command_ID[1] => Mux48.IN5
i_command_ID[1] => Mux49.IN5
i_command_ID[1] => Mux50.IN5
i_command_ID[1] => Mux51.IN5
i_command_ID[1] => Mux52.IN5
i_command_ID[1] => Mux53.IN5
i_command_ID[1] => Mux54.IN5
i_command_ID[1] => Mux55.IN5
i_command_ID[1] => Mux56.IN5
i_command_ID[1] => Mux57.IN5
i_command_ID[1] => Mux58.IN5
i_command_ID[1] => Mux59.IN5
i_command_ID[1] => Mux60.IN5
i_command_ID[1] => Mux61.IN5
i_command_ID[1] => Mux62.IN5
i_command_ID[1] => Mux63.IN5
i_command_ID[1] => Mux64.IN5
i_command_ID[1] => Mux65.IN5
i_command_ID[1] => Mux66.IN5
i_command_ID[1] => Mux67.IN5
i_command_ID[1] => Mux68.IN5
i_command_ID[1] => Mux69.IN5
i_command_ID[1] => Equal11.IN10
i_command_ID[1] => Equal12.IN10
i_command_ID[1] => Equal13.IN10
i_command_ID[1] => Equal14.IN10
i_command_ID[1] => Equal15.IN10
i_command_ID[1] => Equal16.IN10
i_command_ID[1] => Equal17.IN10
i_command_ID[1] => Equal18.IN10
i_command_ID[1] => Equal19.IN10
i_command_ID[1] => Equal20.IN10
i_command_ID[1] => Equal21.IN10
i_command_ID[1] => Equal22.IN10
i_command_ID[1] => Equal23.IN10
i_command_ID[1] => Equal24.IN10
i_command_ID[1] => Equal25.IN10
i_command_ID[1] => Equal26.IN10
i_command_ID[1] => Equal27.IN10
i_command_ID[1] => Equal28.IN10
i_command_ID[1] => Equal29.IN10
i_command_ID[1] => Equal30.IN10
i_command_ID[1] => Equal31.IN10
i_command_ID[1] => Equal32.IN10
i_command_ID[1] => Equal33.IN10
i_command_ID[1] => Equal43.IN10
i_command_ID[1] => Equal44.IN10
i_command_ID[1] => Equal45.IN10
i_command_ID[1] => Equal46.IN10
i_command_ID[1] => Equal47.IN10
i_command_ID[2] => Mux3.IN10
i_command_ID[2] => Mux3.IN11
i_command_ID[2] => Mux3.IN12
i_command_ID[2] => Mux3.IN13
i_command_ID[2] => Mux3.IN14
i_command_ID[2] => Mux3.IN15
i_command_ID[2] => Mux38.IN4
i_command_ID[2] => Mux39.IN4
i_command_ID[2] => Mux40.IN4
i_command_ID[2] => Mux41.IN4
i_command_ID[2] => Mux42.IN4
i_command_ID[2] => Mux43.IN4
i_command_ID[2] => Mux44.IN4
i_command_ID[2] => Mux45.IN4
i_command_ID[2] => Mux46.IN4
i_command_ID[2] => Mux47.IN4
i_command_ID[2] => Mux48.IN4
i_command_ID[2] => Mux49.IN4
i_command_ID[2] => Mux50.IN4
i_command_ID[2] => Mux51.IN4
i_command_ID[2] => Mux52.IN4
i_command_ID[2] => Mux53.IN4
i_command_ID[2] => Mux54.IN4
i_command_ID[2] => Mux55.IN4
i_command_ID[2] => Mux56.IN4
i_command_ID[2] => Mux57.IN4
i_command_ID[2] => Mux58.IN4
i_command_ID[2] => Mux59.IN4
i_command_ID[2] => Mux60.IN4
i_command_ID[2] => Mux61.IN4
i_command_ID[2] => Mux62.IN4
i_command_ID[2] => Mux63.IN4
i_command_ID[2] => Mux64.IN4
i_command_ID[2] => Mux65.IN4
i_command_ID[2] => Mux66.IN4
i_command_ID[2] => Mux67.IN4
i_command_ID[2] => Mux68.IN4
i_command_ID[2] => Mux69.IN4
i_command_ID[2] => Equal11.IN9
i_command_ID[2] => Equal12.IN9
i_command_ID[2] => Equal13.IN9
i_command_ID[2] => Equal14.IN9
i_command_ID[2] => Equal15.IN9
i_command_ID[2] => Equal16.IN9
i_command_ID[2] => Equal17.IN9
i_command_ID[2] => Equal18.IN9
i_command_ID[2] => Equal19.IN9
i_command_ID[2] => Equal20.IN9
i_command_ID[2] => Equal21.IN9
i_command_ID[2] => Equal22.IN9
i_command_ID[2] => Equal23.IN9
i_command_ID[2] => Equal24.IN9
i_command_ID[2] => Equal25.IN9
i_command_ID[2] => Equal26.IN9
i_command_ID[2] => Equal27.IN9
i_command_ID[2] => Equal28.IN9
i_command_ID[2] => Equal29.IN9
i_command_ID[2] => Equal30.IN9
i_command_ID[2] => Equal31.IN9
i_command_ID[2] => Equal32.IN9
i_command_ID[2] => Equal33.IN9
i_command_ID[2] => Equal43.IN9
i_command_ID[2] => Equal44.IN9
i_command_ID[2] => Equal45.IN9
i_command_ID[2] => Equal46.IN9
i_command_ID[2] => Equal47.IN9
i_command_ID[3] => Mux2.IN10
i_command_ID[3] => Mux2.IN11
i_command_ID[3] => Mux2.IN12
i_command_ID[3] => Mux2.IN13
i_command_ID[3] => Mux2.IN14
i_command_ID[3] => Mux2.IN15
i_command_ID[3] => Mux38.IN3
i_command_ID[3] => Mux39.IN3
i_command_ID[3] => Mux40.IN3
i_command_ID[3] => Mux41.IN3
i_command_ID[3] => Mux42.IN3
i_command_ID[3] => Mux43.IN3
i_command_ID[3] => Mux44.IN3
i_command_ID[3] => Mux45.IN3
i_command_ID[3] => Mux46.IN3
i_command_ID[3] => Mux47.IN3
i_command_ID[3] => Mux48.IN3
i_command_ID[3] => Mux49.IN3
i_command_ID[3] => Mux50.IN3
i_command_ID[3] => Mux51.IN3
i_command_ID[3] => Mux52.IN3
i_command_ID[3] => Mux53.IN3
i_command_ID[3] => Mux54.IN3
i_command_ID[3] => Mux55.IN3
i_command_ID[3] => Mux56.IN3
i_command_ID[3] => Mux57.IN3
i_command_ID[3] => Mux58.IN3
i_command_ID[3] => Mux59.IN3
i_command_ID[3] => Mux60.IN3
i_command_ID[3] => Mux61.IN3
i_command_ID[3] => Mux62.IN3
i_command_ID[3] => Mux63.IN3
i_command_ID[3] => Mux64.IN3
i_command_ID[3] => Mux65.IN3
i_command_ID[3] => Mux66.IN3
i_command_ID[3] => Mux67.IN3
i_command_ID[3] => Mux68.IN3
i_command_ID[3] => Mux69.IN3
i_command_ID[3] => Equal11.IN8
i_command_ID[3] => Equal12.IN8
i_command_ID[3] => Equal13.IN8
i_command_ID[3] => Equal14.IN8
i_command_ID[3] => Equal15.IN8
i_command_ID[3] => Equal16.IN8
i_command_ID[3] => Equal17.IN8
i_command_ID[3] => Equal18.IN8
i_command_ID[3] => Equal19.IN8
i_command_ID[3] => Equal20.IN8
i_command_ID[3] => Equal21.IN8
i_command_ID[3] => Equal22.IN8
i_command_ID[3] => Equal23.IN8
i_command_ID[3] => Equal24.IN8
i_command_ID[3] => Equal25.IN8
i_command_ID[3] => Equal26.IN8
i_command_ID[3] => Equal27.IN8
i_command_ID[3] => Equal28.IN8
i_command_ID[3] => Equal29.IN8
i_command_ID[3] => Equal30.IN8
i_command_ID[3] => Equal31.IN8
i_command_ID[3] => Equal32.IN8
i_command_ID[3] => Equal33.IN8
i_command_ID[3] => Equal43.IN8
i_command_ID[3] => Equal44.IN8
i_command_ID[3] => Equal45.IN8
i_command_ID[3] => Equal46.IN8
i_command_ID[3] => Equal47.IN8
i_command_ID[4] => Mux1.IN10
i_command_ID[4] => Mux1.IN11
i_command_ID[4] => Mux1.IN12
i_command_ID[4] => Mux1.IN13
i_command_ID[4] => Mux1.IN14
i_command_ID[4] => Mux1.IN15
i_command_ID[4] => Mux38.IN2
i_command_ID[4] => Mux39.IN2
i_command_ID[4] => Mux40.IN2
i_command_ID[4] => Mux41.IN2
i_command_ID[4] => Mux42.IN2
i_command_ID[4] => Mux43.IN2
i_command_ID[4] => Mux44.IN2
i_command_ID[4] => Mux45.IN2
i_command_ID[4] => Mux46.IN2
i_command_ID[4] => Mux47.IN2
i_command_ID[4] => Mux48.IN2
i_command_ID[4] => Mux49.IN2
i_command_ID[4] => Mux50.IN2
i_command_ID[4] => Mux51.IN2
i_command_ID[4] => Mux52.IN2
i_command_ID[4] => Mux53.IN2
i_command_ID[4] => Mux54.IN2
i_command_ID[4] => Mux55.IN2
i_command_ID[4] => Mux56.IN2
i_command_ID[4] => Mux57.IN2
i_command_ID[4] => Mux58.IN2
i_command_ID[4] => Mux59.IN2
i_command_ID[4] => Mux60.IN2
i_command_ID[4] => Mux61.IN2
i_command_ID[4] => Mux62.IN2
i_command_ID[4] => Mux63.IN2
i_command_ID[4] => Mux64.IN2
i_command_ID[4] => Mux65.IN2
i_command_ID[4] => Mux66.IN2
i_command_ID[4] => Mux67.IN2
i_command_ID[4] => Mux68.IN2
i_command_ID[4] => Mux69.IN2
i_command_ID[4] => Equal11.IN7
i_command_ID[4] => Equal12.IN7
i_command_ID[4] => Equal13.IN7
i_command_ID[4] => Equal14.IN7
i_command_ID[4] => Equal15.IN7
i_command_ID[4] => Equal16.IN7
i_command_ID[4] => Equal17.IN7
i_command_ID[4] => Equal18.IN7
i_command_ID[4] => Equal19.IN7
i_command_ID[4] => Equal20.IN7
i_command_ID[4] => Equal21.IN7
i_command_ID[4] => Equal22.IN7
i_command_ID[4] => Equal23.IN7
i_command_ID[4] => Equal24.IN7
i_command_ID[4] => Equal25.IN7
i_command_ID[4] => Equal26.IN7
i_command_ID[4] => Equal27.IN7
i_command_ID[4] => Equal28.IN7
i_command_ID[4] => Equal29.IN7
i_command_ID[4] => Equal30.IN7
i_command_ID[4] => Equal31.IN7
i_command_ID[4] => Equal32.IN7
i_command_ID[4] => Equal33.IN7
i_command_ID[4] => Equal43.IN7
i_command_ID[4] => Equal44.IN7
i_command_ID[4] => Equal45.IN7
i_command_ID[4] => Equal46.IN7
i_command_ID[4] => Equal47.IN7
i_command_ID[5] => Mux0.IN10
i_command_ID[5] => Mux0.IN11
i_command_ID[5] => Mux0.IN12
i_command_ID[5] => Mux0.IN13
i_command_ID[5] => Mux0.IN14
i_command_ID[5] => Mux0.IN15
i_command_ID[5] => Mux38.IN1
i_command_ID[5] => Mux39.IN1
i_command_ID[5] => Mux40.IN1
i_command_ID[5] => Mux41.IN1
i_command_ID[5] => Mux42.IN1
i_command_ID[5] => Mux43.IN1
i_command_ID[5] => Mux44.IN1
i_command_ID[5] => Mux45.IN1
i_command_ID[5] => Mux46.IN1
i_command_ID[5] => Mux47.IN1
i_command_ID[5] => Mux48.IN1
i_command_ID[5] => Mux49.IN1
i_command_ID[5] => Mux50.IN1
i_command_ID[5] => Mux51.IN1
i_command_ID[5] => Mux52.IN1
i_command_ID[5] => Mux53.IN1
i_command_ID[5] => Mux54.IN1
i_command_ID[5] => Mux55.IN1
i_command_ID[5] => Mux56.IN1
i_command_ID[5] => Mux57.IN1
i_command_ID[5] => Mux58.IN1
i_command_ID[5] => Mux59.IN1
i_command_ID[5] => Mux60.IN1
i_command_ID[5] => Mux61.IN1
i_command_ID[5] => Mux62.IN1
i_command_ID[5] => Mux63.IN1
i_command_ID[5] => Mux64.IN1
i_command_ID[5] => Mux65.IN1
i_command_ID[5] => Mux66.IN1
i_command_ID[5] => Mux67.IN1
i_command_ID[5] => Mux68.IN1
i_command_ID[5] => Mux69.IN1
i_command_ID[5] => Equal11.IN6
i_command_ID[5] => Equal12.IN6
i_command_ID[5] => Equal13.IN6
i_command_ID[5] => Equal14.IN6
i_command_ID[5] => Equal15.IN6
i_command_ID[5] => Equal16.IN6
i_command_ID[5] => Equal17.IN6
i_command_ID[5] => Equal18.IN6
i_command_ID[5] => Equal19.IN6
i_command_ID[5] => Equal20.IN6
i_command_ID[5] => Equal21.IN6
i_command_ID[5] => Equal22.IN6
i_command_ID[5] => Equal23.IN6
i_command_ID[5] => Equal24.IN6
i_command_ID[5] => Equal25.IN6
i_command_ID[5] => Equal26.IN6
i_command_ID[5] => Equal27.IN6
i_command_ID[5] => Equal28.IN6
i_command_ID[5] => Equal29.IN6
i_command_ID[5] => Equal30.IN6
i_command_ID[5] => Equal31.IN6
i_command_ID[5] => Equal32.IN6
i_command_ID[5] => Equal33.IN6
i_command_ID[5] => Equal43.IN6
i_command_ID[5] => Equal44.IN6
i_command_ID[5] => Equal45.IN6
i_command_ID[5] => Equal46.IN6
i_command_ID[5] => Equal47.IN6
i_argument[0] => cmd_argument.DATAA
i_argument[0] => Mux69.IN7
i_argument[0] => Mux69.IN8
i_argument[0] => Mux69.IN9
i_argument[0] => Mux69.IN10
i_argument[0] => Mux69.IN11
i_argument[0] => Mux69.IN12
i_argument[0] => Mux69.IN13
i_argument[0] => Mux69.IN14
i_argument[0] => Mux69.IN15
i_argument[0] => Mux69.IN16
i_argument[0] => Mux69.IN17
i_argument[0] => Mux69.IN18
i_argument[0] => Mux69.IN19
i_argument[0] => Mux69.IN20
i_argument[0] => Mux69.IN21
i_argument[0] => Mux69.IN22
i_argument[0] => Mux69.IN23
i_argument[0] => Mux69.IN24
i_argument[0] => Mux69.IN25
i_argument[0] => Mux69.IN26
i_argument[0] => Mux69.IN27
i_argument[0] => Mux69.IN28
i_argument[0] => Mux69.IN29
i_argument[0] => Mux69.IN30
i_argument[0] => Mux69.IN31
i_argument[0] => Mux69.IN32
i_argument[0] => Mux69.IN33
i_argument[0] => Mux69.IN34
i_argument[0] => Mux69.IN35
i_argument[0] => Mux69.IN36
i_argument[0] => Mux69.IN37
i_argument[0] => Mux69.IN38
i_argument[0] => Mux69.IN39
i_argument[0] => Mux69.IN40
i_argument[0] => Mux69.IN41
i_argument[0] => Mux69.IN42
i_argument[0] => Mux69.IN43
i_argument[0] => Mux69.IN44
i_argument[0] => Mux69.IN45
i_argument[0] => Mux69.IN46
i_argument[0] => Mux69.IN47
i_argument[0] => Mux69.IN48
i_argument[0] => Mux69.IN49
i_argument[0] => Mux69.IN50
i_argument[0] => Mux69.IN51
i_argument[0] => Mux69.IN52
i_argument[0] => Mux69.IN53
i_argument[0] => Mux69.IN54
i_argument[0] => Mux69.IN55
i_argument[0] => Mux69.IN56
i_argument[0] => Mux69.IN57
i_argument[0] => Mux69.IN58
i_argument[0] => Mux69.IN59
i_argument[0] => Mux69.IN60
i_argument[0] => Mux69.IN61
i_argument[0] => Mux69.IN62
i_argument[0] => Mux69.IN63
i_argument[0] => Mux69.IN64
i_argument[0] => Mux69.IN65
i_argument[0] => Mux69.IN66
i_argument[0] => Mux69.IN67
i_argument[0] => Mux69.IN68
i_argument[0] => Mux69.IN69
i_argument[0] => cmd_argument[0].DATAA
i_argument[1] => cmd_argument.DATAA
i_argument[1] => Mux68.IN7
i_argument[1] => Mux68.IN8
i_argument[1] => Mux68.IN9
i_argument[1] => Mux68.IN10
i_argument[1] => Mux68.IN11
i_argument[1] => Mux68.IN12
i_argument[1] => Mux68.IN13
i_argument[1] => Mux68.IN14
i_argument[1] => Mux68.IN15
i_argument[1] => Mux68.IN16
i_argument[1] => Mux68.IN17
i_argument[1] => Mux68.IN18
i_argument[1] => Mux68.IN19
i_argument[1] => Mux68.IN20
i_argument[1] => Mux68.IN21
i_argument[1] => Mux68.IN22
i_argument[1] => Mux68.IN23
i_argument[1] => Mux68.IN24
i_argument[1] => Mux68.IN25
i_argument[1] => Mux68.IN26
i_argument[1] => Mux68.IN27
i_argument[1] => Mux68.IN28
i_argument[1] => Mux68.IN29
i_argument[1] => Mux68.IN30
i_argument[1] => Mux68.IN31
i_argument[1] => Mux68.IN32
i_argument[1] => Mux68.IN33
i_argument[1] => Mux68.IN34
i_argument[1] => Mux68.IN35
i_argument[1] => Mux68.IN36
i_argument[1] => Mux68.IN37
i_argument[1] => Mux68.IN38
i_argument[1] => Mux68.IN39
i_argument[1] => Mux68.IN40
i_argument[1] => Mux68.IN41
i_argument[1] => Mux68.IN42
i_argument[1] => Mux68.IN43
i_argument[1] => Mux68.IN44
i_argument[1] => Mux68.IN45
i_argument[1] => Mux68.IN46
i_argument[1] => Mux68.IN47
i_argument[1] => Mux68.IN48
i_argument[1] => Mux68.IN49
i_argument[1] => Mux68.IN50
i_argument[1] => Mux68.IN51
i_argument[1] => Mux68.IN52
i_argument[1] => Mux68.IN53
i_argument[1] => Mux68.IN54
i_argument[1] => Mux68.IN55
i_argument[1] => Mux68.IN56
i_argument[1] => Mux68.IN57
i_argument[1] => Mux68.IN58
i_argument[1] => Mux68.IN59
i_argument[1] => Mux68.IN60
i_argument[1] => Mux68.IN61
i_argument[1] => Mux68.IN62
i_argument[1] => Mux68.IN63
i_argument[1] => Mux68.IN64
i_argument[1] => Mux68.IN65
i_argument[1] => Mux68.IN66
i_argument[1] => Mux68.IN67
i_argument[1] => Mux68.IN68
i_argument[1] => Mux68.IN69
i_argument[1] => cmd_argument[1].DATAA
i_argument[2] => cmd_argument.DATAA
i_argument[2] => Mux67.IN7
i_argument[2] => Mux67.IN8
i_argument[2] => Mux67.IN9
i_argument[2] => Mux67.IN10
i_argument[2] => Mux67.IN11
i_argument[2] => Mux67.IN12
i_argument[2] => Mux67.IN13
i_argument[2] => Mux67.IN14
i_argument[2] => Mux67.IN15
i_argument[2] => Mux67.IN16
i_argument[2] => Mux67.IN17
i_argument[2] => Mux67.IN18
i_argument[2] => Mux67.IN19
i_argument[2] => Mux67.IN20
i_argument[2] => Mux67.IN21
i_argument[2] => Mux67.IN22
i_argument[2] => Mux67.IN23
i_argument[2] => Mux67.IN24
i_argument[2] => Mux67.IN25
i_argument[2] => Mux67.IN26
i_argument[2] => Mux67.IN27
i_argument[2] => Mux67.IN28
i_argument[2] => Mux67.IN29
i_argument[2] => Mux67.IN30
i_argument[2] => Mux67.IN31
i_argument[2] => Mux67.IN32
i_argument[2] => Mux67.IN33
i_argument[2] => Mux67.IN34
i_argument[2] => Mux67.IN35
i_argument[2] => Mux67.IN36
i_argument[2] => Mux67.IN37
i_argument[2] => Mux67.IN38
i_argument[2] => Mux67.IN39
i_argument[2] => Mux67.IN40
i_argument[2] => Mux67.IN41
i_argument[2] => Mux67.IN42
i_argument[2] => Mux67.IN43
i_argument[2] => Mux67.IN44
i_argument[2] => Mux67.IN45
i_argument[2] => Mux67.IN46
i_argument[2] => Mux67.IN47
i_argument[2] => Mux67.IN48
i_argument[2] => Mux67.IN49
i_argument[2] => Mux67.IN50
i_argument[2] => Mux67.IN51
i_argument[2] => Mux67.IN52
i_argument[2] => Mux67.IN53
i_argument[2] => Mux67.IN54
i_argument[2] => Mux67.IN55
i_argument[2] => Mux67.IN56
i_argument[2] => Mux67.IN57
i_argument[2] => Mux67.IN58
i_argument[2] => Mux67.IN59
i_argument[2] => Mux67.IN60
i_argument[2] => Mux67.IN61
i_argument[2] => Mux67.IN62
i_argument[2] => Mux67.IN63
i_argument[2] => Mux67.IN64
i_argument[2] => Mux67.IN65
i_argument[2] => Mux67.IN66
i_argument[2] => Mux67.IN67
i_argument[2] => Mux67.IN68
i_argument[2] => Mux67.IN69
i_argument[2] => cmd_argument[2].DATAA
i_argument[3] => cmd_argument.DATAA
i_argument[3] => Mux66.IN7
i_argument[3] => Mux66.IN8
i_argument[3] => Mux66.IN9
i_argument[3] => Mux66.IN10
i_argument[3] => Mux66.IN11
i_argument[3] => Mux66.IN12
i_argument[3] => Mux66.IN13
i_argument[3] => Mux66.IN14
i_argument[3] => Mux66.IN15
i_argument[3] => Mux66.IN16
i_argument[3] => Mux66.IN17
i_argument[3] => Mux66.IN18
i_argument[3] => Mux66.IN19
i_argument[3] => Mux66.IN20
i_argument[3] => Mux66.IN21
i_argument[3] => Mux66.IN22
i_argument[3] => Mux66.IN23
i_argument[3] => Mux66.IN24
i_argument[3] => Mux66.IN25
i_argument[3] => Mux66.IN26
i_argument[3] => Mux66.IN27
i_argument[3] => Mux66.IN28
i_argument[3] => Mux66.IN29
i_argument[3] => Mux66.IN30
i_argument[3] => Mux66.IN31
i_argument[3] => Mux66.IN32
i_argument[3] => Mux66.IN33
i_argument[3] => Mux66.IN34
i_argument[3] => Mux66.IN35
i_argument[3] => Mux66.IN36
i_argument[3] => Mux66.IN37
i_argument[3] => Mux66.IN38
i_argument[3] => Mux66.IN39
i_argument[3] => Mux66.IN40
i_argument[3] => Mux66.IN41
i_argument[3] => Mux66.IN42
i_argument[3] => Mux66.IN43
i_argument[3] => Mux66.IN44
i_argument[3] => Mux66.IN45
i_argument[3] => Mux66.IN46
i_argument[3] => Mux66.IN47
i_argument[3] => Mux66.IN48
i_argument[3] => Mux66.IN49
i_argument[3] => Mux66.IN50
i_argument[3] => Mux66.IN51
i_argument[3] => Mux66.IN52
i_argument[3] => Mux66.IN53
i_argument[3] => Mux66.IN54
i_argument[3] => Mux66.IN55
i_argument[3] => Mux66.IN56
i_argument[3] => Mux66.IN57
i_argument[3] => Mux66.IN58
i_argument[3] => Mux66.IN59
i_argument[3] => Mux66.IN60
i_argument[3] => Mux66.IN61
i_argument[3] => Mux66.IN62
i_argument[3] => Mux66.IN63
i_argument[3] => Mux66.IN64
i_argument[3] => Mux66.IN65
i_argument[3] => Mux66.IN66
i_argument[3] => Mux66.IN67
i_argument[3] => Mux66.IN68
i_argument[3] => Mux66.IN69
i_argument[3] => cmd_argument[3].DATAA
i_argument[4] => cmd_argument.DATAA
i_argument[4] => Mux65.IN7
i_argument[4] => Mux65.IN8
i_argument[4] => Mux65.IN9
i_argument[4] => Mux65.IN10
i_argument[4] => Mux65.IN11
i_argument[4] => Mux65.IN12
i_argument[4] => Mux65.IN13
i_argument[4] => Mux65.IN14
i_argument[4] => Mux65.IN15
i_argument[4] => Mux65.IN16
i_argument[4] => Mux65.IN17
i_argument[4] => Mux65.IN18
i_argument[4] => Mux65.IN19
i_argument[4] => Mux65.IN20
i_argument[4] => Mux65.IN21
i_argument[4] => Mux65.IN22
i_argument[4] => Mux65.IN23
i_argument[4] => Mux65.IN24
i_argument[4] => Mux65.IN25
i_argument[4] => Mux65.IN26
i_argument[4] => Mux65.IN27
i_argument[4] => Mux65.IN28
i_argument[4] => Mux65.IN29
i_argument[4] => Mux65.IN30
i_argument[4] => Mux65.IN31
i_argument[4] => Mux65.IN32
i_argument[4] => Mux65.IN33
i_argument[4] => Mux65.IN34
i_argument[4] => Mux65.IN35
i_argument[4] => Mux65.IN36
i_argument[4] => Mux65.IN37
i_argument[4] => Mux65.IN38
i_argument[4] => Mux65.IN39
i_argument[4] => Mux65.IN40
i_argument[4] => Mux65.IN41
i_argument[4] => Mux65.IN42
i_argument[4] => Mux65.IN43
i_argument[4] => Mux65.IN44
i_argument[4] => Mux65.IN45
i_argument[4] => Mux65.IN46
i_argument[4] => Mux65.IN47
i_argument[4] => Mux65.IN48
i_argument[4] => Mux65.IN49
i_argument[4] => Mux65.IN50
i_argument[4] => Mux65.IN51
i_argument[4] => Mux65.IN52
i_argument[4] => Mux65.IN53
i_argument[4] => Mux65.IN54
i_argument[4] => Mux65.IN55
i_argument[4] => Mux65.IN56
i_argument[4] => Mux65.IN57
i_argument[4] => Mux65.IN58
i_argument[4] => Mux65.IN59
i_argument[4] => Mux65.IN60
i_argument[4] => Mux65.IN61
i_argument[4] => Mux65.IN62
i_argument[4] => Mux65.IN63
i_argument[4] => Mux65.IN64
i_argument[4] => Mux65.IN65
i_argument[4] => Mux65.IN66
i_argument[4] => Mux65.IN67
i_argument[4] => Mux65.IN68
i_argument[4] => Mux65.IN69
i_argument[4] => cmd_argument[4].DATAA
i_argument[5] => cmd_argument.DATAA
i_argument[5] => Mux64.IN7
i_argument[5] => Mux64.IN8
i_argument[5] => Mux64.IN9
i_argument[5] => Mux64.IN10
i_argument[5] => Mux64.IN11
i_argument[5] => Mux64.IN12
i_argument[5] => Mux64.IN13
i_argument[5] => Mux64.IN14
i_argument[5] => Mux64.IN15
i_argument[5] => Mux64.IN16
i_argument[5] => Mux64.IN17
i_argument[5] => Mux64.IN18
i_argument[5] => Mux64.IN19
i_argument[5] => Mux64.IN20
i_argument[5] => Mux64.IN21
i_argument[5] => Mux64.IN22
i_argument[5] => Mux64.IN23
i_argument[5] => Mux64.IN24
i_argument[5] => Mux64.IN25
i_argument[5] => Mux64.IN26
i_argument[5] => Mux64.IN27
i_argument[5] => Mux64.IN28
i_argument[5] => Mux64.IN29
i_argument[5] => Mux64.IN30
i_argument[5] => Mux64.IN31
i_argument[5] => Mux64.IN32
i_argument[5] => Mux64.IN33
i_argument[5] => Mux64.IN34
i_argument[5] => Mux64.IN35
i_argument[5] => Mux64.IN36
i_argument[5] => Mux64.IN37
i_argument[5] => Mux64.IN38
i_argument[5] => Mux64.IN39
i_argument[5] => Mux64.IN40
i_argument[5] => Mux64.IN41
i_argument[5] => Mux64.IN42
i_argument[5] => Mux64.IN43
i_argument[5] => Mux64.IN44
i_argument[5] => Mux64.IN45
i_argument[5] => Mux64.IN46
i_argument[5] => Mux64.IN47
i_argument[5] => Mux64.IN48
i_argument[5] => Mux64.IN49
i_argument[5] => Mux64.IN50
i_argument[5] => Mux64.IN51
i_argument[5] => Mux64.IN52
i_argument[5] => Mux64.IN53
i_argument[5] => Mux64.IN54
i_argument[5] => Mux64.IN55
i_argument[5] => Mux64.IN56
i_argument[5] => Mux64.IN57
i_argument[5] => Mux64.IN58
i_argument[5] => Mux64.IN59
i_argument[5] => Mux64.IN60
i_argument[5] => Mux64.IN61
i_argument[5] => Mux64.IN62
i_argument[5] => Mux64.IN63
i_argument[5] => Mux64.IN64
i_argument[5] => Mux64.IN65
i_argument[5] => Mux64.IN66
i_argument[5] => Mux64.IN67
i_argument[5] => Mux64.IN68
i_argument[5] => Mux64.IN69
i_argument[5] => cmd_argument[5].DATAA
i_argument[6] => cmd_argument.DATAA
i_argument[6] => Mux63.IN7
i_argument[6] => Mux63.IN8
i_argument[6] => Mux63.IN9
i_argument[6] => Mux63.IN10
i_argument[6] => Mux63.IN11
i_argument[6] => Mux63.IN12
i_argument[6] => Mux63.IN13
i_argument[6] => Mux63.IN14
i_argument[6] => Mux63.IN15
i_argument[6] => Mux63.IN16
i_argument[6] => Mux63.IN17
i_argument[6] => Mux63.IN18
i_argument[6] => Mux63.IN19
i_argument[6] => Mux63.IN20
i_argument[6] => Mux63.IN21
i_argument[6] => Mux63.IN22
i_argument[6] => Mux63.IN23
i_argument[6] => Mux63.IN24
i_argument[6] => Mux63.IN25
i_argument[6] => Mux63.IN26
i_argument[6] => Mux63.IN27
i_argument[6] => Mux63.IN28
i_argument[6] => Mux63.IN29
i_argument[6] => Mux63.IN30
i_argument[6] => Mux63.IN31
i_argument[6] => Mux63.IN32
i_argument[6] => Mux63.IN33
i_argument[6] => Mux63.IN34
i_argument[6] => Mux63.IN35
i_argument[6] => Mux63.IN36
i_argument[6] => Mux63.IN37
i_argument[6] => Mux63.IN38
i_argument[6] => Mux63.IN39
i_argument[6] => Mux63.IN40
i_argument[6] => Mux63.IN41
i_argument[6] => Mux63.IN42
i_argument[6] => Mux63.IN43
i_argument[6] => Mux63.IN44
i_argument[6] => Mux63.IN45
i_argument[6] => Mux63.IN46
i_argument[6] => Mux63.IN47
i_argument[6] => Mux63.IN48
i_argument[6] => Mux63.IN49
i_argument[6] => Mux63.IN50
i_argument[6] => Mux63.IN51
i_argument[6] => Mux63.IN52
i_argument[6] => Mux63.IN53
i_argument[6] => Mux63.IN54
i_argument[6] => Mux63.IN55
i_argument[6] => Mux63.IN56
i_argument[6] => Mux63.IN57
i_argument[6] => Mux63.IN58
i_argument[6] => Mux63.IN59
i_argument[6] => Mux63.IN60
i_argument[6] => Mux63.IN61
i_argument[6] => Mux63.IN62
i_argument[6] => Mux63.IN63
i_argument[6] => Mux63.IN64
i_argument[6] => Mux63.IN65
i_argument[6] => Mux63.IN66
i_argument[6] => Mux63.IN67
i_argument[6] => Mux63.IN68
i_argument[6] => Mux63.IN69
i_argument[6] => cmd_argument[6].DATAA
i_argument[7] => cmd_argument.DATAA
i_argument[7] => Mux62.IN7
i_argument[7] => Mux62.IN8
i_argument[7] => Mux62.IN9
i_argument[7] => Mux62.IN10
i_argument[7] => Mux62.IN11
i_argument[7] => Mux62.IN12
i_argument[7] => Mux62.IN13
i_argument[7] => Mux62.IN14
i_argument[7] => Mux62.IN15
i_argument[7] => Mux62.IN16
i_argument[7] => Mux62.IN17
i_argument[7] => Mux62.IN18
i_argument[7] => Mux62.IN19
i_argument[7] => Mux62.IN20
i_argument[7] => Mux62.IN21
i_argument[7] => Mux62.IN22
i_argument[7] => Mux62.IN23
i_argument[7] => Mux62.IN24
i_argument[7] => Mux62.IN25
i_argument[7] => Mux62.IN26
i_argument[7] => Mux62.IN27
i_argument[7] => Mux62.IN28
i_argument[7] => Mux62.IN29
i_argument[7] => Mux62.IN30
i_argument[7] => Mux62.IN31
i_argument[7] => Mux62.IN32
i_argument[7] => Mux62.IN33
i_argument[7] => Mux62.IN34
i_argument[7] => Mux62.IN35
i_argument[7] => Mux62.IN36
i_argument[7] => Mux62.IN37
i_argument[7] => Mux62.IN38
i_argument[7] => Mux62.IN39
i_argument[7] => Mux62.IN40
i_argument[7] => Mux62.IN41
i_argument[7] => Mux62.IN42
i_argument[7] => Mux62.IN43
i_argument[7] => Mux62.IN44
i_argument[7] => Mux62.IN45
i_argument[7] => Mux62.IN46
i_argument[7] => Mux62.IN47
i_argument[7] => Mux62.IN48
i_argument[7] => Mux62.IN49
i_argument[7] => Mux62.IN50
i_argument[7] => Mux62.IN51
i_argument[7] => Mux62.IN52
i_argument[7] => Mux62.IN53
i_argument[7] => Mux62.IN54
i_argument[7] => Mux62.IN55
i_argument[7] => Mux62.IN56
i_argument[7] => Mux62.IN57
i_argument[7] => Mux62.IN58
i_argument[7] => Mux62.IN59
i_argument[7] => Mux62.IN60
i_argument[7] => Mux62.IN61
i_argument[7] => Mux62.IN62
i_argument[7] => Mux62.IN63
i_argument[7] => Mux62.IN64
i_argument[7] => Mux62.IN65
i_argument[7] => Mux62.IN66
i_argument[7] => Mux62.IN67
i_argument[7] => Mux62.IN68
i_argument[7] => Mux62.IN69
i_argument[7] => cmd_argument[7].DATAA
i_argument[8] => cmd_argument.DATAA
i_argument[8] => Mux61.IN7
i_argument[8] => Mux61.IN8
i_argument[8] => Mux61.IN9
i_argument[8] => Mux61.IN10
i_argument[8] => Mux61.IN11
i_argument[8] => Mux61.IN12
i_argument[8] => Mux61.IN13
i_argument[8] => Mux61.IN14
i_argument[8] => Mux61.IN15
i_argument[8] => Mux61.IN16
i_argument[8] => Mux61.IN17
i_argument[8] => Mux61.IN18
i_argument[8] => Mux61.IN19
i_argument[8] => Mux61.IN20
i_argument[8] => Mux61.IN21
i_argument[8] => Mux61.IN22
i_argument[8] => Mux61.IN23
i_argument[8] => Mux61.IN24
i_argument[8] => Mux61.IN25
i_argument[8] => Mux61.IN26
i_argument[8] => Mux61.IN27
i_argument[8] => Mux61.IN28
i_argument[8] => Mux61.IN29
i_argument[8] => Mux61.IN30
i_argument[8] => Mux61.IN31
i_argument[8] => Mux61.IN32
i_argument[8] => Mux61.IN33
i_argument[8] => Mux61.IN34
i_argument[8] => Mux61.IN35
i_argument[8] => Mux61.IN36
i_argument[8] => Mux61.IN37
i_argument[8] => Mux61.IN38
i_argument[8] => Mux61.IN39
i_argument[8] => Mux61.IN40
i_argument[8] => Mux61.IN41
i_argument[8] => Mux61.IN42
i_argument[8] => Mux61.IN43
i_argument[8] => Mux61.IN44
i_argument[8] => Mux61.IN45
i_argument[8] => Mux61.IN46
i_argument[8] => Mux61.IN47
i_argument[8] => Mux61.IN48
i_argument[8] => Mux61.IN49
i_argument[8] => Mux61.IN50
i_argument[8] => Mux61.IN51
i_argument[8] => Mux61.IN52
i_argument[8] => Mux61.IN53
i_argument[8] => Mux61.IN54
i_argument[8] => Mux61.IN55
i_argument[8] => Mux61.IN56
i_argument[8] => Mux61.IN57
i_argument[8] => Mux61.IN58
i_argument[8] => Mux61.IN59
i_argument[8] => Mux61.IN60
i_argument[8] => Mux61.IN61
i_argument[8] => Mux61.IN62
i_argument[8] => Mux61.IN63
i_argument[8] => Mux61.IN64
i_argument[8] => Mux61.IN65
i_argument[8] => Mux61.IN66
i_argument[8] => Mux61.IN67
i_argument[8] => Mux61.IN68
i_argument[8] => Mux61.IN69
i_argument[8] => cmd_argument[8].DATAA
i_argument[9] => cmd_argument.DATAA
i_argument[9] => Mux60.IN7
i_argument[9] => Mux60.IN8
i_argument[9] => Mux60.IN9
i_argument[9] => Mux60.IN10
i_argument[9] => Mux60.IN11
i_argument[9] => Mux60.IN12
i_argument[9] => Mux60.IN13
i_argument[9] => Mux60.IN14
i_argument[9] => Mux60.IN15
i_argument[9] => Mux60.IN16
i_argument[9] => Mux60.IN17
i_argument[9] => Mux60.IN18
i_argument[9] => Mux60.IN19
i_argument[9] => Mux60.IN20
i_argument[9] => Mux60.IN21
i_argument[9] => Mux60.IN22
i_argument[9] => Mux60.IN23
i_argument[9] => Mux60.IN24
i_argument[9] => Mux60.IN25
i_argument[9] => Mux60.IN26
i_argument[9] => Mux60.IN27
i_argument[9] => Mux60.IN28
i_argument[9] => Mux60.IN29
i_argument[9] => Mux60.IN30
i_argument[9] => Mux60.IN31
i_argument[9] => Mux60.IN32
i_argument[9] => Mux60.IN33
i_argument[9] => Mux60.IN34
i_argument[9] => Mux60.IN35
i_argument[9] => Mux60.IN36
i_argument[9] => Mux60.IN37
i_argument[9] => Mux60.IN38
i_argument[9] => Mux60.IN39
i_argument[9] => Mux60.IN40
i_argument[9] => Mux60.IN41
i_argument[9] => Mux60.IN42
i_argument[9] => Mux60.IN43
i_argument[9] => Mux60.IN44
i_argument[9] => Mux60.IN45
i_argument[9] => Mux60.IN46
i_argument[9] => Mux60.IN47
i_argument[9] => Mux60.IN48
i_argument[9] => Mux60.IN49
i_argument[9] => Mux60.IN50
i_argument[9] => Mux60.IN51
i_argument[9] => Mux60.IN52
i_argument[9] => Mux60.IN53
i_argument[9] => Mux60.IN54
i_argument[9] => Mux60.IN55
i_argument[9] => Mux60.IN56
i_argument[9] => Mux60.IN57
i_argument[9] => Mux60.IN58
i_argument[9] => Mux60.IN59
i_argument[9] => Mux60.IN60
i_argument[9] => Mux60.IN61
i_argument[9] => Mux60.IN62
i_argument[9] => Mux60.IN63
i_argument[9] => Mux60.IN64
i_argument[9] => Mux60.IN65
i_argument[9] => Mux60.IN66
i_argument[9] => Mux60.IN67
i_argument[9] => Mux60.IN68
i_argument[9] => Mux60.IN69
i_argument[9] => cmd_argument[9].DATAA
i_argument[10] => cmd_argument.DATAA
i_argument[10] => Mux59.IN7
i_argument[10] => Mux59.IN8
i_argument[10] => Mux59.IN9
i_argument[10] => Mux59.IN10
i_argument[10] => Mux59.IN11
i_argument[10] => Mux59.IN12
i_argument[10] => Mux59.IN13
i_argument[10] => Mux59.IN14
i_argument[10] => Mux59.IN15
i_argument[10] => Mux59.IN16
i_argument[10] => Mux59.IN17
i_argument[10] => Mux59.IN18
i_argument[10] => Mux59.IN19
i_argument[10] => Mux59.IN20
i_argument[10] => Mux59.IN21
i_argument[10] => Mux59.IN22
i_argument[10] => Mux59.IN23
i_argument[10] => Mux59.IN24
i_argument[10] => Mux59.IN25
i_argument[10] => Mux59.IN26
i_argument[10] => Mux59.IN27
i_argument[10] => Mux59.IN28
i_argument[10] => Mux59.IN29
i_argument[10] => Mux59.IN30
i_argument[10] => Mux59.IN31
i_argument[10] => Mux59.IN32
i_argument[10] => Mux59.IN33
i_argument[10] => Mux59.IN34
i_argument[10] => Mux59.IN35
i_argument[10] => Mux59.IN36
i_argument[10] => Mux59.IN37
i_argument[10] => Mux59.IN38
i_argument[10] => Mux59.IN39
i_argument[10] => Mux59.IN40
i_argument[10] => Mux59.IN41
i_argument[10] => Mux59.IN42
i_argument[10] => Mux59.IN43
i_argument[10] => Mux59.IN44
i_argument[10] => Mux59.IN45
i_argument[10] => Mux59.IN46
i_argument[10] => Mux59.IN47
i_argument[10] => Mux59.IN48
i_argument[10] => Mux59.IN49
i_argument[10] => Mux59.IN50
i_argument[10] => Mux59.IN51
i_argument[10] => Mux59.IN52
i_argument[10] => Mux59.IN53
i_argument[10] => Mux59.IN54
i_argument[10] => Mux59.IN55
i_argument[10] => Mux59.IN56
i_argument[10] => Mux59.IN57
i_argument[10] => Mux59.IN58
i_argument[10] => Mux59.IN59
i_argument[10] => Mux59.IN60
i_argument[10] => Mux59.IN61
i_argument[10] => Mux59.IN62
i_argument[10] => Mux59.IN63
i_argument[10] => Mux59.IN64
i_argument[10] => Mux59.IN65
i_argument[10] => Mux59.IN66
i_argument[10] => Mux59.IN67
i_argument[10] => Mux59.IN68
i_argument[10] => Mux59.IN69
i_argument[10] => cmd_argument[10].DATAA
i_argument[11] => cmd_argument.DATAA
i_argument[11] => Mux58.IN7
i_argument[11] => Mux58.IN8
i_argument[11] => Mux58.IN9
i_argument[11] => Mux58.IN10
i_argument[11] => Mux58.IN11
i_argument[11] => Mux58.IN12
i_argument[11] => Mux58.IN13
i_argument[11] => Mux58.IN14
i_argument[11] => Mux58.IN15
i_argument[11] => Mux58.IN16
i_argument[11] => Mux58.IN17
i_argument[11] => Mux58.IN18
i_argument[11] => Mux58.IN19
i_argument[11] => Mux58.IN20
i_argument[11] => Mux58.IN21
i_argument[11] => Mux58.IN22
i_argument[11] => Mux58.IN23
i_argument[11] => Mux58.IN24
i_argument[11] => Mux58.IN25
i_argument[11] => Mux58.IN26
i_argument[11] => Mux58.IN27
i_argument[11] => Mux58.IN28
i_argument[11] => Mux58.IN29
i_argument[11] => Mux58.IN30
i_argument[11] => Mux58.IN31
i_argument[11] => Mux58.IN32
i_argument[11] => Mux58.IN33
i_argument[11] => Mux58.IN34
i_argument[11] => Mux58.IN35
i_argument[11] => Mux58.IN36
i_argument[11] => Mux58.IN37
i_argument[11] => Mux58.IN38
i_argument[11] => Mux58.IN39
i_argument[11] => Mux58.IN40
i_argument[11] => Mux58.IN41
i_argument[11] => Mux58.IN42
i_argument[11] => Mux58.IN43
i_argument[11] => Mux58.IN44
i_argument[11] => Mux58.IN45
i_argument[11] => Mux58.IN46
i_argument[11] => Mux58.IN47
i_argument[11] => Mux58.IN48
i_argument[11] => Mux58.IN49
i_argument[11] => Mux58.IN50
i_argument[11] => Mux58.IN51
i_argument[11] => Mux58.IN52
i_argument[11] => Mux58.IN53
i_argument[11] => Mux58.IN54
i_argument[11] => Mux58.IN55
i_argument[11] => Mux58.IN56
i_argument[11] => Mux58.IN57
i_argument[11] => Mux58.IN58
i_argument[11] => Mux58.IN59
i_argument[11] => Mux58.IN60
i_argument[11] => Mux58.IN61
i_argument[11] => Mux58.IN62
i_argument[11] => Mux58.IN63
i_argument[11] => Mux58.IN64
i_argument[11] => Mux58.IN65
i_argument[11] => Mux58.IN66
i_argument[11] => Mux58.IN67
i_argument[11] => Mux58.IN68
i_argument[11] => Mux58.IN69
i_argument[11] => cmd_argument[11].DATAA
i_argument[12] => cmd_argument.DATAA
i_argument[12] => Mux57.IN7
i_argument[12] => Mux57.IN8
i_argument[12] => Mux57.IN9
i_argument[12] => Mux57.IN10
i_argument[12] => Mux57.IN11
i_argument[12] => Mux57.IN12
i_argument[12] => Mux57.IN13
i_argument[12] => Mux57.IN14
i_argument[12] => Mux57.IN15
i_argument[12] => Mux57.IN16
i_argument[12] => Mux57.IN17
i_argument[12] => Mux57.IN18
i_argument[12] => Mux57.IN19
i_argument[12] => Mux57.IN20
i_argument[12] => Mux57.IN21
i_argument[12] => Mux57.IN22
i_argument[12] => Mux57.IN23
i_argument[12] => Mux57.IN24
i_argument[12] => Mux57.IN25
i_argument[12] => Mux57.IN26
i_argument[12] => Mux57.IN27
i_argument[12] => Mux57.IN28
i_argument[12] => Mux57.IN29
i_argument[12] => Mux57.IN30
i_argument[12] => Mux57.IN31
i_argument[12] => Mux57.IN32
i_argument[12] => Mux57.IN33
i_argument[12] => Mux57.IN34
i_argument[12] => Mux57.IN35
i_argument[12] => Mux57.IN36
i_argument[12] => Mux57.IN37
i_argument[12] => Mux57.IN38
i_argument[12] => Mux57.IN39
i_argument[12] => Mux57.IN40
i_argument[12] => Mux57.IN41
i_argument[12] => Mux57.IN42
i_argument[12] => Mux57.IN43
i_argument[12] => Mux57.IN44
i_argument[12] => Mux57.IN45
i_argument[12] => Mux57.IN46
i_argument[12] => Mux57.IN47
i_argument[12] => Mux57.IN48
i_argument[12] => Mux57.IN49
i_argument[12] => Mux57.IN50
i_argument[12] => Mux57.IN51
i_argument[12] => Mux57.IN52
i_argument[12] => Mux57.IN53
i_argument[12] => Mux57.IN54
i_argument[12] => Mux57.IN55
i_argument[12] => Mux57.IN56
i_argument[12] => Mux57.IN57
i_argument[12] => Mux57.IN58
i_argument[12] => Mux57.IN59
i_argument[12] => Mux57.IN60
i_argument[12] => Mux57.IN61
i_argument[12] => Mux57.IN62
i_argument[12] => Mux57.IN63
i_argument[12] => Mux57.IN64
i_argument[12] => Mux57.IN65
i_argument[12] => Mux57.IN66
i_argument[12] => Mux57.IN67
i_argument[12] => Mux57.IN68
i_argument[12] => Mux57.IN69
i_argument[12] => cmd_argument[12].DATAA
i_argument[13] => cmd_argument.DATAA
i_argument[13] => Mux56.IN7
i_argument[13] => Mux56.IN8
i_argument[13] => Mux56.IN9
i_argument[13] => Mux56.IN10
i_argument[13] => Mux56.IN11
i_argument[13] => Mux56.IN12
i_argument[13] => Mux56.IN13
i_argument[13] => Mux56.IN14
i_argument[13] => Mux56.IN15
i_argument[13] => Mux56.IN16
i_argument[13] => Mux56.IN17
i_argument[13] => Mux56.IN18
i_argument[13] => Mux56.IN19
i_argument[13] => Mux56.IN20
i_argument[13] => Mux56.IN21
i_argument[13] => Mux56.IN22
i_argument[13] => Mux56.IN23
i_argument[13] => Mux56.IN24
i_argument[13] => Mux56.IN25
i_argument[13] => Mux56.IN26
i_argument[13] => Mux56.IN27
i_argument[13] => Mux56.IN28
i_argument[13] => Mux56.IN29
i_argument[13] => Mux56.IN30
i_argument[13] => Mux56.IN31
i_argument[13] => Mux56.IN32
i_argument[13] => Mux56.IN33
i_argument[13] => Mux56.IN34
i_argument[13] => Mux56.IN35
i_argument[13] => Mux56.IN36
i_argument[13] => Mux56.IN37
i_argument[13] => Mux56.IN38
i_argument[13] => Mux56.IN39
i_argument[13] => Mux56.IN40
i_argument[13] => Mux56.IN41
i_argument[13] => Mux56.IN42
i_argument[13] => Mux56.IN43
i_argument[13] => Mux56.IN44
i_argument[13] => Mux56.IN45
i_argument[13] => Mux56.IN46
i_argument[13] => Mux56.IN47
i_argument[13] => Mux56.IN48
i_argument[13] => Mux56.IN49
i_argument[13] => Mux56.IN50
i_argument[13] => Mux56.IN51
i_argument[13] => Mux56.IN52
i_argument[13] => Mux56.IN53
i_argument[13] => Mux56.IN54
i_argument[13] => Mux56.IN55
i_argument[13] => Mux56.IN56
i_argument[13] => Mux56.IN57
i_argument[13] => Mux56.IN58
i_argument[13] => Mux56.IN59
i_argument[13] => Mux56.IN60
i_argument[13] => Mux56.IN61
i_argument[13] => Mux56.IN62
i_argument[13] => Mux56.IN63
i_argument[13] => Mux56.IN64
i_argument[13] => Mux56.IN65
i_argument[13] => Mux56.IN66
i_argument[13] => Mux56.IN67
i_argument[13] => Mux56.IN68
i_argument[13] => Mux56.IN69
i_argument[13] => cmd_argument[13].DATAA
i_argument[14] => cmd_argument.DATAA
i_argument[14] => Mux55.IN7
i_argument[14] => Mux55.IN8
i_argument[14] => Mux55.IN9
i_argument[14] => Mux55.IN10
i_argument[14] => Mux55.IN11
i_argument[14] => Mux55.IN12
i_argument[14] => Mux55.IN13
i_argument[14] => Mux55.IN14
i_argument[14] => Mux55.IN15
i_argument[14] => Mux55.IN16
i_argument[14] => Mux55.IN17
i_argument[14] => Mux55.IN18
i_argument[14] => Mux55.IN19
i_argument[14] => Mux55.IN20
i_argument[14] => Mux55.IN21
i_argument[14] => Mux55.IN22
i_argument[14] => Mux55.IN23
i_argument[14] => Mux55.IN24
i_argument[14] => Mux55.IN25
i_argument[14] => Mux55.IN26
i_argument[14] => Mux55.IN27
i_argument[14] => Mux55.IN28
i_argument[14] => Mux55.IN29
i_argument[14] => Mux55.IN30
i_argument[14] => Mux55.IN31
i_argument[14] => Mux55.IN32
i_argument[14] => Mux55.IN33
i_argument[14] => Mux55.IN34
i_argument[14] => Mux55.IN35
i_argument[14] => Mux55.IN36
i_argument[14] => Mux55.IN37
i_argument[14] => Mux55.IN38
i_argument[14] => Mux55.IN39
i_argument[14] => Mux55.IN40
i_argument[14] => Mux55.IN41
i_argument[14] => Mux55.IN42
i_argument[14] => Mux55.IN43
i_argument[14] => Mux55.IN44
i_argument[14] => Mux55.IN45
i_argument[14] => Mux55.IN46
i_argument[14] => Mux55.IN47
i_argument[14] => Mux55.IN48
i_argument[14] => Mux55.IN49
i_argument[14] => Mux55.IN50
i_argument[14] => Mux55.IN51
i_argument[14] => Mux55.IN52
i_argument[14] => Mux55.IN53
i_argument[14] => Mux55.IN54
i_argument[14] => Mux55.IN55
i_argument[14] => Mux55.IN56
i_argument[14] => Mux55.IN57
i_argument[14] => Mux55.IN58
i_argument[14] => Mux55.IN59
i_argument[14] => Mux55.IN60
i_argument[14] => Mux55.IN61
i_argument[14] => Mux55.IN62
i_argument[14] => Mux55.IN63
i_argument[14] => Mux55.IN64
i_argument[14] => Mux55.IN65
i_argument[14] => Mux55.IN66
i_argument[14] => Mux55.IN67
i_argument[14] => Mux55.IN68
i_argument[14] => Mux55.IN69
i_argument[14] => cmd_argument[14].DATAA
i_argument[15] => cmd_argument.DATAA
i_argument[15] => Mux54.IN7
i_argument[15] => Mux54.IN8
i_argument[15] => Mux54.IN9
i_argument[15] => Mux54.IN10
i_argument[15] => Mux54.IN11
i_argument[15] => Mux54.IN12
i_argument[15] => Mux54.IN13
i_argument[15] => Mux54.IN14
i_argument[15] => Mux54.IN15
i_argument[15] => Mux54.IN16
i_argument[15] => Mux54.IN17
i_argument[15] => Mux54.IN18
i_argument[15] => Mux54.IN19
i_argument[15] => Mux54.IN20
i_argument[15] => Mux54.IN21
i_argument[15] => Mux54.IN22
i_argument[15] => Mux54.IN23
i_argument[15] => Mux54.IN24
i_argument[15] => Mux54.IN25
i_argument[15] => Mux54.IN26
i_argument[15] => Mux54.IN27
i_argument[15] => Mux54.IN28
i_argument[15] => Mux54.IN29
i_argument[15] => Mux54.IN30
i_argument[15] => Mux54.IN31
i_argument[15] => Mux54.IN32
i_argument[15] => Mux54.IN33
i_argument[15] => Mux54.IN34
i_argument[15] => Mux54.IN35
i_argument[15] => Mux54.IN36
i_argument[15] => Mux54.IN37
i_argument[15] => Mux54.IN38
i_argument[15] => Mux54.IN39
i_argument[15] => Mux54.IN40
i_argument[15] => Mux54.IN41
i_argument[15] => Mux54.IN42
i_argument[15] => Mux54.IN43
i_argument[15] => Mux54.IN44
i_argument[15] => Mux54.IN45
i_argument[15] => Mux54.IN46
i_argument[15] => Mux54.IN47
i_argument[15] => Mux54.IN48
i_argument[15] => Mux54.IN49
i_argument[15] => Mux54.IN50
i_argument[15] => Mux54.IN51
i_argument[15] => Mux54.IN52
i_argument[15] => Mux54.IN53
i_argument[15] => Mux54.IN54
i_argument[15] => Mux54.IN55
i_argument[15] => Mux54.IN56
i_argument[15] => Mux54.IN57
i_argument[15] => Mux54.IN58
i_argument[15] => Mux54.IN59
i_argument[15] => Mux54.IN60
i_argument[15] => Mux54.IN61
i_argument[15] => Mux54.IN62
i_argument[15] => Mux54.IN63
i_argument[15] => Mux54.IN64
i_argument[15] => Mux54.IN65
i_argument[15] => Mux54.IN66
i_argument[15] => Mux54.IN67
i_argument[15] => Mux54.IN68
i_argument[15] => Mux54.IN69
i_argument[15] => cmd_argument[15].DATAA
i_argument[16] => cmd_argument.DATAA
i_argument[16] => Mux53.IN7
i_argument[16] => Mux53.IN8
i_argument[16] => Mux53.IN9
i_argument[16] => Mux53.IN10
i_argument[16] => Mux53.IN11
i_argument[16] => Mux53.IN12
i_argument[16] => Mux53.IN13
i_argument[16] => Mux53.IN14
i_argument[16] => Mux53.IN15
i_argument[16] => Mux53.IN16
i_argument[16] => Mux53.IN17
i_argument[16] => Mux53.IN18
i_argument[16] => Mux53.IN19
i_argument[16] => Mux53.IN20
i_argument[16] => Mux53.IN21
i_argument[16] => Mux53.IN22
i_argument[16] => Mux53.IN23
i_argument[16] => Mux53.IN24
i_argument[16] => Mux53.IN25
i_argument[16] => Mux53.IN26
i_argument[16] => Mux53.IN27
i_argument[16] => Mux53.IN28
i_argument[16] => Mux53.IN29
i_argument[16] => Mux53.IN30
i_argument[16] => Mux53.IN31
i_argument[16] => Mux53.IN32
i_argument[16] => Mux53.IN33
i_argument[16] => Mux53.IN34
i_argument[16] => Mux53.IN35
i_argument[16] => Mux53.IN36
i_argument[16] => Mux53.IN37
i_argument[16] => Mux53.IN38
i_argument[16] => Mux53.IN39
i_argument[16] => Mux53.IN40
i_argument[16] => Mux53.IN41
i_argument[16] => Mux53.IN42
i_argument[16] => Mux53.IN43
i_argument[16] => Mux53.IN44
i_argument[16] => Mux53.IN45
i_argument[16] => Mux53.IN46
i_argument[16] => Mux53.IN47
i_argument[16] => Mux53.IN48
i_argument[16] => Mux53.IN49
i_argument[16] => Mux53.IN50
i_argument[16] => Mux53.IN51
i_argument[16] => Mux53.IN52
i_argument[16] => Mux53.IN53
i_argument[16] => Mux53.IN54
i_argument[16] => Mux53.IN55
i_argument[16] => Mux53.IN56
i_argument[16] => Mux53.IN57
i_argument[16] => Mux53.IN58
i_argument[16] => Mux53.IN59
i_argument[16] => Mux53.IN60
i_argument[16] => Mux53.IN61
i_argument[16] => Mux53.IN62
i_argument[16] => cmd_argument[16].DATAA
i_argument[17] => cmd_argument.DATAA
i_argument[17] => Mux52.IN7
i_argument[17] => Mux52.IN8
i_argument[17] => Mux52.IN9
i_argument[17] => Mux52.IN10
i_argument[17] => Mux52.IN11
i_argument[17] => Mux52.IN12
i_argument[17] => Mux52.IN13
i_argument[17] => Mux52.IN14
i_argument[17] => Mux52.IN15
i_argument[17] => Mux52.IN16
i_argument[17] => Mux52.IN17
i_argument[17] => Mux52.IN18
i_argument[17] => Mux52.IN19
i_argument[17] => Mux52.IN20
i_argument[17] => Mux52.IN21
i_argument[17] => Mux52.IN22
i_argument[17] => Mux52.IN23
i_argument[17] => Mux52.IN24
i_argument[17] => Mux52.IN25
i_argument[17] => Mux52.IN26
i_argument[17] => Mux52.IN27
i_argument[17] => Mux52.IN28
i_argument[17] => Mux52.IN29
i_argument[17] => Mux52.IN30
i_argument[17] => Mux52.IN31
i_argument[17] => Mux52.IN32
i_argument[17] => Mux52.IN33
i_argument[17] => Mux52.IN34
i_argument[17] => Mux52.IN35
i_argument[17] => Mux52.IN36
i_argument[17] => Mux52.IN37
i_argument[17] => Mux52.IN38
i_argument[17] => Mux52.IN39
i_argument[17] => Mux52.IN40
i_argument[17] => Mux52.IN41
i_argument[17] => Mux52.IN42
i_argument[17] => Mux52.IN43
i_argument[17] => Mux52.IN44
i_argument[17] => Mux52.IN45
i_argument[17] => Mux52.IN46
i_argument[17] => Mux52.IN47
i_argument[17] => Mux52.IN48
i_argument[17] => Mux52.IN49
i_argument[17] => Mux52.IN50
i_argument[17] => Mux52.IN51
i_argument[17] => Mux52.IN52
i_argument[17] => Mux52.IN53
i_argument[17] => Mux52.IN54
i_argument[17] => Mux52.IN55
i_argument[17] => Mux52.IN56
i_argument[17] => Mux52.IN57
i_argument[17] => Mux52.IN58
i_argument[17] => Mux52.IN59
i_argument[17] => Mux52.IN60
i_argument[17] => Mux52.IN61
i_argument[17] => Mux52.IN62
i_argument[17] => cmd_argument[17].DATAA
i_argument[18] => cmd_argument.DATAA
i_argument[18] => Mux51.IN7
i_argument[18] => Mux51.IN8
i_argument[18] => Mux51.IN9
i_argument[18] => Mux51.IN10
i_argument[18] => Mux51.IN11
i_argument[18] => Mux51.IN12
i_argument[18] => Mux51.IN13
i_argument[18] => Mux51.IN14
i_argument[18] => Mux51.IN15
i_argument[18] => Mux51.IN16
i_argument[18] => Mux51.IN17
i_argument[18] => Mux51.IN18
i_argument[18] => Mux51.IN19
i_argument[18] => Mux51.IN20
i_argument[18] => Mux51.IN21
i_argument[18] => Mux51.IN22
i_argument[18] => Mux51.IN23
i_argument[18] => Mux51.IN24
i_argument[18] => Mux51.IN25
i_argument[18] => Mux51.IN26
i_argument[18] => Mux51.IN27
i_argument[18] => Mux51.IN28
i_argument[18] => Mux51.IN29
i_argument[18] => Mux51.IN30
i_argument[18] => Mux51.IN31
i_argument[18] => Mux51.IN32
i_argument[18] => Mux51.IN33
i_argument[18] => Mux51.IN34
i_argument[18] => Mux51.IN35
i_argument[18] => Mux51.IN36
i_argument[18] => Mux51.IN37
i_argument[18] => Mux51.IN38
i_argument[18] => Mux51.IN39
i_argument[18] => Mux51.IN40
i_argument[18] => Mux51.IN41
i_argument[18] => Mux51.IN42
i_argument[18] => Mux51.IN43
i_argument[18] => Mux51.IN44
i_argument[18] => Mux51.IN45
i_argument[18] => Mux51.IN46
i_argument[18] => Mux51.IN47
i_argument[18] => Mux51.IN48
i_argument[18] => Mux51.IN49
i_argument[18] => Mux51.IN50
i_argument[18] => Mux51.IN51
i_argument[18] => Mux51.IN52
i_argument[18] => Mux51.IN53
i_argument[18] => Mux51.IN54
i_argument[18] => Mux51.IN55
i_argument[18] => Mux51.IN56
i_argument[18] => Mux51.IN57
i_argument[18] => Mux51.IN58
i_argument[18] => Mux51.IN59
i_argument[18] => Mux51.IN60
i_argument[18] => Mux51.IN61
i_argument[18] => Mux51.IN62
i_argument[18] => cmd_argument[18].DATAA
i_argument[19] => cmd_argument.DATAA
i_argument[19] => Mux50.IN7
i_argument[19] => Mux50.IN8
i_argument[19] => Mux50.IN9
i_argument[19] => Mux50.IN10
i_argument[19] => Mux50.IN11
i_argument[19] => Mux50.IN12
i_argument[19] => Mux50.IN13
i_argument[19] => Mux50.IN14
i_argument[19] => Mux50.IN15
i_argument[19] => Mux50.IN16
i_argument[19] => Mux50.IN17
i_argument[19] => Mux50.IN18
i_argument[19] => Mux50.IN19
i_argument[19] => Mux50.IN20
i_argument[19] => Mux50.IN21
i_argument[19] => Mux50.IN22
i_argument[19] => Mux50.IN23
i_argument[19] => Mux50.IN24
i_argument[19] => Mux50.IN25
i_argument[19] => Mux50.IN26
i_argument[19] => Mux50.IN27
i_argument[19] => Mux50.IN28
i_argument[19] => Mux50.IN29
i_argument[19] => Mux50.IN30
i_argument[19] => Mux50.IN31
i_argument[19] => Mux50.IN32
i_argument[19] => Mux50.IN33
i_argument[19] => Mux50.IN34
i_argument[19] => Mux50.IN35
i_argument[19] => Mux50.IN36
i_argument[19] => Mux50.IN37
i_argument[19] => Mux50.IN38
i_argument[19] => Mux50.IN39
i_argument[19] => Mux50.IN40
i_argument[19] => Mux50.IN41
i_argument[19] => Mux50.IN42
i_argument[19] => Mux50.IN43
i_argument[19] => Mux50.IN44
i_argument[19] => Mux50.IN45
i_argument[19] => Mux50.IN46
i_argument[19] => Mux50.IN47
i_argument[19] => Mux50.IN48
i_argument[19] => Mux50.IN49
i_argument[19] => Mux50.IN50
i_argument[19] => Mux50.IN51
i_argument[19] => Mux50.IN52
i_argument[19] => Mux50.IN53
i_argument[19] => Mux50.IN54
i_argument[19] => Mux50.IN55
i_argument[19] => Mux50.IN56
i_argument[19] => Mux50.IN57
i_argument[19] => Mux50.IN58
i_argument[19] => Mux50.IN59
i_argument[19] => Mux50.IN60
i_argument[19] => Mux50.IN61
i_argument[19] => Mux50.IN62
i_argument[19] => cmd_argument[19].DATAA
i_argument[20] => cmd_argument.DATAA
i_argument[20] => Mux49.IN7
i_argument[20] => Mux49.IN8
i_argument[20] => Mux49.IN9
i_argument[20] => Mux49.IN10
i_argument[20] => Mux49.IN11
i_argument[20] => Mux49.IN12
i_argument[20] => Mux49.IN13
i_argument[20] => Mux49.IN14
i_argument[20] => Mux49.IN15
i_argument[20] => Mux49.IN16
i_argument[20] => Mux49.IN17
i_argument[20] => Mux49.IN18
i_argument[20] => Mux49.IN19
i_argument[20] => Mux49.IN20
i_argument[20] => Mux49.IN21
i_argument[20] => Mux49.IN22
i_argument[20] => Mux49.IN23
i_argument[20] => Mux49.IN24
i_argument[20] => Mux49.IN25
i_argument[20] => Mux49.IN26
i_argument[20] => Mux49.IN27
i_argument[20] => Mux49.IN28
i_argument[20] => Mux49.IN29
i_argument[20] => Mux49.IN30
i_argument[20] => Mux49.IN31
i_argument[20] => Mux49.IN32
i_argument[20] => Mux49.IN33
i_argument[20] => Mux49.IN34
i_argument[20] => Mux49.IN35
i_argument[20] => Mux49.IN36
i_argument[20] => Mux49.IN37
i_argument[20] => Mux49.IN38
i_argument[20] => Mux49.IN39
i_argument[20] => Mux49.IN40
i_argument[20] => Mux49.IN41
i_argument[20] => Mux49.IN42
i_argument[20] => Mux49.IN43
i_argument[20] => Mux49.IN44
i_argument[20] => Mux49.IN45
i_argument[20] => Mux49.IN46
i_argument[20] => Mux49.IN47
i_argument[20] => Mux49.IN48
i_argument[20] => Mux49.IN49
i_argument[20] => Mux49.IN50
i_argument[20] => Mux49.IN51
i_argument[20] => Mux49.IN52
i_argument[20] => Mux49.IN53
i_argument[20] => Mux49.IN54
i_argument[20] => Mux49.IN55
i_argument[20] => Mux49.IN56
i_argument[20] => Mux49.IN57
i_argument[20] => Mux49.IN58
i_argument[20] => Mux49.IN59
i_argument[20] => Mux49.IN60
i_argument[20] => Mux49.IN61
i_argument[20] => Mux49.IN62
i_argument[20] => cmd_argument[20].DATAA
i_argument[21] => cmd_argument.DATAA
i_argument[21] => Mux48.IN7
i_argument[21] => Mux48.IN8
i_argument[21] => Mux48.IN9
i_argument[21] => Mux48.IN10
i_argument[21] => Mux48.IN11
i_argument[21] => Mux48.IN12
i_argument[21] => Mux48.IN13
i_argument[21] => Mux48.IN14
i_argument[21] => Mux48.IN15
i_argument[21] => Mux48.IN16
i_argument[21] => Mux48.IN17
i_argument[21] => Mux48.IN18
i_argument[21] => Mux48.IN19
i_argument[21] => Mux48.IN20
i_argument[21] => Mux48.IN21
i_argument[21] => Mux48.IN22
i_argument[21] => Mux48.IN23
i_argument[21] => Mux48.IN24
i_argument[21] => Mux48.IN25
i_argument[21] => Mux48.IN26
i_argument[21] => Mux48.IN27
i_argument[21] => Mux48.IN28
i_argument[21] => Mux48.IN29
i_argument[21] => Mux48.IN30
i_argument[21] => Mux48.IN31
i_argument[21] => Mux48.IN32
i_argument[21] => Mux48.IN33
i_argument[21] => Mux48.IN34
i_argument[21] => Mux48.IN35
i_argument[21] => Mux48.IN36
i_argument[21] => Mux48.IN37
i_argument[21] => Mux48.IN38
i_argument[21] => Mux48.IN39
i_argument[21] => Mux48.IN40
i_argument[21] => Mux48.IN41
i_argument[21] => Mux48.IN42
i_argument[21] => Mux48.IN43
i_argument[21] => Mux48.IN44
i_argument[21] => Mux48.IN45
i_argument[21] => Mux48.IN46
i_argument[21] => Mux48.IN47
i_argument[21] => Mux48.IN48
i_argument[21] => Mux48.IN49
i_argument[21] => Mux48.IN50
i_argument[21] => Mux48.IN51
i_argument[21] => Mux48.IN52
i_argument[21] => Mux48.IN53
i_argument[21] => Mux48.IN54
i_argument[21] => Mux48.IN55
i_argument[21] => Mux48.IN56
i_argument[21] => Mux48.IN57
i_argument[21] => Mux48.IN58
i_argument[21] => Mux48.IN59
i_argument[21] => Mux48.IN60
i_argument[21] => Mux48.IN61
i_argument[21] => Mux48.IN62
i_argument[21] => cmd_argument[21].DATAA
i_argument[22] => cmd_argument.DATAA
i_argument[22] => Mux47.IN7
i_argument[22] => Mux47.IN8
i_argument[22] => Mux47.IN9
i_argument[22] => Mux47.IN10
i_argument[22] => Mux47.IN11
i_argument[22] => Mux47.IN12
i_argument[22] => Mux47.IN13
i_argument[22] => Mux47.IN14
i_argument[22] => Mux47.IN15
i_argument[22] => Mux47.IN16
i_argument[22] => Mux47.IN17
i_argument[22] => Mux47.IN18
i_argument[22] => Mux47.IN19
i_argument[22] => Mux47.IN20
i_argument[22] => Mux47.IN21
i_argument[22] => Mux47.IN22
i_argument[22] => Mux47.IN23
i_argument[22] => Mux47.IN24
i_argument[22] => Mux47.IN25
i_argument[22] => Mux47.IN26
i_argument[22] => Mux47.IN27
i_argument[22] => Mux47.IN28
i_argument[22] => Mux47.IN29
i_argument[22] => Mux47.IN30
i_argument[22] => Mux47.IN31
i_argument[22] => Mux47.IN32
i_argument[22] => Mux47.IN33
i_argument[22] => Mux47.IN34
i_argument[22] => Mux47.IN35
i_argument[22] => Mux47.IN36
i_argument[22] => Mux47.IN37
i_argument[22] => Mux47.IN38
i_argument[22] => Mux47.IN39
i_argument[22] => Mux47.IN40
i_argument[22] => Mux47.IN41
i_argument[22] => Mux47.IN42
i_argument[22] => Mux47.IN43
i_argument[22] => Mux47.IN44
i_argument[22] => Mux47.IN45
i_argument[22] => Mux47.IN46
i_argument[22] => Mux47.IN47
i_argument[22] => Mux47.IN48
i_argument[22] => Mux47.IN49
i_argument[22] => Mux47.IN50
i_argument[22] => Mux47.IN51
i_argument[22] => Mux47.IN52
i_argument[22] => Mux47.IN53
i_argument[22] => Mux47.IN54
i_argument[22] => Mux47.IN55
i_argument[22] => Mux47.IN56
i_argument[22] => Mux47.IN57
i_argument[22] => Mux47.IN58
i_argument[22] => Mux47.IN59
i_argument[22] => Mux47.IN60
i_argument[22] => Mux47.IN61
i_argument[22] => Mux47.IN62
i_argument[22] => cmd_argument[22].DATAA
i_argument[23] => cmd_argument.DATAA
i_argument[23] => Mux46.IN7
i_argument[23] => Mux46.IN8
i_argument[23] => Mux46.IN9
i_argument[23] => Mux46.IN10
i_argument[23] => Mux46.IN11
i_argument[23] => Mux46.IN12
i_argument[23] => Mux46.IN13
i_argument[23] => Mux46.IN14
i_argument[23] => Mux46.IN15
i_argument[23] => Mux46.IN16
i_argument[23] => Mux46.IN17
i_argument[23] => Mux46.IN18
i_argument[23] => Mux46.IN19
i_argument[23] => Mux46.IN20
i_argument[23] => Mux46.IN21
i_argument[23] => Mux46.IN22
i_argument[23] => Mux46.IN23
i_argument[23] => Mux46.IN24
i_argument[23] => Mux46.IN25
i_argument[23] => Mux46.IN26
i_argument[23] => Mux46.IN27
i_argument[23] => Mux46.IN28
i_argument[23] => Mux46.IN29
i_argument[23] => Mux46.IN30
i_argument[23] => Mux46.IN31
i_argument[23] => Mux46.IN32
i_argument[23] => Mux46.IN33
i_argument[23] => Mux46.IN34
i_argument[23] => Mux46.IN35
i_argument[23] => Mux46.IN36
i_argument[23] => Mux46.IN37
i_argument[23] => Mux46.IN38
i_argument[23] => Mux46.IN39
i_argument[23] => Mux46.IN40
i_argument[23] => Mux46.IN41
i_argument[23] => Mux46.IN42
i_argument[23] => Mux46.IN43
i_argument[23] => Mux46.IN44
i_argument[23] => Mux46.IN45
i_argument[23] => Mux46.IN46
i_argument[23] => Mux46.IN47
i_argument[23] => Mux46.IN48
i_argument[23] => Mux46.IN49
i_argument[23] => Mux46.IN50
i_argument[23] => Mux46.IN51
i_argument[23] => Mux46.IN52
i_argument[23] => Mux46.IN53
i_argument[23] => Mux46.IN54
i_argument[23] => Mux46.IN55
i_argument[23] => Mux46.IN56
i_argument[23] => Mux46.IN57
i_argument[23] => Mux46.IN58
i_argument[23] => Mux46.IN59
i_argument[23] => Mux46.IN60
i_argument[23] => Mux46.IN61
i_argument[23] => Mux46.IN62
i_argument[23] => cmd_argument[23].DATAA
i_argument[24] => cmd_argument.DATAA
i_argument[24] => Mux45.IN7
i_argument[24] => Mux45.IN8
i_argument[24] => Mux45.IN9
i_argument[24] => Mux45.IN10
i_argument[24] => Mux45.IN11
i_argument[24] => Mux45.IN12
i_argument[24] => Mux45.IN13
i_argument[24] => Mux45.IN14
i_argument[24] => Mux45.IN15
i_argument[24] => Mux45.IN16
i_argument[24] => Mux45.IN17
i_argument[24] => Mux45.IN18
i_argument[24] => Mux45.IN19
i_argument[24] => Mux45.IN20
i_argument[24] => Mux45.IN21
i_argument[24] => Mux45.IN22
i_argument[24] => Mux45.IN23
i_argument[24] => Mux45.IN24
i_argument[24] => Mux45.IN25
i_argument[24] => Mux45.IN26
i_argument[24] => Mux45.IN27
i_argument[24] => Mux45.IN28
i_argument[24] => Mux45.IN29
i_argument[24] => Mux45.IN30
i_argument[24] => Mux45.IN31
i_argument[24] => Mux45.IN32
i_argument[24] => Mux45.IN33
i_argument[24] => Mux45.IN34
i_argument[24] => Mux45.IN35
i_argument[24] => Mux45.IN36
i_argument[24] => Mux45.IN37
i_argument[24] => Mux45.IN38
i_argument[24] => Mux45.IN39
i_argument[24] => Mux45.IN40
i_argument[24] => Mux45.IN41
i_argument[24] => Mux45.IN42
i_argument[24] => Mux45.IN43
i_argument[24] => Mux45.IN44
i_argument[24] => Mux45.IN45
i_argument[24] => Mux45.IN46
i_argument[24] => Mux45.IN47
i_argument[24] => Mux45.IN48
i_argument[24] => Mux45.IN49
i_argument[24] => Mux45.IN50
i_argument[24] => Mux45.IN51
i_argument[24] => Mux45.IN52
i_argument[24] => Mux45.IN53
i_argument[24] => Mux45.IN54
i_argument[24] => Mux45.IN55
i_argument[24] => Mux45.IN56
i_argument[24] => Mux45.IN57
i_argument[24] => Mux45.IN58
i_argument[24] => Mux45.IN59
i_argument[24] => Mux45.IN60
i_argument[24] => Mux45.IN61
i_argument[24] => Mux45.IN62
i_argument[24] => cmd_argument[24].DATAA
i_argument[25] => cmd_argument.DATAA
i_argument[25] => Mux44.IN7
i_argument[25] => Mux44.IN8
i_argument[25] => Mux44.IN9
i_argument[25] => Mux44.IN10
i_argument[25] => Mux44.IN11
i_argument[25] => Mux44.IN12
i_argument[25] => Mux44.IN13
i_argument[25] => Mux44.IN14
i_argument[25] => Mux44.IN15
i_argument[25] => Mux44.IN16
i_argument[25] => Mux44.IN17
i_argument[25] => Mux44.IN18
i_argument[25] => Mux44.IN19
i_argument[25] => Mux44.IN20
i_argument[25] => Mux44.IN21
i_argument[25] => Mux44.IN22
i_argument[25] => Mux44.IN23
i_argument[25] => Mux44.IN24
i_argument[25] => Mux44.IN25
i_argument[25] => Mux44.IN26
i_argument[25] => Mux44.IN27
i_argument[25] => Mux44.IN28
i_argument[25] => Mux44.IN29
i_argument[25] => Mux44.IN30
i_argument[25] => Mux44.IN31
i_argument[25] => Mux44.IN32
i_argument[25] => Mux44.IN33
i_argument[25] => Mux44.IN34
i_argument[25] => Mux44.IN35
i_argument[25] => Mux44.IN36
i_argument[25] => Mux44.IN37
i_argument[25] => Mux44.IN38
i_argument[25] => Mux44.IN39
i_argument[25] => Mux44.IN40
i_argument[25] => Mux44.IN41
i_argument[25] => Mux44.IN42
i_argument[25] => Mux44.IN43
i_argument[25] => Mux44.IN44
i_argument[25] => Mux44.IN45
i_argument[25] => Mux44.IN46
i_argument[25] => Mux44.IN47
i_argument[25] => Mux44.IN48
i_argument[25] => Mux44.IN49
i_argument[25] => Mux44.IN50
i_argument[25] => Mux44.IN51
i_argument[25] => Mux44.IN52
i_argument[25] => Mux44.IN53
i_argument[25] => Mux44.IN54
i_argument[25] => Mux44.IN55
i_argument[25] => Mux44.IN56
i_argument[25] => Mux44.IN57
i_argument[25] => Mux44.IN58
i_argument[25] => Mux44.IN59
i_argument[25] => Mux44.IN60
i_argument[25] => Mux44.IN61
i_argument[25] => Mux44.IN62
i_argument[25] => cmd_argument[25].DATAA
i_argument[26] => cmd_argument.DATAA
i_argument[26] => Mux43.IN7
i_argument[26] => Mux43.IN8
i_argument[26] => Mux43.IN9
i_argument[26] => Mux43.IN10
i_argument[26] => Mux43.IN11
i_argument[26] => Mux43.IN12
i_argument[26] => Mux43.IN13
i_argument[26] => Mux43.IN14
i_argument[26] => Mux43.IN15
i_argument[26] => Mux43.IN16
i_argument[26] => Mux43.IN17
i_argument[26] => Mux43.IN18
i_argument[26] => Mux43.IN19
i_argument[26] => Mux43.IN20
i_argument[26] => Mux43.IN21
i_argument[26] => Mux43.IN22
i_argument[26] => Mux43.IN23
i_argument[26] => Mux43.IN24
i_argument[26] => Mux43.IN25
i_argument[26] => Mux43.IN26
i_argument[26] => Mux43.IN27
i_argument[26] => Mux43.IN28
i_argument[26] => Mux43.IN29
i_argument[26] => Mux43.IN30
i_argument[26] => Mux43.IN31
i_argument[26] => Mux43.IN32
i_argument[26] => Mux43.IN33
i_argument[26] => Mux43.IN34
i_argument[26] => Mux43.IN35
i_argument[26] => Mux43.IN36
i_argument[26] => Mux43.IN37
i_argument[26] => Mux43.IN38
i_argument[26] => Mux43.IN39
i_argument[26] => Mux43.IN40
i_argument[26] => Mux43.IN41
i_argument[26] => Mux43.IN42
i_argument[26] => Mux43.IN43
i_argument[26] => Mux43.IN44
i_argument[26] => Mux43.IN45
i_argument[26] => Mux43.IN46
i_argument[26] => Mux43.IN47
i_argument[26] => Mux43.IN48
i_argument[26] => Mux43.IN49
i_argument[26] => Mux43.IN50
i_argument[26] => Mux43.IN51
i_argument[26] => Mux43.IN52
i_argument[26] => Mux43.IN53
i_argument[26] => Mux43.IN54
i_argument[26] => Mux43.IN55
i_argument[26] => Mux43.IN56
i_argument[26] => Mux43.IN57
i_argument[26] => Mux43.IN58
i_argument[26] => Mux43.IN59
i_argument[26] => Mux43.IN60
i_argument[26] => Mux43.IN61
i_argument[26] => Mux43.IN62
i_argument[26] => cmd_argument[26].DATAA
i_argument[27] => cmd_argument.DATAA
i_argument[27] => Mux42.IN7
i_argument[27] => Mux42.IN8
i_argument[27] => Mux42.IN9
i_argument[27] => Mux42.IN10
i_argument[27] => Mux42.IN11
i_argument[27] => Mux42.IN12
i_argument[27] => Mux42.IN13
i_argument[27] => Mux42.IN14
i_argument[27] => Mux42.IN15
i_argument[27] => Mux42.IN16
i_argument[27] => Mux42.IN17
i_argument[27] => Mux42.IN18
i_argument[27] => Mux42.IN19
i_argument[27] => Mux42.IN20
i_argument[27] => Mux42.IN21
i_argument[27] => Mux42.IN22
i_argument[27] => Mux42.IN23
i_argument[27] => Mux42.IN24
i_argument[27] => Mux42.IN25
i_argument[27] => Mux42.IN26
i_argument[27] => Mux42.IN27
i_argument[27] => Mux42.IN28
i_argument[27] => Mux42.IN29
i_argument[27] => Mux42.IN30
i_argument[27] => Mux42.IN31
i_argument[27] => Mux42.IN32
i_argument[27] => Mux42.IN33
i_argument[27] => Mux42.IN34
i_argument[27] => Mux42.IN35
i_argument[27] => Mux42.IN36
i_argument[27] => Mux42.IN37
i_argument[27] => Mux42.IN38
i_argument[27] => Mux42.IN39
i_argument[27] => Mux42.IN40
i_argument[27] => Mux42.IN41
i_argument[27] => Mux42.IN42
i_argument[27] => Mux42.IN43
i_argument[27] => Mux42.IN44
i_argument[27] => Mux42.IN45
i_argument[27] => Mux42.IN46
i_argument[27] => Mux42.IN47
i_argument[27] => Mux42.IN48
i_argument[27] => Mux42.IN49
i_argument[27] => Mux42.IN50
i_argument[27] => Mux42.IN51
i_argument[27] => Mux42.IN52
i_argument[27] => Mux42.IN53
i_argument[27] => Mux42.IN54
i_argument[27] => Mux42.IN55
i_argument[27] => Mux42.IN56
i_argument[27] => Mux42.IN57
i_argument[27] => Mux42.IN58
i_argument[27] => Mux42.IN59
i_argument[27] => Mux42.IN60
i_argument[27] => Mux42.IN61
i_argument[27] => Mux42.IN62
i_argument[27] => cmd_argument[27].DATAA
i_argument[28] => cmd_argument.DATAA
i_argument[28] => Mux41.IN7
i_argument[28] => Mux41.IN8
i_argument[28] => Mux41.IN9
i_argument[28] => Mux41.IN10
i_argument[28] => Mux41.IN11
i_argument[28] => Mux41.IN12
i_argument[28] => Mux41.IN13
i_argument[28] => Mux41.IN14
i_argument[28] => Mux41.IN15
i_argument[28] => Mux41.IN16
i_argument[28] => Mux41.IN17
i_argument[28] => Mux41.IN18
i_argument[28] => Mux41.IN19
i_argument[28] => Mux41.IN20
i_argument[28] => Mux41.IN21
i_argument[28] => Mux41.IN22
i_argument[28] => Mux41.IN23
i_argument[28] => Mux41.IN24
i_argument[28] => Mux41.IN25
i_argument[28] => Mux41.IN26
i_argument[28] => Mux41.IN27
i_argument[28] => Mux41.IN28
i_argument[28] => Mux41.IN29
i_argument[28] => Mux41.IN30
i_argument[28] => Mux41.IN31
i_argument[28] => Mux41.IN32
i_argument[28] => Mux41.IN33
i_argument[28] => Mux41.IN34
i_argument[28] => Mux41.IN35
i_argument[28] => Mux41.IN36
i_argument[28] => Mux41.IN37
i_argument[28] => Mux41.IN38
i_argument[28] => Mux41.IN39
i_argument[28] => Mux41.IN40
i_argument[28] => Mux41.IN41
i_argument[28] => Mux41.IN42
i_argument[28] => Mux41.IN43
i_argument[28] => Mux41.IN44
i_argument[28] => Mux41.IN45
i_argument[28] => Mux41.IN46
i_argument[28] => Mux41.IN47
i_argument[28] => Mux41.IN48
i_argument[28] => Mux41.IN49
i_argument[28] => Mux41.IN50
i_argument[28] => Mux41.IN51
i_argument[28] => Mux41.IN52
i_argument[28] => Mux41.IN53
i_argument[28] => Mux41.IN54
i_argument[28] => Mux41.IN55
i_argument[28] => Mux41.IN56
i_argument[28] => Mux41.IN57
i_argument[28] => Mux41.IN58
i_argument[28] => Mux41.IN59
i_argument[28] => Mux41.IN60
i_argument[28] => Mux41.IN61
i_argument[28] => Mux41.IN62
i_argument[28] => cmd_argument[28].DATAA
i_argument[29] => cmd_argument.DATAA
i_argument[29] => Mux40.IN7
i_argument[29] => Mux40.IN8
i_argument[29] => Mux40.IN9
i_argument[29] => Mux40.IN10
i_argument[29] => Mux40.IN11
i_argument[29] => Mux40.IN12
i_argument[29] => Mux40.IN13
i_argument[29] => Mux40.IN14
i_argument[29] => Mux40.IN15
i_argument[29] => Mux40.IN16
i_argument[29] => Mux40.IN17
i_argument[29] => Mux40.IN18
i_argument[29] => Mux40.IN19
i_argument[29] => Mux40.IN20
i_argument[29] => Mux40.IN21
i_argument[29] => Mux40.IN22
i_argument[29] => Mux40.IN23
i_argument[29] => Mux40.IN24
i_argument[29] => Mux40.IN25
i_argument[29] => Mux40.IN26
i_argument[29] => Mux40.IN27
i_argument[29] => Mux40.IN28
i_argument[29] => Mux40.IN29
i_argument[29] => Mux40.IN30
i_argument[29] => Mux40.IN31
i_argument[29] => Mux40.IN32
i_argument[29] => Mux40.IN33
i_argument[29] => Mux40.IN34
i_argument[29] => Mux40.IN35
i_argument[29] => Mux40.IN36
i_argument[29] => Mux40.IN37
i_argument[29] => Mux40.IN38
i_argument[29] => Mux40.IN39
i_argument[29] => Mux40.IN40
i_argument[29] => Mux40.IN41
i_argument[29] => Mux40.IN42
i_argument[29] => Mux40.IN43
i_argument[29] => Mux40.IN44
i_argument[29] => Mux40.IN45
i_argument[29] => Mux40.IN46
i_argument[29] => Mux40.IN47
i_argument[29] => Mux40.IN48
i_argument[29] => Mux40.IN49
i_argument[29] => Mux40.IN50
i_argument[29] => Mux40.IN51
i_argument[29] => Mux40.IN52
i_argument[29] => Mux40.IN53
i_argument[29] => Mux40.IN54
i_argument[29] => Mux40.IN55
i_argument[29] => Mux40.IN56
i_argument[29] => Mux40.IN57
i_argument[29] => Mux40.IN58
i_argument[29] => Mux40.IN59
i_argument[29] => Mux40.IN60
i_argument[29] => Mux40.IN61
i_argument[29] => Mux40.IN62
i_argument[29] => cmd_argument[29].DATAA
i_argument[30] => cmd_argument.DATAA
i_argument[30] => Mux39.IN7
i_argument[30] => Mux39.IN8
i_argument[30] => Mux39.IN9
i_argument[30] => Mux39.IN10
i_argument[30] => Mux39.IN11
i_argument[30] => Mux39.IN12
i_argument[30] => Mux39.IN13
i_argument[30] => Mux39.IN14
i_argument[30] => Mux39.IN15
i_argument[30] => Mux39.IN16
i_argument[30] => Mux39.IN17
i_argument[30] => Mux39.IN18
i_argument[30] => Mux39.IN19
i_argument[30] => Mux39.IN20
i_argument[30] => Mux39.IN21
i_argument[30] => Mux39.IN22
i_argument[30] => Mux39.IN23
i_argument[30] => Mux39.IN24
i_argument[30] => Mux39.IN25
i_argument[30] => Mux39.IN26
i_argument[30] => Mux39.IN27
i_argument[30] => Mux39.IN28
i_argument[30] => Mux39.IN29
i_argument[30] => Mux39.IN30
i_argument[30] => Mux39.IN31
i_argument[30] => Mux39.IN32
i_argument[30] => Mux39.IN33
i_argument[30] => Mux39.IN34
i_argument[30] => Mux39.IN35
i_argument[30] => Mux39.IN36
i_argument[30] => Mux39.IN37
i_argument[30] => Mux39.IN38
i_argument[30] => Mux39.IN39
i_argument[30] => Mux39.IN40
i_argument[30] => Mux39.IN41
i_argument[30] => Mux39.IN42
i_argument[30] => Mux39.IN43
i_argument[30] => Mux39.IN44
i_argument[30] => Mux39.IN45
i_argument[30] => Mux39.IN46
i_argument[30] => Mux39.IN47
i_argument[30] => Mux39.IN48
i_argument[30] => Mux39.IN49
i_argument[30] => Mux39.IN50
i_argument[30] => Mux39.IN51
i_argument[30] => Mux39.IN52
i_argument[30] => Mux39.IN53
i_argument[30] => Mux39.IN54
i_argument[30] => Mux39.IN55
i_argument[30] => Mux39.IN56
i_argument[30] => Mux39.IN57
i_argument[30] => Mux39.IN58
i_argument[30] => Mux39.IN59
i_argument[30] => Mux39.IN60
i_argument[30] => Mux39.IN61
i_argument[30] => Mux39.IN62
i_argument[30] => cmd_argument[30].DATAA
i_argument[31] => cmd_argument.DATAA
i_argument[31] => Mux38.IN7
i_argument[31] => Mux38.IN8
i_argument[31] => Mux38.IN9
i_argument[31] => Mux38.IN10
i_argument[31] => Mux38.IN11
i_argument[31] => Mux38.IN12
i_argument[31] => Mux38.IN13
i_argument[31] => Mux38.IN14
i_argument[31] => Mux38.IN15
i_argument[31] => Mux38.IN16
i_argument[31] => Mux38.IN17
i_argument[31] => Mux38.IN18
i_argument[31] => Mux38.IN19
i_argument[31] => Mux38.IN20
i_argument[31] => Mux38.IN21
i_argument[31] => Mux38.IN22
i_argument[31] => Mux38.IN23
i_argument[31] => Mux38.IN24
i_argument[31] => Mux38.IN25
i_argument[31] => Mux38.IN26
i_argument[31] => Mux38.IN27
i_argument[31] => Mux38.IN28
i_argument[31] => Mux38.IN29
i_argument[31] => Mux38.IN30
i_argument[31] => Mux38.IN31
i_argument[31] => Mux38.IN32
i_argument[31] => Mux38.IN33
i_argument[31] => Mux38.IN34
i_argument[31] => Mux38.IN35
i_argument[31] => Mux38.IN36
i_argument[31] => Mux38.IN37
i_argument[31] => Mux38.IN38
i_argument[31] => Mux38.IN39
i_argument[31] => Mux38.IN40
i_argument[31] => Mux38.IN41
i_argument[31] => Mux38.IN42
i_argument[31] => Mux38.IN43
i_argument[31] => Mux38.IN44
i_argument[31] => Mux38.IN45
i_argument[31] => Mux38.IN46
i_argument[31] => Mux38.IN47
i_argument[31] => Mux38.IN48
i_argument[31] => Mux38.IN49
i_argument[31] => Mux38.IN50
i_argument[31] => Mux38.IN51
i_argument[31] => Mux38.IN52
i_argument[31] => Mux38.IN53
i_argument[31] => Mux38.IN54
i_argument[31] => Mux38.IN55
i_argument[31] => Mux38.IN56
i_argument[31] => Mux38.IN57
i_argument[31] => Mux38.IN58
i_argument[31] => Mux38.IN59
i_argument[31] => Mux38.IN60
i_argument[31] => Mux38.IN61
i_argument[31] => Mux38.IN62
i_argument[31] => cmd_argument[31].DATAA
i_predefined_message[0] => Mux0.IN19
i_predefined_message[0] => Mux1.IN19
i_predefined_message[0] => Mux2.IN19
i_predefined_message[0] => Mux3.IN19
i_predefined_message[0] => Mux4.IN19
i_predefined_message[0] => Mux5.IN19
i_predefined_message[0] => Mux6.IN9
i_predefined_message[0] => Mux7.IN9
i_predefined_message[0] => Mux8.IN9
i_predefined_message[0] => Mux9.IN9
i_predefined_message[0] => Mux10.IN8
i_predefined_message[0] => Mux11.IN8
i_predefined_message[0] => Mux12.IN8
i_predefined_message[0] => Mux13.IN8
i_predefined_message[0] => Mux14.IN9
i_predefined_message[0] => Mux15.IN9
i_predefined_message[0] => Mux16.IN9
i_predefined_message[0] => Mux17.IN8
i_predefined_message[0] => Mux18.IN9
i_predefined_message[0] => Mux19.IN9
i_predefined_message[0] => Mux20.IN9
i_predefined_message[0] => Mux21.IN9
i_predefined_message[0] => Mux28.IN13
i_predefined_message[0] => LessThan0.IN8
i_predefined_message[0] => Equal34.IN7
i_predefined_message[0] => Equal35.IN7
i_predefined_message[0] => Equal36.IN7
i_predefined_message[0] => Equal37.IN7
i_predefined_message[0] => Equal38.IN7
i_predefined_message[0] => Equal39.IN7
i_predefined_message[0] => Equal40.IN7
i_predefined_message[0] => Equal41.IN7
i_predefined_message[0] => Equal42.IN7
i_predefined_message[1] => Mux0.IN18
i_predefined_message[1] => Mux1.IN18
i_predefined_message[1] => Mux2.IN18
i_predefined_message[1] => Mux3.IN18
i_predefined_message[1] => Mux4.IN18
i_predefined_message[1] => Mux5.IN18
i_predefined_message[1] => Mux6.IN8
i_predefined_message[1] => Mux7.IN8
i_predefined_message[1] => Mux8.IN8
i_predefined_message[1] => Mux9.IN8
i_predefined_message[1] => Mux10.IN7
i_predefined_message[1] => Mux11.IN7
i_predefined_message[1] => Mux12.IN7
i_predefined_message[1] => Mux13.IN7
i_predefined_message[1] => Mux14.IN8
i_predefined_message[1] => Mux15.IN8
i_predefined_message[1] => Mux16.IN8
i_predefined_message[1] => Mux17.IN7
i_predefined_message[1] => Mux18.IN8
i_predefined_message[1] => Mux19.IN8
i_predefined_message[1] => Mux20.IN8
i_predefined_message[1] => Mux21.IN8
i_predefined_message[1] => Mux22.IN7
i_predefined_message[1] => Mux23.IN7
i_predefined_message[1] => Mux24.IN7
i_predefined_message[1] => Mux25.IN7
i_predefined_message[1] => Mux26.IN7
i_predefined_message[1] => Mux27.IN7
i_predefined_message[1] => Mux28.IN12
i_predefined_message[1] => Mux29.IN7
i_predefined_message[1] => Mux30.IN7
i_predefined_message[1] => Mux31.IN7
i_predefined_message[1] => Mux32.IN7
i_predefined_message[1] => Mux33.IN7
i_predefined_message[1] => Mux34.IN7
i_predefined_message[1] => Mux35.IN7
i_predefined_message[1] => Mux36.IN7
i_predefined_message[1] => Mux37.IN7
i_predefined_message[1] => LessThan0.IN7
i_predefined_message[1] => Equal34.IN6
i_predefined_message[1] => Equal35.IN6
i_predefined_message[1] => Equal36.IN6
i_predefined_message[1] => Equal37.IN6
i_predefined_message[1] => Equal38.IN6
i_predefined_message[1] => Equal39.IN6
i_predefined_message[1] => Equal40.IN6
i_predefined_message[1] => Equal41.IN6
i_predefined_message[1] => Equal42.IN6
i_predefined_message[2] => Mux0.IN17
i_predefined_message[2] => Mux1.IN17
i_predefined_message[2] => Mux2.IN17
i_predefined_message[2] => Mux3.IN17
i_predefined_message[2] => Mux4.IN17
i_predefined_message[2] => Mux5.IN17
i_predefined_message[2] => Mux6.IN7
i_predefined_message[2] => Mux7.IN7
i_predefined_message[2] => Mux8.IN7
i_predefined_message[2] => Mux9.IN7
i_predefined_message[2] => Mux10.IN6
i_predefined_message[2] => Mux11.IN6
i_predefined_message[2] => Mux12.IN6
i_predefined_message[2] => Mux13.IN6
i_predefined_message[2] => Mux14.IN7
i_predefined_message[2] => Mux15.IN7
i_predefined_message[2] => Mux16.IN7
i_predefined_message[2] => Mux17.IN6
i_predefined_message[2] => Mux18.IN7
i_predefined_message[2] => Mux19.IN7
i_predefined_message[2] => Mux20.IN7
i_predefined_message[2] => Mux21.IN7
i_predefined_message[2] => Mux22.IN6
i_predefined_message[2] => Mux23.IN6
i_predefined_message[2] => Mux24.IN6
i_predefined_message[2] => Mux25.IN6
i_predefined_message[2] => Mux26.IN6
i_predefined_message[2] => Mux27.IN6
i_predefined_message[2] => Mux28.IN11
i_predefined_message[2] => Mux29.IN6
i_predefined_message[2] => Mux30.IN6
i_predefined_message[2] => Mux31.IN6
i_predefined_message[2] => Mux32.IN6
i_predefined_message[2] => Mux33.IN6
i_predefined_message[2] => Mux34.IN6
i_predefined_message[2] => Mux35.IN6
i_predefined_message[2] => Mux36.IN6
i_predefined_message[2] => Mux37.IN6
i_predefined_message[2] => LessThan0.IN6
i_predefined_message[2] => Equal34.IN5
i_predefined_message[2] => Equal35.IN5
i_predefined_message[2] => Equal36.IN5
i_predefined_message[2] => Equal37.IN5
i_predefined_message[2] => Equal38.IN5
i_predefined_message[2] => Equal39.IN5
i_predefined_message[2] => Equal40.IN5
i_predefined_message[2] => Equal41.IN5
i_predefined_message[2] => Equal42.IN5
i_predefined_message[3] => Mux0.IN16
i_predefined_message[3] => Mux1.IN16
i_predefined_message[3] => Mux2.IN16
i_predefined_message[3] => Mux3.IN16
i_predefined_message[3] => Mux4.IN16
i_predefined_message[3] => Mux5.IN16
i_predefined_message[3] => Mux6.IN6
i_predefined_message[3] => Mux7.IN6
i_predefined_message[3] => Mux8.IN6
i_predefined_message[3] => Mux9.IN6
i_predefined_message[3] => Mux10.IN5
i_predefined_message[3] => Mux11.IN5
i_predefined_message[3] => Mux12.IN5
i_predefined_message[3] => Mux13.IN5
i_predefined_message[3] => Mux14.IN6
i_predefined_message[3] => Mux15.IN6
i_predefined_message[3] => Mux16.IN6
i_predefined_message[3] => Mux17.IN5
i_predefined_message[3] => Mux18.IN6
i_predefined_message[3] => Mux19.IN6
i_predefined_message[3] => Mux20.IN6
i_predefined_message[3] => Mux21.IN6
i_predefined_message[3] => Mux22.IN5
i_predefined_message[3] => Mux23.IN5
i_predefined_message[3] => Mux24.IN5
i_predefined_message[3] => Mux25.IN5
i_predefined_message[3] => Mux26.IN5
i_predefined_message[3] => Mux27.IN5
i_predefined_message[3] => Mux28.IN10
i_predefined_message[3] => Mux29.IN5
i_predefined_message[3] => Mux30.IN5
i_predefined_message[3] => Mux31.IN5
i_predefined_message[3] => Mux32.IN5
i_predefined_message[3] => Mux33.IN5
i_predefined_message[3] => Mux34.IN5
i_predefined_message[3] => Mux35.IN5
i_predefined_message[3] => Mux36.IN5
i_predefined_message[3] => Mux37.IN5
i_predefined_message[3] => LessThan0.IN5
i_predefined_message[3] => Equal34.IN4
i_predefined_message[3] => Equal35.IN4
i_predefined_message[3] => Equal36.IN4
i_predefined_message[3] => Equal37.IN4
i_predefined_message[3] => Equal38.IN4
i_predefined_message[3] => Equal39.IN4
i_predefined_message[3] => Equal40.IN4
i_predefined_message[3] => Equal41.IN4
i_predefined_message[3] => Equal42.IN4
i_generate => response_type_reg.OUTPUTSELECT
i_generate => response_type_reg.OUTPUTSELECT
i_generate => response_type_reg.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => message_bits.OUTPUTSELECT
i_generate => cmd_argument[31].OUTPUTSELECT
i_generate => cmd_argument[30].OUTPUTSELECT
i_generate => cmd_argument[29].OUTPUTSELECT
i_generate => cmd_argument[28].OUTPUTSELECT
i_generate => cmd_argument[27].OUTPUTSELECT
i_generate => cmd_argument[26].OUTPUTSELECT
i_generate => cmd_argument[25].OUTPUTSELECT
i_generate => cmd_argument[24].OUTPUTSELECT
i_generate => cmd_argument[23].OUTPUTSELECT
i_generate => cmd_argument[22].OUTPUTSELECT
i_generate => cmd_argument[21].OUTPUTSELECT
i_generate => cmd_argument[20].OUTPUTSELECT
i_generate => cmd_argument[19].OUTPUTSELECT
i_generate => cmd_argument[18].OUTPUTSELECT
i_generate => cmd_argument[17].OUTPUTSELECT
i_generate => cmd_argument[16].OUTPUTSELECT
i_generate => cmd_argument[15].OUTPUTSELECT
i_generate => cmd_argument[14].OUTPUTSELECT
i_generate => cmd_argument[13].OUTPUTSELECT
i_generate => cmd_argument[12].OUTPUTSELECT
i_generate => cmd_argument[11].OUTPUTSELECT
i_generate => cmd_argument[10].OUTPUTSELECT
i_generate => cmd_argument[9].OUTPUTSELECT
i_generate => cmd_argument[8].OUTPUTSELECT
i_generate => cmd_argument[7].OUTPUTSELECT
i_generate => cmd_argument[6].OUTPUTSELECT
i_generate => cmd_argument[5].OUTPUTSELECT
i_generate => cmd_argument[4].OUTPUTSELECT
i_generate => cmd_argument[3].OUTPUTSELECT
i_generate => cmd_argument[2].OUTPUTSELECT
i_generate => cmd_argument[1].OUTPUTSELECT
i_generate => cmd_argument[0].OUTPUTSELECT
i_generate => returning_ocr_reg.OUTPUTSELECT
i_generate => returning_cid_reg.OUTPUTSELECT
i_generate => returning_rca_reg.OUTPUTSELECT
i_generate => returning_csd_reg.OUTPUTSELECT
i_generate => returning_status_reg.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => counter.OUTPUTSELECT
i_generate => sending_CRC.OUTPUTSELECT
i_generate => bit_to_send.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => last_command_id.OUTPUTSELECT
i_generate => command_valid.ENA
i_generate => last_command_sent_was_CMD55.ENA
i_DSR[0] => Mux21.IN10
i_DSR[0] => Mux53.IN63
i_DSR[1] => Mux20.IN10
i_DSR[1] => Mux52.IN63
i_DSR[2] => Mux19.IN10
i_DSR[2] => Mux51.IN63
i_DSR[3] => Mux18.IN10
i_DSR[3] => Mux50.IN63
i_DSR[4] => Mux17.IN9
i_DSR[4] => Mux49.IN63
i_DSR[5] => Mux16.IN10
i_DSR[5] => Mux48.IN63
i_DSR[6] => Mux15.IN10
i_DSR[6] => Mux47.IN63
i_DSR[7] => Mux14.IN10
i_DSR[7] => Mux46.IN63
i_DSR[8] => Mux13.IN9
i_DSR[8] => Mux45.IN63
i_DSR[9] => Mux12.IN9
i_DSR[9] => Mux44.IN63
i_DSR[10] => Mux11.IN9
i_DSR[10] => Mux43.IN63
i_DSR[11] => Mux10.IN9
i_DSR[11] => Mux42.IN63
i_DSR[12] => Mux9.IN10
i_DSR[12] => Mux41.IN63
i_DSR[13] => Mux8.IN10
i_DSR[13] => Mux40.IN63
i_DSR[14] => Mux7.IN10
i_DSR[14] => Mux39.IN63
i_DSR[15] => Mux6.IN10
i_DSR[15] => Mux38.IN63
i_OCR[0] => cmd_argument.DATAB
i_OCR[1] => cmd_argument.DATAB
i_OCR[2] => cmd_argument.DATAB
i_OCR[3] => cmd_argument.DATAB
i_OCR[4] => cmd_argument.DATAB
i_OCR[5] => cmd_argument.DATAB
i_OCR[6] => cmd_argument.DATAB
i_OCR[7] => cmd_argument.DATAB
i_OCR[8] => cmd_argument.DATAB
i_OCR[9] => cmd_argument.DATAB
i_OCR[10] => cmd_argument.DATAB
i_OCR[11] => cmd_argument.DATAB
i_OCR[12] => cmd_argument.DATAB
i_OCR[13] => cmd_argument.DATAB
i_OCR[14] => cmd_argument.DATAB
i_OCR[15] => cmd_argument.DATAB
i_OCR[16] => cmd_argument.DATAB
i_OCR[17] => cmd_argument.DATAB
i_OCR[18] => cmd_argument.DATAB
i_OCR[19] => cmd_argument.DATAB
i_OCR[20] => temp_4_bits[0].IN1
i_OCR[20] => Mux17.IN10
i_OCR[20] => cmd_argument.DATAB
i_OCR[21] => temp_4_bits.IN1
i_OCR[21] => cmd_argument.DATAB
i_OCR[22] => temp_4_bits.IN0
i_OCR[22] => cmd_argument.DATAB
i_OCR[23] => temp_4_bits.IN1
i_OCR[23] => cmd_argument.DATAB
i_OCR[24] => cmd_argument.DATAB
i_OCR[25] => cmd_argument.DATAB
i_OCR[26] => cmd_argument.DATAB
i_OCR[27] => cmd_argument.DATAB
i_OCR[28] => cmd_argument.DATAB
i_OCR[29] => cmd_argument.DATAB
i_OCR[30] => cmd_argument.DATAB
i_OCR[31] => cmd_argument.DATAB
i_RCA[0] => Mux21.IN11
i_RCA[0] => Mux21.IN12
i_RCA[0] => Mux21.IN13
i_RCA[0] => Mux53.IN64
i_RCA[0] => Mux53.IN65
i_RCA[0] => Mux53.IN66
i_RCA[0] => Mux53.IN67
i_RCA[0] => Mux53.IN68
i_RCA[0] => Mux53.IN69
i_RCA[1] => Mux20.IN11
i_RCA[1] => Mux20.IN12
i_RCA[1] => Mux20.IN13
i_RCA[1] => Mux52.IN64
i_RCA[1] => Mux52.IN65
i_RCA[1] => Mux52.IN66
i_RCA[1] => Mux52.IN67
i_RCA[1] => Mux52.IN68
i_RCA[1] => Mux52.IN69
i_RCA[2] => Mux19.IN11
i_RCA[2] => Mux19.IN12
i_RCA[2] => Mux19.IN13
i_RCA[2] => Mux51.IN64
i_RCA[2] => Mux51.IN65
i_RCA[2] => Mux51.IN66
i_RCA[2] => Mux51.IN67
i_RCA[2] => Mux51.IN68
i_RCA[2] => Mux51.IN69
i_RCA[3] => Mux18.IN11
i_RCA[3] => Mux18.IN12
i_RCA[3] => Mux18.IN13
i_RCA[3] => Mux50.IN64
i_RCA[3] => Mux50.IN65
i_RCA[3] => Mux50.IN66
i_RCA[3] => Mux50.IN67
i_RCA[3] => Mux50.IN68
i_RCA[3] => Mux50.IN69
i_RCA[4] => Mux17.IN11
i_RCA[4] => Mux17.IN12
i_RCA[4] => Mux17.IN13
i_RCA[4] => Mux49.IN64
i_RCA[4] => Mux49.IN65
i_RCA[4] => Mux49.IN66
i_RCA[4] => Mux49.IN67
i_RCA[4] => Mux49.IN68
i_RCA[4] => Mux49.IN69
i_RCA[5] => Mux16.IN11
i_RCA[5] => Mux16.IN12
i_RCA[5] => Mux16.IN13
i_RCA[5] => Mux48.IN64
i_RCA[5] => Mux48.IN65
i_RCA[5] => Mux48.IN66
i_RCA[5] => Mux48.IN67
i_RCA[5] => Mux48.IN68
i_RCA[5] => Mux48.IN69
i_RCA[6] => Mux15.IN11
i_RCA[6] => Mux15.IN12
i_RCA[6] => Mux15.IN13
i_RCA[6] => Mux47.IN64
i_RCA[6] => Mux47.IN65
i_RCA[6] => Mux47.IN66
i_RCA[6] => Mux47.IN67
i_RCA[6] => Mux47.IN68
i_RCA[6] => Mux47.IN69
i_RCA[7] => Mux14.IN11
i_RCA[7] => Mux14.IN12
i_RCA[7] => Mux14.IN13
i_RCA[7] => Mux46.IN64
i_RCA[7] => Mux46.IN65
i_RCA[7] => Mux46.IN66
i_RCA[7] => Mux46.IN67
i_RCA[7] => Mux46.IN68
i_RCA[7] => Mux46.IN69
i_RCA[8] => Mux13.IN10
i_RCA[8] => Mux13.IN11
i_RCA[8] => Mux13.IN12
i_RCA[8] => Mux45.IN64
i_RCA[8] => Mux45.IN65
i_RCA[8] => Mux45.IN66
i_RCA[8] => Mux45.IN67
i_RCA[8] => Mux45.IN68
i_RCA[8] => Mux45.IN69
i_RCA[9] => Mux12.IN10
i_RCA[9] => Mux12.IN11
i_RCA[9] => Mux12.IN12
i_RCA[9] => Mux44.IN64
i_RCA[9] => Mux44.IN65
i_RCA[9] => Mux44.IN66
i_RCA[9] => Mux44.IN67
i_RCA[9] => Mux44.IN68
i_RCA[9] => Mux44.IN69
i_RCA[10] => Mux11.IN10
i_RCA[10] => Mux11.IN11
i_RCA[10] => Mux11.IN12
i_RCA[10] => Mux43.IN64
i_RCA[10] => Mux43.IN65
i_RCA[10] => Mux43.IN66
i_RCA[10] => Mux43.IN67
i_RCA[10] => Mux43.IN68
i_RCA[10] => Mux43.IN69
i_RCA[11] => Mux10.IN10
i_RCA[11] => Mux10.IN11
i_RCA[11] => Mux10.IN12
i_RCA[11] => Mux42.IN64
i_RCA[11] => Mux42.IN65
i_RCA[11] => Mux42.IN66
i_RCA[11] => Mux42.IN67
i_RCA[11] => Mux42.IN68
i_RCA[11] => Mux42.IN69
i_RCA[12] => Mux9.IN11
i_RCA[12] => Mux9.IN12
i_RCA[12] => Mux9.IN13
i_RCA[12] => Mux41.IN64
i_RCA[12] => Mux41.IN65
i_RCA[12] => Mux41.IN66
i_RCA[12] => Mux41.IN67
i_RCA[12] => Mux41.IN68
i_RCA[12] => Mux41.IN69
i_RCA[13] => Mux8.IN11
i_RCA[13] => Mux8.IN12
i_RCA[13] => Mux8.IN13
i_RCA[13] => Mux40.IN64
i_RCA[13] => Mux40.IN65
i_RCA[13] => Mux40.IN66
i_RCA[13] => Mux40.IN67
i_RCA[13] => Mux40.IN68
i_RCA[13] => Mux40.IN69
i_RCA[14] => Mux7.IN11
i_RCA[14] => Mux7.IN12
i_RCA[14] => Mux7.IN13
i_RCA[14] => Mux39.IN64
i_RCA[14] => Mux39.IN65
i_RCA[14] => Mux39.IN66
i_RCA[14] => Mux39.IN67
i_RCA[14] => Mux39.IN68
i_RCA[14] => Mux39.IN69
i_RCA[15] => Mux6.IN11
i_RCA[15] => Mux6.IN12
i_RCA[15] => Mux6.IN13
i_RCA[15] => Mux38.IN64
i_RCA[15] => Mux38.IN65
i_RCA[15] => Mux38.IN66
i_RCA[15] => Mux38.IN67
i_RCA[15] => Mux38.IN68
i_RCA[15] => Mux38.IN69
o_dataout <= bit_to_send.DB_MAX_OUTPUT_PORT_TYPE
o_message_done <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
o_valid <= command_valid.DB_MAX_OUTPUT_PORT_TYPE
o_returning_ocr <= returning_ocr_reg.DB_MAX_OUTPUT_PORT_TYPE
o_returning_cid <= returning_cid_reg.DB_MAX_OUTPUT_PORT_TYPE
o_returning_rca <= returning_rca_reg.DB_MAX_OUTPUT_PORT_TYPE
o_returning_csd <= returning_csd_reg.DB_MAX_OUTPUT_PORT_TYPE
o_returning_status <= returning_status_reg.DB_MAX_OUTPUT_PORT_TYPE
o_data_read <= Equal48.DB_MAX_OUTPUT_PORT_TYPE
o_data_write <= Equal49.DB_MAX_OUTPUT_PORT_TYPE
o_wait_cmd_busy <= o_wait_cmd_busy.DB_MAX_OUTPUT_PORT_TYPE
o_last_cmd_was_55 <= last_command_sent_was_CMD55.DB_MAX_OUTPUT_PORT_TYPE
o_response_type[0] <= response_type_reg[0].DB_MAX_OUTPUT_PORT_TYPE
o_response_type[1] <= response_type_reg[1].DB_MAX_OUTPUT_PORT_TYPE
o_response_type[2] <= response_type_reg[2].DB_MAX_OUTPUT_PORT_TYPE


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|Altera_UP_SD_CRC7_Generator:CRC7_Gen
i_clock => shift_register[0].CLK
i_clock => shift_register[1].CLK
i_clock => shift_register[2].CLK
i_clock => shift_register[3].CLK
i_clock => shift_register[4].CLK
i_clock => shift_register[5].CLK
i_clock => shift_register[6].CLK
i_enable => shift_register[6].ENA
i_enable => shift_register[5].ENA
i_enable => shift_register[4].ENA
i_enable => shift_register[3].ENA
i_enable => shift_register[2].ENA
i_enable => shift_register[1].ENA
i_enable => shift_register[0].ENA
i_reset_n => shift_register[0].ACLR
i_reset_n => shift_register[1].ACLR
i_reset_n => shift_register[2].ACLR
i_reset_n => shift_register[3].ACLR
i_reset_n => shift_register[4].ACLR
i_reset_n => shift_register[5].ACLR
i_reset_n => shift_register[6].ACLR
i_shift => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_datain => shift_register.IN1
i_datain => shift_register.IN1
o_dataout <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[0] <= shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[1] <= shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[2] <= shift_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[3] <= shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[4] <= shift_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[5] <= shift_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[6] <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver
i_clock => Altera_UP_SD_CRC7_Generator:crc_checker.i_clock
i_clock => shift_crc_bits.CLK
i_clock => keep_reading_bits.CLK
i_clock => timeout_counter[0].CLK
i_clock => timeout_counter[1].CLK
i_clock => timeout_counter[2].CLK
i_clock => timeout_counter[3].CLK
i_clock => timeout_counter[4].CLK
i_clock => timeout_counter[5].CLK
i_clock => timeout_counter[6].CLK
i_clock => timeout_counter[7].CLK
i_clock => counter[0].CLK
i_clock => counter[1].CLK
i_clock => counter[2].CLK
i_clock => counter[3].CLK
i_clock => counter[4].CLK
i_clock => counter[5].CLK
i_clock => counter[6].CLK
i_clock => counter[7].CLK
i_clock => registered_data_input[0].CLK
i_clock => registered_data_input[1].CLK
i_clock => registered_data_input[2].CLK
i_clock => registered_data_input[3].CLK
i_clock => registered_data_input[4].CLK
i_clock => registered_data_input[5].CLK
i_clock => registered_data_input[6].CLK
i_clock => registered_data_input[7].CLK
i_clock => registered_data_input[8].CLK
i_clock => registered_data_input[9].CLK
i_clock => registered_data_input[10].CLK
i_clock => registered_data_input[11].CLK
i_clock => registered_data_input[12].CLK
i_clock => registered_data_input[13].CLK
i_clock => registered_data_input[14].CLK
i_clock => registered_data_input[15].CLK
i_clock => registered_data_input[16].CLK
i_clock => registered_data_input[17].CLK
i_clock => registered_data_input[18].CLK
i_clock => registered_data_input[19].CLK
i_clock => registered_data_input[20].CLK
i_clock => registered_data_input[21].CLK
i_clock => registered_data_input[22].CLK
i_clock => registered_data_input[23].CLK
i_clock => registered_data_input[24].CLK
i_clock => registered_data_input[25].CLK
i_clock => registered_data_input[26].CLK
i_clock => registered_data_input[27].CLK
i_clock => registered_data_input[28].CLK
i_clock => registered_data_input[29].CLK
i_clock => registered_data_input[30].CLK
i_clock => registered_data_input[31].CLK
i_clock => registered_data_input[32].CLK
i_clock => registered_data_input[33].CLK
i_clock => registered_data_input[34].CLK
i_clock => registered_data_input[35].CLK
i_clock => registered_data_input[36].CLK
i_clock => registered_data_input[37].CLK
i_clock => registered_data_input[38].CLK
i_clock => registered_data_input[39].CLK
i_clock => registered_data_input[40].CLK
i_clock => registered_data_input[41].CLK
i_clock => registered_data_input[42].CLK
i_clock => registered_data_input[43].CLK
i_clock => registered_data_input[44].CLK
i_clock => registered_data_input[45].CLK
i_clock => registered_data_input[46].CLK
i_clock => registered_data_input[47].CLK
i_clock => registered_data_input[48].CLK
i_clock => registered_data_input[49].CLK
i_clock => registered_data_input[50].CLK
i_clock => registered_data_input[51].CLK
i_clock => registered_data_input[52].CLK
i_clock => registered_data_input[53].CLK
i_clock => registered_data_input[54].CLK
i_clock => registered_data_input[55].CLK
i_clock => registered_data_input[56].CLK
i_clock => registered_data_input[57].CLK
i_clock => registered_data_input[58].CLK
i_clock => registered_data_input[59].CLK
i_clock => registered_data_input[60].CLK
i_clock => registered_data_input[61].CLK
i_clock => registered_data_input[62].CLK
i_clock => registered_data_input[63].CLK
i_clock => registered_data_input[64].CLK
i_clock => registered_data_input[65].CLK
i_clock => registered_data_input[66].CLK
i_clock => registered_data_input[67].CLK
i_clock => registered_data_input[68].CLK
i_clock => registered_data_input[69].CLK
i_clock => registered_data_input[70].CLK
i_clock => registered_data_input[71].CLK
i_clock => registered_data_input[72].CLK
i_clock => registered_data_input[73].CLK
i_clock => registered_data_input[74].CLK
i_clock => registered_data_input[75].CLK
i_clock => registered_data_input[76].CLK
i_clock => registered_data_input[77].CLK
i_clock => registered_data_input[78].CLK
i_clock => registered_data_input[79].CLK
i_clock => registered_data_input[80].CLK
i_clock => registered_data_input[81].CLK
i_clock => registered_data_input[82].CLK
i_clock => registered_data_input[83].CLK
i_clock => registered_data_input[84].CLK
i_clock => registered_data_input[85].CLK
i_clock => registered_data_input[86].CLK
i_clock => registered_data_input[87].CLK
i_clock => registered_data_input[88].CLK
i_clock => registered_data_input[89].CLK
i_clock => registered_data_input[90].CLK
i_clock => registered_data_input[91].CLK
i_clock => registered_data_input[92].CLK
i_clock => registered_data_input[93].CLK
i_clock => registered_data_input[94].CLK
i_clock => registered_data_input[95].CLK
i_clock => registered_data_input[96].CLK
i_clock => registered_data_input[97].CLK
i_clock => registered_data_input[98].CLK
i_clock => registered_data_input[99].CLK
i_clock => registered_data_input[100].CLK
i_clock => registered_data_input[101].CLK
i_clock => registered_data_input[102].CLK
i_clock => registered_data_input[103].CLK
i_clock => registered_data_input[104].CLK
i_clock => registered_data_input[105].CLK
i_clock => registered_data_input[106].CLK
i_clock => registered_data_input[107].CLK
i_clock => registered_data_input[108].CLK
i_clock => registered_data_input[109].CLK
i_clock => registered_data_input[110].CLK
i_clock => registered_data_input[111].CLK
i_clock => registered_data_input[112].CLK
i_clock => registered_data_input[113].CLK
i_clock => registered_data_input[114].CLK
i_clock => registered_data_input[115].CLK
i_clock => registered_data_input[116].CLK
i_clock => registered_data_input[117].CLK
i_clock => registered_data_input[118].CLK
i_clock => registered_data_input[119].CLK
i_clock => registered_data_input[120].CLK
i_clock => registered_data_input[121].CLK
i_clock => registered_data_input[122].CLK
i_clock => registered_data_input[123].CLK
i_clock => registered_data_input[124].CLK
i_clock => registered_data_input[125].CLK
i_clock => registered_data_input[126].CLK
i_clock => registered_data_input[127].CLK
i_clock => current_state~1.DATAIN
i_reset_n => Altera_UP_SD_CRC7_Generator:crc_checker.i_reset_n
i_reset_n => registered_data_input[0].ACLR
i_reset_n => registered_data_input[1].ACLR
i_reset_n => registered_data_input[2].ACLR
i_reset_n => registered_data_input[3].ACLR
i_reset_n => registered_data_input[4].ACLR
i_reset_n => registered_data_input[5].ACLR
i_reset_n => registered_data_input[6].ACLR
i_reset_n => registered_data_input[7].ACLR
i_reset_n => registered_data_input[8].ACLR
i_reset_n => registered_data_input[9].ACLR
i_reset_n => registered_data_input[10].ACLR
i_reset_n => registered_data_input[11].ACLR
i_reset_n => registered_data_input[12].ACLR
i_reset_n => registered_data_input[13].ACLR
i_reset_n => registered_data_input[14].ACLR
i_reset_n => registered_data_input[15].ACLR
i_reset_n => registered_data_input[16].ACLR
i_reset_n => registered_data_input[17].ACLR
i_reset_n => registered_data_input[18].ACLR
i_reset_n => registered_data_input[19].ACLR
i_reset_n => registered_data_input[20].ACLR
i_reset_n => registered_data_input[21].ACLR
i_reset_n => registered_data_input[22].ACLR
i_reset_n => registered_data_input[23].ACLR
i_reset_n => registered_data_input[24].ACLR
i_reset_n => registered_data_input[25].ACLR
i_reset_n => registered_data_input[26].ACLR
i_reset_n => registered_data_input[27].ACLR
i_reset_n => registered_data_input[28].ACLR
i_reset_n => registered_data_input[29].ACLR
i_reset_n => registered_data_input[30].ACLR
i_reset_n => registered_data_input[31].ACLR
i_reset_n => registered_data_input[32].ACLR
i_reset_n => registered_data_input[33].ACLR
i_reset_n => registered_data_input[34].ACLR
i_reset_n => registered_data_input[35].ACLR
i_reset_n => registered_data_input[36].ACLR
i_reset_n => registered_data_input[37].ACLR
i_reset_n => registered_data_input[38].ACLR
i_reset_n => registered_data_input[39].ACLR
i_reset_n => registered_data_input[40].ACLR
i_reset_n => registered_data_input[41].ACLR
i_reset_n => registered_data_input[42].ACLR
i_reset_n => registered_data_input[43].ACLR
i_reset_n => registered_data_input[44].ACLR
i_reset_n => registered_data_input[45].ACLR
i_reset_n => registered_data_input[46].ACLR
i_reset_n => registered_data_input[47].ACLR
i_reset_n => registered_data_input[48].ACLR
i_reset_n => registered_data_input[49].ACLR
i_reset_n => registered_data_input[50].ACLR
i_reset_n => registered_data_input[51].ACLR
i_reset_n => registered_data_input[52].ACLR
i_reset_n => registered_data_input[53].ACLR
i_reset_n => registered_data_input[54].ACLR
i_reset_n => registered_data_input[55].ACLR
i_reset_n => registered_data_input[56].ACLR
i_reset_n => registered_data_input[57].ACLR
i_reset_n => registered_data_input[58].ACLR
i_reset_n => registered_data_input[59].ACLR
i_reset_n => registered_data_input[60].ACLR
i_reset_n => registered_data_input[61].ACLR
i_reset_n => registered_data_input[62].ACLR
i_reset_n => registered_data_input[63].ACLR
i_reset_n => registered_data_input[64].ACLR
i_reset_n => registered_data_input[65].ACLR
i_reset_n => registered_data_input[66].ACLR
i_reset_n => registered_data_input[67].ACLR
i_reset_n => registered_data_input[68].ACLR
i_reset_n => registered_data_input[69].ACLR
i_reset_n => registered_data_input[70].ACLR
i_reset_n => registered_data_input[71].ACLR
i_reset_n => registered_data_input[72].ACLR
i_reset_n => registered_data_input[73].ACLR
i_reset_n => registered_data_input[74].ACLR
i_reset_n => registered_data_input[75].ACLR
i_reset_n => registered_data_input[76].ACLR
i_reset_n => registered_data_input[77].ACLR
i_reset_n => registered_data_input[78].ACLR
i_reset_n => registered_data_input[79].ACLR
i_reset_n => registered_data_input[80].ACLR
i_reset_n => registered_data_input[81].ACLR
i_reset_n => registered_data_input[82].ACLR
i_reset_n => registered_data_input[83].ACLR
i_reset_n => registered_data_input[84].ACLR
i_reset_n => registered_data_input[85].ACLR
i_reset_n => registered_data_input[86].ACLR
i_reset_n => registered_data_input[87].ACLR
i_reset_n => registered_data_input[88].ACLR
i_reset_n => registered_data_input[89].ACLR
i_reset_n => registered_data_input[90].ACLR
i_reset_n => registered_data_input[91].ACLR
i_reset_n => registered_data_input[92].ACLR
i_reset_n => registered_data_input[93].ACLR
i_reset_n => registered_data_input[94].ACLR
i_reset_n => registered_data_input[95].ACLR
i_reset_n => registered_data_input[96].ACLR
i_reset_n => registered_data_input[97].ACLR
i_reset_n => registered_data_input[98].ACLR
i_reset_n => registered_data_input[99].ACLR
i_reset_n => registered_data_input[100].ACLR
i_reset_n => registered_data_input[101].ACLR
i_reset_n => registered_data_input[102].ACLR
i_reset_n => registered_data_input[103].ACLR
i_reset_n => registered_data_input[104].ACLR
i_reset_n => registered_data_input[105].ACLR
i_reset_n => registered_data_input[106].ACLR
i_reset_n => registered_data_input[107].ACLR
i_reset_n => registered_data_input[108].ACLR
i_reset_n => registered_data_input[109].ACLR
i_reset_n => registered_data_input[110].ACLR
i_reset_n => registered_data_input[111].ACLR
i_reset_n => registered_data_input[112].ACLR
i_reset_n => registered_data_input[113].ACLR
i_reset_n => registered_data_input[114].ACLR
i_reset_n => registered_data_input[115].ACLR
i_reset_n => registered_data_input[116].ACLR
i_reset_n => registered_data_input[117].ACLR
i_reset_n => registered_data_input[118].ACLR
i_reset_n => registered_data_input[119].ACLR
i_reset_n => registered_data_input[120].ACLR
i_reset_n => registered_data_input[121].ACLR
i_reset_n => registered_data_input[122].ACLR
i_reset_n => registered_data_input[123].ACLR
i_reset_n => registered_data_input[124].ACLR
i_reset_n => registered_data_input[125].ACLR
i_reset_n => registered_data_input[126].ACLR
i_reset_n => registered_data_input[127].ACLR
i_reset_n => counter[0].ACLR
i_reset_n => counter[1].ACLR
i_reset_n => counter[2].ACLR
i_reset_n => counter[3].ACLR
i_reset_n => counter[4].ACLR
i_reset_n => counter[5].ACLR
i_reset_n => counter[6].ACLR
i_reset_n => counter[7].ACLR
i_reset_n => timeout_counter[0].ACLR
i_reset_n => timeout_counter[1].ACLR
i_reset_n => timeout_counter[2].ACLR
i_reset_n => timeout_counter[3].ACLR
i_reset_n => timeout_counter[4].ACLR
i_reset_n => timeout_counter[5].ACLR
i_reset_n => timeout_counter[6].ACLR
i_reset_n => timeout_counter[7].ACLR
i_reset_n => keep_reading_bits.ACLR
i_reset_n => shift_crc_bits.PRESET
i_reset_n => current_state~3.DATAIN
i_begin => Selector1.IN3
i_begin => Selector5.IN5
i_begin => Selector0.IN1
i_scan_pulse => state_transitions.IN0
i_scan_pulse => state_transitions.IN0
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => timeout_counter.OUTPUTSELECT
i_scan_pulse => enable_crc_unit.IN0
i_scan_pulse => shift_crc_bits.OUTPUTSELECT
i_scan_pulse => registered_data_input[127].ENA
i_scan_pulse => registered_data_input[126].ENA
i_scan_pulse => registered_data_input[125].ENA
i_scan_pulse => registered_data_input[124].ENA
i_scan_pulse => registered_data_input[123].ENA
i_scan_pulse => registered_data_input[122].ENA
i_scan_pulse => registered_data_input[121].ENA
i_scan_pulse => registered_data_input[120].ENA
i_scan_pulse => registered_data_input[119].ENA
i_scan_pulse => registered_data_input[118].ENA
i_scan_pulse => registered_data_input[117].ENA
i_scan_pulse => registered_data_input[116].ENA
i_scan_pulse => registered_data_input[115].ENA
i_scan_pulse => registered_data_input[114].ENA
i_scan_pulse => registered_data_input[113].ENA
i_scan_pulse => registered_data_input[112].ENA
i_scan_pulse => registered_data_input[111].ENA
i_scan_pulse => registered_data_input[110].ENA
i_scan_pulse => registered_data_input[109].ENA
i_scan_pulse => registered_data_input[108].ENA
i_scan_pulse => registered_data_input[107].ENA
i_scan_pulse => registered_data_input[106].ENA
i_scan_pulse => registered_data_input[105].ENA
i_scan_pulse => registered_data_input[104].ENA
i_scan_pulse => registered_data_input[103].ENA
i_scan_pulse => registered_data_input[102].ENA
i_scan_pulse => registered_data_input[101].ENA
i_scan_pulse => registered_data_input[100].ENA
i_scan_pulse => registered_data_input[99].ENA
i_scan_pulse => registered_data_input[98].ENA
i_scan_pulse => registered_data_input[97].ENA
i_scan_pulse => registered_data_input[96].ENA
i_scan_pulse => registered_data_input[95].ENA
i_scan_pulse => registered_data_input[94].ENA
i_scan_pulse => registered_data_input[93].ENA
i_scan_pulse => registered_data_input[92].ENA
i_scan_pulse => registered_data_input[91].ENA
i_scan_pulse => registered_data_input[90].ENA
i_scan_pulse => registered_data_input[89].ENA
i_scan_pulse => registered_data_input[88].ENA
i_scan_pulse => registered_data_input[87].ENA
i_scan_pulse => registered_data_input[86].ENA
i_scan_pulse => registered_data_input[85].ENA
i_scan_pulse => registered_data_input[84].ENA
i_scan_pulse => registered_data_input[83].ENA
i_scan_pulse => registered_data_input[82].ENA
i_scan_pulse => registered_data_input[81].ENA
i_scan_pulse => registered_data_input[80].ENA
i_scan_pulse => registered_data_input[79].ENA
i_scan_pulse => registered_data_input[78].ENA
i_scan_pulse => registered_data_input[77].ENA
i_scan_pulse => registered_data_input[76].ENA
i_scan_pulse => registered_data_input[75].ENA
i_scan_pulse => registered_data_input[74].ENA
i_scan_pulse => registered_data_input[73].ENA
i_scan_pulse => registered_data_input[72].ENA
i_scan_pulse => registered_data_input[71].ENA
i_scan_pulse => registered_data_input[70].ENA
i_scan_pulse => registered_data_input[69].ENA
i_scan_pulse => registered_data_input[68].ENA
i_scan_pulse => registered_data_input[67].ENA
i_scan_pulse => registered_data_input[66].ENA
i_scan_pulse => registered_data_input[65].ENA
i_scan_pulse => registered_data_input[64].ENA
i_scan_pulse => registered_data_input[63].ENA
i_scan_pulse => registered_data_input[62].ENA
i_scan_pulse => registered_data_input[61].ENA
i_scan_pulse => registered_data_input[60].ENA
i_scan_pulse => registered_data_input[59].ENA
i_scan_pulse => registered_data_input[58].ENA
i_scan_pulse => registered_data_input[57].ENA
i_scan_pulse => registered_data_input[56].ENA
i_scan_pulse => registered_data_input[55].ENA
i_scan_pulse => registered_data_input[54].ENA
i_scan_pulse => registered_data_input[53].ENA
i_scan_pulse => registered_data_input[52].ENA
i_scan_pulse => registered_data_input[51].ENA
i_scan_pulse => registered_data_input[50].ENA
i_scan_pulse => registered_data_input[49].ENA
i_scan_pulse => registered_data_input[48].ENA
i_scan_pulse => registered_data_input[47].ENA
i_scan_pulse => registered_data_input[46].ENA
i_scan_pulse => registered_data_input[45].ENA
i_scan_pulse => registered_data_input[44].ENA
i_scan_pulse => registered_data_input[43].ENA
i_scan_pulse => registered_data_input[42].ENA
i_scan_pulse => registered_data_input[41].ENA
i_scan_pulse => registered_data_input[40].ENA
i_scan_pulse => registered_data_input[39].ENA
i_scan_pulse => registered_data_input[38].ENA
i_scan_pulse => registered_data_input[37].ENA
i_scan_pulse => registered_data_input[36].ENA
i_scan_pulse => registered_data_input[35].ENA
i_scan_pulse => registered_data_input[34].ENA
i_scan_pulse => registered_data_input[33].ENA
i_scan_pulse => registered_data_input[32].ENA
i_scan_pulse => registered_data_input[31].ENA
i_scan_pulse => registered_data_input[30].ENA
i_scan_pulse => registered_data_input[29].ENA
i_scan_pulse => registered_data_input[28].ENA
i_scan_pulse => registered_data_input[27].ENA
i_scan_pulse => registered_data_input[26].ENA
i_scan_pulse => registered_data_input[25].ENA
i_scan_pulse => registered_data_input[24].ENA
i_scan_pulse => registered_data_input[23].ENA
i_scan_pulse => registered_data_input[22].ENA
i_scan_pulse => registered_data_input[21].ENA
i_scan_pulse => registered_data_input[20].ENA
i_scan_pulse => registered_data_input[19].ENA
i_scan_pulse => registered_data_input[18].ENA
i_scan_pulse => registered_data_input[17].ENA
i_scan_pulse => registered_data_input[16].ENA
i_scan_pulse => registered_data_input[15].ENA
i_scan_pulse => registered_data_input[14].ENA
i_scan_pulse => registered_data_input[13].ENA
i_scan_pulse => registered_data_input[12].ENA
i_scan_pulse => registered_data_input[11].ENA
i_scan_pulse => registered_data_input[10].ENA
i_scan_pulse => registered_data_input[9].ENA
i_scan_pulse => registered_data_input[8].ENA
i_scan_pulse => registered_data_input[7].ENA
i_scan_pulse => registered_data_input[6].ENA
i_scan_pulse => registered_data_input[5].ENA
i_scan_pulse => registered_data_input[4].ENA
i_scan_pulse => registered_data_input[3].ENA
i_scan_pulse => registered_data_input[2].ENA
i_scan_pulse => registered_data_input[1].ENA
i_scan_pulse => registered_data_input[0].ENA
i_scan_pulse => keep_reading_bits.ENA
i_datain => state_transitions.IN1
i_datain => registered_data_input.DATAB
i_datain => state_transitions.IN1
i_datain => start_reading_bits.IN0
i_wait_cmd_busy => next_state.DATAB
i_wait_cmd_busy => next_state.DATAB
i_response_type[0] => Equal7.IN5
i_response_type[0] => Equal8.IN5
i_response_type[0] => Equal9.IN5
i_response_type[0] => Equal10.IN5
i_response_type[1] => Equal7.IN4
i_response_type[1] => Equal8.IN4
i_response_type[1] => Equal9.IN4
i_response_type[1] => Equal10.IN4
i_response_type[2] => Equal7.IN3
i_response_type[2] => Equal8.IN3
i_response_type[2] => Equal9.IN3
i_response_type[2] => Equal10.IN3
o_data[0] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[32] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[33] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[34] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[35] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[36] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[37] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[38] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[39] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[40] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[41] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[42] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[43] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[44] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[45] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[46] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[47] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[48] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[49] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[50] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[51] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[52] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[53] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[54] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[55] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[56] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[57] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[58] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[59] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[60] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[61] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[62] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[63] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[64] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[65] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[66] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[67] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[68] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[69] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[70] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[71] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[72] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[73] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[74] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[75] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[76] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[77] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[78] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[79] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[80] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[81] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[82] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[83] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[84] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[85] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[86] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[87] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[88] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[89] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[90] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[91] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[92] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[93] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[94] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[95] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[96] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[97] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[98] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[99] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[100] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[101] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[102] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[103] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[104] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[105] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[106] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[107] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[108] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[109] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[110] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[111] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[112] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[113] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[114] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[115] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[116] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[117] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[118] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[119] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[120] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[121] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[122] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[123] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[124] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[125] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[126] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[127] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_CRC_passed <= o_CRC_passed.DB_MAX_OUTPUT_PORT_TYPE
o_timeout <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
o_done <= o_done.DB_MAX_OUTPUT_PORT_TYPE


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Response_Receiver:response_receiver|Altera_UP_SD_CRC7_Generator:crc_checker
i_clock => shift_register[0].CLK
i_clock => shift_register[1].CLK
i_clock => shift_register[2].CLK
i_clock => shift_register[3].CLK
i_clock => shift_register[4].CLK
i_clock => shift_register[5].CLK
i_clock => shift_register[6].CLK
i_enable => shift_register[6].ENA
i_enable => shift_register[5].ENA
i_enable => shift_register[4].ENA
i_enable => shift_register[3].ENA
i_enable => shift_register[2].ENA
i_enable => shift_register[1].ENA
i_enable => shift_register[0].ENA
i_reset_n => shift_register[0].ACLR
i_reset_n => shift_register[1].ACLR
i_reset_n => shift_register[2].ACLR
i_reset_n => shift_register[3].ACLR
i_reset_n => shift_register[4].ACLR
i_reset_n => shift_register[5].ACLR
i_reset_n => shift_register[6].ACLR
i_shift => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_datain => shift_register.IN1
i_datain => shift_register.IN1
o_dataout <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[0] <= shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[1] <= shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[2] <= shift_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[3] <= shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[4] <= shift_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[5] <= shift_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[6] <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM
i_clock => delay_counter[0].CLK
i_clock => delay_counter[1].CLK
i_clock => delay_counter[2].CLK
i_clock => delay_counter[3].CLK
i_clock => delay_counter[4].CLK
i_clock => delay_counter[5].CLK
i_clock => delay_counter[6].CLK
i_clock => waiting_for_vdd_setup.CLK
i_clock => periodic_status_check[0].CLK
i_clock => periodic_status_check[1].CLK
i_clock => periodic_status_check[2].CLK
i_clock => periodic_status_check[3].CLK
i_clock => periodic_status_check[4].CLK
i_clock => periodic_status_check[5].CLK
i_clock => periodic_status_check[6].CLK
i_clock => periodic_status_check[7].CLK
i_clock => periodic_status_check[8].CLK
i_clock => periodic_status_check[9].CLK
i_clock => periodic_status_check[10].CLK
i_clock => periodic_status_check[11].CLK
i_clock => periodic_status_check[12].CLK
i_clock => periodic_status_check[13].CLK
i_clock => periodic_status_check[14].CLK
i_clock => periodic_status_check[15].CLK
i_clock => periodic_status_check[16].CLK
i_clock => periodic_status_check[17].CLK
i_clock => periodic_status_check[18].CLK
i_clock => periodic_status_check[19].CLK
i_clock => periodic_status_check[20].CLK
i_clock => periodic_status_check[21].CLK
i_clock => periodic_status_check[22].CLK
i_clock => periodic_status_check[23].CLK
i_clock => id_sequence_step_index[0].CLK
i_clock => id_sequence_step_index[1].CLK
i_clock => id_sequence_step_index[2].CLK
i_clock => id_sequence_step_index[3].CLK
i_clock => SD_clock_mode.CLK
i_clock => current_state~1.DATAIN
i_reset_n => waiting_for_vdd_setup.ACLR
i_reset_n => periodic_status_check[0].ACLR
i_reset_n => periodic_status_check[1].ACLR
i_reset_n => periodic_status_check[2].ACLR
i_reset_n => periodic_status_check[3].ACLR
i_reset_n => periodic_status_check[4].ACLR
i_reset_n => periodic_status_check[5].ACLR
i_reset_n => periodic_status_check[6].ACLR
i_reset_n => periodic_status_check[7].ACLR
i_reset_n => periodic_status_check[8].ACLR
i_reset_n => periodic_status_check[9].ACLR
i_reset_n => periodic_status_check[10].ACLR
i_reset_n => periodic_status_check[11].ACLR
i_reset_n => periodic_status_check[12].ACLR
i_reset_n => periodic_status_check[13].ACLR
i_reset_n => periodic_status_check[14].ACLR
i_reset_n => periodic_status_check[15].ACLR
i_reset_n => periodic_status_check[16].ACLR
i_reset_n => periodic_status_check[17].ACLR
i_reset_n => periodic_status_check[18].ACLR
i_reset_n => periodic_status_check[19].ACLR
i_reset_n => periodic_status_check[20].ACLR
i_reset_n => periodic_status_check[21].ACLR
i_reset_n => periodic_status_check[22].ACLR
i_reset_n => periodic_status_check[23].ACLR
i_reset_n => id_sequence_step_index[0].ACLR
i_reset_n => id_sequence_step_index[1].ACLR
i_reset_n => id_sequence_step_index[2].ACLR
i_reset_n => id_sequence_step_index[3].ACLR
i_reset_n => SD_clock_mode.ACLR
i_reset_n => delay_counter[0].ACLR
i_reset_n => delay_counter[1].ACLR
i_reset_n => delay_counter[2].ACLR
i_reset_n => delay_counter[3].ACLR
i_reset_n => delay_counter[4].ACLR
i_reset_n => delay_counter[5].ACLR
i_reset_n => delay_counter[6].ACLR
i_reset_n => current_state~3.DATAIN
i_user_command_ready => next_state.OUTPUTSELECT
i_user_command_ready => next_state.OUTPUTSELECT
i_user_command_ready => next_state.OUTPUTSELECT
i_user_command_ready => next_state.OUTPUTSELECT
i_user_command_ready => Selector6.IN3
i_user_command_ready => Selector10.IN4
i_response_received => next_state.OUTPUTSELECT
i_response_received => next_state.OUTPUTSELECT
i_response_received => next_state.OUTPUTSELECT
i_response_received => next_state.OUTPUTSELECT
i_response_received => next_state.OUTPUTSELECT
i_response_received => Selector3.IN1
i_response_received => Selector8.IN1
i_response_timed_out => next_state.OUTPUTSELECT
i_response_timed_out => next_state.OUTPUTSELECT
i_response_timed_out => next_state.OUTPUTSELECT
i_response_timed_out => next_state.DATAB
i_response_timed_out => next_state.DATAB
i_response_crc_passed => next_state.DATAA
i_response_crc_passed => next_state.DATAA
i_command_sent => Selector3.IN3
i_command_sent => Selector8.IN3
i_command_sent => Selector2.IN2
i_command_sent => Selector7.IN1
i_powerup_busy_n => local_ffs.IN1
i_clocking_pulse_enable => Selector10.IN5
i_clocking_pulse_enable => initial_delay_counter.IN1
i_clocking_pulse_enable => Selector9.IN2
i_current_clock_mode => Selector5.IN4
i_current_clock_mode => Selector4.IN2
i_user_message_valid => Selector7.IN3
i_user_message_valid => Selector10.IN1
i_last_cmd_was_55 => next_state.DATAA
i_last_cmd_was_55 => id_sequence_step_index.OUTPUTSELECT
i_last_cmd_was_55 => id_sequence_step_index.OUTPUTSELECT
i_last_cmd_was_55 => id_sequence_step_index.OUTPUTSELECT
i_last_cmd_was_55 => id_sequence_step_index.OUTPUTSELECT
i_last_cmd_was_55 => next_state.DATAA
i_allow_partial_rw => id_sequence_step_index.DATAB
i_allow_partial_rw => id_sequence_step_index.DATAB
i_allow_partial_rw => id_sequence_step_index.DATAB
i_allow_partial_rw => id_sequence_step_index.DATAB
o_generate_command <= o_generate_command.DB_MAX_OUTPUT_PORT_TYPE
o_predefined_command_ID[0] <= id_sequence_step_index[0].DB_MAX_OUTPUT_PORT_TYPE
o_predefined_command_ID[1] <= id_sequence_step_index[1].DB_MAX_OUTPUT_PORT_TYPE
o_predefined_command_ID[2] <= id_sequence_step_index[2].DB_MAX_OUTPUT_PORT_TYPE
o_predefined_command_ID[3] <= id_sequence_step_index[3].DB_MAX_OUTPUT_PORT_TYPE
o_receive_response <= o_receive_response.DB_MAX_OUTPUT_PORT_TYPE
o_drive_CMD_line <= o_drive_CMD_line.DB_MAX_OUTPUT_PORT_TYPE
o_SD_clock_mode <= SD_clock_mode.DB_MAX_OUTPUT_PORT_TYPE
o_resetting <= o_resetting.DB_MAX_OUTPUT_PORT_TYPE
o_card_connected <= o_card_connected.DB_MAX_OUTPUT_PORT_TYPE
o_command_completed <= o_command_completed.DB_MAX_OUTPUT_PORT_TYPE
o_clear_response_register <= o_clear_response_register.DB_MAX_OUTPUT_PORT_TYPE
o_enable_clock_generator <= o_enable_clock_generator.DB_MAX_OUTPUT_PORT_TYPE


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator
i_clock => local_mode.CLK
i_clock => counter[0].CLK
i_clock => counter[1].CLK
i_clock => counter[2].CLK
i_clock => counter[3].CLK
i_clock => counter[4].CLK
i_clock => counter[5].CLK
i_clock => counter[6].CLK
i_reset_n => local_mode.ACLR
i_reset_n => counter[0].ACLR
i_reset_n => counter[1].ACLR
i_reset_n => counter[2].ACLR
i_reset_n => counter[3].ACLR
i_reset_n => counter[4].ACLR
i_reset_n => counter[5].ACLR
i_reset_n => counter[6].ACLR
i_enable => counter[6].ENA
i_enable => counter[5].ENA
i_enable => counter[4].ENA
i_enable => counter[3].ENA
i_enable => counter[2].ENA
i_enable => counter[1].ENA
i_enable => counter[0].ENA
i_mode => local_mode.DATAIN
o_SD_clock <= o_SD_clock.DB_MAX_OUTPUT_PORT_TYPE
o_clock_mode <= local_mode.DB_MAX_OUTPUT_PORT_TYPE
o_trigger_receive <= o_trigger_receive.DB_MAX_OUTPUT_PORT_TYPE
o_trigger_send <= o_trigger_send.DB_MAX_OUTPUT_PORT_TYPE


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger
i_clock => local_reg.CLK
i_reset_n => local_reg.ACLR
i_signal => o_trigger.IN1
i_signal => local_reg.DATAIN
o_trigger <= o_trigger.DB_MAX_OUTPUT_PORT_TYPE


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line
i_clock => Altera_UP_SD_CRC16_Generator:crc16_checker.i_clock
i_clock => timeout_register[0].CLK
i_clock => timeout_register[1].CLK
i_clock => timeout_register[2].CLK
i_clock => timeout_register[3].CLK
i_clock => timeout_register[4].CLK
i_clock => timeout_register[5].CLK
i_clock => timeout_register[6].CLK
i_clock => timeout_register[7].CLK
i_clock => timeout_register[8].CLK
i_clock => timeout_register[9].CLK
i_clock => timeout_register[10].CLK
i_clock => timeout_register[11].CLK
i_clock => timeout_register[12].CLK
i_clock => timeout_register[13].CLK
i_clock => timeout_register[14].CLK
i_clock => timeout_register[15].CLK
i_clock => data_in_reg.CLK
i_clock => shift_register[0].CLK
i_clock => shift_register[1].CLK
i_clock => shift_register[2].CLK
i_clock => shift_register[3].CLK
i_clock => shift_register[4].CLK
i_clock => shift_register[5].CLK
i_clock => shift_register[6].CLK
i_clock => shift_register[7].CLK
i_clock => shift_register[8].CLK
i_clock => shift_register[9].CLK
i_clock => shift_register[10].CLK
i_clock => shift_register[11].CLK
i_clock => shift_register[12].CLK
i_clock => shift_register[13].CLK
i_clock => shift_register[14].CLK
i_clock => shift_register[15].CLK
i_clock => shift_register[16].CLK
i_clock => crc_counter[0].CLK
i_clock => crc_counter[1].CLK
i_clock => crc_counter[2].CLK
i_clock => crc_counter[3].CLK
i_clock => dataout_1bit.CLK
i_clock => byte_counter[0].CLK
i_clock => byte_counter[1].CLK
i_clock => byte_counter[2].CLK
i_clock => byte_counter[3].CLK
i_clock => byte_counter[4].CLK
i_clock => byte_counter[5].CLK
i_clock => byte_counter[6].CLK
i_clock => byte_counter[7].CLK
i_clock => byte_counter[8].CLK
i_clock => bit_counter[0].CLK
i_clock => bit_counter[1].CLK
i_clock => bit_counter[2].CLK
i_clock => Altera_UP_SD_Card_Memory_Block:packet_memory.clock_a
i_clock => Altera_UP_SD_Card_Memory_Block:packet_memory.clock_b
i_clock => current_state~1.DATAIN
i_reset_n => Altera_UP_SD_CRC16_Generator:crc16_checker.i_reset_n
i_reset_n => shift_register[0].ACLR
i_reset_n => shift_register[1].ACLR
i_reset_n => shift_register[2].ACLR
i_reset_n => shift_register[3].ACLR
i_reset_n => shift_register[4].ACLR
i_reset_n => shift_register[5].ACLR
i_reset_n => shift_register[6].ACLR
i_reset_n => shift_register[7].ACLR
i_reset_n => shift_register[8].ACLR
i_reset_n => shift_register[9].ACLR
i_reset_n => shift_register[10].ACLR
i_reset_n => shift_register[11].ACLR
i_reset_n => shift_register[12].ACLR
i_reset_n => shift_register[13].ACLR
i_reset_n => shift_register[14].ACLR
i_reset_n => shift_register[15].ACLR
i_reset_n => shift_register[16].ACLR
i_reset_n => crc_counter[0].ACLR
i_reset_n => crc_counter[1].ACLR
i_reset_n => crc_counter[2].ACLR
i_reset_n => crc_counter[3].ACLR
i_reset_n => dataout_1bit.PRESET
i_reset_n => byte_counter[0].ACLR
i_reset_n => byte_counter[1].ACLR
i_reset_n => byte_counter[2].ACLR
i_reset_n => byte_counter[3].ACLR
i_reset_n => byte_counter[4].ACLR
i_reset_n => byte_counter[5].ACLR
i_reset_n => byte_counter[6].ACLR
i_reset_n => byte_counter[7].ACLR
i_reset_n => byte_counter[8].ACLR
i_reset_n => bit_counter[0].PRESET
i_reset_n => bit_counter[1].PRESET
i_reset_n => bit_counter[2].PRESET
i_reset_n => timeout_register[0].ACLR
i_reset_n => timeout_register[1].ACLR
i_reset_n => timeout_register[2].ACLR
i_reset_n => timeout_register[3].ACLR
i_reset_n => timeout_register[4].ACLR
i_reset_n => timeout_register[5].ACLR
i_reset_n => timeout_register[6].ACLR
i_reset_n => timeout_register[7].ACLR
i_reset_n => timeout_register[8].ACLR
i_reset_n => timeout_register[9].ACLR
i_reset_n => timeout_register[10].ACLR
i_reset_n => timeout_register[11].ACLR
i_reset_n => timeout_register[12].ACLR
i_reset_n => timeout_register[13].ACLR
i_reset_n => timeout_register[14].ACLR
i_reset_n => timeout_register[15].ACLR
i_reset_n => current_state~3.DATAIN
i_reset_n => data_in_reg.ENA
i_begin => state_transitions.IN0
i_begin => Selector11.IN5
i_begin => Selector0.IN3
i_sd_clock_pulse_trigger => state_transitions.IN1
i_sd_clock_pulse_trigger => state_transitions.IN1
i_sd_clock_pulse_trigger => state_transitions.IN1
i_sd_clock_pulse_trigger => state_transitions.IN1
i_sd_clock_pulse_trigger => next_state.OUTPUTSELECT
i_sd_clock_pulse_trigger => next_state.OUTPUTSELECT
i_sd_clock_pulse_trigger => Selector2.IN3
i_sd_clock_pulse_trigger => Selector5.IN3
i_sd_clock_pulse_trigger => Selector11.IN6
i_sd_clock_pulse_trigger => crc_generator_enable.DATAA
i_sd_clock_pulse_trigger => bit_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => bit_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => bit_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => byte_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => dataout_1bit.OUTPUTSELECT
i_sd_clock_pulse_trigger => data_in_reg.OUTPUTSELECT
i_sd_clock_pulse_trigger => crc_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => crc_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => crc_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => crc_counter.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => shift_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => timeout_register.OUTPUTSELECT
i_sd_clock_pulse_trigger => Selector1.IN2
i_sd_clock_pulse_trigger => Selector4.IN1
i_sd_clock_pulse_trigger => Selector10.IN1
i_transmit => next_state.DATAB
i_transmit => next_state.DATAB
i_1bit_data_in => data_in_reg.DATAB
o_1bit_data_out <= dataout_1bit.DB_MAX_OUTPUT_PORT_TYPE
o_operation_complete <= o_operation_complete.DB_MAX_OUTPUT_PORT_TYPE
o_crc_passed <= o_crc_passed.DB_MAX_OUTPUT_PORT_TYPE
o_timed_out <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
o_dat_direction <= o_dat_direction.DB_MAX_OUTPUT_PORT_TYPE
i_enable_16bit_port => Altera_UP_SD_Card_Memory_Block:packet_memory.enable_a
i_address_16bit_port[0] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[0]
i_address_16bit_port[1] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[1]
i_address_16bit_port[2] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[2]
i_address_16bit_port[3] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[3]
i_address_16bit_port[4] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[4]
i_address_16bit_port[5] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[5]
i_address_16bit_port[6] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[6]
i_address_16bit_port[7] => Altera_UP_SD_Card_Memory_Block:packet_memory.address_a[7]
i_write_16bit => Altera_UP_SD_Card_Memory_Block:packet_memory.wren_a
i_16bit_data_in[0] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[0]
i_16bit_data_in[1] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[1]
i_16bit_data_in[2] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[2]
i_16bit_data_in[3] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[3]
i_16bit_data_in[4] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[4]
i_16bit_data_in[5] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[5]
i_16bit_data_in[6] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[6]
i_16bit_data_in[7] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[7]
i_16bit_data_in[8] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[8]
i_16bit_data_in[9] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[9]
i_16bit_data_in[10] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[10]
i_16bit_data_in[11] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[11]
i_16bit_data_in[12] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[12]
i_16bit_data_in[13] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[13]
i_16bit_data_in[14] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[14]
i_16bit_data_in[15] => Altera_UP_SD_Card_Memory_Block:packet_memory.data_a[15]
o_16bit_data_out[0] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[0]
o_16bit_data_out[1] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[1]
o_16bit_data_out[2] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[2]
o_16bit_data_out[3] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[3]
o_16bit_data_out[4] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[4]
o_16bit_data_out[5] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[5]
o_16bit_data_out[6] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[6]
o_16bit_data_out[7] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[7]
o_16bit_data_out[8] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[8]
o_16bit_data_out[9] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[9]
o_16bit_data_out[10] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[10]
o_16bit_data_out[11] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[11]
o_16bit_data_out[12] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[12]
o_16bit_data_out[13] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[13]
o_16bit_data_out[14] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[14]
o_16bit_data_out[15] <= Altera_UP_SD_Card_Memory_Block:packet_memory.q_a[15]


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_CRC16_Generator:crc16_checker
i_clock => shift_register[0].CLK
i_clock => shift_register[1].CLK
i_clock => shift_register[2].CLK
i_clock => shift_register[3].CLK
i_clock => shift_register[4].CLK
i_clock => shift_register[5].CLK
i_clock => shift_register[6].CLK
i_clock => shift_register[7].CLK
i_clock => shift_register[8].CLK
i_clock => shift_register[9].CLK
i_clock => shift_register[10].CLK
i_clock => shift_register[11].CLK
i_clock => shift_register[12].CLK
i_clock => shift_register[13].CLK
i_clock => shift_register[14].CLK
i_clock => shift_register[15].CLK
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_enable => shift_register.OUTPUTSELECT
i_reset_n => shift_register[0].ACLR
i_reset_n => shift_register[1].ACLR
i_reset_n => shift_register[2].ACLR
i_reset_n => shift_register[3].ACLR
i_reset_n => shift_register[4].ACLR
i_reset_n => shift_register[5].ACLR
i_reset_n => shift_register[6].ACLR
i_reset_n => shift_register[7].ACLR
i_reset_n => shift_register[8].ACLR
i_reset_n => shift_register[9].ACLR
i_reset_n => shift_register[10].ACLR
i_reset_n => shift_register[11].ACLR
i_reset_n => shift_register[12].ACLR
i_reset_n => shift_register[13].ACLR
i_reset_n => shift_register[14].ACLR
i_reset_n => shift_register[15].ACLR
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_sync_reset => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_shift => shift_register.OUTPUTSELECT
i_datain => shift_register.IN1
i_datain => shift_register.IN1
i_datain => shift_register.IN1
o_dataout <= shift_register[15].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[0] <= shift_register[0].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[1] <= shift_register[1].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[2] <= shift_register[2].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[3] <= shift_register[3].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[4] <= shift_register[4].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[5] <= shift_register[5].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[6] <= shift_register[6].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[7] <= shift_register[7].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[8] <= shift_register[8].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[9] <= shift_register[9].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[10] <= shift_register[10].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[11] <= shift_register[11].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[12] <= shift_register[12].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[13] <= shift_register[13].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[14] <= shift_register[14].DB_MAX_OUTPUT_PORT_TYPE
o_crcout[15] <= shift_register[15].DB_MAX_OUTPUT_PORT_TYPE


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
address_b[11] => altsyncram:altsyncram_component.address_b[11]
clock_a => altsyncram:altsyncram_component.clock0
clock_b => altsyncram:altsyncram_component.clock1
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_a[8] => altsyncram:altsyncram_component.data_a[8]
data_a[9] => altsyncram:altsyncram_component.data_a[9]
data_a[10] => altsyncram:altsyncram_component.data_a[10]
data_a[11] => altsyncram:altsyncram_component.data_a[11]
data_a[12] => altsyncram:altsyncram_component.data_a[12]
data_a[13] => altsyncram:altsyncram_component.data_a[13]
data_a[14] => altsyncram:altsyncram_component.data_a[14]
data_a[15] => altsyncram:altsyncram_component.data_a[15]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
enable_a => altsyncram:altsyncram_component.clocken0
enable_b => altsyncram:altsyncram_component.clocken1
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component
wren_a => altsyncram_pr92:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_pr92:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pr92:auto_generated.data_a[0]
data_a[1] => altsyncram_pr92:auto_generated.data_a[1]
data_a[2] => altsyncram_pr92:auto_generated.data_a[2]
data_a[3] => altsyncram_pr92:auto_generated.data_a[3]
data_a[4] => altsyncram_pr92:auto_generated.data_a[4]
data_a[5] => altsyncram_pr92:auto_generated.data_a[5]
data_a[6] => altsyncram_pr92:auto_generated.data_a[6]
data_a[7] => altsyncram_pr92:auto_generated.data_a[7]
data_a[8] => altsyncram_pr92:auto_generated.data_a[8]
data_a[9] => altsyncram_pr92:auto_generated.data_a[9]
data_a[10] => altsyncram_pr92:auto_generated.data_a[10]
data_a[11] => altsyncram_pr92:auto_generated.data_a[11]
data_a[12] => altsyncram_pr92:auto_generated.data_a[12]
data_a[13] => altsyncram_pr92:auto_generated.data_a[13]
data_a[14] => altsyncram_pr92:auto_generated.data_a[14]
data_a[15] => altsyncram_pr92:auto_generated.data_a[15]
data_b[0] => altsyncram_pr92:auto_generated.data_b[0]
address_a[0] => altsyncram_pr92:auto_generated.address_a[0]
address_a[1] => altsyncram_pr92:auto_generated.address_a[1]
address_a[2] => altsyncram_pr92:auto_generated.address_a[2]
address_a[3] => altsyncram_pr92:auto_generated.address_a[3]
address_a[4] => altsyncram_pr92:auto_generated.address_a[4]
address_a[5] => altsyncram_pr92:auto_generated.address_a[5]
address_a[6] => altsyncram_pr92:auto_generated.address_a[6]
address_a[7] => altsyncram_pr92:auto_generated.address_a[7]
address_b[0] => altsyncram_pr92:auto_generated.address_b[0]
address_b[1] => altsyncram_pr92:auto_generated.address_b[1]
address_b[2] => altsyncram_pr92:auto_generated.address_b[2]
address_b[3] => altsyncram_pr92:auto_generated.address_b[3]
address_b[4] => altsyncram_pr92:auto_generated.address_b[4]
address_b[5] => altsyncram_pr92:auto_generated.address_b[5]
address_b[6] => altsyncram_pr92:auto_generated.address_b[6]
address_b[7] => altsyncram_pr92:auto_generated.address_b[7]
address_b[8] => altsyncram_pr92:auto_generated.address_b[8]
address_b[9] => altsyncram_pr92:auto_generated.address_b[9]
address_b[10] => altsyncram_pr92:auto_generated.address_b[10]
address_b[11] => altsyncram_pr92:auto_generated.address_b[11]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pr92:auto_generated.clock0
clock1 => altsyncram_pr92:auto_generated.clock1
clocken0 => altsyncram_pr92:auto_generated.clocken0
clocken1 => altsyncram_pr92:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pr92:auto_generated.q_a[0]
q_a[1] <= altsyncram_pr92:auto_generated.q_a[1]
q_a[2] <= altsyncram_pr92:auto_generated.q_a[2]
q_a[3] <= altsyncram_pr92:auto_generated.q_a[3]
q_a[4] <= altsyncram_pr92:auto_generated.q_a[4]
q_a[5] <= altsyncram_pr92:auto_generated.q_a[5]
q_a[6] <= altsyncram_pr92:auto_generated.q_a[6]
q_a[7] <= altsyncram_pr92:auto_generated.q_a[7]
q_a[8] <= altsyncram_pr92:auto_generated.q_a[8]
q_a[9] <= altsyncram_pr92:auto_generated.q_a[9]
q_a[10] <= altsyncram_pr92:auto_generated.q_a[10]
q_a[11] <= altsyncram_pr92:auto_generated.q_a[11]
q_a[12] <= altsyncram_pr92:auto_generated.q_a[12]
q_a[13] <= altsyncram_pr92:auto_generated.q_a[13]
q_a[14] <= altsyncram_pr92:auto_generated.q_a[14]
q_a[15] <= altsyncram_pr92:auto_generated.q_a[15]
q_b[0] <= altsyncram_pr92:auto_generated.q_b[0]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|sd:u109|Altera_UP_SD_Card_Avalon_Interface:u1|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_pr92:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
clock0 => ram_block1a0.CLK0
clock1 => ram_block1a0.CLK1
clocken0 => ram_block1a0.ENA0
clocken1 => ram_block1a0.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a0.PORTADATAIN1
data_a[2] => ram_block1a0.PORTADATAIN2
data_a[3] => ram_block1a0.PORTADATAIN3
data_a[4] => ram_block1a0.PORTADATAIN4
data_a[5] => ram_block1a0.PORTADATAIN5
data_a[6] => ram_block1a0.PORTADATAIN6
data_a[7] => ram_block1a0.PORTADATAIN7
data_a[8] => ram_block1a0.PORTADATAIN8
data_a[9] => ram_block1a0.PORTADATAIN9
data_a[10] => ram_block1a0.PORTADATAIN10
data_a[11] => ram_block1a0.PORTADATAIN11
data_a[12] => ram_block1a0.PORTADATAIN12
data_a[13] => ram_block1a0.PORTADATAIN13
data_a[14] => ram_block1a0.PORTADATAIN14
data_a[15] => ram_block1a0.PORTADATAIN15
data_b[0] => ram_block1a0.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a0.PORTADATAOUT1
q_a[2] <= ram_block1a0.PORTADATAOUT2
q_a[3] <= ram_block1a0.PORTADATAOUT3
q_a[4] <= ram_block1a0.PORTADATAOUT4
q_a[5] <= ram_block1a0.PORTADATAOUT5
q_a[6] <= ram_block1a0.PORTADATAOUT6
q_a[7] <= ram_block1a0.PORTADATAOUT7
q_a[8] <= ram_block1a0.PORTADATAOUT8
q_a[9] <= ram_block1a0.PORTADATAOUT9
q_a[10] <= ram_block1a0.PORTADATAOUT10
q_a[11] <= ram_block1a0.PORTADATAOUT11
q_a[12] <= ram_block1a0.PORTADATAOUT12
q_a[13] <= ram_block1a0.PORTADATAOUT13
q_a[14] <= ram_block1a0.PORTADATAOUT14
q_a[15] <= ram_block1a0.PORTADATAOUT15
q_b[0] <= ram_block1a0.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_b => ram_block1a0.PORTBWE


|top|out_port:u110
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u110|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u110|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u111
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u111|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u112
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u112|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u112|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u113
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => bus[15].IN1
bus[16] => bus[16].IN1
bus[17] => bus[17].IN1
bus[18] => bus[18].IN1
bus[19] => bus[19].IN1
bus[20] => bus[20].IN1
bus[21] => bus[21].IN1
bus[22] => bus[22].IN1
bus[23] => bus[23].IN1
bus[24] => bus[24].IN1
bus[25] => bus[25].IN1
bus[26] => bus[26].IN1
bus[27] => bus[27].IN1
bus[28] => bus[28].IN1
bus[29] => bus[29].IN1
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2
port_pins[15] <= synchronizer:u2.port2
port_pins[16] <= synchronizer:u2.port2
port_pins[17] <= synchronizer:u2.port2
port_pins[18] <= synchronizer:u2.port2
port_pins[19] <= synchronizer:u2.port2
port_pins[20] <= synchronizer:u2.port2
port_pins[21] <= synchronizer:u2.port2
port_pins[22] <= synchronizer:u2.port2
port_pins[23] <= synchronizer:u2.port2
port_pins[24] <= synchronizer:u2.port2
port_pins[25] <= synchronizer:u2.port2
port_pins[26] <= synchronizer:u2.port2
port_pins[27] <= synchronizer:u2.port2
port_pins[28] <= synchronizer:u2.port2
port_pins[29] <= synchronizer:u2.port2


|top|out_port:u113|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u113|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u114
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => bus[15].IN1
bus[16] => bus[16].IN1
bus[17] => bus[17].IN1
bus[18] => bus[18].IN1
bus[19] => bus[19].IN1
bus[20] => bus[20].IN1
bus[21] => bus[21].IN1
bus[22] => bus[22].IN1
bus[23] => bus[23].IN1
bus[24] => bus[24].IN1
bus[25] => bus[25].IN1
bus[26] => bus[26].IN1
bus[27] => bus[27].IN1
bus[28] => bus[28].IN1
bus[29] => bus[29].IN1
bus[30] => bus[30].IN1
bus[31] => bus[31].IN1
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2
port_pins[15] <= synchronizer:u2.port2
port_pins[16] <= synchronizer:u2.port2
port_pins[17] <= synchronizer:u2.port2
port_pins[18] <= synchronizer:u2.port2
port_pins[19] <= synchronizer:u2.port2
port_pins[20] <= synchronizer:u2.port2
port_pins[21] <= synchronizer:u2.port2
port_pins[22] <= synchronizer:u2.port2
port_pins[23] <= synchronizer:u2.port2
port_pins[24] <= synchronizer:u2.port2
port_pins[25] <= synchronizer:u2.port2
port_pins[26] <= synchronizer:u2.port2
port_pins[27] <= synchronizer:u2.port2
port_pins[28] <= synchronizer:u2.port2
port_pins[29] <= synchronizer:u2.port2
port_pins[30] <= synchronizer:u2.port2
port_pins[31] <= synchronizer:u2.port2


|top|out_port:u114|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u114|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u115
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1
port_pins[8] => port_pins[8].IN1
port_pins[9] => port_pins[9].IN1
port_pins[10] => port_pins[10].IN1
port_pins[11] => port_pins[11].IN1
port_pins[12] => port_pins[12].IN1
port_pins[13] => port_pins[13].IN1
port_pins[14] => port_pins[14].IN1
port_pins[15] => port_pins[15].IN1
port_pins[16] => port_pins[16].IN1
port_pins[17] => port_pins[17].IN1
port_pins[18] => port_pins[18].IN1
port_pins[19] => port_pins[19].IN1
port_pins[20] => port_pins[20].IN1
port_pins[21] => port_pins[21].IN1
port_pins[22] => port_pins[22].IN1
port_pins[23] => port_pins[23].IN1
port_pins[24] => port_pins[24].IN1
port_pins[25] => port_pins[25].IN1
port_pins[26] => port_pins[26].IN1
port_pins[27] => port_pins[27].IN1
port_pins[28] => port_pins[28].IN1
port_pins[29] => port_pins[29].IN1
port_pins[30] => port_pins[30].IN1
port_pins[31] => port_pins[31].IN1


|top|in_port:u115|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|serial_receive:u116
OSC_50 => OSC_50.IN1
clock_valid => fifo_clear.OUTPUTSELECT
clock_valid => receive_state.OUTPUTSELECT
clock_valid => receive_state.OUTPUTSELECT
clock_valid => receive_state.OUTPUTSELECT
clock_valid => receive_state.OUTPUTSELECT
clock_valid => receive_state.OUTPUTSELECT
clock_valid => receive_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => uart_data.OUTPUTSELECT
clock_valid => uart_data.OUTPUTSELECT
clock_valid => uart_data.OUTPUTSELECT
clock_valid => uart_data.OUTPUTSELECT
clock_valid => uart_data.OUTPUTSELECT
clock_valid => uart_data.OUTPUTSELECT
clock_valid => uart_data.OUTPUTSELECT
clock_valid => uart_data.OUTPUTSELECT
clock_valid => uart_rxd_sync.ENA
clock_valid => serial_receive_response~reg0.ENA
clock_valid => count[0].ENA
clock_valid => count[1].ENA
clock_valid => count[2].ENA
clock_valid => timer[0].ENA
clock_valid => timer[1].ENA
clock_valid => timer[2].ENA
clock_valid => timer[3].ENA
clock_valid => timer[4].ENA
clock_valid => timer[5].ENA
clock_valid => timer[6].ENA
clock_valid => timer[7].ENA
clock_valid => timer[8].ENA
clock_valid => timer[9].ENA
clock_valid => timer[10].ENA
clock_valid => timer[11].ENA
clock_valid => timer[12].ENA
clock_valid => timer[13].ENA
clock_valid => timer[14].ENA
clock_valid => timer[15].ENA
clock_valid => timer[16].ENA
clock_valid => timer[17].ENA
clock_valid => timer[18].ENA
clock_valid => timer[19].ENA
clock_valid => timer[20].ENA
clock_valid => timer[21].ENA
clock_valid => timer[22].ENA
clock_valid => timer[23].ENA
clock_valid => timer[24].ENA
clock_valid => timer[25].ENA
clock_valid => timer[26].ENA
clock_valid => timer[27].ENA
clock_valid => timer[28].ENA
clock_valid => timer[29].ENA
clock_valid => timer[30].ENA
clock_valid => timer[31].ENA
reset_50m => receive_state.OUTPUTSELECT
reset_50m => receive_state.OUTPUTSELECT
reset_50m => receive_state.OUTPUTSELECT
reset_50m => receive_state.OUTPUTSELECT
reset_50m => receive_state.OUTPUTSELECT
reset_50m => receive_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => count.OUTPUTSELECT
reset_50m => count.OUTPUTSELECT
reset_50m => count.OUTPUTSELECT
reset_50m => uart_data.OUTPUTSELECT
reset_50m => uart_data.OUTPUTSELECT
reset_50m => uart_data.OUTPUTSELECT
reset_50m => uart_data.OUTPUTSELECT
reset_50m => uart_data.OUTPUTSELECT
reset_50m => uart_data.OUTPUTSELECT
reset_50m => uart_data.OUTPUTSELECT
reset_50m => uart_data.OUTPUTSELECT
reset_50m => uart_rxd_sync.OUTPUTSELECT
reset_50m => serial_receive_response.OUTPUTSELECT
reset_50m => fifo_clear.DATAA
UART_RXD => uart_rxd_sync.DATAA
serial_receive_command => always2.IN1
serial_receive_command => Selector4.IN3
serial_receive_command => Selector3.IN3
serial_receive_response <= serial_receive_response~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_receive_data[0] <= serial_receive_fifo:u1.port7
serial_receive_data[1] <= serial_receive_fifo:u1.port7
serial_receive_data[2] <= serial_receive_fifo:u1.port7
serial_receive_data[3] <= serial_receive_fifo:u1.port7
serial_receive_data[4] <= serial_receive_fifo:u1.port7
serial_receive_data[5] <= serial_receive_fifo:u1.port7
serial_receive_data[6] <= serial_receive_fifo:u1.port7
serial_receive_data[7] <= serial_receive_fifo:u1.port7


|top|serial_receive:u116|serial_receive_fifo:u1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q


|top|serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component
data[0] => scfifo_qg31:auto_generated.data[0]
data[1] => scfifo_qg31:auto_generated.data[1]
data[2] => scfifo_qg31:auto_generated.data[2]
data[3] => scfifo_qg31:auto_generated.data[3]
data[4] => scfifo_qg31:auto_generated.data[4]
data[5] => scfifo_qg31:auto_generated.data[5]
data[6] => scfifo_qg31:auto_generated.data[6]
data[7] => scfifo_qg31:auto_generated.data[7]
q[0] <= scfifo_qg31:auto_generated.q[0]
q[1] <= scfifo_qg31:auto_generated.q[1]
q[2] <= scfifo_qg31:auto_generated.q[2]
q[3] <= scfifo_qg31:auto_generated.q[3]
q[4] <= scfifo_qg31:auto_generated.q[4]
q[5] <= scfifo_qg31:auto_generated.q[5]
q[6] <= scfifo_qg31:auto_generated.q[6]
q[7] <= scfifo_qg31:auto_generated.q[7]
wrreq => scfifo_qg31:auto_generated.wrreq
rdreq => scfifo_qg31:auto_generated.rdreq
clock => scfifo_qg31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_qg31:auto_generated.sclr
empty <= scfifo_qg31:auto_generated.empty
full <= scfifo_qg31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>


|top|serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated
clock => a_dpfifo_d831:dpfifo.clock
data[0] => a_dpfifo_d831:dpfifo.data[0]
data[1] => a_dpfifo_d831:dpfifo.data[1]
data[2] => a_dpfifo_d831:dpfifo.data[2]
data[3] => a_dpfifo_d831:dpfifo.data[3]
data[4] => a_dpfifo_d831:dpfifo.data[4]
data[5] => a_dpfifo_d831:dpfifo.data[5]
data[6] => a_dpfifo_d831:dpfifo.data[6]
data[7] => a_dpfifo_d831:dpfifo.data[7]
empty <= a_dpfifo_d831:dpfifo.empty
full <= a_dpfifo_d831:dpfifo.full
q[0] <= a_dpfifo_d831:dpfifo.q[0]
q[1] <= a_dpfifo_d831:dpfifo.q[1]
q[2] <= a_dpfifo_d831:dpfifo.q[2]
q[3] <= a_dpfifo_d831:dpfifo.q[3]
q[4] <= a_dpfifo_d831:dpfifo.q[4]
q[5] <= a_dpfifo_d831:dpfifo.q[5]
q[6] <= a_dpfifo_d831:dpfifo.q[6]
q[7] <= a_dpfifo_d831:dpfifo.q[7]
rdreq => a_dpfifo_d831:dpfifo.rreq
sclr => a_dpfifo_d831:dpfifo.sclr
wrreq => a_dpfifo_d831:dpfifo.wreq


|top|serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo
clock => a_fefifo_kae:fifo_state.clock
clock => dpram_r311:FIFOram.inclock
clock => dpram_r311:FIFOram.outclock
clock => cntr_cpb:rd_ptr_count.clock
clock => cntr_cpb:wr_ptr.clock
data[0] => dpram_r311:FIFOram.data[0]
data[1] => dpram_r311:FIFOram.data[1]
data[2] => dpram_r311:FIFOram.data[2]
data[3] => dpram_r311:FIFOram.data[3]
data[4] => dpram_r311:FIFOram.data[4]
data[5] => dpram_r311:FIFOram.data[5]
data[6] => dpram_r311:FIFOram.data[6]
data[7] => dpram_r311:FIFOram.data[7]
empty <= a_fefifo_kae:fifo_state.empty
full <= a_fefifo_kae:fifo_state.full
q[0] <= dpram_r311:FIFOram.q[0]
q[1] <= dpram_r311:FIFOram.q[1]
q[2] <= dpram_r311:FIFOram.q[2]
q[3] <= dpram_r311:FIFOram.q[3]
q[4] <= dpram_r311:FIFOram.q[4]
q[5] <= dpram_r311:FIFOram.q[5]
q[6] <= dpram_r311:FIFOram.q[6]
q[7] <= dpram_r311:FIFOram.q[7]
rreq => a_fefifo_kae:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_kae:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_cpb:rd_ptr_count.sclr
sclr => cntr_cpb:wr_ptr.sclr
wreq => a_fefifo_kae:fifo_state.wreq
wreq => valid_wreq.IN0


|top|serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|a_fefifo_kae:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_op7:count_usedw.aclr
clock => cntr_op7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_op7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|top|serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB


|top|serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram
data[0] => altsyncram_c3k1:altsyncram1.data_a[0]
data[1] => altsyncram_c3k1:altsyncram1.data_a[1]
data[2] => altsyncram_c3k1:altsyncram1.data_a[2]
data[3] => altsyncram_c3k1:altsyncram1.data_a[3]
data[4] => altsyncram_c3k1:altsyncram1.data_a[4]
data[5] => altsyncram_c3k1:altsyncram1.data_a[5]
data[6] => altsyncram_c3k1:altsyncram1.data_a[6]
data[7] => altsyncram_c3k1:altsyncram1.data_a[7]
inclock => altsyncram_c3k1:altsyncram1.clock0
outclock => altsyncram_c3k1:altsyncram1.clock1
outclocken => altsyncram_c3k1:altsyncram1.clocken1
q[0] <= altsyncram_c3k1:altsyncram1.q_b[0]
q[1] <= altsyncram_c3k1:altsyncram1.q_b[1]
q[2] <= altsyncram_c3k1:altsyncram1.q_b[2]
q[3] <= altsyncram_c3k1:altsyncram1.q_b[3]
q[4] <= altsyncram_c3k1:altsyncram1.q_b[4]
q[5] <= altsyncram_c3k1:altsyncram1.q_b[5]
q[6] <= altsyncram_c3k1:altsyncram1.q_b[6]
q[7] <= altsyncram_c3k1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_c3k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_c3k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_c3k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_c3k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_c3k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_c3k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_c3k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_c3k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_c3k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_c3k1:altsyncram1.address_b[9]
wraddress[0] => altsyncram_c3k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_c3k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_c3k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_c3k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_c3k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_c3k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_c3k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_c3k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_c3k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_c3k1:altsyncram1.address_a[9]
wren => altsyncram_c3k1:altsyncram1.wren_a


|top|serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|dpram_r311:FIFOram|altsyncram_c3k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|top|serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|cntr_cpb:rd_ptr_count
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|serial_receive:u116|serial_receive_fifo:u1|scfifo:scfifo_component|scfifo_qg31:auto_generated|a_dpfifo_d831:dpfifo|cntr_cpb:wr_ptr
aclr => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|out_port:u117
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u117|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u117|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u118
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u118|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u119
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1


|top|in_port:u119|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|serial_send:u120
OSC_50 => serial_send_response~reg0.CLK
OSC_50 => count[0].CLK
OSC_50 => count[1].CLK
OSC_50 => count[2].CLK
OSC_50 => count[3].CLK
OSC_50 => timer[0].CLK
OSC_50 => timer[1].CLK
OSC_50 => timer[2].CLK
OSC_50 => timer[3].CLK
OSC_50 => timer[4].CLK
OSC_50 => timer[5].CLK
OSC_50 => timer[6].CLK
OSC_50 => timer[7].CLK
OSC_50 => timer[8].CLK
OSC_50 => timer[9].CLK
OSC_50 => timer[10].CLK
OSC_50 => timer[11].CLK
OSC_50 => timer[12].CLK
OSC_50 => timer[13].CLK
OSC_50 => timer[14].CLK
OSC_50 => timer[15].CLK
OSC_50 => timer[16].CLK
OSC_50 => timer[17].CLK
OSC_50 => timer[18].CLK
OSC_50 => timer[19].CLK
OSC_50 => timer[20].CLK
OSC_50 => timer[21].CLK
OSC_50 => timer[22].CLK
OSC_50 => timer[23].CLK
OSC_50 => timer[24].CLK
OSC_50 => timer[25].CLK
OSC_50 => timer[26].CLK
OSC_50 => timer[27].CLK
OSC_50 => timer[28].CLK
OSC_50 => timer[29].CLK
OSC_50 => timer[30].CLK
OSC_50 => timer[31].CLK
OSC_50 => shift_reg[0].CLK
OSC_50 => shift_reg[1].CLK
OSC_50 => shift_reg[2].CLK
OSC_50 => shift_reg[3].CLK
OSC_50 => shift_reg[4].CLK
OSC_50 => shift_reg[5].CLK
OSC_50 => shift_reg[6].CLK
OSC_50 => shift_reg[7].CLK
OSC_50 => shift_reg[8].CLK
OSC_50 => shift_reg[9].CLK
OSC_50 => UART_TXD~reg0.CLK
OSC_50 => state~6.DATAIN
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => count[0].ENA
clock_valid => serial_send_response~reg0.ENA
clock_valid => count[1].ENA
clock_valid => count[2].ENA
clock_valid => count[3].ENA
clock_valid => timer[0].ENA
clock_valid => timer[1].ENA
clock_valid => timer[2].ENA
clock_valid => timer[3].ENA
clock_valid => timer[4].ENA
clock_valid => timer[5].ENA
clock_valid => timer[6].ENA
clock_valid => timer[7].ENA
clock_valid => timer[8].ENA
clock_valid => timer[9].ENA
clock_valid => timer[10].ENA
clock_valid => timer[11].ENA
clock_valid => timer[12].ENA
clock_valid => timer[13].ENA
clock_valid => timer[14].ENA
clock_valid => timer[15].ENA
clock_valid => timer[16].ENA
clock_valid => timer[17].ENA
clock_valid => timer[18].ENA
clock_valid => timer[19].ENA
clock_valid => timer[20].ENA
clock_valid => timer[21].ENA
clock_valid => timer[22].ENA
clock_valid => timer[23].ENA
clock_valid => timer[24].ENA
clock_valid => timer[25].ENA
clock_valid => timer[26].ENA
clock_valid => timer[27].ENA
clock_valid => timer[28].ENA
clock_valid => timer[29].ENA
clock_valid => timer[30].ENA
clock_valid => timer[31].ENA
clock_valid => shift_reg[0].ENA
clock_valid => shift_reg[1].ENA
clock_valid => shift_reg[2].ENA
clock_valid => shift_reg[3].ENA
clock_valid => shift_reg[4].ENA
clock_valid => shift_reg[5].ENA
clock_valid => shift_reg[6].ENA
clock_valid => shift_reg[7].ENA
clock_valid => shift_reg[8].ENA
clock_valid => shift_reg[9].ENA
clock_valid => UART_TXD~reg0.ENA
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => UART_TXD.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => shift_reg.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => timer.OUTPUTSELECT
reset_50m => count.OUTPUTSELECT
reset_50m => count.OUTPUTSELECT
reset_50m => count.OUTPUTSELECT
reset_50m => count.OUTPUTSELECT
reset_50m => serial_send_response.OUTPUTSELECT
UART_TXD <= UART_TXD~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_send_command => Selector1.IN3
serial_send_command => Selector3.IN3
serial_send_command => Selector0.IN2
serial_send_command => Selector0.IN3
serial_send_response <= serial_send_response~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_send_data[0] => shift_reg.DATAB
serial_send_data[1] => shift_reg.DATAB
serial_send_data[2] => shift_reg.DATAB
serial_send_data[3] => shift_reg.DATAB
serial_send_data[4] => shift_reg.DATAB
serial_send_data[5] => shift_reg.DATAB
serial_send_data[6] => shift_reg.DATAB
serial_send_data[7] => shift_reg.DATAB


|top|out_port:u121
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u121|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u121|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u122
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u122|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u123
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2


|top|out_port:u123|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u123|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124
clock_100m => clock_100m.IN2
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => camera_x_latched[2].ENA
clock_valid => camera_x_latched[1].ENA
clock_valid => camera_x_latched[0].ENA
clock_valid => camera_y_latched[9].ENA
clock_valid => camera_y_latched[8].ENA
clock_valid => camera_y_latched[7].ENA
clock_valid => camera_y_latched[6].ENA
clock_valid => camera_y_latched[5].ENA
clock_valid => camera_y_latched[4].ENA
clock_valid => camera_y_latched[3].ENA
clock_valid => camera_y_latched[2].ENA
clock_valid => camera_y_latched[1].ENA
clock_valid => camera_y_latched[0].ENA
clock_valid => camera_x_latched[3].ENA
clock_valid => camera_x_latched[4].ENA
clock_valid => camera_x_latched[5].ENA
clock_valid => camera_x_latched[6].ENA
clock_valid => camera_x_latched[7].ENA
clock_valid => camera_x_latched[8].ENA
clock_valid => camera_x_latched[9].ENA
clock_valid => i2c_done_count[0].ENA
clock_valid => i2c_done_count[1].ENA
clock_valid => i2c_done_count[2].ENA
clock_valid => i2c_done_count[3].ENA
clock_valid => i2c_done_count[4].ENA
clock_valid => i2c_done_count[5].ENA
clock_valid => i2c_done_count[6].ENA
clock_valid => i2c_done_count[7].ENA
clock_valid => i2c_done_count[8].ENA
clock_valid => i2c_done_count[9].ENA
clock_valid => i2c_done_count[10].ENA
clock_valid => i2c_done_count[11].ENA
clock_valid => i2c_done_count[12].ENA
clock_valid => i2c_done_count[13].ENA
clock_valid => i2c_done_count[14].ENA
clock_valid => i2c_done_count[15].ENA
clock_valid => i2c_done_count[16].ENA
clock_valid => i2c_done_count[17].ENA
clock_valid => i2c_done_count[18].ENA
clock_valid => i2c_done_count[19].ENA
clock_valid => i2c_done_count[20].ENA
clock_valid => i2c_done_count[21].ENA
clock_valid => i2c_done_count[22].ENA
clock_valid => i2c_done_count[23].ENA
reset => reset.IN2
i2c_done => always3.IN1
TD_RESET_N <= <VCC>
TD_CLK27 => td_clk27_meta.DATAIN
TD_DATA[0] => cr.DATAB
TD_DATA[0] => y2.DATAA
TD_DATA[0] => y1.DATAB
TD_DATA[0] => cb.DATAB
TD_DATA[0] => data_shift_in.DATAA
TD_DATA[1] => cr.DATAB
TD_DATA[1] => y2.DATAA
TD_DATA[1] => y1.DATAB
TD_DATA[1] => cb.DATAB
TD_DATA[1] => data_shift_in.DATAA
TD_DATA[2] => cr.DATAB
TD_DATA[2] => y2.DATAA
TD_DATA[2] => y1.DATAB
TD_DATA[2] => cb.DATAB
TD_DATA[2] => data_shift_in.DATAA
TD_DATA[3] => cr.DATAB
TD_DATA[3] => y2.DATAA
TD_DATA[3] => y1.DATAB
TD_DATA[3] => cb.DATAB
TD_DATA[3] => data_shift_in.DATAA
TD_DATA[4] => camera_y_pos.OUTPUTSELECT
TD_DATA[4] => camera_y_pos.OUTPUTSELECT
TD_DATA[4] => camera_y_pos.OUTPUTSELECT
TD_DATA[4] => camera_y_pos.OUTPUTSELECT
TD_DATA[4] => camera_y_pos.OUTPUTSELECT
TD_DATA[4] => camera_y_pos.OUTPUTSELECT
TD_DATA[4] => camera_y_pos.OUTPUTSELECT
TD_DATA[4] => camera_y_pos.OUTPUTSELECT
TD_DATA[4] => camera_y_pos.OUTPUTSELECT
TD_DATA[4] => cr.DATAB
TD_DATA[4] => y2.DATAA
TD_DATA[4] => y1.DATAB
TD_DATA[4] => cb.DATAB
TD_DATA[4] => data_shift_in.DATAA
TD_DATA[4] => data_valid.IN0
TD_DATA[5] => camera_y_pos.OUTPUTSELECT
TD_DATA[5] => camera_y_pos.OUTPUTSELECT
TD_DATA[5] => camera_y_pos.OUTPUTSELECT
TD_DATA[5] => camera_y_pos.OUTPUTSELECT
TD_DATA[5] => camera_y_pos.OUTPUTSELECT
TD_DATA[5] => camera_y_pos.OUTPUTSELECT
TD_DATA[5] => camera_y_pos.OUTPUTSELECT
TD_DATA[5] => camera_y_pos.OUTPUTSELECT
TD_DATA[5] => camera_y_pos.OUTPUTSELECT
TD_DATA[5] => cr.DATAB
TD_DATA[5] => y2.DATAA
TD_DATA[5] => y1.DATAB
TD_DATA[5] => cb.DATAB
TD_DATA[5] => data_shift_in.DATAA
TD_DATA[5] => data_valid.IN1
TD_DATA[6] => camera_y_pos.DATAB
TD_DATA[6] => cr.DATAB
TD_DATA[6] => y2.DATAA
TD_DATA[6] => y1.DATAB
TD_DATA[6] => cb.DATAB
TD_DATA[6] => data_shift_in.DATAA
TD_DATA[7] => always1.IN1
TD_DATA[7] => cr.DATAB
TD_DATA[7] => y2.DATAA
TD_DATA[7] => y1.DATAB
TD_DATA[7] => cb.DATAB
TD_DATA[7] => data_shift_in.DATAA
camera_to_vga_valid <= camera_fifo:vdf1.empty
camera_to_vga_ack => camera_to_vga_ack.IN1
camera_to_vga_x[0] <= camera_fifo:vdf1.q
camera_to_vga_x[1] <= camera_fifo:vdf1.q
camera_to_vga_x[2] <= camera_fifo:vdf1.q
camera_to_vga_x[3] <= camera_fifo:vdf1.q
camera_to_vga_x[4] <= camera_fifo:vdf1.q
camera_to_vga_x[5] <= camera_fifo:vdf1.q
camera_to_vga_x[6] <= camera_fifo:vdf1.q
camera_to_vga_x[7] <= camera_fifo:vdf1.q
camera_to_vga_x[8] <= camera_fifo:vdf1.q
camera_to_vga_x[9] <= camera_fifo:vdf1.q
camera_to_vga_y[0] <= camera_fifo:vdf1.q
camera_to_vga_y[1] <= camera_fifo:vdf1.q
camera_to_vga_y[2] <= camera_fifo:vdf1.q
camera_to_vga_y[3] <= camera_fifo:vdf1.q
camera_to_vga_y[4] <= camera_fifo:vdf1.q
camera_to_vga_y[5] <= camera_fifo:vdf1.q
camera_to_vga_y[6] <= camera_fifo:vdf1.q
camera_to_vga_y[7] <= camera_fifo:vdf1.q
camera_to_vga_y[8] <= camera_fifo:vdf1.q
camera_to_vga_y[9] <= camera_fifo:vdf1.q
camera_to_vga_color[0] <= camera_fifo:vdf1.q
camera_to_vga_color[1] <= camera_fifo:vdf1.q
camera_to_vga_color[2] <= camera_fifo:vdf1.q
camera_to_vga_color[3] <= camera_fifo:vdf1.q
camera_to_vga_color[4] <= camera_fifo:vdf1.q
camera_to_vga_color[5] <= camera_fifo:vdf1.q
camera_to_vga_color[6] <= camera_fifo:vdf1.q
camera_to_vga_color[7] <= camera_fifo:vdf1.q
camera_to_vga_color[8] <= camera_fifo:vdf1.q
camera_to_vga_color[9] <= camera_fifo:vdf1.q
camera_to_vga_color[10] <= camera_fifo:vdf1.q
camera_to_vga_color[11] <= camera_fifo:vdf1.q
camera_to_vga_color[12] <= camera_fifo:vdf1.q
camera_to_vga_color[13] <= camera_fifo:vdf1.q
camera_to_vga_color[14] <= camera_fifo:vdf1.q
camera_command => always4.IN0
camera_command => Selector6.IN3
camera_command => Selector5.IN2
camera_response <= camera_response~reg0.DB_MAX_OUTPUT_PORT_TYPE
camera_x[0] => Add10.IN20
camera_x[1] => Add10.IN19
camera_x[2] => Add10.IN18
camera_x[3] => Add10.IN17
camera_x[4] => Add10.IN16
camera_x[5] => Add10.IN15
camera_x[6] => Add10.IN14
camera_x[7] => Add10.IN13
camera_x[8] => Add10.IN12
camera_x[9] => Add10.IN11
camera_y[0] => camera_y_latched.DATAB
camera_y[1] => camera_y_latched.DATAB
camera_y[2] => camera_y_latched.DATAB
camera_y[3] => camera_y_latched.DATAB
camera_y[4] => camera_y_latched.DATAB
camera_y[5] => camera_y_latched.DATAB
camera_y[6] => camera_y_latched.DATAB
camera_y[7] => camera_y_latched.DATAB
camera_y[8] => camera_y_latched.DATAB
camera_y[9] => camera_y_latched.DATAB
camera_scale[0] => ShiftRight0.IN12
camera_scale[0] => ShiftRight1.IN2
camera_scale[0] => ShiftRight2.IN2
camera_scale[0] => ShiftLeft0.IN9
camera_scale[0] => ShiftLeft1.IN9
camera_scale[1] => ShiftRight0.IN11
camera_scale[1] => ShiftRight1.IN1
camera_scale[1] => ShiftRight2.IN1
camera_scale[1] => ShiftLeft0.IN8
camera_scale[1] => ShiftLeft1.IN8
camera_flip => camera_abs_x_pos_scaled[9].OUTPUTSELECT
camera_flip => camera_abs_x_pos_scaled[8].OUTPUTSELECT
camera_flip => camera_abs_x_pos_scaled[7].OUTPUTSELECT
camera_flip => camera_abs_x_pos_scaled[6].OUTPUTSELECT
camera_flip => camera_abs_x_pos_scaled[5].OUTPUTSELECT
camera_flip => camera_abs_x_pos_scaled[4].OUTPUTSELECT
camera_flip => camera_abs_x_pos_scaled[3].OUTPUTSELECT
camera_flip => camera_abs_x_pos_scaled[2].OUTPUTSELECT
camera_flip => camera_abs_x_pos_scaled[1].OUTPUTSELECT
camera_flip => camera_abs_x_pos_scaled[0].OUTPUTSELECT


|top|camera:u124|YCbCr2RGB:cnv
Red[0] <= oRed[0].DB_MAX_OUTPUT_PORT_TYPE
Red[1] <= oRed[1].DB_MAX_OUTPUT_PORT_TYPE
Red[2] <= oRed[2].DB_MAX_OUTPUT_PORT_TYPE
Red[3] <= oRed[3].DB_MAX_OUTPUT_PORT_TYPE
Red[4] <= oRed[4].DB_MAX_OUTPUT_PORT_TYPE
Red[5] <= oRed[5].DB_MAX_OUTPUT_PORT_TYPE
Red[6] <= oRed[6].DB_MAX_OUTPUT_PORT_TYPE
Red[7] <= oRed[7].DB_MAX_OUTPUT_PORT_TYPE
Red[8] <= oRed[8].DB_MAX_OUTPUT_PORT_TYPE
Red[9] <= oRed[9].DB_MAX_OUTPUT_PORT_TYPE
Green[0] <= oGreen[0].DB_MAX_OUTPUT_PORT_TYPE
Green[1] <= oGreen[1].DB_MAX_OUTPUT_PORT_TYPE
Green[2] <= oGreen[2].DB_MAX_OUTPUT_PORT_TYPE
Green[3] <= oGreen[3].DB_MAX_OUTPUT_PORT_TYPE
Green[4] <= oGreen[4].DB_MAX_OUTPUT_PORT_TYPE
Green[5] <= oGreen[5].DB_MAX_OUTPUT_PORT_TYPE
Green[6] <= oGreen[6].DB_MAX_OUTPUT_PORT_TYPE
Green[7] <= oGreen[7].DB_MAX_OUTPUT_PORT_TYPE
Green[8] <= oGreen[8].DB_MAX_OUTPUT_PORT_TYPE
Green[9] <= oGreen[9].DB_MAX_OUTPUT_PORT_TYPE
Blue[0] <= oBlue[0].DB_MAX_OUTPUT_PORT_TYPE
Blue[1] <= oBlue[1].DB_MAX_OUTPUT_PORT_TYPE
Blue[2] <= oBlue[2].DB_MAX_OUTPUT_PORT_TYPE
Blue[3] <= oBlue[3].DB_MAX_OUTPUT_PORT_TYPE
Blue[4] <= oBlue[4].DB_MAX_OUTPUT_PORT_TYPE
Blue[5] <= oBlue[5].DB_MAX_OUTPUT_PORT_TYPE
Blue[6] <= oBlue[6].DB_MAX_OUTPUT_PORT_TYPE
Blue[7] <= oBlue[7].DB_MAX_OUTPUT_PORT_TYPE
Blue[8] <= oBlue[8].DB_MAX_OUTPUT_PORT_TYPE
Blue[9] <= oBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL~reg0.DB_MAX_OUTPUT_PORT_TYPE
iY[0] => iY[0].IN3
iY[1] => iY[1].IN3
iY[2] => iY[2].IN3
iY[3] => iY[3].IN3
iY[4] => iY[4].IN3
iY[5] => iY[5].IN3
iY[6] => iY[6].IN3
iY[7] => iY[7].IN3
iCb[0] => iCb[0].IN3
iCb[1] => iCb[1].IN3
iCb[2] => iCb[2].IN3
iCb[3] => iCb[3].IN3
iCb[4] => iCb[4].IN3
iCb[5] => iCb[5].IN3
iCb[6] => iCb[6].IN3
iCb[7] => iCb[7].IN3
iCr[0] => iCr[0].IN3
iCr[1] => iCr[1].IN3
iCr[2] => iCr[2].IN3
iCr[3] => iCr[3].IN3
iCr[4] => iCr[4].IN3
iCr[5] => iCr[5].IN3
iCr[6] => iCr[6].IN3
iCr[7] => iCr[7].IN3
iDVAL => oDVAL_d.DATAA
iRESET => iRESET.IN3
iCLK => iCLK.IN3


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u0
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_1[0] => sub_wire2[8].IN1
dataa_1[1] => sub_wire2[9].IN1
dataa_1[2] => sub_wire2[10].IN1
dataa_1[3] => sub_wire2[11].IN1
dataa_1[4] => sub_wire2[12].IN1
dataa_1[5] => sub_wire2[13].IN1
dataa_1[6] => sub_wire2[14].IN1
dataa_1[7] => sub_wire2[15].IN1
dataa_2[0] => sub_wire2[16].IN1
dataa_2[1] => sub_wire2[17].IN1
dataa_2[2] => sub_wire2[18].IN1
dataa_2[3] => sub_wire2[19].IN1
dataa_2[4] => sub_wire2[20].IN1
dataa_2[5] => sub_wire2[21].IN1
dataa_2[6] => sub_wire2[22].IN1
dataa_2[7] => sub_wire2[23].IN1
datab_0[0] => sub_wire6[0].IN1
datab_0[1] => sub_wire6[1].IN1
datab_0[2] => sub_wire6[2].IN1
datab_0[3] => sub_wire6[3].IN1
datab_0[4] => sub_wire6[4].IN1
datab_0[5] => sub_wire6[5].IN1
datab_0[6] => sub_wire6[6].IN1
datab_0[7] => sub_wire6[7].IN1
datab_0[8] => sub_wire6[8].IN1
datab_0[9] => sub_wire6[9].IN1
datab_0[10] => sub_wire6[10].IN1
datab_0[11] => sub_wire6[11].IN1
datab_0[12] => sub_wire6[12].IN1
datab_0[13] => sub_wire6[13].IN1
datab_0[14] => sub_wire6[14].IN1
datab_0[15] => sub_wire6[15].IN1
datab_0[16] => sub_wire6[16].IN1
datab_1[0] => sub_wire6[17].IN1
datab_1[1] => sub_wire6[18].IN1
datab_1[2] => sub_wire6[19].IN1
datab_1[3] => sub_wire6[20].IN1
datab_1[4] => sub_wire6[21].IN1
datab_1[5] => sub_wire6[22].IN1
datab_1[6] => sub_wire6[23].IN1
datab_1[7] => sub_wire6[24].IN1
datab_1[8] => sub_wire6[25].IN1
datab_1[9] => sub_wire6[26].IN1
datab_1[10] => sub_wire6[27].IN1
datab_1[11] => sub_wire6[28].IN1
datab_1[12] => sub_wire6[29].IN1
datab_1[13] => sub_wire6[30].IN1
datab_1[14] => sub_wire6[31].IN1
datab_1[15] => sub_wire6[32].IN1
datab_1[16] => sub_wire6[33].IN1
datab_2[0] => sub_wire6[34].IN1
datab_2[1] => sub_wire6[35].IN1
datab_2[2] => sub_wire6[36].IN1
datab_2[3] => sub_wire6[37].IN1
datab_2[4] => sub_wire6[38].IN1
datab_2[5] => sub_wire6[39].IN1
datab_2[6] => sub_wire6[40].IN1
datab_2[7] => sub_wire6[41].IN1
datab_2[8] => sub_wire6[42].IN1
datab_2[9] => sub_wire6[43].IN1
datab_2[10] => sub_wire6[44].IN1
datab_2[11] => sub_wire6[45].IN1
datab_2[12] => sub_wire6[46].IN1
datab_2[13] => sub_wire6[47].IN1
datab_2[14] => sub_wire6[48].IN1
datab_2[15] => sub_wire6[49].IN1
datab_2[16] => sub_wire6[50].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_mj74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_mj74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_mj74:auto_generated.dataa[0]
dataa[1] => mult_add_mj74:auto_generated.dataa[1]
dataa[2] => mult_add_mj74:auto_generated.dataa[2]
dataa[3] => mult_add_mj74:auto_generated.dataa[3]
dataa[4] => mult_add_mj74:auto_generated.dataa[4]
dataa[5] => mult_add_mj74:auto_generated.dataa[5]
dataa[6] => mult_add_mj74:auto_generated.dataa[6]
dataa[7] => mult_add_mj74:auto_generated.dataa[7]
dataa[8] => mult_add_mj74:auto_generated.dataa[8]
dataa[9] => mult_add_mj74:auto_generated.dataa[9]
dataa[10] => mult_add_mj74:auto_generated.dataa[10]
dataa[11] => mult_add_mj74:auto_generated.dataa[11]
dataa[12] => mult_add_mj74:auto_generated.dataa[12]
dataa[13] => mult_add_mj74:auto_generated.dataa[13]
dataa[14] => mult_add_mj74:auto_generated.dataa[14]
dataa[15] => mult_add_mj74:auto_generated.dataa[15]
dataa[16] => mult_add_mj74:auto_generated.dataa[16]
dataa[17] => mult_add_mj74:auto_generated.dataa[17]
dataa[18] => mult_add_mj74:auto_generated.dataa[18]
dataa[19] => mult_add_mj74:auto_generated.dataa[19]
dataa[20] => mult_add_mj74:auto_generated.dataa[20]
dataa[21] => mult_add_mj74:auto_generated.dataa[21]
dataa[22] => mult_add_mj74:auto_generated.dataa[22]
dataa[23] => mult_add_mj74:auto_generated.dataa[23]
datab[0] => mult_add_mj74:auto_generated.datab[0]
datab[1] => mult_add_mj74:auto_generated.datab[1]
datab[2] => mult_add_mj74:auto_generated.datab[2]
datab[3] => mult_add_mj74:auto_generated.datab[3]
datab[4] => mult_add_mj74:auto_generated.datab[4]
datab[5] => mult_add_mj74:auto_generated.datab[5]
datab[6] => mult_add_mj74:auto_generated.datab[6]
datab[7] => mult_add_mj74:auto_generated.datab[7]
datab[8] => mult_add_mj74:auto_generated.datab[8]
datab[9] => mult_add_mj74:auto_generated.datab[9]
datab[10] => mult_add_mj74:auto_generated.datab[10]
datab[11] => mult_add_mj74:auto_generated.datab[11]
datab[12] => mult_add_mj74:auto_generated.datab[12]
datab[13] => mult_add_mj74:auto_generated.datab[13]
datab[14] => mult_add_mj74:auto_generated.datab[14]
datab[15] => mult_add_mj74:auto_generated.datab[15]
datab[16] => mult_add_mj74:auto_generated.datab[16]
datab[17] => mult_add_mj74:auto_generated.datab[17]
datab[18] => mult_add_mj74:auto_generated.datab[18]
datab[19] => mult_add_mj74:auto_generated.datab[19]
datab[20] => mult_add_mj74:auto_generated.datab[20]
datab[21] => mult_add_mj74:auto_generated.datab[21]
datab[22] => mult_add_mj74:auto_generated.datab[22]
datab[23] => mult_add_mj74:auto_generated.datab[23]
datab[24] => mult_add_mj74:auto_generated.datab[24]
datab[25] => mult_add_mj74:auto_generated.datab[25]
datab[26] => mult_add_mj74:auto_generated.datab[26]
datab[27] => mult_add_mj74:auto_generated.datab[27]
datab[28] => mult_add_mj74:auto_generated.datab[28]
datab[29] => mult_add_mj74:auto_generated.datab[29]
datab[30] => mult_add_mj74:auto_generated.datab[30]
datab[31] => mult_add_mj74:auto_generated.datab[31]
datab[32] => mult_add_mj74:auto_generated.datab[32]
datab[33] => mult_add_mj74:auto_generated.datab[33]
datab[34] => mult_add_mj74:auto_generated.datab[34]
datab[35] => mult_add_mj74:auto_generated.datab[35]
datab[36] => mult_add_mj74:auto_generated.datab[36]
datab[37] => mult_add_mj74:auto_generated.datab[37]
datab[38] => mult_add_mj74:auto_generated.datab[38]
datab[39] => mult_add_mj74:auto_generated.datab[39]
datab[40] => mult_add_mj74:auto_generated.datab[40]
datab[41] => mult_add_mj74:auto_generated.datab[41]
datab[42] => mult_add_mj74:auto_generated.datab[42]
datab[43] => mult_add_mj74:auto_generated.datab[43]
datab[44] => mult_add_mj74:auto_generated.datab[44]
datab[45] => mult_add_mj74:auto_generated.datab[45]
datab[46] => mult_add_mj74:auto_generated.datab[46]
datab[47] => mult_add_mj74:auto_generated.datab[47]
datab[48] => mult_add_mj74:auto_generated.datab[48]
datab[49] => mult_add_mj74:auto_generated.datab[49]
datab[50] => mult_add_mj74:auto_generated.datab[50]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_mj74:auto_generated.result[0]
result[1] <= mult_add_mj74:auto_generated.result[1]
result[2] <= mult_add_mj74:auto_generated.result[2]
result[3] <= mult_add_mj74:auto_generated.result[3]
result[4] <= mult_add_mj74:auto_generated.result[4]
result[5] <= mult_add_mj74:auto_generated.result[5]
result[6] <= mult_add_mj74:auto_generated.result[6]
result[7] <= mult_add_mj74:auto_generated.result[7]
result[8] <= mult_add_mj74:auto_generated.result[8]
result[9] <= mult_add_mj74:auto_generated.result[9]
result[10] <= mult_add_mj74:auto_generated.result[10]
result[11] <= mult_add_mj74:auto_generated.result[11]
result[12] <= mult_add_mj74:auto_generated.result[12]
result[13] <= mult_add_mj74:auto_generated.result[13]
result[14] <= mult_add_mj74:auto_generated.result[14]
result[15] <= mult_add_mj74:auto_generated.result[15]
result[16] <= mult_add_mj74:auto_generated.result[16]
result[17] <= mult_add_mj74:auto_generated.result[17]
result[18] <= mult_add_mj74:auto_generated.result[18]
result[19] <= mult_add_mj74:auto_generated.result[19]
result[20] <= mult_add_mj74:auto_generated.result[20]
result[21] <= mult_add_mj74:auto_generated.result[21]
result[22] <= mult_add_mj74:auto_generated.result[22]
result[23] <= mult_add_mj74:auto_generated.result[23]
result[24] <= mult_add_mj74:auto_generated.result[24]
result[25] <= mult_add_mj74:auto_generated.result[25]
result[26] <= mult_add_mj74:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated
aclr0 => ded_mult_ag91:ded_mult1.aclr[0]
aclr0 => ded_mult_ag91:ded_mult2.aclr[0]
aclr0 => ded_mult_ag91:ded_mult3.aclr[0]
aclr0 => dffe8a[26].IN0
clock0 => ded_mult_ag91:ded_mult1.clock[0]
clock0 => ded_mult_ag91:ded_mult2.clock[0]
clock0 => ded_mult_ag91:ded_mult3.clock[0]
clock0 => dffe8a[26].CLK
clock0 => dffe8a[25].CLK
clock0 => dffe8a[24].CLK
clock0 => dffe8a[23].CLK
clock0 => dffe8a[22].CLK
clock0 => dffe8a[21].CLK
clock0 => dffe8a[20].CLK
clock0 => dffe8a[19].CLK
clock0 => dffe8a[18].CLK
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_ag91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ag91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ag91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ag91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ag91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ag91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ag91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ag91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ag91:ded_mult2.dataa[0]
dataa[9] => ded_mult_ag91:ded_mult2.dataa[1]
dataa[10] => ded_mult_ag91:ded_mult2.dataa[2]
dataa[11] => ded_mult_ag91:ded_mult2.dataa[3]
dataa[12] => ded_mult_ag91:ded_mult2.dataa[4]
dataa[13] => ded_mult_ag91:ded_mult2.dataa[5]
dataa[14] => ded_mult_ag91:ded_mult2.dataa[6]
dataa[15] => ded_mult_ag91:ded_mult2.dataa[7]
dataa[16] => ded_mult_ag91:ded_mult3.dataa[0]
dataa[17] => ded_mult_ag91:ded_mult3.dataa[1]
dataa[18] => ded_mult_ag91:ded_mult3.dataa[2]
dataa[19] => ded_mult_ag91:ded_mult3.dataa[3]
dataa[20] => ded_mult_ag91:ded_mult3.dataa[4]
dataa[21] => ded_mult_ag91:ded_mult3.dataa[5]
dataa[22] => ded_mult_ag91:ded_mult3.dataa[6]
dataa[23] => ded_mult_ag91:ded_mult3.dataa[7]
datab[0] => ded_mult_ag91:ded_mult1.datab[0]
datab[1] => ded_mult_ag91:ded_mult1.datab[1]
datab[2] => ded_mult_ag91:ded_mult1.datab[2]
datab[3] => ded_mult_ag91:ded_mult1.datab[3]
datab[4] => ded_mult_ag91:ded_mult1.datab[4]
datab[5] => ded_mult_ag91:ded_mult1.datab[5]
datab[6] => ded_mult_ag91:ded_mult1.datab[6]
datab[7] => ded_mult_ag91:ded_mult1.datab[7]
datab[8] => ded_mult_ag91:ded_mult1.datab[8]
datab[9] => ded_mult_ag91:ded_mult1.datab[9]
datab[10] => ded_mult_ag91:ded_mult1.datab[10]
datab[11] => ded_mult_ag91:ded_mult1.datab[11]
datab[12] => ded_mult_ag91:ded_mult1.datab[12]
datab[13] => ded_mult_ag91:ded_mult1.datab[13]
datab[14] => ded_mult_ag91:ded_mult1.datab[14]
datab[15] => ded_mult_ag91:ded_mult1.datab[15]
datab[16] => ded_mult_ag91:ded_mult1.datab[16]
datab[17] => ded_mult_ag91:ded_mult2.datab[0]
datab[18] => ded_mult_ag91:ded_mult2.datab[1]
datab[19] => ded_mult_ag91:ded_mult2.datab[2]
datab[20] => ded_mult_ag91:ded_mult2.datab[3]
datab[21] => ded_mult_ag91:ded_mult2.datab[4]
datab[22] => ded_mult_ag91:ded_mult2.datab[5]
datab[23] => ded_mult_ag91:ded_mult2.datab[6]
datab[24] => ded_mult_ag91:ded_mult2.datab[7]
datab[25] => ded_mult_ag91:ded_mult2.datab[8]
datab[26] => ded_mult_ag91:ded_mult2.datab[9]
datab[27] => ded_mult_ag91:ded_mult2.datab[10]
datab[28] => ded_mult_ag91:ded_mult2.datab[11]
datab[29] => ded_mult_ag91:ded_mult2.datab[12]
datab[30] => ded_mult_ag91:ded_mult2.datab[13]
datab[31] => ded_mult_ag91:ded_mult2.datab[14]
datab[32] => ded_mult_ag91:ded_mult2.datab[15]
datab[33] => ded_mult_ag91:ded_mult2.datab[16]
datab[34] => ded_mult_ag91:ded_mult3.datab[0]
datab[35] => ded_mult_ag91:ded_mult3.datab[1]
datab[36] => ded_mult_ag91:ded_mult3.datab[2]
datab[37] => ded_mult_ag91:ded_mult3.datab[3]
datab[38] => ded_mult_ag91:ded_mult3.datab[4]
datab[39] => ded_mult_ag91:ded_mult3.datab[5]
datab[40] => ded_mult_ag91:ded_mult3.datab[6]
datab[41] => ded_mult_ag91:ded_mult3.datab[7]
datab[42] => ded_mult_ag91:ded_mult3.datab[8]
datab[43] => ded_mult_ag91:ded_mult3.datab[9]
datab[44] => ded_mult_ag91:ded_mult3.datab[10]
datab[45] => ded_mult_ag91:ded_mult3.datab[11]
datab[46] => ded_mult_ag91:ded_mult3.datab[12]
datab[47] => ded_mult_ag91:ded_mult3.datab[13]
datab[48] => ded_mult_ag91:ded_mult3.datab[14]
datab[49] => ded_mult_ag91:ded_mult3.datab[15]
datab[50] => ded_mult_ag91:ded_mult3.datab[16]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe8a[26].DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u1
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_1[0] => sub_wire2[8].IN1
dataa_1[1] => sub_wire2[9].IN1
dataa_1[2] => sub_wire2[10].IN1
dataa_1[3] => sub_wire2[11].IN1
dataa_1[4] => sub_wire2[12].IN1
dataa_1[5] => sub_wire2[13].IN1
dataa_1[6] => sub_wire2[14].IN1
dataa_1[7] => sub_wire2[15].IN1
dataa_2[0] => sub_wire2[16].IN1
dataa_2[1] => sub_wire2[17].IN1
dataa_2[2] => sub_wire2[18].IN1
dataa_2[3] => sub_wire2[19].IN1
dataa_2[4] => sub_wire2[20].IN1
dataa_2[5] => sub_wire2[21].IN1
dataa_2[6] => sub_wire2[22].IN1
dataa_2[7] => sub_wire2[23].IN1
datab_0[0] => sub_wire6[0].IN1
datab_0[1] => sub_wire6[1].IN1
datab_0[2] => sub_wire6[2].IN1
datab_0[3] => sub_wire6[3].IN1
datab_0[4] => sub_wire6[4].IN1
datab_0[5] => sub_wire6[5].IN1
datab_0[6] => sub_wire6[6].IN1
datab_0[7] => sub_wire6[7].IN1
datab_0[8] => sub_wire6[8].IN1
datab_0[9] => sub_wire6[9].IN1
datab_0[10] => sub_wire6[10].IN1
datab_0[11] => sub_wire6[11].IN1
datab_0[12] => sub_wire6[12].IN1
datab_0[13] => sub_wire6[13].IN1
datab_0[14] => sub_wire6[14].IN1
datab_0[15] => sub_wire6[15].IN1
datab_0[16] => sub_wire6[16].IN1
datab_1[0] => sub_wire6[17].IN1
datab_1[1] => sub_wire6[18].IN1
datab_1[2] => sub_wire6[19].IN1
datab_1[3] => sub_wire6[20].IN1
datab_1[4] => sub_wire6[21].IN1
datab_1[5] => sub_wire6[22].IN1
datab_1[6] => sub_wire6[23].IN1
datab_1[7] => sub_wire6[24].IN1
datab_1[8] => sub_wire6[25].IN1
datab_1[9] => sub_wire6[26].IN1
datab_1[10] => sub_wire6[27].IN1
datab_1[11] => sub_wire6[28].IN1
datab_1[12] => sub_wire6[29].IN1
datab_1[13] => sub_wire6[30].IN1
datab_1[14] => sub_wire6[31].IN1
datab_1[15] => sub_wire6[32].IN1
datab_1[16] => sub_wire6[33].IN1
datab_2[0] => sub_wire6[34].IN1
datab_2[1] => sub_wire6[35].IN1
datab_2[2] => sub_wire6[36].IN1
datab_2[3] => sub_wire6[37].IN1
datab_2[4] => sub_wire6[38].IN1
datab_2[5] => sub_wire6[39].IN1
datab_2[6] => sub_wire6[40].IN1
datab_2[7] => sub_wire6[41].IN1
datab_2[8] => sub_wire6[42].IN1
datab_2[9] => sub_wire6[43].IN1
datab_2[10] => sub_wire6[44].IN1
datab_2[11] => sub_wire6[45].IN1
datab_2[12] => sub_wire6[46].IN1
datab_2[13] => sub_wire6[47].IN1
datab_2[14] => sub_wire6[48].IN1
datab_2[15] => sub_wire6[49].IN1
datab_2[16] => sub_wire6[50].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_mj74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_mj74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_mj74:auto_generated.dataa[0]
dataa[1] => mult_add_mj74:auto_generated.dataa[1]
dataa[2] => mult_add_mj74:auto_generated.dataa[2]
dataa[3] => mult_add_mj74:auto_generated.dataa[3]
dataa[4] => mult_add_mj74:auto_generated.dataa[4]
dataa[5] => mult_add_mj74:auto_generated.dataa[5]
dataa[6] => mult_add_mj74:auto_generated.dataa[6]
dataa[7] => mult_add_mj74:auto_generated.dataa[7]
dataa[8] => mult_add_mj74:auto_generated.dataa[8]
dataa[9] => mult_add_mj74:auto_generated.dataa[9]
dataa[10] => mult_add_mj74:auto_generated.dataa[10]
dataa[11] => mult_add_mj74:auto_generated.dataa[11]
dataa[12] => mult_add_mj74:auto_generated.dataa[12]
dataa[13] => mult_add_mj74:auto_generated.dataa[13]
dataa[14] => mult_add_mj74:auto_generated.dataa[14]
dataa[15] => mult_add_mj74:auto_generated.dataa[15]
dataa[16] => mult_add_mj74:auto_generated.dataa[16]
dataa[17] => mult_add_mj74:auto_generated.dataa[17]
dataa[18] => mult_add_mj74:auto_generated.dataa[18]
dataa[19] => mult_add_mj74:auto_generated.dataa[19]
dataa[20] => mult_add_mj74:auto_generated.dataa[20]
dataa[21] => mult_add_mj74:auto_generated.dataa[21]
dataa[22] => mult_add_mj74:auto_generated.dataa[22]
dataa[23] => mult_add_mj74:auto_generated.dataa[23]
datab[0] => mult_add_mj74:auto_generated.datab[0]
datab[1] => mult_add_mj74:auto_generated.datab[1]
datab[2] => mult_add_mj74:auto_generated.datab[2]
datab[3] => mult_add_mj74:auto_generated.datab[3]
datab[4] => mult_add_mj74:auto_generated.datab[4]
datab[5] => mult_add_mj74:auto_generated.datab[5]
datab[6] => mult_add_mj74:auto_generated.datab[6]
datab[7] => mult_add_mj74:auto_generated.datab[7]
datab[8] => mult_add_mj74:auto_generated.datab[8]
datab[9] => mult_add_mj74:auto_generated.datab[9]
datab[10] => mult_add_mj74:auto_generated.datab[10]
datab[11] => mult_add_mj74:auto_generated.datab[11]
datab[12] => mult_add_mj74:auto_generated.datab[12]
datab[13] => mult_add_mj74:auto_generated.datab[13]
datab[14] => mult_add_mj74:auto_generated.datab[14]
datab[15] => mult_add_mj74:auto_generated.datab[15]
datab[16] => mult_add_mj74:auto_generated.datab[16]
datab[17] => mult_add_mj74:auto_generated.datab[17]
datab[18] => mult_add_mj74:auto_generated.datab[18]
datab[19] => mult_add_mj74:auto_generated.datab[19]
datab[20] => mult_add_mj74:auto_generated.datab[20]
datab[21] => mult_add_mj74:auto_generated.datab[21]
datab[22] => mult_add_mj74:auto_generated.datab[22]
datab[23] => mult_add_mj74:auto_generated.datab[23]
datab[24] => mult_add_mj74:auto_generated.datab[24]
datab[25] => mult_add_mj74:auto_generated.datab[25]
datab[26] => mult_add_mj74:auto_generated.datab[26]
datab[27] => mult_add_mj74:auto_generated.datab[27]
datab[28] => mult_add_mj74:auto_generated.datab[28]
datab[29] => mult_add_mj74:auto_generated.datab[29]
datab[30] => mult_add_mj74:auto_generated.datab[30]
datab[31] => mult_add_mj74:auto_generated.datab[31]
datab[32] => mult_add_mj74:auto_generated.datab[32]
datab[33] => mult_add_mj74:auto_generated.datab[33]
datab[34] => mult_add_mj74:auto_generated.datab[34]
datab[35] => mult_add_mj74:auto_generated.datab[35]
datab[36] => mult_add_mj74:auto_generated.datab[36]
datab[37] => mult_add_mj74:auto_generated.datab[37]
datab[38] => mult_add_mj74:auto_generated.datab[38]
datab[39] => mult_add_mj74:auto_generated.datab[39]
datab[40] => mult_add_mj74:auto_generated.datab[40]
datab[41] => mult_add_mj74:auto_generated.datab[41]
datab[42] => mult_add_mj74:auto_generated.datab[42]
datab[43] => mult_add_mj74:auto_generated.datab[43]
datab[44] => mult_add_mj74:auto_generated.datab[44]
datab[45] => mult_add_mj74:auto_generated.datab[45]
datab[46] => mult_add_mj74:auto_generated.datab[46]
datab[47] => mult_add_mj74:auto_generated.datab[47]
datab[48] => mult_add_mj74:auto_generated.datab[48]
datab[49] => mult_add_mj74:auto_generated.datab[49]
datab[50] => mult_add_mj74:auto_generated.datab[50]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_mj74:auto_generated.result[0]
result[1] <= mult_add_mj74:auto_generated.result[1]
result[2] <= mult_add_mj74:auto_generated.result[2]
result[3] <= mult_add_mj74:auto_generated.result[3]
result[4] <= mult_add_mj74:auto_generated.result[4]
result[5] <= mult_add_mj74:auto_generated.result[5]
result[6] <= mult_add_mj74:auto_generated.result[6]
result[7] <= mult_add_mj74:auto_generated.result[7]
result[8] <= mult_add_mj74:auto_generated.result[8]
result[9] <= mult_add_mj74:auto_generated.result[9]
result[10] <= mult_add_mj74:auto_generated.result[10]
result[11] <= mult_add_mj74:auto_generated.result[11]
result[12] <= mult_add_mj74:auto_generated.result[12]
result[13] <= mult_add_mj74:auto_generated.result[13]
result[14] <= mult_add_mj74:auto_generated.result[14]
result[15] <= mult_add_mj74:auto_generated.result[15]
result[16] <= mult_add_mj74:auto_generated.result[16]
result[17] <= mult_add_mj74:auto_generated.result[17]
result[18] <= mult_add_mj74:auto_generated.result[18]
result[19] <= mult_add_mj74:auto_generated.result[19]
result[20] <= mult_add_mj74:auto_generated.result[20]
result[21] <= mult_add_mj74:auto_generated.result[21]
result[22] <= mult_add_mj74:auto_generated.result[22]
result[23] <= mult_add_mj74:auto_generated.result[23]
result[24] <= mult_add_mj74:auto_generated.result[24]
result[25] <= mult_add_mj74:auto_generated.result[25]
result[26] <= mult_add_mj74:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated
aclr0 => ded_mult_ag91:ded_mult1.aclr[0]
aclr0 => ded_mult_ag91:ded_mult2.aclr[0]
aclr0 => ded_mult_ag91:ded_mult3.aclr[0]
aclr0 => dffe8a[26].IN0
clock0 => ded_mult_ag91:ded_mult1.clock[0]
clock0 => ded_mult_ag91:ded_mult2.clock[0]
clock0 => ded_mult_ag91:ded_mult3.clock[0]
clock0 => dffe8a[26].CLK
clock0 => dffe8a[25].CLK
clock0 => dffe8a[24].CLK
clock0 => dffe8a[23].CLK
clock0 => dffe8a[22].CLK
clock0 => dffe8a[21].CLK
clock0 => dffe8a[20].CLK
clock0 => dffe8a[19].CLK
clock0 => dffe8a[18].CLK
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_ag91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ag91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ag91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ag91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ag91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ag91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ag91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ag91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ag91:ded_mult2.dataa[0]
dataa[9] => ded_mult_ag91:ded_mult2.dataa[1]
dataa[10] => ded_mult_ag91:ded_mult2.dataa[2]
dataa[11] => ded_mult_ag91:ded_mult2.dataa[3]
dataa[12] => ded_mult_ag91:ded_mult2.dataa[4]
dataa[13] => ded_mult_ag91:ded_mult2.dataa[5]
dataa[14] => ded_mult_ag91:ded_mult2.dataa[6]
dataa[15] => ded_mult_ag91:ded_mult2.dataa[7]
dataa[16] => ded_mult_ag91:ded_mult3.dataa[0]
dataa[17] => ded_mult_ag91:ded_mult3.dataa[1]
dataa[18] => ded_mult_ag91:ded_mult3.dataa[2]
dataa[19] => ded_mult_ag91:ded_mult3.dataa[3]
dataa[20] => ded_mult_ag91:ded_mult3.dataa[4]
dataa[21] => ded_mult_ag91:ded_mult3.dataa[5]
dataa[22] => ded_mult_ag91:ded_mult3.dataa[6]
dataa[23] => ded_mult_ag91:ded_mult3.dataa[7]
datab[0] => ded_mult_ag91:ded_mult1.datab[0]
datab[1] => ded_mult_ag91:ded_mult1.datab[1]
datab[2] => ded_mult_ag91:ded_mult1.datab[2]
datab[3] => ded_mult_ag91:ded_mult1.datab[3]
datab[4] => ded_mult_ag91:ded_mult1.datab[4]
datab[5] => ded_mult_ag91:ded_mult1.datab[5]
datab[6] => ded_mult_ag91:ded_mult1.datab[6]
datab[7] => ded_mult_ag91:ded_mult1.datab[7]
datab[8] => ded_mult_ag91:ded_mult1.datab[8]
datab[9] => ded_mult_ag91:ded_mult1.datab[9]
datab[10] => ded_mult_ag91:ded_mult1.datab[10]
datab[11] => ded_mult_ag91:ded_mult1.datab[11]
datab[12] => ded_mult_ag91:ded_mult1.datab[12]
datab[13] => ded_mult_ag91:ded_mult1.datab[13]
datab[14] => ded_mult_ag91:ded_mult1.datab[14]
datab[15] => ded_mult_ag91:ded_mult1.datab[15]
datab[16] => ded_mult_ag91:ded_mult1.datab[16]
datab[17] => ded_mult_ag91:ded_mult2.datab[0]
datab[18] => ded_mult_ag91:ded_mult2.datab[1]
datab[19] => ded_mult_ag91:ded_mult2.datab[2]
datab[20] => ded_mult_ag91:ded_mult2.datab[3]
datab[21] => ded_mult_ag91:ded_mult2.datab[4]
datab[22] => ded_mult_ag91:ded_mult2.datab[5]
datab[23] => ded_mult_ag91:ded_mult2.datab[6]
datab[24] => ded_mult_ag91:ded_mult2.datab[7]
datab[25] => ded_mult_ag91:ded_mult2.datab[8]
datab[26] => ded_mult_ag91:ded_mult2.datab[9]
datab[27] => ded_mult_ag91:ded_mult2.datab[10]
datab[28] => ded_mult_ag91:ded_mult2.datab[11]
datab[29] => ded_mult_ag91:ded_mult2.datab[12]
datab[30] => ded_mult_ag91:ded_mult2.datab[13]
datab[31] => ded_mult_ag91:ded_mult2.datab[14]
datab[32] => ded_mult_ag91:ded_mult2.datab[15]
datab[33] => ded_mult_ag91:ded_mult2.datab[16]
datab[34] => ded_mult_ag91:ded_mult3.datab[0]
datab[35] => ded_mult_ag91:ded_mult3.datab[1]
datab[36] => ded_mult_ag91:ded_mult3.datab[2]
datab[37] => ded_mult_ag91:ded_mult3.datab[3]
datab[38] => ded_mult_ag91:ded_mult3.datab[4]
datab[39] => ded_mult_ag91:ded_mult3.datab[5]
datab[40] => ded_mult_ag91:ded_mult3.datab[6]
datab[41] => ded_mult_ag91:ded_mult3.datab[7]
datab[42] => ded_mult_ag91:ded_mult3.datab[8]
datab[43] => ded_mult_ag91:ded_mult3.datab[9]
datab[44] => ded_mult_ag91:ded_mult3.datab[10]
datab[45] => ded_mult_ag91:ded_mult3.datab[11]
datab[46] => ded_mult_ag91:ded_mult3.datab[12]
datab[47] => ded_mult_ag91:ded_mult3.datab[13]
datab[48] => ded_mult_ag91:ded_mult3.datab[14]
datab[49] => ded_mult_ag91:ded_mult3.datab[15]
datab[50] => ded_mult_ag91:ded_mult3.datab[16]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe8a[26].DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u2
aclr0 => aclr0.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire2[0].IN1
dataa_0[1] => sub_wire2[1].IN1
dataa_0[2] => sub_wire2[2].IN1
dataa_0[3] => sub_wire2[3].IN1
dataa_0[4] => sub_wire2[4].IN1
dataa_0[5] => sub_wire2[5].IN1
dataa_0[6] => sub_wire2[6].IN1
dataa_0[7] => sub_wire2[7].IN1
dataa_1[0] => sub_wire2[8].IN1
dataa_1[1] => sub_wire2[9].IN1
dataa_1[2] => sub_wire2[10].IN1
dataa_1[3] => sub_wire2[11].IN1
dataa_1[4] => sub_wire2[12].IN1
dataa_1[5] => sub_wire2[13].IN1
dataa_1[6] => sub_wire2[14].IN1
dataa_1[7] => sub_wire2[15].IN1
dataa_2[0] => sub_wire2[16].IN1
dataa_2[1] => sub_wire2[17].IN1
dataa_2[2] => sub_wire2[18].IN1
dataa_2[3] => sub_wire2[19].IN1
dataa_2[4] => sub_wire2[20].IN1
dataa_2[5] => sub_wire2[21].IN1
dataa_2[6] => sub_wire2[22].IN1
dataa_2[7] => sub_wire2[23].IN1
datab_0[0] => sub_wire6[0].IN1
datab_0[1] => sub_wire6[1].IN1
datab_0[2] => sub_wire6[2].IN1
datab_0[3] => sub_wire6[3].IN1
datab_0[4] => sub_wire6[4].IN1
datab_0[5] => sub_wire6[5].IN1
datab_0[6] => sub_wire6[6].IN1
datab_0[7] => sub_wire6[7].IN1
datab_0[8] => sub_wire6[8].IN1
datab_0[9] => sub_wire6[9].IN1
datab_0[10] => sub_wire6[10].IN1
datab_0[11] => sub_wire6[11].IN1
datab_0[12] => sub_wire6[12].IN1
datab_0[13] => sub_wire6[13].IN1
datab_0[14] => sub_wire6[14].IN1
datab_0[15] => sub_wire6[15].IN1
datab_0[16] => sub_wire6[16].IN1
datab_1[0] => sub_wire6[17].IN1
datab_1[1] => sub_wire6[18].IN1
datab_1[2] => sub_wire6[19].IN1
datab_1[3] => sub_wire6[20].IN1
datab_1[4] => sub_wire6[21].IN1
datab_1[5] => sub_wire6[22].IN1
datab_1[6] => sub_wire6[23].IN1
datab_1[7] => sub_wire6[24].IN1
datab_1[8] => sub_wire6[25].IN1
datab_1[9] => sub_wire6[26].IN1
datab_1[10] => sub_wire6[27].IN1
datab_1[11] => sub_wire6[28].IN1
datab_1[12] => sub_wire6[29].IN1
datab_1[13] => sub_wire6[30].IN1
datab_1[14] => sub_wire6[31].IN1
datab_1[15] => sub_wire6[32].IN1
datab_1[16] => sub_wire6[33].IN1
datab_2[0] => sub_wire6[34].IN1
datab_2[1] => sub_wire6[35].IN1
datab_2[2] => sub_wire6[36].IN1
datab_2[3] => sub_wire6[37].IN1
datab_2[4] => sub_wire6[38].IN1
datab_2[5] => sub_wire6[39].IN1
datab_2[6] => sub_wire6[40].IN1
datab_2[7] => sub_wire6[41].IN1
datab_2[8] => sub_wire6[42].IN1
datab_2[9] => sub_wire6[43].IN1
datab_2[10] => sub_wire6[44].IN1
datab_2[11] => sub_wire6[45].IN1
datab_2[12] => sub_wire6[46].IN1
datab_2[13] => sub_wire6[47].IN1
datab_2[14] => sub_wire6[48].IN1
datab_2[15] => sub_wire6[49].IN1
datab_2[16] => sub_wire6[50].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result
result[24] <= altmult_add:ALTMULT_ADD_component.result
result[25] <= altmult_add:ALTMULT_ADD_component.result
result[26] <= altmult_add:ALTMULT_ADD_component.result


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => mult_add_mj74:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_mj74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_mj74:auto_generated.dataa[0]
dataa[1] => mult_add_mj74:auto_generated.dataa[1]
dataa[2] => mult_add_mj74:auto_generated.dataa[2]
dataa[3] => mult_add_mj74:auto_generated.dataa[3]
dataa[4] => mult_add_mj74:auto_generated.dataa[4]
dataa[5] => mult_add_mj74:auto_generated.dataa[5]
dataa[6] => mult_add_mj74:auto_generated.dataa[6]
dataa[7] => mult_add_mj74:auto_generated.dataa[7]
dataa[8] => mult_add_mj74:auto_generated.dataa[8]
dataa[9] => mult_add_mj74:auto_generated.dataa[9]
dataa[10] => mult_add_mj74:auto_generated.dataa[10]
dataa[11] => mult_add_mj74:auto_generated.dataa[11]
dataa[12] => mult_add_mj74:auto_generated.dataa[12]
dataa[13] => mult_add_mj74:auto_generated.dataa[13]
dataa[14] => mult_add_mj74:auto_generated.dataa[14]
dataa[15] => mult_add_mj74:auto_generated.dataa[15]
dataa[16] => mult_add_mj74:auto_generated.dataa[16]
dataa[17] => mult_add_mj74:auto_generated.dataa[17]
dataa[18] => mult_add_mj74:auto_generated.dataa[18]
dataa[19] => mult_add_mj74:auto_generated.dataa[19]
dataa[20] => mult_add_mj74:auto_generated.dataa[20]
dataa[21] => mult_add_mj74:auto_generated.dataa[21]
dataa[22] => mult_add_mj74:auto_generated.dataa[22]
dataa[23] => mult_add_mj74:auto_generated.dataa[23]
datab[0] => mult_add_mj74:auto_generated.datab[0]
datab[1] => mult_add_mj74:auto_generated.datab[1]
datab[2] => mult_add_mj74:auto_generated.datab[2]
datab[3] => mult_add_mj74:auto_generated.datab[3]
datab[4] => mult_add_mj74:auto_generated.datab[4]
datab[5] => mult_add_mj74:auto_generated.datab[5]
datab[6] => mult_add_mj74:auto_generated.datab[6]
datab[7] => mult_add_mj74:auto_generated.datab[7]
datab[8] => mult_add_mj74:auto_generated.datab[8]
datab[9] => mult_add_mj74:auto_generated.datab[9]
datab[10] => mult_add_mj74:auto_generated.datab[10]
datab[11] => mult_add_mj74:auto_generated.datab[11]
datab[12] => mult_add_mj74:auto_generated.datab[12]
datab[13] => mult_add_mj74:auto_generated.datab[13]
datab[14] => mult_add_mj74:auto_generated.datab[14]
datab[15] => mult_add_mj74:auto_generated.datab[15]
datab[16] => mult_add_mj74:auto_generated.datab[16]
datab[17] => mult_add_mj74:auto_generated.datab[17]
datab[18] => mult_add_mj74:auto_generated.datab[18]
datab[19] => mult_add_mj74:auto_generated.datab[19]
datab[20] => mult_add_mj74:auto_generated.datab[20]
datab[21] => mult_add_mj74:auto_generated.datab[21]
datab[22] => mult_add_mj74:auto_generated.datab[22]
datab[23] => mult_add_mj74:auto_generated.datab[23]
datab[24] => mult_add_mj74:auto_generated.datab[24]
datab[25] => mult_add_mj74:auto_generated.datab[25]
datab[26] => mult_add_mj74:auto_generated.datab[26]
datab[27] => mult_add_mj74:auto_generated.datab[27]
datab[28] => mult_add_mj74:auto_generated.datab[28]
datab[29] => mult_add_mj74:auto_generated.datab[29]
datab[30] => mult_add_mj74:auto_generated.datab[30]
datab[31] => mult_add_mj74:auto_generated.datab[31]
datab[32] => mult_add_mj74:auto_generated.datab[32]
datab[33] => mult_add_mj74:auto_generated.datab[33]
datab[34] => mult_add_mj74:auto_generated.datab[34]
datab[35] => mult_add_mj74:auto_generated.datab[35]
datab[36] => mult_add_mj74:auto_generated.datab[36]
datab[37] => mult_add_mj74:auto_generated.datab[37]
datab[38] => mult_add_mj74:auto_generated.datab[38]
datab[39] => mult_add_mj74:auto_generated.datab[39]
datab[40] => mult_add_mj74:auto_generated.datab[40]
datab[41] => mult_add_mj74:auto_generated.datab[41]
datab[42] => mult_add_mj74:auto_generated.datab[42]
datab[43] => mult_add_mj74:auto_generated.datab[43]
datab[44] => mult_add_mj74:auto_generated.datab[44]
datab[45] => mult_add_mj74:auto_generated.datab[45]
datab[46] => mult_add_mj74:auto_generated.datab[46]
datab[47] => mult_add_mj74:auto_generated.datab[47]
datab[48] => mult_add_mj74:auto_generated.datab[48]
datab[49] => mult_add_mj74:auto_generated.datab[49]
datab[50] => mult_add_mj74:auto_generated.datab[50]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_mj74:auto_generated.result[0]
result[1] <= mult_add_mj74:auto_generated.result[1]
result[2] <= mult_add_mj74:auto_generated.result[2]
result[3] <= mult_add_mj74:auto_generated.result[3]
result[4] <= mult_add_mj74:auto_generated.result[4]
result[5] <= mult_add_mj74:auto_generated.result[5]
result[6] <= mult_add_mj74:auto_generated.result[6]
result[7] <= mult_add_mj74:auto_generated.result[7]
result[8] <= mult_add_mj74:auto_generated.result[8]
result[9] <= mult_add_mj74:auto_generated.result[9]
result[10] <= mult_add_mj74:auto_generated.result[10]
result[11] <= mult_add_mj74:auto_generated.result[11]
result[12] <= mult_add_mj74:auto_generated.result[12]
result[13] <= mult_add_mj74:auto_generated.result[13]
result[14] <= mult_add_mj74:auto_generated.result[14]
result[15] <= mult_add_mj74:auto_generated.result[15]
result[16] <= mult_add_mj74:auto_generated.result[16]
result[17] <= mult_add_mj74:auto_generated.result[17]
result[18] <= mult_add_mj74:auto_generated.result[18]
result[19] <= mult_add_mj74:auto_generated.result[19]
result[20] <= mult_add_mj74:auto_generated.result[20]
result[21] <= mult_add_mj74:auto_generated.result[21]
result[22] <= mult_add_mj74:auto_generated.result[22]
result[23] <= mult_add_mj74:auto_generated.result[23]
result[24] <= mult_add_mj74:auto_generated.result[24]
result[25] <= mult_add_mj74:auto_generated.result[25]
result[26] <= mult_add_mj74:auto_generated.result[26]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scaninb[16] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[16] <= scanoutb[16].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated
aclr0 => ded_mult_ag91:ded_mult1.aclr[0]
aclr0 => ded_mult_ag91:ded_mult2.aclr[0]
aclr0 => ded_mult_ag91:ded_mult3.aclr[0]
aclr0 => dffe8a[26].IN0
clock0 => ded_mult_ag91:ded_mult1.clock[0]
clock0 => ded_mult_ag91:ded_mult2.clock[0]
clock0 => ded_mult_ag91:ded_mult3.clock[0]
clock0 => dffe8a[26].CLK
clock0 => dffe8a[25].CLK
clock0 => dffe8a[24].CLK
clock0 => dffe8a[23].CLK
clock0 => dffe8a[22].CLK
clock0 => dffe8a[21].CLK
clock0 => dffe8a[20].CLK
clock0 => dffe8a[19].CLK
clock0 => dffe8a[18].CLK
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_ag91:ded_mult1.dataa[0]
dataa[1] => ded_mult_ag91:ded_mult1.dataa[1]
dataa[2] => ded_mult_ag91:ded_mult1.dataa[2]
dataa[3] => ded_mult_ag91:ded_mult1.dataa[3]
dataa[4] => ded_mult_ag91:ded_mult1.dataa[4]
dataa[5] => ded_mult_ag91:ded_mult1.dataa[5]
dataa[6] => ded_mult_ag91:ded_mult1.dataa[6]
dataa[7] => ded_mult_ag91:ded_mult1.dataa[7]
dataa[8] => ded_mult_ag91:ded_mult2.dataa[0]
dataa[9] => ded_mult_ag91:ded_mult2.dataa[1]
dataa[10] => ded_mult_ag91:ded_mult2.dataa[2]
dataa[11] => ded_mult_ag91:ded_mult2.dataa[3]
dataa[12] => ded_mult_ag91:ded_mult2.dataa[4]
dataa[13] => ded_mult_ag91:ded_mult2.dataa[5]
dataa[14] => ded_mult_ag91:ded_mult2.dataa[6]
dataa[15] => ded_mult_ag91:ded_mult2.dataa[7]
dataa[16] => ded_mult_ag91:ded_mult3.dataa[0]
dataa[17] => ded_mult_ag91:ded_mult3.dataa[1]
dataa[18] => ded_mult_ag91:ded_mult3.dataa[2]
dataa[19] => ded_mult_ag91:ded_mult3.dataa[3]
dataa[20] => ded_mult_ag91:ded_mult3.dataa[4]
dataa[21] => ded_mult_ag91:ded_mult3.dataa[5]
dataa[22] => ded_mult_ag91:ded_mult3.dataa[6]
dataa[23] => ded_mult_ag91:ded_mult3.dataa[7]
datab[0] => ded_mult_ag91:ded_mult1.datab[0]
datab[1] => ded_mult_ag91:ded_mult1.datab[1]
datab[2] => ded_mult_ag91:ded_mult1.datab[2]
datab[3] => ded_mult_ag91:ded_mult1.datab[3]
datab[4] => ded_mult_ag91:ded_mult1.datab[4]
datab[5] => ded_mult_ag91:ded_mult1.datab[5]
datab[6] => ded_mult_ag91:ded_mult1.datab[6]
datab[7] => ded_mult_ag91:ded_mult1.datab[7]
datab[8] => ded_mult_ag91:ded_mult1.datab[8]
datab[9] => ded_mult_ag91:ded_mult1.datab[9]
datab[10] => ded_mult_ag91:ded_mult1.datab[10]
datab[11] => ded_mult_ag91:ded_mult1.datab[11]
datab[12] => ded_mult_ag91:ded_mult1.datab[12]
datab[13] => ded_mult_ag91:ded_mult1.datab[13]
datab[14] => ded_mult_ag91:ded_mult1.datab[14]
datab[15] => ded_mult_ag91:ded_mult1.datab[15]
datab[16] => ded_mult_ag91:ded_mult1.datab[16]
datab[17] => ded_mult_ag91:ded_mult2.datab[0]
datab[18] => ded_mult_ag91:ded_mult2.datab[1]
datab[19] => ded_mult_ag91:ded_mult2.datab[2]
datab[20] => ded_mult_ag91:ded_mult2.datab[3]
datab[21] => ded_mult_ag91:ded_mult2.datab[4]
datab[22] => ded_mult_ag91:ded_mult2.datab[5]
datab[23] => ded_mult_ag91:ded_mult2.datab[6]
datab[24] => ded_mult_ag91:ded_mult2.datab[7]
datab[25] => ded_mult_ag91:ded_mult2.datab[8]
datab[26] => ded_mult_ag91:ded_mult2.datab[9]
datab[27] => ded_mult_ag91:ded_mult2.datab[10]
datab[28] => ded_mult_ag91:ded_mult2.datab[11]
datab[29] => ded_mult_ag91:ded_mult2.datab[12]
datab[30] => ded_mult_ag91:ded_mult2.datab[13]
datab[31] => ded_mult_ag91:ded_mult2.datab[14]
datab[32] => ded_mult_ag91:ded_mult2.datab[15]
datab[33] => ded_mult_ag91:ded_mult2.datab[16]
datab[34] => ded_mult_ag91:ded_mult3.datab[0]
datab[35] => ded_mult_ag91:ded_mult3.datab[1]
datab[36] => ded_mult_ag91:ded_mult3.datab[2]
datab[37] => ded_mult_ag91:ded_mult3.datab[3]
datab[38] => ded_mult_ag91:ded_mult3.datab[4]
datab[39] => ded_mult_ag91:ded_mult3.datab[5]
datab[40] => ded_mult_ag91:ded_mult3.datab[6]
datab[41] => ded_mult_ag91:ded_mult3.datab[7]
datab[42] => ded_mult_ag91:ded_mult3.datab[8]
datab[43] => ded_mult_ag91:ded_mult3.datab[9]
datab[44] => ded_mult_ag91:ded_mult3.datab[10]
datab[45] => ded_mult_ag91:ded_mult3.datab[11]
datab[46] => ded_mult_ag91:ded_mult3.datab[12]
datab[47] => ded_mult_ag91:ded_mult3.datab[13]
datab[48] => ded_mult_ag91:ded_mult3.datab[14]
datab[49] => ded_mult_ag91:ded_mult3.datab[15]
datab[50] => ded_mult_ag91:ded_mult3.datab[16]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe8a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe8a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe8a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe8a[26].DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult1|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult2|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3
aclr[0] => mac_mult9.ACLR
aclr[0] => mac_out10.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
datab[12] => mac_mult9.DATAB12
datab[13] => mac_mult9.DATAB13
datab[14] => mac_mult9.DATAB14
datab[15] => mac_mult9.DATAB15
datab[16] => mac_mult9.DATAB16
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_b3c:pre_result.q[0]
result[1] <= dffpipe_b3c:pre_result.q[1]
result[2] <= dffpipe_b3c:pre_result.q[2]
result[3] <= dffpipe_b3c:pre_result.q[3]
result[4] <= dffpipe_b3c:pre_result.q[4]
result[5] <= dffpipe_b3c:pre_result.q[5]
result[6] <= dffpipe_b3c:pre_result.q[6]
result[7] <= dffpipe_b3c:pre_result.q[7]
result[8] <= dffpipe_b3c:pre_result.q[8]
result[9] <= dffpipe_b3c:pre_result.q[9]
result[10] <= dffpipe_b3c:pre_result.q[10]
result[11] <= dffpipe_b3c:pre_result.q[11]
result[12] <= dffpipe_b3c:pre_result.q[12]
result[13] <= dffpipe_b3c:pre_result.q[13]
result[14] <= dffpipe_b3c:pre_result.q[14]
result[15] <= dffpipe_b3c:pre_result.q[15]
result[16] <= dffpipe_b3c:pre_result.q[16]
result[17] <= dffpipe_b3c:pre_result.q[17]
result[18] <= dffpipe_b3c:pre_result.q[18]
result[19] <= dffpipe_b3c:pre_result.q[19]
result[20] <= dffpipe_b3c:pre_result.q[20]
result[21] <= dffpipe_b3c:pre_result.q[21]
result[22] <= dffpipe_b3c:pre_result.q[22]
result[23] <= dffpipe_b3c:pre_result.q[23]
result[24] <= dffpipe_b3c:pre_result.q[24]


|top|camera:u124|YCbCr2RGB:cnv|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_mj74:auto_generated|ded_mult_ag91:ded_mult3|dffpipe_b3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE


|top|camera:u124|camera_fifo:vdf1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
data[32] => data[32].IN1
data[33] => data[33].IN1
data[34] => data[34].IN1
rdreq => rdreq.IN1
sclr => sclr.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
full <= scfifo:scfifo_component.full
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q
q[12] <= scfifo:scfifo_component.q
q[13] <= scfifo:scfifo_component.q
q[14] <= scfifo:scfifo_component.q
q[15] <= scfifo:scfifo_component.q
q[16] <= scfifo:scfifo_component.q
q[17] <= scfifo:scfifo_component.q
q[18] <= scfifo:scfifo_component.q
q[19] <= scfifo:scfifo_component.q
q[20] <= scfifo:scfifo_component.q
q[21] <= scfifo:scfifo_component.q
q[22] <= scfifo:scfifo_component.q
q[23] <= scfifo:scfifo_component.q
q[24] <= scfifo:scfifo_component.q
q[25] <= scfifo:scfifo_component.q
q[26] <= scfifo:scfifo_component.q
q[27] <= scfifo:scfifo_component.q
q[28] <= scfifo:scfifo_component.q
q[29] <= scfifo:scfifo_component.q
q[30] <= scfifo:scfifo_component.q
q[31] <= scfifo:scfifo_component.q
q[32] <= scfifo:scfifo_component.q
q[33] <= scfifo:scfifo_component.q
q[34] <= scfifo:scfifo_component.q


|top|camera:u124|camera_fifo:vdf1|scfifo:scfifo_component
data[0] => scfifo_2e31:auto_generated.data[0]
data[1] => scfifo_2e31:auto_generated.data[1]
data[2] => scfifo_2e31:auto_generated.data[2]
data[3] => scfifo_2e31:auto_generated.data[3]
data[4] => scfifo_2e31:auto_generated.data[4]
data[5] => scfifo_2e31:auto_generated.data[5]
data[6] => scfifo_2e31:auto_generated.data[6]
data[7] => scfifo_2e31:auto_generated.data[7]
data[8] => scfifo_2e31:auto_generated.data[8]
data[9] => scfifo_2e31:auto_generated.data[9]
data[10] => scfifo_2e31:auto_generated.data[10]
data[11] => scfifo_2e31:auto_generated.data[11]
data[12] => scfifo_2e31:auto_generated.data[12]
data[13] => scfifo_2e31:auto_generated.data[13]
data[14] => scfifo_2e31:auto_generated.data[14]
data[15] => scfifo_2e31:auto_generated.data[15]
data[16] => scfifo_2e31:auto_generated.data[16]
data[17] => scfifo_2e31:auto_generated.data[17]
data[18] => scfifo_2e31:auto_generated.data[18]
data[19] => scfifo_2e31:auto_generated.data[19]
data[20] => scfifo_2e31:auto_generated.data[20]
data[21] => scfifo_2e31:auto_generated.data[21]
data[22] => scfifo_2e31:auto_generated.data[22]
data[23] => scfifo_2e31:auto_generated.data[23]
data[24] => scfifo_2e31:auto_generated.data[24]
data[25] => scfifo_2e31:auto_generated.data[25]
data[26] => scfifo_2e31:auto_generated.data[26]
data[27] => scfifo_2e31:auto_generated.data[27]
data[28] => scfifo_2e31:auto_generated.data[28]
data[29] => scfifo_2e31:auto_generated.data[29]
data[30] => scfifo_2e31:auto_generated.data[30]
data[31] => scfifo_2e31:auto_generated.data[31]
data[32] => scfifo_2e31:auto_generated.data[32]
data[33] => scfifo_2e31:auto_generated.data[33]
data[34] => scfifo_2e31:auto_generated.data[34]
q[0] <= scfifo_2e31:auto_generated.q[0]
q[1] <= scfifo_2e31:auto_generated.q[1]
q[2] <= scfifo_2e31:auto_generated.q[2]
q[3] <= scfifo_2e31:auto_generated.q[3]
q[4] <= scfifo_2e31:auto_generated.q[4]
q[5] <= scfifo_2e31:auto_generated.q[5]
q[6] <= scfifo_2e31:auto_generated.q[6]
q[7] <= scfifo_2e31:auto_generated.q[7]
q[8] <= scfifo_2e31:auto_generated.q[8]
q[9] <= scfifo_2e31:auto_generated.q[9]
q[10] <= scfifo_2e31:auto_generated.q[10]
q[11] <= scfifo_2e31:auto_generated.q[11]
q[12] <= scfifo_2e31:auto_generated.q[12]
q[13] <= scfifo_2e31:auto_generated.q[13]
q[14] <= scfifo_2e31:auto_generated.q[14]
q[15] <= scfifo_2e31:auto_generated.q[15]
q[16] <= scfifo_2e31:auto_generated.q[16]
q[17] <= scfifo_2e31:auto_generated.q[17]
q[18] <= scfifo_2e31:auto_generated.q[18]
q[19] <= scfifo_2e31:auto_generated.q[19]
q[20] <= scfifo_2e31:auto_generated.q[20]
q[21] <= scfifo_2e31:auto_generated.q[21]
q[22] <= scfifo_2e31:auto_generated.q[22]
q[23] <= scfifo_2e31:auto_generated.q[23]
q[24] <= scfifo_2e31:auto_generated.q[24]
q[25] <= scfifo_2e31:auto_generated.q[25]
q[26] <= scfifo_2e31:auto_generated.q[26]
q[27] <= scfifo_2e31:auto_generated.q[27]
q[28] <= scfifo_2e31:auto_generated.q[28]
q[29] <= scfifo_2e31:auto_generated.q[29]
q[30] <= scfifo_2e31:auto_generated.q[30]
q[31] <= scfifo_2e31:auto_generated.q[31]
q[32] <= scfifo_2e31:auto_generated.q[32]
q[33] <= scfifo_2e31:auto_generated.q[33]
q[34] <= scfifo_2e31:auto_generated.q[34]
wrreq => scfifo_2e31:auto_generated.wrreq
rdreq => scfifo_2e31:auto_generated.rdreq
clock => scfifo_2e31:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_2e31:auto_generated.sclr
empty <= scfifo_2e31:auto_generated.empty
full <= scfifo_2e31:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>


|top|camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated
clock => a_dpfifo_l531:dpfifo.clock
data[0] => a_dpfifo_l531:dpfifo.data[0]
data[1] => a_dpfifo_l531:dpfifo.data[1]
data[2] => a_dpfifo_l531:dpfifo.data[2]
data[3] => a_dpfifo_l531:dpfifo.data[3]
data[4] => a_dpfifo_l531:dpfifo.data[4]
data[5] => a_dpfifo_l531:dpfifo.data[5]
data[6] => a_dpfifo_l531:dpfifo.data[6]
data[7] => a_dpfifo_l531:dpfifo.data[7]
data[8] => a_dpfifo_l531:dpfifo.data[8]
data[9] => a_dpfifo_l531:dpfifo.data[9]
data[10] => a_dpfifo_l531:dpfifo.data[10]
data[11] => a_dpfifo_l531:dpfifo.data[11]
data[12] => a_dpfifo_l531:dpfifo.data[12]
data[13] => a_dpfifo_l531:dpfifo.data[13]
data[14] => a_dpfifo_l531:dpfifo.data[14]
data[15] => a_dpfifo_l531:dpfifo.data[15]
data[16] => a_dpfifo_l531:dpfifo.data[16]
data[17] => a_dpfifo_l531:dpfifo.data[17]
data[18] => a_dpfifo_l531:dpfifo.data[18]
data[19] => a_dpfifo_l531:dpfifo.data[19]
data[20] => a_dpfifo_l531:dpfifo.data[20]
data[21] => a_dpfifo_l531:dpfifo.data[21]
data[22] => a_dpfifo_l531:dpfifo.data[22]
data[23] => a_dpfifo_l531:dpfifo.data[23]
data[24] => a_dpfifo_l531:dpfifo.data[24]
data[25] => a_dpfifo_l531:dpfifo.data[25]
data[26] => a_dpfifo_l531:dpfifo.data[26]
data[27] => a_dpfifo_l531:dpfifo.data[27]
data[28] => a_dpfifo_l531:dpfifo.data[28]
data[29] => a_dpfifo_l531:dpfifo.data[29]
data[30] => a_dpfifo_l531:dpfifo.data[30]
data[31] => a_dpfifo_l531:dpfifo.data[31]
data[32] => a_dpfifo_l531:dpfifo.data[32]
data[33] => a_dpfifo_l531:dpfifo.data[33]
data[34] => a_dpfifo_l531:dpfifo.data[34]
empty <= a_dpfifo_l531:dpfifo.empty
full <= a_dpfifo_l531:dpfifo.full
q[0] <= a_dpfifo_l531:dpfifo.q[0]
q[1] <= a_dpfifo_l531:dpfifo.q[1]
q[2] <= a_dpfifo_l531:dpfifo.q[2]
q[3] <= a_dpfifo_l531:dpfifo.q[3]
q[4] <= a_dpfifo_l531:dpfifo.q[4]
q[5] <= a_dpfifo_l531:dpfifo.q[5]
q[6] <= a_dpfifo_l531:dpfifo.q[6]
q[7] <= a_dpfifo_l531:dpfifo.q[7]
q[8] <= a_dpfifo_l531:dpfifo.q[8]
q[9] <= a_dpfifo_l531:dpfifo.q[9]
q[10] <= a_dpfifo_l531:dpfifo.q[10]
q[11] <= a_dpfifo_l531:dpfifo.q[11]
q[12] <= a_dpfifo_l531:dpfifo.q[12]
q[13] <= a_dpfifo_l531:dpfifo.q[13]
q[14] <= a_dpfifo_l531:dpfifo.q[14]
q[15] <= a_dpfifo_l531:dpfifo.q[15]
q[16] <= a_dpfifo_l531:dpfifo.q[16]
q[17] <= a_dpfifo_l531:dpfifo.q[17]
q[18] <= a_dpfifo_l531:dpfifo.q[18]
q[19] <= a_dpfifo_l531:dpfifo.q[19]
q[20] <= a_dpfifo_l531:dpfifo.q[20]
q[21] <= a_dpfifo_l531:dpfifo.q[21]
q[22] <= a_dpfifo_l531:dpfifo.q[22]
q[23] <= a_dpfifo_l531:dpfifo.q[23]
q[24] <= a_dpfifo_l531:dpfifo.q[24]
q[25] <= a_dpfifo_l531:dpfifo.q[25]
q[26] <= a_dpfifo_l531:dpfifo.q[26]
q[27] <= a_dpfifo_l531:dpfifo.q[27]
q[28] <= a_dpfifo_l531:dpfifo.q[28]
q[29] <= a_dpfifo_l531:dpfifo.q[29]
q[30] <= a_dpfifo_l531:dpfifo.q[30]
q[31] <= a_dpfifo_l531:dpfifo.q[31]
q[32] <= a_dpfifo_l531:dpfifo.q[32]
q[33] <= a_dpfifo_l531:dpfifo.q[33]
q[34] <= a_dpfifo_l531:dpfifo.q[34]
rdreq => a_dpfifo_l531:dpfifo.rreq
sclr => a_dpfifo_l531:dpfifo.sclr
wrreq => a_dpfifo_l531:dpfifo.wreq


|top|camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo
clock => a_fefifo_c6e:fifo_state.clock
clock => dpram_0411:FIFOram.inclock
clock => dpram_0411:FIFOram.outclock
clock => cntr_1ob:rd_ptr_count.clock
clock => cntr_1ob:wr_ptr.clock
data[0] => dpram_0411:FIFOram.data[0]
data[1] => dpram_0411:FIFOram.data[1]
data[2] => dpram_0411:FIFOram.data[2]
data[3] => dpram_0411:FIFOram.data[3]
data[4] => dpram_0411:FIFOram.data[4]
data[5] => dpram_0411:FIFOram.data[5]
data[6] => dpram_0411:FIFOram.data[6]
data[7] => dpram_0411:FIFOram.data[7]
data[8] => dpram_0411:FIFOram.data[8]
data[9] => dpram_0411:FIFOram.data[9]
data[10] => dpram_0411:FIFOram.data[10]
data[11] => dpram_0411:FIFOram.data[11]
data[12] => dpram_0411:FIFOram.data[12]
data[13] => dpram_0411:FIFOram.data[13]
data[14] => dpram_0411:FIFOram.data[14]
data[15] => dpram_0411:FIFOram.data[15]
data[16] => dpram_0411:FIFOram.data[16]
data[17] => dpram_0411:FIFOram.data[17]
data[18] => dpram_0411:FIFOram.data[18]
data[19] => dpram_0411:FIFOram.data[19]
data[20] => dpram_0411:FIFOram.data[20]
data[21] => dpram_0411:FIFOram.data[21]
data[22] => dpram_0411:FIFOram.data[22]
data[23] => dpram_0411:FIFOram.data[23]
data[24] => dpram_0411:FIFOram.data[24]
data[25] => dpram_0411:FIFOram.data[25]
data[26] => dpram_0411:FIFOram.data[26]
data[27] => dpram_0411:FIFOram.data[27]
data[28] => dpram_0411:FIFOram.data[28]
data[29] => dpram_0411:FIFOram.data[29]
data[30] => dpram_0411:FIFOram.data[30]
data[31] => dpram_0411:FIFOram.data[31]
data[32] => dpram_0411:FIFOram.data[32]
data[33] => dpram_0411:FIFOram.data[33]
data[34] => dpram_0411:FIFOram.data[34]
empty <= a_fefifo_c6e:fifo_state.empty
full <= a_fefifo_c6e:fifo_state.full
q[0] <= dpram_0411:FIFOram.q[0]
q[1] <= dpram_0411:FIFOram.q[1]
q[2] <= dpram_0411:FIFOram.q[2]
q[3] <= dpram_0411:FIFOram.q[3]
q[4] <= dpram_0411:FIFOram.q[4]
q[5] <= dpram_0411:FIFOram.q[5]
q[6] <= dpram_0411:FIFOram.q[6]
q[7] <= dpram_0411:FIFOram.q[7]
q[8] <= dpram_0411:FIFOram.q[8]
q[9] <= dpram_0411:FIFOram.q[9]
q[10] <= dpram_0411:FIFOram.q[10]
q[11] <= dpram_0411:FIFOram.q[11]
q[12] <= dpram_0411:FIFOram.q[12]
q[13] <= dpram_0411:FIFOram.q[13]
q[14] <= dpram_0411:FIFOram.q[14]
q[15] <= dpram_0411:FIFOram.q[15]
q[16] <= dpram_0411:FIFOram.q[16]
q[17] <= dpram_0411:FIFOram.q[17]
q[18] <= dpram_0411:FIFOram.q[18]
q[19] <= dpram_0411:FIFOram.q[19]
q[20] <= dpram_0411:FIFOram.q[20]
q[21] <= dpram_0411:FIFOram.q[21]
q[22] <= dpram_0411:FIFOram.q[22]
q[23] <= dpram_0411:FIFOram.q[23]
q[24] <= dpram_0411:FIFOram.q[24]
q[25] <= dpram_0411:FIFOram.q[25]
q[26] <= dpram_0411:FIFOram.q[26]
q[27] <= dpram_0411:FIFOram.q[27]
q[28] <= dpram_0411:FIFOram.q[28]
q[29] <= dpram_0411:FIFOram.q[29]
q[30] <= dpram_0411:FIFOram.q[30]
q[31] <= dpram_0411:FIFOram.q[31]
q[32] <= dpram_0411:FIFOram.q[32]
q[33] <= dpram_0411:FIFOram.q[33]
q[34] <= dpram_0411:FIFOram.q[34]
rreq => a_fefifo_c6e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_c6e:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_1ob:rd_ptr_count.sclr
sclr => cntr_1ob:wr_ptr.sclr
wreq => a_fefifo_c6e:fifo_state.wreq
wreq => valid_wreq.IN0


|top|camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_do7:count_usedw.aclr
clock => cntr_do7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_do7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|top|camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|a_fefifo_c6e:fifo_state|cntr_do7:count_usedw
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB


|top|camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram
data[0] => altsyncram_u3k1:altsyncram1.data_a[0]
data[1] => altsyncram_u3k1:altsyncram1.data_a[1]
data[2] => altsyncram_u3k1:altsyncram1.data_a[2]
data[3] => altsyncram_u3k1:altsyncram1.data_a[3]
data[4] => altsyncram_u3k1:altsyncram1.data_a[4]
data[5] => altsyncram_u3k1:altsyncram1.data_a[5]
data[6] => altsyncram_u3k1:altsyncram1.data_a[6]
data[7] => altsyncram_u3k1:altsyncram1.data_a[7]
data[8] => altsyncram_u3k1:altsyncram1.data_a[8]
data[9] => altsyncram_u3k1:altsyncram1.data_a[9]
data[10] => altsyncram_u3k1:altsyncram1.data_a[10]
data[11] => altsyncram_u3k1:altsyncram1.data_a[11]
data[12] => altsyncram_u3k1:altsyncram1.data_a[12]
data[13] => altsyncram_u3k1:altsyncram1.data_a[13]
data[14] => altsyncram_u3k1:altsyncram1.data_a[14]
data[15] => altsyncram_u3k1:altsyncram1.data_a[15]
data[16] => altsyncram_u3k1:altsyncram1.data_a[16]
data[17] => altsyncram_u3k1:altsyncram1.data_a[17]
data[18] => altsyncram_u3k1:altsyncram1.data_a[18]
data[19] => altsyncram_u3k1:altsyncram1.data_a[19]
data[20] => altsyncram_u3k1:altsyncram1.data_a[20]
data[21] => altsyncram_u3k1:altsyncram1.data_a[21]
data[22] => altsyncram_u3k1:altsyncram1.data_a[22]
data[23] => altsyncram_u3k1:altsyncram1.data_a[23]
data[24] => altsyncram_u3k1:altsyncram1.data_a[24]
data[25] => altsyncram_u3k1:altsyncram1.data_a[25]
data[26] => altsyncram_u3k1:altsyncram1.data_a[26]
data[27] => altsyncram_u3k1:altsyncram1.data_a[27]
data[28] => altsyncram_u3k1:altsyncram1.data_a[28]
data[29] => altsyncram_u3k1:altsyncram1.data_a[29]
data[30] => altsyncram_u3k1:altsyncram1.data_a[30]
data[31] => altsyncram_u3k1:altsyncram1.data_a[31]
data[32] => altsyncram_u3k1:altsyncram1.data_a[32]
data[33] => altsyncram_u3k1:altsyncram1.data_a[33]
data[34] => altsyncram_u3k1:altsyncram1.data_a[34]
inclock => altsyncram_u3k1:altsyncram1.clock0
outclock => altsyncram_u3k1:altsyncram1.clock1
outclocken => altsyncram_u3k1:altsyncram1.clocken1
q[0] <= altsyncram_u3k1:altsyncram1.q_b[0]
q[1] <= altsyncram_u3k1:altsyncram1.q_b[1]
q[2] <= altsyncram_u3k1:altsyncram1.q_b[2]
q[3] <= altsyncram_u3k1:altsyncram1.q_b[3]
q[4] <= altsyncram_u3k1:altsyncram1.q_b[4]
q[5] <= altsyncram_u3k1:altsyncram1.q_b[5]
q[6] <= altsyncram_u3k1:altsyncram1.q_b[6]
q[7] <= altsyncram_u3k1:altsyncram1.q_b[7]
q[8] <= altsyncram_u3k1:altsyncram1.q_b[8]
q[9] <= altsyncram_u3k1:altsyncram1.q_b[9]
q[10] <= altsyncram_u3k1:altsyncram1.q_b[10]
q[11] <= altsyncram_u3k1:altsyncram1.q_b[11]
q[12] <= altsyncram_u3k1:altsyncram1.q_b[12]
q[13] <= altsyncram_u3k1:altsyncram1.q_b[13]
q[14] <= altsyncram_u3k1:altsyncram1.q_b[14]
q[15] <= altsyncram_u3k1:altsyncram1.q_b[15]
q[16] <= altsyncram_u3k1:altsyncram1.q_b[16]
q[17] <= altsyncram_u3k1:altsyncram1.q_b[17]
q[18] <= altsyncram_u3k1:altsyncram1.q_b[18]
q[19] <= altsyncram_u3k1:altsyncram1.q_b[19]
q[20] <= altsyncram_u3k1:altsyncram1.q_b[20]
q[21] <= altsyncram_u3k1:altsyncram1.q_b[21]
q[22] <= altsyncram_u3k1:altsyncram1.q_b[22]
q[23] <= altsyncram_u3k1:altsyncram1.q_b[23]
q[24] <= altsyncram_u3k1:altsyncram1.q_b[24]
q[25] <= altsyncram_u3k1:altsyncram1.q_b[25]
q[26] <= altsyncram_u3k1:altsyncram1.q_b[26]
q[27] <= altsyncram_u3k1:altsyncram1.q_b[27]
q[28] <= altsyncram_u3k1:altsyncram1.q_b[28]
q[29] <= altsyncram_u3k1:altsyncram1.q_b[29]
q[30] <= altsyncram_u3k1:altsyncram1.q_b[30]
q[31] <= altsyncram_u3k1:altsyncram1.q_b[31]
q[32] <= altsyncram_u3k1:altsyncram1.q_b[32]
q[33] <= altsyncram_u3k1:altsyncram1.q_b[33]
q[34] <= altsyncram_u3k1:altsyncram1.q_b[34]
rdaddress[0] => altsyncram_u3k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_u3k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_u3k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_u3k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_u3k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_u3k1:altsyncram1.address_b[5]
wraddress[0] => altsyncram_u3k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_u3k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_u3k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_u3k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_u3k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_u3k1:altsyncram1.address_a[5]
wren => altsyncram_u3k1:altsyncram1.wren_a


|top|camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|dpram_0411:FIFOram|altsyncram_u3k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[0] => ram_block2a32.PORTAADDR
address_a[0] => ram_block2a33.PORTAADDR
address_a[0] => ram_block2a34.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[1] => ram_block2a32.PORTAADDR1
address_a[1] => ram_block2a33.PORTAADDR1
address_a[1] => ram_block2a34.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[2] => ram_block2a32.PORTAADDR2
address_a[2] => ram_block2a33.PORTAADDR2
address_a[2] => ram_block2a34.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[3] => ram_block2a32.PORTAADDR3
address_a[3] => ram_block2a33.PORTAADDR3
address_a[3] => ram_block2a34.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[4] => ram_block2a32.PORTAADDR4
address_a[4] => ram_block2a33.PORTAADDR4
address_a[4] => ram_block2a34.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[5] => ram_block2a32.PORTAADDR5
address_a[5] => ram_block2a33.PORTAADDR5
address_a[5] => ram_block2a34.PORTAADDR5
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[0] => ram_block2a32.PORTBADDR
address_b[0] => ram_block2a33.PORTBADDR
address_b[0] => ram_block2a34.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[1] => ram_block2a32.PORTBADDR1
address_b[1] => ram_block2a33.PORTBADDR1
address_b[1] => ram_block2a34.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[2] => ram_block2a32.PORTBADDR2
address_b[2] => ram_block2a33.PORTBADDR2
address_b[2] => ram_block2a34.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[3] => ram_block2a32.PORTBADDR3
address_b[3] => ram_block2a33.PORTBADDR3
address_b[3] => ram_block2a34.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[4] => ram_block2a32.PORTBADDR4
address_b[4] => ram_block2a33.PORTBADDR4
address_b[4] => ram_block2a34.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[5] => ram_block2a32.PORTBADDR5
address_b[5] => ram_block2a33.PORTBADDR5
address_b[5] => ram_block2a34.PORTBADDR5
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a32.CLK0
clock0 => ram_block2a33.CLK0
clock0 => ram_block2a34.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => ram_block2a32.CLK1
clock1 => ram_block2a33.CLK1
clock1 => ram_block2a34.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
clocken1 => ram_block2a32.ENA1
clocken1 => ram_block2a33.ENA1
clocken1 => ram_block2a34.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
data_a[32] => ram_block2a32.PORTADATAIN
data_a[33] => ram_block2a33.PORTADATAIN
data_a[34] => ram_block2a34.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
q_b[32] <= ram_block2a32.PORTBDATAOUT
q_b[33] <= ram_block2a33.PORTBDATAOUT
q_b[34] <= ram_block2a34.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0
wren_a => ram_block2a32.PORTAWE
wren_a => ram_block2a32.ENA0
wren_a => ram_block2a33.PORTAWE
wren_a => ram_block2a33.ENA0
wren_a => ram_block2a34.PORTAWE
wren_a => ram_block2a34.ENA0


|top|camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:rd_ptr_count
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|camera:u124|camera_fifo:vdf1|scfifo:scfifo_component|scfifo_2e31:auto_generated|a_dpfifo_l531:dpfifo|cntr_1ob:wr_ptr
aclr => counter_reg_bit[5].IN0
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|out_port:u125
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u125|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u125|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u126
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u126|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u127
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2


|top|out_port:u127|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u127|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u128
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2


|top|out_port:u128|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u128|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u129
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2


|top|out_port:u129|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u129|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u130
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u130|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u130|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131
osc_50 => osc_50.IN1
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => inverse.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => cpu_state.OUTPUTSELECT
clock_valid => sample_count[4].ENA
clock_valid => sample_count[3].ENA
clock_valid => sample_count[2].ENA
clock_valid => sample_count[1].ENA
clock_valid => sample_count[0].ENA
clock_valid => sample_count[5].ENA
clock_valid => sample_count[6].ENA
clock_valid => sample_count[7].ENA
clock_valid => sample_count[8].ENA
clock_valid => sample_count[9].ENA
clock_valid => sample_count[10].ENA
clock_valid => first_sample.ENA
clock_valid => current_sample_imag[0].ENA
clock_valid => current_sample_imag[1].ENA
clock_valid => current_sample_imag[2].ENA
clock_valid => current_sample_imag[3].ENA
clock_valid => current_sample_imag[4].ENA
clock_valid => current_sample_imag[5].ENA
clock_valid => current_sample_imag[6].ENA
clock_valid => current_sample_imag[7].ENA
clock_valid => current_sample_imag[8].ENA
clock_valid => current_sample_imag[9].ENA
clock_valid => current_sample_imag[10].ENA
clock_valid => current_sample_imag[11].ENA
clock_valid => current_sample_imag[12].ENA
clock_valid => current_sample_imag[13].ENA
clock_valid => current_sample_imag[14].ENA
clock_valid => current_sample_imag[15].ENA
clock_valid => current_sample_real[0].ENA
clock_valid => current_sample_real[1].ENA
clock_valid => current_sample_real[2].ENA
clock_valid => current_sample_real[3].ENA
clock_valid => current_sample_real[4].ENA
clock_valid => current_sample_real[5].ENA
clock_valid => current_sample_real[6].ENA
clock_valid => current_sample_real[7].ENA
clock_valid => current_sample_real[8].ENA
clock_valid => current_sample_real[9].ENA
clock_valid => current_sample_real[10].ENA
clock_valid => current_sample_real[11].ENA
clock_valid => current_sample_real[12].ENA
clock_valid => current_sample_real[13].ENA
clock_valid => current_sample_real[14].ENA
clock_valid => current_sample_real[15].ENA
clock_valid => fft_data_imag_out[0]~reg0.ENA
clock_valid => fft_data_imag_out[1]~reg0.ENA
clock_valid => fft_data_imag_out[2]~reg0.ENA
clock_valid => fft_data_imag_out[3]~reg0.ENA
clock_valid => fft_data_imag_out[4]~reg0.ENA
clock_valid => fft_data_imag_out[5]~reg0.ENA
clock_valid => fft_data_imag_out[6]~reg0.ENA
clock_valid => fft_data_imag_out[7]~reg0.ENA
clock_valid => fft_data_imag_out[8]~reg0.ENA
clock_valid => fft_data_imag_out[9]~reg0.ENA
clock_valid => fft_data_imag_out[10]~reg0.ENA
clock_valid => fft_data_imag_out[11]~reg0.ENA
clock_valid => fft_data_imag_out[12]~reg0.ENA
clock_valid => fft_data_imag_out[13]~reg0.ENA
clock_valid => fft_data_imag_out[14]~reg0.ENA
clock_valid => fft_data_imag_out[15]~reg0.ENA
clock_valid => fft_data_real_out[0]~reg0.ENA
clock_valid => fft_data_real_out[1]~reg0.ENA
clock_valid => fft_data_real_out[2]~reg0.ENA
clock_valid => fft_data_real_out[3]~reg0.ENA
clock_valid => fft_data_real_out[4]~reg0.ENA
clock_valid => fft_data_real_out[5]~reg0.ENA
clock_valid => fft_data_real_out[6]~reg0.ENA
clock_valid => fft_data_real_out[7]~reg0.ENA
clock_valid => fft_data_real_out[8]~reg0.ENA
clock_valid => fft_data_real_out[9]~reg0.ENA
clock_valid => fft_data_real_out[10]~reg0.ENA
clock_valid => fft_data_real_out[11]~reg0.ENA
clock_valid => fft_data_real_out[12]~reg0.ENA
clock_valid => fft_data_real_out[13]~reg0.ENA
clock_valid => fft_data_real_out[14]~reg0.ENA
clock_valid => fft_data_real_out[15]~reg0.ENA
clock_valid => prev_eop.ENA
clock_valid => force_reset.ENA
clock_valid => have_data.ENA
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => state.OUTPUTSELECT
reset_50m => have_data.OUTPUTSELECT
reset_50m => force_reset.OUTPUTSELECT
reset_50m => prev_eop.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_real_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => fft_data_imag_out.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_real.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => current_sample_imag.OUTPUTSELECT
reset_50m => first_sample.OUTPUTSELECT
reset_50m => inverse.OUTPUTSELECT
reset_50m => sample_count.OUTPUTSELECT
reset_50m => sample_count.OUTPUTSELECT
reset_50m => sample_count.OUTPUTSELECT
reset_50m => sample_count.OUTPUTSELECT
reset_50m => sample_count.OUTPUTSELECT
reset_50m => sample_count.OUTPUTSELECT
reset_50m => sample_count.OUTPUTSELECT
reset_50m => sample_count.OUTPUTSELECT
reset_50m => sample_count.OUTPUTSELECT
reset_50m => sample_count.OUTPUTSELECT
reset_50m => sample_count.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => cpu_state.OUTPUTSELECT
reset_50m => comb.IN1
fft_send_command => always3.IN1
fft_send_command => next_cpu_state.OUTPUTSELECT
fft_send_command => next_cpu_state.OUTPUTSELECT
fft_send_command => Selector59.IN2
fft_send_command => Selector62.IN3
fft_send_command => next_cpu_state.OUTPUTSELECT
fft_send_command => next_cpu_state.OUTPUTSELECT
fft_send_command => Selector60.IN1
fft_send_response <= fft_send_response~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_inverse_in => inverse.DATAB
fft_data_real_in[0] => current_sample_real.DATAB
fft_data_real_in[1] => current_sample_real.DATAB
fft_data_real_in[2] => current_sample_real.DATAB
fft_data_real_in[3] => current_sample_real.DATAB
fft_data_real_in[4] => current_sample_real.DATAB
fft_data_real_in[5] => current_sample_real.DATAB
fft_data_real_in[6] => current_sample_real.DATAB
fft_data_real_in[7] => current_sample_real.DATAB
fft_data_real_in[8] => current_sample_real.DATAB
fft_data_real_in[9] => current_sample_real.DATAB
fft_data_real_in[10] => current_sample_real.DATAB
fft_data_real_in[11] => current_sample_real.DATAB
fft_data_real_in[12] => current_sample_real.DATAB
fft_data_real_in[13] => current_sample_real.DATAB
fft_data_real_in[14] => current_sample_real.DATAB
fft_data_real_in[15] => current_sample_real.DATAB
fft_data_imag_in[0] => current_sample_imag.DATAB
fft_data_imag_in[1] => current_sample_imag.DATAB
fft_data_imag_in[2] => current_sample_imag.DATAB
fft_data_imag_in[3] => current_sample_imag.DATAB
fft_data_imag_in[4] => current_sample_imag.DATAB
fft_data_imag_in[5] => current_sample_imag.DATAB
fft_data_imag_in[6] => current_sample_imag.DATAB
fft_data_imag_in[7] => current_sample_imag.DATAB
fft_data_imag_in[8] => current_sample_imag.DATAB
fft_data_imag_in[9] => current_sample_imag.DATAB
fft_data_imag_in[10] => current_sample_imag.DATAB
fft_data_imag_in[11] => current_sample_imag.DATAB
fft_data_imag_in[12] => current_sample_imag.DATAB
fft_data_imag_in[13] => current_sample_imag.DATAB
fft_data_imag_in[14] => current_sample_imag.DATAB
fft_data_imag_in[15] => current_sample_imag.DATAB
fft_data_end_in => next_state.OUTPUTSELECT
fft_data_end_in => next_state.OUTPUTSELECT
fft_data_end_in => always3.IN1
fft_data_end_in => next_state.DATAA
fft_receive_command => always3.IN0
fft_receive_command => Selector61.IN3
fft_receive_command => next_cpu_state.cpu_state_consume.DATAB
fft_receive_response <= fft_receive_response~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[0] <= fft_data_real_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[1] <= fft_data_real_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[2] <= fft_data_real_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[3] <= fft_data_real_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[4] <= fft_data_real_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[5] <= fft_data_real_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[6] <= fft_data_real_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[7] <= fft_data_real_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[8] <= fft_data_real_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[9] <= fft_data_real_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[10] <= fft_data_real_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[11] <= fft_data_real_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[12] <= fft_data_real_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[13] <= fft_data_real_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[14] <= fft_data_real_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_real_out[15] <= fft_data_real_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[0] <= fft_data_imag_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[1] <= fft_data_imag_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[2] <= fft_data_imag_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[3] <= fft_data_imag_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[4] <= fft_data_imag_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[5] <= fft_data_imag_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[6] <= fft_data_imag_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[7] <= fft_data_imag_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[8] <= fft_data_imag_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[9] <= fft_data_imag_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[10] <= fft_data_imag_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[11] <= fft_data_imag_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[12] <= fft_data_imag_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[13] <= fft_data_imag_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[14] <= fft_data_imag_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_imag_out[15] <= fft_data_imag_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fft_data_end_out <= fft_data_end_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core
clk => clk.IN1
reset_n => reset_n.IN1
inverse => inverse.IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_real[8] => sink_real[8].IN1
sink_real[9] => sink_real[9].IN1
sink_real[10] => sink_real[10].IN1
sink_real[11] => sink_real[11].IN1
sink_real[12] => sink_real[12].IN1
sink_real[13] => sink_real[13].IN1
sink_real[14] => sink_real[14].IN1
sink_real[15] => sink_real[15].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_imag[8] => sink_imag[8].IN1
sink_imag[9] => sink_imag[9].IN1
sink_imag[10] => sink_imag[10].IN1
sink_imag[11] => sink_imag[11].IN1
sink_imag[12] => sink_imag[12].IN1
sink_imag[13] => sink_imag[13].IN1
sink_imag[14] => sink_imag[14].IN1
sink_imag[15] => sink_imag[15].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1
sink_ready <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.sink_ready
source_error[0] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_error
source_error[1] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_error
source_sop <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_sop
source_eop <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_eop
source_valid <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_valid
source_exp[0] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_exp
source_exp[1] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_exp
source_exp[2] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_exp
source_exp[3] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_exp
source_exp[4] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_exp
source_exp[5] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_exp
source_real[0] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[1] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[2] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[3] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[4] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[5] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[6] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[7] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[8] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[9] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[10] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[11] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[12] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[13] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[14] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_real[15] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_real
source_imag[0] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[1] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[2] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[3] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[4] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[5] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[6] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[7] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[8] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[9] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[10] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[11] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[12] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[13] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[14] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag
source_imag[15] <= asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst.source_imag


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst
clk => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.clk
clk => master_sink_ena.CLK
clk => fft_dirn.CLK
clk => core_imag_in[0].CLK
clk => core_imag_in[1].CLK
clk => core_imag_in[2].CLK
clk => core_imag_in[3].CLK
clk => core_imag_in[4].CLK
clk => core_imag_in[5].CLK
clk => core_imag_in[6].CLK
clk => core_imag_in[7].CLK
clk => core_imag_in[8].CLK
clk => core_imag_in[9].CLK
clk => core_imag_in[10].CLK
clk => core_imag_in[11].CLK
clk => core_imag_in[12].CLK
clk => core_imag_in[13].CLK
clk => core_imag_in[14].CLK
clk => core_imag_in[15].CLK
clk => core_real_in[0].CLK
clk => core_real_in[1].CLK
clk => core_real_in[2].CLK
clk => core_real_in[3].CLK
clk => core_real_in[4].CLK
clk => core_real_in[5].CLK
clk => core_real_in[6].CLK
clk => core_real_in[7].CLK
clk => core_real_in[8].CLK
clk => core_real_in[9].CLK
clk => core_real_in[10].CLK
clk => core_real_in[11].CLK
clk => core_real_in[12].CLK
clk => core_real_in[13].CLK
clk => core_real_in[14].CLK
clk => core_real_in[15].CLK
clk => data_imag_in_reg[0].CLK
clk => data_imag_in_reg[1].CLK
clk => data_imag_in_reg[2].CLK
clk => data_imag_in_reg[3].CLK
clk => data_imag_in_reg[4].CLK
clk => data_imag_in_reg[5].CLK
clk => data_imag_in_reg[6].CLK
clk => data_imag_in_reg[7].CLK
clk => data_imag_in_reg[8].CLK
clk => data_imag_in_reg[9].CLK
clk => data_imag_in_reg[10].CLK
clk => data_imag_in_reg[11].CLK
clk => data_imag_in_reg[12].CLK
clk => data_imag_in_reg[13].CLK
clk => data_imag_in_reg[14].CLK
clk => data_imag_in_reg[15].CLK
clk => data_real_in_reg[0].CLK
clk => data_real_in_reg[1].CLK
clk => data_real_in_reg[2].CLK
clk => data_real_in_reg[3].CLK
clk => data_real_in_reg[4].CLK
clk => data_real_in_reg[5].CLK
clk => data_real_in_reg[6].CLK
clk => data_real_in_reg[7].CLK
clk => data_real_in_reg[8].CLK
clk => data_real_in_reg[9].CLK
clk => data_real_in_reg[10].CLK
clk => data_real_in_reg[11].CLK
clk => data_real_in_reg[12].CLK
clk => data_real_in_reg[13].CLK
clk => data_real_in_reg[14].CLK
clk => data_real_in_reg[15].CLK
clk => exp_en.CLK
clk => val_out.CLK
clk => eop_out.CLK
clk => sop_out.CLK
clk => oe.CLK
clk => exponent_out[0].CLK
clk => exponent_out[1].CLK
clk => exponent_out[2].CLK
clk => exponent_out[3].CLK
clk => exponent_out[4].CLK
clk => exponent_out[5].CLK
clk => master_source_sop.CLK
clk => master_source_ena.CLK
clk => fft_imag_out[0].CLK
clk => fft_imag_out[1].CLK
clk => fft_imag_out[2].CLK
clk => fft_imag_out[3].CLK
clk => fft_imag_out[4].CLK
clk => fft_imag_out[5].CLK
clk => fft_imag_out[6].CLK
clk => fft_imag_out[7].CLK
clk => fft_imag_out[8].CLK
clk => fft_imag_out[9].CLK
clk => fft_imag_out[10].CLK
clk => fft_imag_out[11].CLK
clk => fft_imag_out[12].CLK
clk => fft_imag_out[13].CLK
clk => fft_imag_out[14].CLK
clk => fft_imag_out[15].CLK
clk => fft_real_out[0].CLK
clk => fft_real_out[1].CLK
clk => fft_real_out[2].CLK
clk => fft_real_out[3].CLK
clk => fft_real_out[4].CLK
clk => fft_real_out[5].CLK
clk => fft_real_out[6].CLK
clk => fft_real_out[7].CLK
clk => fft_real_out[8].CLK
clk => fft_real_out[9].CLK
clk => fft_real_out[10].CLK
clk => fft_real_out[11].CLK
clk => fft_real_out[12].CLK
clk => fft_real_out[13].CLK
clk => fft_real_out[14].CLK
clk => fft_real_out[15].CLK
clk => lpp_ram_data_out_sw[3][0].CLK
clk => lpp_ram_data_out_sw[3][1].CLK
clk => lpp_ram_data_out_sw[3][2].CLK
clk => lpp_ram_data_out_sw[3][3].CLK
clk => lpp_ram_data_out_sw[3][4].CLK
clk => lpp_ram_data_out_sw[3][5].CLK
clk => lpp_ram_data_out_sw[3][6].CLK
clk => lpp_ram_data_out_sw[3][7].CLK
clk => lpp_ram_data_out_sw[3][8].CLK
clk => lpp_ram_data_out_sw[3][9].CLK
clk => lpp_ram_data_out_sw[3][10].CLK
clk => lpp_ram_data_out_sw[3][11].CLK
clk => lpp_ram_data_out_sw[3][12].CLK
clk => lpp_ram_data_out_sw[3][13].CLK
clk => lpp_ram_data_out_sw[3][14].CLK
clk => lpp_ram_data_out_sw[3][15].CLK
clk => lpp_ram_data_out_sw[3][16].CLK
clk => lpp_ram_data_out_sw[3][17].CLK
clk => lpp_ram_data_out_sw[3][18].CLK
clk => lpp_ram_data_out_sw[3][19].CLK
clk => lpp_ram_data_out_sw[3][20].CLK
clk => lpp_ram_data_out_sw[3][21].CLK
clk => lpp_ram_data_out_sw[3][22].CLK
clk => lpp_ram_data_out_sw[3][23].CLK
clk => lpp_ram_data_out_sw[3][24].CLK
clk => lpp_ram_data_out_sw[3][25].CLK
clk => lpp_ram_data_out_sw[3][26].CLK
clk => lpp_ram_data_out_sw[3][27].CLK
clk => lpp_ram_data_out_sw[3][28].CLK
clk => lpp_ram_data_out_sw[3][29].CLK
clk => lpp_ram_data_out_sw[3][30].CLK
clk => lpp_ram_data_out_sw[3][31].CLK
clk => lpp_ram_data_out_sw[2][0].CLK
clk => lpp_ram_data_out_sw[2][1].CLK
clk => lpp_ram_data_out_sw[2][2].CLK
clk => lpp_ram_data_out_sw[2][3].CLK
clk => lpp_ram_data_out_sw[2][4].CLK
clk => lpp_ram_data_out_sw[2][5].CLK
clk => lpp_ram_data_out_sw[2][6].CLK
clk => lpp_ram_data_out_sw[2][7].CLK
clk => lpp_ram_data_out_sw[2][8].CLK
clk => lpp_ram_data_out_sw[2][9].CLK
clk => lpp_ram_data_out_sw[2][10].CLK
clk => lpp_ram_data_out_sw[2][11].CLK
clk => lpp_ram_data_out_sw[2][12].CLK
clk => lpp_ram_data_out_sw[2][13].CLK
clk => lpp_ram_data_out_sw[2][14].CLK
clk => lpp_ram_data_out_sw[2][15].CLK
clk => lpp_ram_data_out_sw[2][16].CLK
clk => lpp_ram_data_out_sw[2][17].CLK
clk => lpp_ram_data_out_sw[2][18].CLK
clk => lpp_ram_data_out_sw[2][19].CLK
clk => lpp_ram_data_out_sw[2][20].CLK
clk => lpp_ram_data_out_sw[2][21].CLK
clk => lpp_ram_data_out_sw[2][22].CLK
clk => lpp_ram_data_out_sw[2][23].CLK
clk => lpp_ram_data_out_sw[2][24].CLK
clk => lpp_ram_data_out_sw[2][25].CLK
clk => lpp_ram_data_out_sw[2][26].CLK
clk => lpp_ram_data_out_sw[2][27].CLK
clk => lpp_ram_data_out_sw[2][28].CLK
clk => lpp_ram_data_out_sw[2][29].CLK
clk => lpp_ram_data_out_sw[2][30].CLK
clk => lpp_ram_data_out_sw[2][31].CLK
clk => lpp_ram_data_out_sw[1][0].CLK
clk => lpp_ram_data_out_sw[1][1].CLK
clk => lpp_ram_data_out_sw[1][2].CLK
clk => lpp_ram_data_out_sw[1][3].CLK
clk => lpp_ram_data_out_sw[1][4].CLK
clk => lpp_ram_data_out_sw[1][5].CLK
clk => lpp_ram_data_out_sw[1][6].CLK
clk => lpp_ram_data_out_sw[1][7].CLK
clk => lpp_ram_data_out_sw[1][8].CLK
clk => lpp_ram_data_out_sw[1][9].CLK
clk => lpp_ram_data_out_sw[1][10].CLK
clk => lpp_ram_data_out_sw[1][11].CLK
clk => lpp_ram_data_out_sw[1][12].CLK
clk => lpp_ram_data_out_sw[1][13].CLK
clk => lpp_ram_data_out_sw[1][14].CLK
clk => lpp_ram_data_out_sw[1][15].CLK
clk => lpp_ram_data_out_sw[1][16].CLK
clk => lpp_ram_data_out_sw[1][17].CLK
clk => lpp_ram_data_out_sw[1][18].CLK
clk => lpp_ram_data_out_sw[1][19].CLK
clk => lpp_ram_data_out_sw[1][20].CLK
clk => lpp_ram_data_out_sw[1][21].CLK
clk => lpp_ram_data_out_sw[1][22].CLK
clk => lpp_ram_data_out_sw[1][23].CLK
clk => lpp_ram_data_out_sw[1][24].CLK
clk => lpp_ram_data_out_sw[1][25].CLK
clk => lpp_ram_data_out_sw[1][26].CLK
clk => lpp_ram_data_out_sw[1][27].CLK
clk => lpp_ram_data_out_sw[1][28].CLK
clk => lpp_ram_data_out_sw[1][29].CLK
clk => lpp_ram_data_out_sw[1][30].CLK
clk => lpp_ram_data_out_sw[1][31].CLK
clk => lpp_ram_data_out_sw[0][0].CLK
clk => lpp_ram_data_out_sw[0][1].CLK
clk => lpp_ram_data_out_sw[0][2].CLK
clk => lpp_ram_data_out_sw[0][3].CLK
clk => lpp_ram_data_out_sw[0][4].CLK
clk => lpp_ram_data_out_sw[0][5].CLK
clk => lpp_ram_data_out_sw[0][6].CLK
clk => lpp_ram_data_out_sw[0][7].CLK
clk => lpp_ram_data_out_sw[0][8].CLK
clk => lpp_ram_data_out_sw[0][9].CLK
clk => lpp_ram_data_out_sw[0][10].CLK
clk => lpp_ram_data_out_sw[0][11].CLK
clk => lpp_ram_data_out_sw[0][12].CLK
clk => lpp_ram_data_out_sw[0][13].CLK
clk => lpp_ram_data_out_sw[0][14].CLK
clk => lpp_ram_data_out_sw[0][15].CLK
clk => lpp_ram_data_out_sw[0][16].CLK
clk => lpp_ram_data_out_sw[0][17].CLK
clk => lpp_ram_data_out_sw[0][18].CLK
clk => lpp_ram_data_out_sw[0][19].CLK
clk => lpp_ram_data_out_sw[0][20].CLK
clk => lpp_ram_data_out_sw[0][21].CLK
clk => lpp_ram_data_out_sw[0][22].CLK
clk => lpp_ram_data_out_sw[0][23].CLK
clk => lpp_ram_data_out_sw[0][24].CLK
clk => lpp_ram_data_out_sw[0][25].CLK
clk => lpp_ram_data_out_sw[0][26].CLK
clk => lpp_ram_data_out_sw[0][27].CLK
clk => lpp_ram_data_out_sw[0][28].CLK
clk => lpp_ram_data_out_sw[0][29].CLK
clk => lpp_ram_data_out_sw[0][30].CLK
clk => lpp_ram_data_out_sw[0][31].CLK
clk => lpp_ram_data_out[7][0].CLK
clk => lpp_ram_data_out[7][1].CLK
clk => lpp_ram_data_out[7][2].CLK
clk => lpp_ram_data_out[7][3].CLK
clk => lpp_ram_data_out[7][4].CLK
clk => lpp_ram_data_out[7][5].CLK
clk => lpp_ram_data_out[7][6].CLK
clk => lpp_ram_data_out[7][7].CLK
clk => lpp_ram_data_out[7][8].CLK
clk => lpp_ram_data_out[7][9].CLK
clk => lpp_ram_data_out[7][10].CLK
clk => lpp_ram_data_out[7][11].CLK
clk => lpp_ram_data_out[7][12].CLK
clk => lpp_ram_data_out[7][13].CLK
clk => lpp_ram_data_out[7][14].CLK
clk => lpp_ram_data_out[7][15].CLK
clk => lpp_ram_data_out[7][16].CLK
clk => lpp_ram_data_out[7][17].CLK
clk => lpp_ram_data_out[7][18].CLK
clk => lpp_ram_data_out[7][19].CLK
clk => lpp_ram_data_out[7][20].CLK
clk => lpp_ram_data_out[7][21].CLK
clk => lpp_ram_data_out[7][22].CLK
clk => lpp_ram_data_out[7][23].CLK
clk => lpp_ram_data_out[7][24].CLK
clk => lpp_ram_data_out[7][25].CLK
clk => lpp_ram_data_out[7][26].CLK
clk => lpp_ram_data_out[7][27].CLK
clk => lpp_ram_data_out[7][28].CLK
clk => lpp_ram_data_out[7][29].CLK
clk => lpp_ram_data_out[7][30].CLK
clk => lpp_ram_data_out[7][31].CLK
clk => lpp_ram_data_out[6][0].CLK
clk => lpp_ram_data_out[6][1].CLK
clk => lpp_ram_data_out[6][2].CLK
clk => lpp_ram_data_out[6][3].CLK
clk => lpp_ram_data_out[6][4].CLK
clk => lpp_ram_data_out[6][5].CLK
clk => lpp_ram_data_out[6][6].CLK
clk => lpp_ram_data_out[6][7].CLK
clk => lpp_ram_data_out[6][8].CLK
clk => lpp_ram_data_out[6][9].CLK
clk => lpp_ram_data_out[6][10].CLK
clk => lpp_ram_data_out[6][11].CLK
clk => lpp_ram_data_out[6][12].CLK
clk => lpp_ram_data_out[6][13].CLK
clk => lpp_ram_data_out[6][14].CLK
clk => lpp_ram_data_out[6][15].CLK
clk => lpp_ram_data_out[6][16].CLK
clk => lpp_ram_data_out[6][17].CLK
clk => lpp_ram_data_out[6][18].CLK
clk => lpp_ram_data_out[6][19].CLK
clk => lpp_ram_data_out[6][20].CLK
clk => lpp_ram_data_out[6][21].CLK
clk => lpp_ram_data_out[6][22].CLK
clk => lpp_ram_data_out[6][23].CLK
clk => lpp_ram_data_out[6][24].CLK
clk => lpp_ram_data_out[6][25].CLK
clk => lpp_ram_data_out[6][26].CLK
clk => lpp_ram_data_out[6][27].CLK
clk => lpp_ram_data_out[6][28].CLK
clk => lpp_ram_data_out[6][29].CLK
clk => lpp_ram_data_out[6][30].CLK
clk => lpp_ram_data_out[6][31].CLK
clk => lpp_ram_data_out[5][0].CLK
clk => lpp_ram_data_out[5][1].CLK
clk => lpp_ram_data_out[5][2].CLK
clk => lpp_ram_data_out[5][3].CLK
clk => lpp_ram_data_out[5][4].CLK
clk => lpp_ram_data_out[5][5].CLK
clk => lpp_ram_data_out[5][6].CLK
clk => lpp_ram_data_out[5][7].CLK
clk => lpp_ram_data_out[5][8].CLK
clk => lpp_ram_data_out[5][9].CLK
clk => lpp_ram_data_out[5][10].CLK
clk => lpp_ram_data_out[5][11].CLK
clk => lpp_ram_data_out[5][12].CLK
clk => lpp_ram_data_out[5][13].CLK
clk => lpp_ram_data_out[5][14].CLK
clk => lpp_ram_data_out[5][15].CLK
clk => lpp_ram_data_out[5][16].CLK
clk => lpp_ram_data_out[5][17].CLK
clk => lpp_ram_data_out[5][18].CLK
clk => lpp_ram_data_out[5][19].CLK
clk => lpp_ram_data_out[5][20].CLK
clk => lpp_ram_data_out[5][21].CLK
clk => lpp_ram_data_out[5][22].CLK
clk => lpp_ram_data_out[5][23].CLK
clk => lpp_ram_data_out[5][24].CLK
clk => lpp_ram_data_out[5][25].CLK
clk => lpp_ram_data_out[5][26].CLK
clk => lpp_ram_data_out[5][27].CLK
clk => lpp_ram_data_out[5][28].CLK
clk => lpp_ram_data_out[5][29].CLK
clk => lpp_ram_data_out[5][30].CLK
clk => lpp_ram_data_out[5][31].CLK
clk => lpp_ram_data_out[4][0].CLK
clk => lpp_ram_data_out[4][1].CLK
clk => lpp_ram_data_out[4][2].CLK
clk => lpp_ram_data_out[4][3].CLK
clk => lpp_ram_data_out[4][4].CLK
clk => lpp_ram_data_out[4][5].CLK
clk => lpp_ram_data_out[4][6].CLK
clk => lpp_ram_data_out[4][7].CLK
clk => lpp_ram_data_out[4][8].CLK
clk => lpp_ram_data_out[4][9].CLK
clk => lpp_ram_data_out[4][10].CLK
clk => lpp_ram_data_out[4][11].CLK
clk => lpp_ram_data_out[4][12].CLK
clk => lpp_ram_data_out[4][13].CLK
clk => lpp_ram_data_out[4][14].CLK
clk => lpp_ram_data_out[4][15].CLK
clk => lpp_ram_data_out[4][16].CLK
clk => lpp_ram_data_out[4][17].CLK
clk => lpp_ram_data_out[4][18].CLK
clk => lpp_ram_data_out[4][19].CLK
clk => lpp_ram_data_out[4][20].CLK
clk => lpp_ram_data_out[4][21].CLK
clk => lpp_ram_data_out[4][22].CLK
clk => lpp_ram_data_out[4][23].CLK
clk => lpp_ram_data_out[4][24].CLK
clk => lpp_ram_data_out[4][25].CLK
clk => lpp_ram_data_out[4][26].CLK
clk => lpp_ram_data_out[4][27].CLK
clk => lpp_ram_data_out[4][28].CLK
clk => lpp_ram_data_out[4][29].CLK
clk => lpp_ram_data_out[4][30].CLK
clk => lpp_ram_data_out[4][31].CLK
clk => lpp_ram_data_out[3][0].CLK
clk => lpp_ram_data_out[3][1].CLK
clk => lpp_ram_data_out[3][2].CLK
clk => lpp_ram_data_out[3][3].CLK
clk => lpp_ram_data_out[3][4].CLK
clk => lpp_ram_data_out[3][5].CLK
clk => lpp_ram_data_out[3][6].CLK
clk => lpp_ram_data_out[3][7].CLK
clk => lpp_ram_data_out[3][8].CLK
clk => lpp_ram_data_out[3][9].CLK
clk => lpp_ram_data_out[3][10].CLK
clk => lpp_ram_data_out[3][11].CLK
clk => lpp_ram_data_out[3][12].CLK
clk => lpp_ram_data_out[3][13].CLK
clk => lpp_ram_data_out[3][14].CLK
clk => lpp_ram_data_out[3][15].CLK
clk => lpp_ram_data_out[3][16].CLK
clk => lpp_ram_data_out[3][17].CLK
clk => lpp_ram_data_out[3][18].CLK
clk => lpp_ram_data_out[3][19].CLK
clk => lpp_ram_data_out[3][20].CLK
clk => lpp_ram_data_out[3][21].CLK
clk => lpp_ram_data_out[3][22].CLK
clk => lpp_ram_data_out[3][23].CLK
clk => lpp_ram_data_out[3][24].CLK
clk => lpp_ram_data_out[3][25].CLK
clk => lpp_ram_data_out[3][26].CLK
clk => lpp_ram_data_out[3][27].CLK
clk => lpp_ram_data_out[3][28].CLK
clk => lpp_ram_data_out[3][29].CLK
clk => lpp_ram_data_out[3][30].CLK
clk => lpp_ram_data_out[3][31].CLK
clk => lpp_ram_data_out[2][0].CLK
clk => lpp_ram_data_out[2][1].CLK
clk => lpp_ram_data_out[2][2].CLK
clk => lpp_ram_data_out[2][3].CLK
clk => lpp_ram_data_out[2][4].CLK
clk => lpp_ram_data_out[2][5].CLK
clk => lpp_ram_data_out[2][6].CLK
clk => lpp_ram_data_out[2][7].CLK
clk => lpp_ram_data_out[2][8].CLK
clk => lpp_ram_data_out[2][9].CLK
clk => lpp_ram_data_out[2][10].CLK
clk => lpp_ram_data_out[2][11].CLK
clk => lpp_ram_data_out[2][12].CLK
clk => lpp_ram_data_out[2][13].CLK
clk => lpp_ram_data_out[2][14].CLK
clk => lpp_ram_data_out[2][15].CLK
clk => lpp_ram_data_out[2][16].CLK
clk => lpp_ram_data_out[2][17].CLK
clk => lpp_ram_data_out[2][18].CLK
clk => lpp_ram_data_out[2][19].CLK
clk => lpp_ram_data_out[2][20].CLK
clk => lpp_ram_data_out[2][21].CLK
clk => lpp_ram_data_out[2][22].CLK
clk => lpp_ram_data_out[2][23].CLK
clk => lpp_ram_data_out[2][24].CLK
clk => lpp_ram_data_out[2][25].CLK
clk => lpp_ram_data_out[2][26].CLK
clk => lpp_ram_data_out[2][27].CLK
clk => lpp_ram_data_out[2][28].CLK
clk => lpp_ram_data_out[2][29].CLK
clk => lpp_ram_data_out[2][30].CLK
clk => lpp_ram_data_out[2][31].CLK
clk => lpp_ram_data_out[1][0].CLK
clk => lpp_ram_data_out[1][1].CLK
clk => lpp_ram_data_out[1][2].CLK
clk => lpp_ram_data_out[1][3].CLK
clk => lpp_ram_data_out[1][4].CLK
clk => lpp_ram_data_out[1][5].CLK
clk => lpp_ram_data_out[1][6].CLK
clk => lpp_ram_data_out[1][7].CLK
clk => lpp_ram_data_out[1][8].CLK
clk => lpp_ram_data_out[1][9].CLK
clk => lpp_ram_data_out[1][10].CLK
clk => lpp_ram_data_out[1][11].CLK
clk => lpp_ram_data_out[1][12].CLK
clk => lpp_ram_data_out[1][13].CLK
clk => lpp_ram_data_out[1][14].CLK
clk => lpp_ram_data_out[1][15].CLK
clk => lpp_ram_data_out[1][16].CLK
clk => lpp_ram_data_out[1][17].CLK
clk => lpp_ram_data_out[1][18].CLK
clk => lpp_ram_data_out[1][19].CLK
clk => lpp_ram_data_out[1][20].CLK
clk => lpp_ram_data_out[1][21].CLK
clk => lpp_ram_data_out[1][22].CLK
clk => lpp_ram_data_out[1][23].CLK
clk => lpp_ram_data_out[1][24].CLK
clk => lpp_ram_data_out[1][25].CLK
clk => lpp_ram_data_out[1][26].CLK
clk => lpp_ram_data_out[1][27].CLK
clk => lpp_ram_data_out[1][28].CLK
clk => lpp_ram_data_out[1][29].CLK
clk => lpp_ram_data_out[1][30].CLK
clk => lpp_ram_data_out[1][31].CLK
clk => lpp_ram_data_out[0][0].CLK
clk => lpp_ram_data_out[0][1].CLK
clk => lpp_ram_data_out[0][2].CLK
clk => lpp_ram_data_out[0][3].CLK
clk => lpp_ram_data_out[0][4].CLK
clk => lpp_ram_data_out[0][5].CLK
clk => lpp_ram_data_out[0][6].CLK
clk => lpp_ram_data_out[0][7].CLK
clk => lpp_ram_data_out[0][8].CLK
clk => lpp_ram_data_out[0][9].CLK
clk => lpp_ram_data_out[0][10].CLK
clk => lpp_ram_data_out[0][11].CLK
clk => lpp_ram_data_out[0][12].CLK
clk => lpp_ram_data_out[0][13].CLK
clk => lpp_ram_data_out[0][14].CLK
clk => lpp_ram_data_out[0][15].CLK
clk => lpp_ram_data_out[0][16].CLK
clk => lpp_ram_data_out[0][17].CLK
clk => lpp_ram_data_out[0][18].CLK
clk => lpp_ram_data_out[0][19].CLK
clk => lpp_ram_data_out[0][20].CLK
clk => lpp_ram_data_out[0][21].CLK
clk => lpp_ram_data_out[0][22].CLK
clk => lpp_ram_data_out[0][23].CLK
clk => lpp_ram_data_out[0][24].CLK
clk => lpp_ram_data_out[0][25].CLK
clk => lpp_ram_data_out[0][26].CLK
clk => lpp_ram_data_out[0][27].CLK
clk => lpp_ram_data_out[0][28].CLK
clk => lpp_ram_data_out[0][29].CLK
clk => lpp_ram_data_out[0][30].CLK
clk => lpp_ram_data_out[0][31].CLK
clk => twiddle_data_y[2][1][0].CLK
clk => twiddle_data_y[2][1][1].CLK
clk => twiddle_data_y[2][1][2].CLK
clk => twiddle_data_y[2][1][3].CLK
clk => twiddle_data_y[2][1][4].CLK
clk => twiddle_data_y[2][1][5].CLK
clk => twiddle_data_y[2][1][6].CLK
clk => twiddle_data_y[2][1][7].CLK
clk => twiddle_data_y[2][1][8].CLK
clk => twiddle_data_y[2][1][9].CLK
clk => twiddle_data_y[2][1][10].CLK
clk => twiddle_data_y[2][1][11].CLK
clk => twiddle_data_y[2][1][12].CLK
clk => twiddle_data_y[2][1][13].CLK
clk => twiddle_data_y[2][1][14].CLK
clk => twiddle_data_y[2][1][15].CLK
clk => twiddle_data_y[2][0][0].CLK
clk => twiddle_data_y[2][0][1].CLK
clk => twiddle_data_y[2][0][2].CLK
clk => twiddle_data_y[2][0][3].CLK
clk => twiddle_data_y[2][0][4].CLK
clk => twiddle_data_y[2][0][5].CLK
clk => twiddle_data_y[2][0][6].CLK
clk => twiddle_data_y[2][0][7].CLK
clk => twiddle_data_y[2][0][8].CLK
clk => twiddle_data_y[2][0][9].CLK
clk => twiddle_data_y[2][0][10].CLK
clk => twiddle_data_y[2][0][11].CLK
clk => twiddle_data_y[2][0][12].CLK
clk => twiddle_data_y[2][0][13].CLK
clk => twiddle_data_y[2][0][14].CLK
clk => twiddle_data_y[2][0][15].CLK
clk => twiddle_data_y[1][1][0].CLK
clk => twiddle_data_y[1][1][1].CLK
clk => twiddle_data_y[1][1][2].CLK
clk => twiddle_data_y[1][1][3].CLK
clk => twiddle_data_y[1][1][4].CLK
clk => twiddle_data_y[1][1][5].CLK
clk => twiddle_data_y[1][1][6].CLK
clk => twiddle_data_y[1][1][7].CLK
clk => twiddle_data_y[1][1][8].CLK
clk => twiddle_data_y[1][1][9].CLK
clk => twiddle_data_y[1][1][10].CLK
clk => twiddle_data_y[1][1][11].CLK
clk => twiddle_data_y[1][1][12].CLK
clk => twiddle_data_y[1][1][13].CLK
clk => twiddle_data_y[1][1][14].CLK
clk => twiddle_data_y[1][1][15].CLK
clk => twiddle_data_y[1][0][0].CLK
clk => twiddle_data_y[1][0][1].CLK
clk => twiddle_data_y[1][0][2].CLK
clk => twiddle_data_y[1][0][3].CLK
clk => twiddle_data_y[1][0][4].CLK
clk => twiddle_data_y[1][0][5].CLK
clk => twiddle_data_y[1][0][6].CLK
clk => twiddle_data_y[1][0][7].CLK
clk => twiddle_data_y[1][0][8].CLK
clk => twiddle_data_y[1][0][9].CLK
clk => twiddle_data_y[1][0][10].CLK
clk => twiddle_data_y[1][0][11].CLK
clk => twiddle_data_y[1][0][12].CLK
clk => twiddle_data_y[1][0][13].CLK
clk => twiddle_data_y[1][0][14].CLK
clk => twiddle_data_y[1][0][15].CLK
clk => twiddle_data_y[0][1][0].CLK
clk => twiddle_data_y[0][1][1].CLK
clk => twiddle_data_y[0][1][2].CLK
clk => twiddle_data_y[0][1][3].CLK
clk => twiddle_data_y[0][1][4].CLK
clk => twiddle_data_y[0][1][5].CLK
clk => twiddle_data_y[0][1][6].CLK
clk => twiddle_data_y[0][1][7].CLK
clk => twiddle_data_y[0][1][8].CLK
clk => twiddle_data_y[0][1][9].CLK
clk => twiddle_data_y[0][1][10].CLK
clk => twiddle_data_y[0][1][11].CLK
clk => twiddle_data_y[0][1][12].CLK
clk => twiddle_data_y[0][1][13].CLK
clk => twiddle_data_y[0][1][14].CLK
clk => twiddle_data_y[0][1][15].CLK
clk => twiddle_data_y[0][0][0].CLK
clk => twiddle_data_y[0][0][1].CLK
clk => twiddle_data_y[0][0][2].CLK
clk => twiddle_data_y[0][0][3].CLK
clk => twiddle_data_y[0][0][4].CLK
clk => twiddle_data_y[0][0][5].CLK
clk => twiddle_data_y[0][0][6].CLK
clk => twiddle_data_y[0][0][7].CLK
clk => twiddle_data_y[0][0][8].CLK
clk => twiddle_data_y[0][0][9].CLK
clk => twiddle_data_y[0][0][10].CLK
clk => twiddle_data_y[0][0][11].CLK
clk => twiddle_data_y[0][0][12].CLK
clk => twiddle_data_y[0][0][13].CLK
clk => twiddle_data_y[0][0][14].CLK
clk => twiddle_data_y[0][0][15].CLK
clk => twiddle_data_x[2][1][0].CLK
clk => twiddle_data_x[2][1][1].CLK
clk => twiddle_data_x[2][1][2].CLK
clk => twiddle_data_x[2][1][3].CLK
clk => twiddle_data_x[2][1][4].CLK
clk => twiddle_data_x[2][1][5].CLK
clk => twiddle_data_x[2][1][6].CLK
clk => twiddle_data_x[2][1][7].CLK
clk => twiddle_data_x[2][1][8].CLK
clk => twiddle_data_x[2][1][9].CLK
clk => twiddle_data_x[2][1][10].CLK
clk => twiddle_data_x[2][1][11].CLK
clk => twiddle_data_x[2][1][12].CLK
clk => twiddle_data_x[2][1][13].CLK
clk => twiddle_data_x[2][1][14].CLK
clk => twiddle_data_x[2][1][15].CLK
clk => twiddle_data_x[2][0][0].CLK
clk => twiddle_data_x[2][0][1].CLK
clk => twiddle_data_x[2][0][2].CLK
clk => twiddle_data_x[2][0][3].CLK
clk => twiddle_data_x[2][0][4].CLK
clk => twiddle_data_x[2][0][5].CLK
clk => twiddle_data_x[2][0][6].CLK
clk => twiddle_data_x[2][0][7].CLK
clk => twiddle_data_x[2][0][8].CLK
clk => twiddle_data_x[2][0][9].CLK
clk => twiddle_data_x[2][0][10].CLK
clk => twiddle_data_x[2][0][11].CLK
clk => twiddle_data_x[2][0][12].CLK
clk => twiddle_data_x[2][0][13].CLK
clk => twiddle_data_x[2][0][14].CLK
clk => twiddle_data_x[2][0][15].CLK
clk => twiddle_data_x[1][1][0].CLK
clk => twiddle_data_x[1][1][1].CLK
clk => twiddle_data_x[1][1][2].CLK
clk => twiddle_data_x[1][1][3].CLK
clk => twiddle_data_x[1][1][4].CLK
clk => twiddle_data_x[1][1][5].CLK
clk => twiddle_data_x[1][1][6].CLK
clk => twiddle_data_x[1][1][7].CLK
clk => twiddle_data_x[1][1][8].CLK
clk => twiddle_data_x[1][1][9].CLK
clk => twiddle_data_x[1][1][10].CLK
clk => twiddle_data_x[1][1][11].CLK
clk => twiddle_data_x[1][1][12].CLK
clk => twiddle_data_x[1][1][13].CLK
clk => twiddle_data_x[1][1][14].CLK
clk => twiddle_data_x[1][1][15].CLK
clk => twiddle_data_x[1][0][0].CLK
clk => twiddle_data_x[1][0][1].CLK
clk => twiddle_data_x[1][0][2].CLK
clk => twiddle_data_x[1][0][3].CLK
clk => twiddle_data_x[1][0][4].CLK
clk => twiddle_data_x[1][0][5].CLK
clk => twiddle_data_x[1][0][6].CLK
clk => twiddle_data_x[1][0][7].CLK
clk => twiddle_data_x[1][0][8].CLK
clk => twiddle_data_x[1][0][9].CLK
clk => twiddle_data_x[1][0][10].CLK
clk => twiddle_data_x[1][0][11].CLK
clk => twiddle_data_x[1][0][12].CLK
clk => twiddle_data_x[1][0][13].CLK
clk => twiddle_data_x[1][0][14].CLK
clk => twiddle_data_x[1][0][15].CLK
clk => twiddle_data_x[0][1][0].CLK
clk => twiddle_data_x[0][1][1].CLK
clk => twiddle_data_x[0][1][2].CLK
clk => twiddle_data_x[0][1][3].CLK
clk => twiddle_data_x[0][1][4].CLK
clk => twiddle_data_x[0][1][5].CLK
clk => twiddle_data_x[0][1][6].CLK
clk => twiddle_data_x[0][1][7].CLK
clk => twiddle_data_x[0][1][8].CLK
clk => twiddle_data_x[0][1][9].CLK
clk => twiddle_data_x[0][1][10].CLK
clk => twiddle_data_x[0][1][11].CLK
clk => twiddle_data_x[0][1][12].CLK
clk => twiddle_data_x[0][1][13].CLK
clk => twiddle_data_x[0][1][14].CLK
clk => twiddle_data_x[0][1][15].CLK
clk => twiddle_data_x[0][0][0].CLK
clk => twiddle_data_x[0][0][1].CLK
clk => twiddle_data_x[0][0][2].CLK
clk => twiddle_data_x[0][0][3].CLK
clk => twiddle_data_x[0][0][4].CLK
clk => twiddle_data_x[0][0][5].CLK
clk => twiddle_data_x[0][0][6].CLK
clk => twiddle_data_x[0][0][7].CLK
clk => twiddle_data_x[0][0][8].CLK
clk => twiddle_data_x[0][0][9].CLK
clk => twiddle_data_x[0][0][10].CLK
clk => twiddle_data_x[0][0][11].CLK
clk => twiddle_data_x[0][0][12].CLK
clk => twiddle_data_x[0][0][13].CLK
clk => twiddle_data_x[0][0][14].CLK
clk => twiddle_data_x[0][0][15].CLK
clk => which_ram_set.CLK
clk => sel_ram_in.CLK
clk => wren_a[0].CLK
clk => wren_a[1].CLK
clk => wren_a[2].CLK
clk => wren_a[3].CLK
clk => wren_a[4].CLK
clk => wren_a[5].CLK
clk => wren_a[6].CLK
clk => wren_a[7].CLK
clk => lpp_c_en_vec[0].CLK
clk => lpp_c_en_vec[1].CLK
clk => lpp_c_en_vec[2].CLK
clk => lpp_c_en_vec[3].CLK
clk => lpp_c_en_vec[4].CLK
clk => lpp_c_en_vec[5].CLK
clk => lpp_c_en_vec[6].CLK
clk => wc_vec[0].CLK
clk => wc_vec[1].CLK
clk => p_cd_en[0].CLK
clk => p_cd_en[1].CLK
clk => p_cd_en[2].CLK
clk => p_tdl[13][0].CLK
clk => p_tdl[13][1].CLK
clk => p_tdl[13][2].CLK
clk => p_tdl[12][0].CLK
clk => p_tdl[12][1].CLK
clk => p_tdl[12][2].CLK
clk => p_tdl[11][0].CLK
clk => p_tdl[11][1].CLK
clk => p_tdl[11][2].CLK
clk => p_tdl[10][0].CLK
clk => p_tdl[10][1].CLK
clk => p_tdl[10][2].CLK
clk => p_tdl[9][0].CLK
clk => p_tdl[9][1].CLK
clk => p_tdl[9][2].CLK
clk => p_tdl[8][0].CLK
clk => p_tdl[8][1].CLK
clk => p_tdl[8][2].CLK
clk => p_tdl[7][0].CLK
clk => p_tdl[7][1].CLK
clk => p_tdl[7][2].CLK
clk => p_tdl[6][0].CLK
clk => p_tdl[6][1].CLK
clk => p_tdl[6][2].CLK
clk => p_tdl[5][0].CLK
clk => p_tdl[5][1].CLK
clk => p_tdl[5][2].CLK
clk => p_tdl[4][0].CLK
clk => p_tdl[4][1].CLK
clk => p_tdl[4][2].CLK
clk => p_tdl[3][0].CLK
clk => p_tdl[3][1].CLK
clk => p_tdl[3][2].CLK
clk => p_tdl[2][0].CLK
clk => p_tdl[2][1].CLK
clk => p_tdl[2][2].CLK
clk => p_tdl[1][0].CLK
clk => p_tdl[1][1].CLK
clk => p_tdl[1][2].CLK
clk => p_tdl[0][0].CLK
clk => p_tdl[0][1].CLK
clk => p_tdl[0][2].CLK
clk => data_rdy_vec[0].CLK
clk => data_rdy_vec[1].CLK
clk => data_rdy_vec[2].CLK
clk => data_rdy_vec[3].CLK
clk => data_rdy_vec[4].CLK
clk => data_rdy_vec[5].CLK
clk => data_rdy_vec[6].CLK
clk => data_rdy_vec[7].CLK
clk => data_rdy_vec[8].CLK
clk => data_rdy_vec[9].CLK
clk => data_rdy_vec[10].CLK
clk => data_rdy_vec[11].CLK
clk => data_rdy_vec[12].CLK
clk => data_rdy_vec[13].CLK
clk => data_rdy_vec[14].CLK
clk => data_rdy_vec[15].CLK
clk => data_rdy_vec[16].CLK
clk => data_rdy_vec[17].CLK
clk => data_rdy_vec[18].CLK
clk => data_rdy_vec[19].CLK
clk => data_rdy_vec[20].CLK
clk => data_rdy_vec[21].CLK
clk => data_rdy_vec[22].CLK
clk => data_rdy_vec[23].CLK
clk => data_rdy_vec[24].CLK
clk => ram_a_not_b_vec[0].CLK
clk => ram_a_not_b_vec[1].CLK
clk => ram_a_not_b_vec[2].CLK
clk => ram_a_not_b_vec[3].CLK
clk => ram_a_not_b_vec[4].CLK
clk => ram_a_not_b_vec[5].CLK
clk => ram_a_not_b_vec[6].CLK
clk => ram_a_not_b_vec[7].CLK
clk => ram_a_not_b_vec[8].CLK
clk => ram_a_not_b_vec[9].CLK
clk => ram_a_not_b_vec[10].CLK
clk => ram_a_not_b_vec[11].CLK
clk => ram_a_not_b_vec[12].CLK
clk => ram_a_not_b_vec[13].CLK
clk => ram_a_not_b_vec[14].CLK
clk => ram_a_not_b_vec[15].CLK
clk => ram_a_not_b_vec[16].CLK
clk => ram_a_not_b_vec[17].CLK
clk => ram_a_not_b_vec[18].CLK
clk => ram_a_not_b_vec[19].CLK
clk => ram_a_not_b_vec[20].CLK
clk => ram_a_not_b_vec[21].CLK
clk => ram_a_not_b_vec[22].CLK
clk => ram_a_not_b_vec[23].CLK
clk => ram_a_not_b_vec[24].CLK
clk => ram_a_not_b_vec[25].CLK
clk => ram_a_not_b_vec[26].CLK
clk => en_np.CLK
clk => data_count_sig[0].CLK
clk => data_count_sig[1].CLK
clk => data_count_sig[2].CLK
clk => data_count_sig[3].CLK
clk => data_count_sig[4].CLK
clk => data_count_sig[5].CLK
clk => data_count_sig[6].CLK
clk => data_count_sig[7].CLK
clk => data_count_sig[8].CLK
clk => data_count_sig[9].CLK
clk => sink_ready_ctrl_d.CLK
clk => source_stall_d.CLK
clk => sop.CLK
clk => auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.clk
clk => auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1.clk
clk => asj_fft_m_k_counter_fft_130:ctrl.clk
clk => asj_fft_tdl_bit_rst_fft_130:delay_swd.clk
clk => asj_fft_wrengen_fft_130:sel_we.clk
clk => asj_fft_in_write_sgl_fft_130:writer.clk
clk => asj_fft_unbburst_ctrl_de_fft_130:ccc.clk
clk => asj_fft_4dp_ram_fft_130:dat_A_x.clk
clk => asj_fft_4dp_ram_fft_130:dat_A_y.clk
clk => asj_fft_dataadgen_fft_130:rd_adgen.clk
clk => asj_fft_cxb_addr_fft_130:ram_cxb_rd.clk
clk => asj_fft_wrswgen_fft_130:get_wr_swtiches.clk
clk => asj_fft_cxb_addr_fft_130:ram_cxb_wr.clk
clk => asj_fft_cxb_data_fft_130:gen_write_sw:0:ram_cxb_wr_data.clk
clk => asj_fft_cxb_data_fft_130:gen_write_sw:1:ram_cxb_wr_data.clk
clk => asj_fft_tdl_fft_130:sw_r_d_delay.clk
clk => asj_fft_cxb_data_r_fft_130:gen_bfly_input_sw:0:ram_cxb_bfp_data.clk
clk => asj_fft_cxb_data_r_fft_130:gen_bfly_input_sw:1:ram_cxb_bfp_data.clk
clk => asj_fft_dft_bfp_fft_130:bfpdft_x.clk
clk => asj_fft_dft_bfp_fft_130:bfpdft_y.clk
clk => asj_fft_tdl_bit_fft_130:delay_blk_done.clk
clk => asj_fft_bfp_ctrl_fft_130:bfpc.clk
clk => asj_fft_twadgen_dual_fft_130:twid_factors.clk
clk => asj_fft_3tdp_rom_fft_130:twrom.clk
clk => asj_fft_lpprdadgen_fft_130:gen_de_lpp_ad:gen_radix_4_last_pass:gen_lpp_addr.clk
clk => asj_fft_cxb_addr_fft_130:gen_de_lpp_ad:gen_radix_4_last_pass:ram_cxb_rd_lpp.clk
clk => asj_fft_lpp_serial_fft_130:gen_de_lpp_ad:gen_radix_4_last_pass:lpp.clk
clk => asj_fft_tdl_bit_fft_130:delay_sop.clk
clk => asj_fft_tdl_bit_fft_130:no_del_input_blk:delay_next_block.clk
clk => fft_s1_cur~2.DATAIN
clk => fft_s2_cur~3.DATAIN
reset_n => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.reset_n
reset_n => auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.reset_n
reset_n => auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1.reset_n
reset_n => en_np.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_x.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => twiddle_data_y.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => master_source_ena.OUTPUTSELECT
reset_n => master_source_sop.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => master_sink_ena.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => data_count_sig[0].ACLR
reset_n => data_count_sig[1].ACLR
reset_n => data_count_sig[2].ACLR
reset_n => data_count_sig[3].ACLR
reset_n => data_count_sig[4].ACLR
reset_n => data_count_sig[5].ACLR
reset_n => data_count_sig[6].ACLR
reset_n => data_count_sig[7].ACLR
reset_n => data_count_sig[8].ACLR
reset_n => data_count_sig[9].ACLR
reset_n => asj_fft_m_k_counter_fft_130:ctrl.reset
reset_n => asj_fft_tdl_bit_rst_fft_130:delay_swd.reset
reset_n => asj_fft_wrengen_fft_130:sel_we.reset
reset_n => asj_fft_in_write_sgl_fft_130:writer.reset
reset_n => asj_fft_dft_bfp_fft_130:bfpdft_x.reset
reset_n => asj_fft_dft_bfp_fft_130:bfpdft_y.reset
reset_n => asj_fft_bfp_ctrl_fft_130:bfpc.reset
reset_n => asj_fft_lpprdadgen_fft_130:gen_de_lpp_ad:gen_radix_4_last_pass:gen_lpp_addr.reset
reset_n => asj_fft_lpp_serial_fft_130:gen_de_lpp_ad:gen_radix_4_last_pass:lpp.reset
reset_n => sink_ready_ctrl_d.ACLR
reset_n => source_stall_d.ACLR
reset_n => sop.PRESET
clk_ena => source_valid_ctrl_sop.IN1
clk_ena => global_clock_enable.IN1
clk_ena => auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1.clk_en
clk_ena => stall_sop.IN1
inverse => fft_dirn.DATAB
sink_real[0] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[16]
sink_real[1] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[17]
sink_real[2] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[18]
sink_real[3] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[19]
sink_real[4] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[20]
sink_real[5] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[21]
sink_real[6] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[22]
sink_real[7] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[23]
sink_real[8] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[24]
sink_real[9] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[25]
sink_real[10] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[26]
sink_real[11] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[27]
sink_real[12] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[28]
sink_real[13] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[29]
sink_real[14] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[30]
sink_real[15] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[31]
sink_imag[0] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[0]
sink_imag[1] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[1]
sink_imag[2] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[2]
sink_imag[3] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[3]
sink_imag[4] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[4]
sink_imag[5] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[5]
sink_imag[6] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[6]
sink_imag[7] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[7]
sink_imag[8] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[8]
sink_imag[9] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[9]
sink_imag[10] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[10]
sink_imag[11] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[11]
sink_imag[12] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[12]
sink_imag[13] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[13]
sink_imag[14] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[14]
sink_imag[15] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_data[15]
source_real[0] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[22]
source_real[1] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[23]
source_real[2] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[24]
source_real[3] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[25]
source_real[4] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[26]
source_real[5] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[27]
source_real[6] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[28]
source_real[7] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[29]
source_real[8] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[30]
source_real[9] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[31]
source_real[10] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[32]
source_real[11] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[33]
source_real[12] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[34]
source_real[13] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[35]
source_real[14] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[36]
source_real[15] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[37]
source_imag[0] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[6]
source_imag[1] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[7]
source_imag[2] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[8]
source_imag[3] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[9]
source_imag[4] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[10]
source_imag[5] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[11]
source_imag[6] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[12]
source_imag[7] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[13]
source_imag[8] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[14]
source_imag[9] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[15]
source_imag[10] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[16]
source_imag[11] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[17]
source_imag[12] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[18]
source_imag[13] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[19]
source_imag[14] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[20]
source_imag[15] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[21]
source_exp[0] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[0]
source_exp[1] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[1]
source_exp[2] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[2]
source_exp[3] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[3]
source_exp[4] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[4]
source_exp[5] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_data[5]
sink_sop => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_sop
sink_eop => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_eop
sink_valid => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_valid
sink_ready <= auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_ready
sink_error[0] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_error[0]
sink_error[1] => auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1.at_sink_error[1]
source_error[0] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_error[0]
source_error[1] <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_error[1]
source_ready => auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_ready
source_valid <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_valid
source_sop <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_sop
source_eop <= auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1.at_source_eop


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => send_eop_s.CLK
clk => send_sop_s.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_data_int[16].CLK
clk => at_sink_data_int[17].CLK
clk => at_sink_data_int[18].CLK
clk => at_sink_data_int[19].CLK
clk => at_sink_data_int[20].CLK
clk => at_sink_data_int[21].CLK
clk => at_sink_data_int[22].CLK
clk => at_sink_data_int[23].CLK
clk => at_sink_data_int[24].CLK
clk => at_sink_data_int[25].CLK
clk => at_sink_data_int[26].CLK
clk => at_sink_data_int[27].CLK
clk => at_sink_data_int[28].CLK
clk => at_sink_data_int[29].CLK
clk => at_sink_data_int[30].CLK
clk => at_sink_data_int[31].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => max_reached.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => send_eop_s.ACLR
reset_n => send_sop_s.ACLR
reset_n => out_cnt[0].ACLR
reset_n => out_cnt[1].ACLR
reset_n => out_cnt[2].ACLR
reset_n => out_cnt[3].ACLR
reset_n => out_cnt[4].ACLR
reset_n => out_cnt[5].ACLR
reset_n => out_cnt[6].ACLR
reset_n => out_cnt[7].ACLR
reset_n => out_cnt[8].ACLR
reset_n => out_cnt[9].ACLR
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => at_sink_data_int[16].ACLR
reset_n => at_sink_data_int[17].ACLR
reset_n => at_sink_data_int[18].ACLR
reset_n => at_sink_data_int[19].ACLR
reset_n => at_sink_data_int[20].ACLR
reset_n => at_sink_data_int[21].ACLR
reset_n => at_sink_data_int[22].ACLR
reset_n => at_sink_data_int[23].ACLR
reset_n => at_sink_data_int[24].ACLR
reset_n => at_sink_data_int[25].ACLR
reset_n => at_sink_data_int[26].ACLR
reset_n => at_sink_data_int[27].ACLR
reset_n => at_sink_data_int[28].ACLR
reset_n => at_sink_data_int[29].ACLR
reset_n => at_sink_data_int[30].ACLR
reset_n => at_sink_data_int[31].ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => max_reached.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
data[16] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[16]
data[17] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[17]
data[18] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[18]
data[19] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[19]
data[20] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[20]
data[21] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[21]
data[22] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[22]
data[23] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[23]
data[24] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[24]
data[25] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[25]
data[26] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[26]
data[27] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[27]
data[28] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[28]
data[29] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[29]
data[30] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[30]
data[31] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[31]
sink_ready_ctrl => send_sop_eop_p.IN1
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= send_sop_s.DB_MAX_OUTPUT_PORT_TYPE
send_eop <= send_eop_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_data[16] => at_sink_data_int[16].DATAIN
at_sink_data[17] => at_sink_data_int[17].DATAIN
at_sink_data[18] => at_sink_data_int[18].DATAIN
at_sink_data[19] => at_sink_data_int[19].DATAIN
at_sink_data[20] => at_sink_data_int[20].DATAIN
at_sink_data[21] => at_sink_data_int[21].DATAIN
at_sink_data[22] => at_sink_data_int[22].DATAIN
at_sink_data[23] => at_sink_data_int[23].DATAIN
at_sink_data[24] => at_sink_data_int[24].DATAIN
at_sink_data[25] => at_sink_data_int[25].DATAIN
at_sink_data[26] => at_sink_data_int[26].DATAIN
at_sink_data[27] => at_sink_data_int[27].DATAIN
at_sink_data[28] => at_sink_data_int[28].DATAIN
at_sink_data[29] => at_sink_data_int[29].DATAIN
at_sink_data[30] => at_sink_data_int[30].DATAIN
at_sink_data[31] => at_sink_data_int[31].DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_error[0] => at_sink_error_int.IN0
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[1] => at_sink_error_int.IN1
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_udh1:auto_generated.data[0]
data[1] => scfifo_udh1:auto_generated.data[1]
data[2] => scfifo_udh1:auto_generated.data[2]
data[3] => scfifo_udh1:auto_generated.data[3]
data[4] => scfifo_udh1:auto_generated.data[4]
data[5] => scfifo_udh1:auto_generated.data[5]
data[6] => scfifo_udh1:auto_generated.data[6]
data[7] => scfifo_udh1:auto_generated.data[7]
data[8] => scfifo_udh1:auto_generated.data[8]
data[9] => scfifo_udh1:auto_generated.data[9]
data[10] => scfifo_udh1:auto_generated.data[10]
data[11] => scfifo_udh1:auto_generated.data[11]
data[12] => scfifo_udh1:auto_generated.data[12]
data[13] => scfifo_udh1:auto_generated.data[13]
data[14] => scfifo_udh1:auto_generated.data[14]
data[15] => scfifo_udh1:auto_generated.data[15]
data[16] => scfifo_udh1:auto_generated.data[16]
data[17] => scfifo_udh1:auto_generated.data[17]
data[18] => scfifo_udh1:auto_generated.data[18]
data[19] => scfifo_udh1:auto_generated.data[19]
data[20] => scfifo_udh1:auto_generated.data[20]
data[21] => scfifo_udh1:auto_generated.data[21]
data[22] => scfifo_udh1:auto_generated.data[22]
data[23] => scfifo_udh1:auto_generated.data[23]
data[24] => scfifo_udh1:auto_generated.data[24]
data[25] => scfifo_udh1:auto_generated.data[25]
data[26] => scfifo_udh1:auto_generated.data[26]
data[27] => scfifo_udh1:auto_generated.data[27]
data[28] => scfifo_udh1:auto_generated.data[28]
data[29] => scfifo_udh1:auto_generated.data[29]
data[30] => scfifo_udh1:auto_generated.data[30]
data[31] => scfifo_udh1:auto_generated.data[31]
data[32] => scfifo_udh1:auto_generated.data[32]
data[33] => scfifo_udh1:auto_generated.data[33]
q[0] <= scfifo_udh1:auto_generated.q[0]
q[1] <= scfifo_udh1:auto_generated.q[1]
q[2] <= scfifo_udh1:auto_generated.q[2]
q[3] <= scfifo_udh1:auto_generated.q[3]
q[4] <= scfifo_udh1:auto_generated.q[4]
q[5] <= scfifo_udh1:auto_generated.q[5]
q[6] <= scfifo_udh1:auto_generated.q[6]
q[7] <= scfifo_udh1:auto_generated.q[7]
q[8] <= scfifo_udh1:auto_generated.q[8]
q[9] <= scfifo_udh1:auto_generated.q[9]
q[10] <= scfifo_udh1:auto_generated.q[10]
q[11] <= scfifo_udh1:auto_generated.q[11]
q[12] <= scfifo_udh1:auto_generated.q[12]
q[13] <= scfifo_udh1:auto_generated.q[13]
q[14] <= scfifo_udh1:auto_generated.q[14]
q[15] <= scfifo_udh1:auto_generated.q[15]
q[16] <= scfifo_udh1:auto_generated.q[16]
q[17] <= scfifo_udh1:auto_generated.q[17]
q[18] <= scfifo_udh1:auto_generated.q[18]
q[19] <= scfifo_udh1:auto_generated.q[19]
q[20] <= scfifo_udh1:auto_generated.q[20]
q[21] <= scfifo_udh1:auto_generated.q[21]
q[22] <= scfifo_udh1:auto_generated.q[22]
q[23] <= scfifo_udh1:auto_generated.q[23]
q[24] <= scfifo_udh1:auto_generated.q[24]
q[25] <= scfifo_udh1:auto_generated.q[25]
q[26] <= scfifo_udh1:auto_generated.q[26]
q[27] <= scfifo_udh1:auto_generated.q[27]
q[28] <= scfifo_udh1:auto_generated.q[28]
q[29] <= scfifo_udh1:auto_generated.q[29]
q[30] <= scfifo_udh1:auto_generated.q[30]
q[31] <= scfifo_udh1:auto_generated.q[31]
q[32] <= scfifo_udh1:auto_generated.q[32]
q[33] <= scfifo_udh1:auto_generated.q[33]
wrreq => scfifo_udh1:auto_generated.wrreq
rdreq => scfifo_udh1:auto_generated.rdreq
clock => scfifo_udh1:auto_generated.clock
aclr => scfifo_udh1:auto_generated.aclr
sclr => scfifo_udh1:auto_generated.sclr
empty <= scfifo_udh1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_udh1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_udh1:auto_generated.usedw[0]
usedw[1] <= scfifo_udh1:auto_generated.usedw[1]
usedw[2] <= scfifo_udh1:auto_generated.usedw[2]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated
aclr => a_dpfifo_no81:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_no81:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_no81:dpfifo.data[0]
data[1] => a_dpfifo_no81:dpfifo.data[1]
data[2] => a_dpfifo_no81:dpfifo.data[2]
data[3] => a_dpfifo_no81:dpfifo.data[3]
data[4] => a_dpfifo_no81:dpfifo.data[4]
data[5] => a_dpfifo_no81:dpfifo.data[5]
data[6] => a_dpfifo_no81:dpfifo.data[6]
data[7] => a_dpfifo_no81:dpfifo.data[7]
data[8] => a_dpfifo_no81:dpfifo.data[8]
data[9] => a_dpfifo_no81:dpfifo.data[9]
data[10] => a_dpfifo_no81:dpfifo.data[10]
data[11] => a_dpfifo_no81:dpfifo.data[11]
data[12] => a_dpfifo_no81:dpfifo.data[12]
data[13] => a_dpfifo_no81:dpfifo.data[13]
data[14] => a_dpfifo_no81:dpfifo.data[14]
data[15] => a_dpfifo_no81:dpfifo.data[15]
data[16] => a_dpfifo_no81:dpfifo.data[16]
data[17] => a_dpfifo_no81:dpfifo.data[17]
data[18] => a_dpfifo_no81:dpfifo.data[18]
data[19] => a_dpfifo_no81:dpfifo.data[19]
data[20] => a_dpfifo_no81:dpfifo.data[20]
data[21] => a_dpfifo_no81:dpfifo.data[21]
data[22] => a_dpfifo_no81:dpfifo.data[22]
data[23] => a_dpfifo_no81:dpfifo.data[23]
data[24] => a_dpfifo_no81:dpfifo.data[24]
data[25] => a_dpfifo_no81:dpfifo.data[25]
data[26] => a_dpfifo_no81:dpfifo.data[26]
data[27] => a_dpfifo_no81:dpfifo.data[27]
data[28] => a_dpfifo_no81:dpfifo.data[28]
data[29] => a_dpfifo_no81:dpfifo.data[29]
data[30] => a_dpfifo_no81:dpfifo.data[30]
data[31] => a_dpfifo_no81:dpfifo.data[31]
data[32] => a_dpfifo_no81:dpfifo.data[32]
data[33] => a_dpfifo_no81:dpfifo.data[33]
empty <= a_dpfifo_no81:dpfifo.empty
q[0] <= a_dpfifo_no81:dpfifo.q[0]
q[1] <= a_dpfifo_no81:dpfifo.q[1]
q[2] <= a_dpfifo_no81:dpfifo.q[2]
q[3] <= a_dpfifo_no81:dpfifo.q[3]
q[4] <= a_dpfifo_no81:dpfifo.q[4]
q[5] <= a_dpfifo_no81:dpfifo.q[5]
q[6] <= a_dpfifo_no81:dpfifo.q[6]
q[7] <= a_dpfifo_no81:dpfifo.q[7]
q[8] <= a_dpfifo_no81:dpfifo.q[8]
q[9] <= a_dpfifo_no81:dpfifo.q[9]
q[10] <= a_dpfifo_no81:dpfifo.q[10]
q[11] <= a_dpfifo_no81:dpfifo.q[11]
q[12] <= a_dpfifo_no81:dpfifo.q[12]
q[13] <= a_dpfifo_no81:dpfifo.q[13]
q[14] <= a_dpfifo_no81:dpfifo.q[14]
q[15] <= a_dpfifo_no81:dpfifo.q[15]
q[16] <= a_dpfifo_no81:dpfifo.q[16]
q[17] <= a_dpfifo_no81:dpfifo.q[17]
q[18] <= a_dpfifo_no81:dpfifo.q[18]
q[19] <= a_dpfifo_no81:dpfifo.q[19]
q[20] <= a_dpfifo_no81:dpfifo.q[20]
q[21] <= a_dpfifo_no81:dpfifo.q[21]
q[22] <= a_dpfifo_no81:dpfifo.q[22]
q[23] <= a_dpfifo_no81:dpfifo.q[23]
q[24] <= a_dpfifo_no81:dpfifo.q[24]
q[25] <= a_dpfifo_no81:dpfifo.q[25]
q[26] <= a_dpfifo_no81:dpfifo.q[26]
q[27] <= a_dpfifo_no81:dpfifo.q[27]
q[28] <= a_dpfifo_no81:dpfifo.q[28]
q[29] <= a_dpfifo_no81:dpfifo.q[29]
q[30] <= a_dpfifo_no81:dpfifo.q[30]
q[31] <= a_dpfifo_no81:dpfifo.q[31]
q[32] <= a_dpfifo_no81:dpfifo.q[32]
q[33] <= a_dpfifo_no81:dpfifo.q[33]
rdreq => a_dpfifo_no81:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_no81:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_no81:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_no81:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_no81:dpfifo.usedw[2]
wrreq => a_dpfifo_no81:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_tnb:rd_ptr_msb.aclr
aclr => cntr_ao7:usedw_counter.aclr
aclr => cntr_unb:wr_ptr.aclr
clock => altsyncram_ssf1:FIFOram.clock0
clock => altsyncram_ssf1:FIFOram.clock1
clock => cntr_tnb:rd_ptr_msb.clock
clock => cntr_ao7:usedw_counter.clock
clock => cntr_unb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_ssf1:FIFOram.data_a[0]
data[1] => altsyncram_ssf1:FIFOram.data_a[1]
data[2] => altsyncram_ssf1:FIFOram.data_a[2]
data[3] => altsyncram_ssf1:FIFOram.data_a[3]
data[4] => altsyncram_ssf1:FIFOram.data_a[4]
data[5] => altsyncram_ssf1:FIFOram.data_a[5]
data[6] => altsyncram_ssf1:FIFOram.data_a[6]
data[7] => altsyncram_ssf1:FIFOram.data_a[7]
data[8] => altsyncram_ssf1:FIFOram.data_a[8]
data[9] => altsyncram_ssf1:FIFOram.data_a[9]
data[10] => altsyncram_ssf1:FIFOram.data_a[10]
data[11] => altsyncram_ssf1:FIFOram.data_a[11]
data[12] => altsyncram_ssf1:FIFOram.data_a[12]
data[13] => altsyncram_ssf1:FIFOram.data_a[13]
data[14] => altsyncram_ssf1:FIFOram.data_a[14]
data[15] => altsyncram_ssf1:FIFOram.data_a[15]
data[16] => altsyncram_ssf1:FIFOram.data_a[16]
data[17] => altsyncram_ssf1:FIFOram.data_a[17]
data[18] => altsyncram_ssf1:FIFOram.data_a[18]
data[19] => altsyncram_ssf1:FIFOram.data_a[19]
data[20] => altsyncram_ssf1:FIFOram.data_a[20]
data[21] => altsyncram_ssf1:FIFOram.data_a[21]
data[22] => altsyncram_ssf1:FIFOram.data_a[22]
data[23] => altsyncram_ssf1:FIFOram.data_a[23]
data[24] => altsyncram_ssf1:FIFOram.data_a[24]
data[25] => altsyncram_ssf1:FIFOram.data_a[25]
data[26] => altsyncram_ssf1:FIFOram.data_a[26]
data[27] => altsyncram_ssf1:FIFOram.data_a[27]
data[28] => altsyncram_ssf1:FIFOram.data_a[28]
data[29] => altsyncram_ssf1:FIFOram.data_a[29]
data[30] => altsyncram_ssf1:FIFOram.data_a[30]
data[31] => altsyncram_ssf1:FIFOram.data_a[31]
data[32] => altsyncram_ssf1:FIFOram.data_a[32]
data[33] => altsyncram_ssf1:FIFOram.data_a[33]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_ssf1:FIFOram.q_b[0]
q[1] <= altsyncram_ssf1:FIFOram.q_b[1]
q[2] <= altsyncram_ssf1:FIFOram.q_b[2]
q[3] <= altsyncram_ssf1:FIFOram.q_b[3]
q[4] <= altsyncram_ssf1:FIFOram.q_b[4]
q[5] <= altsyncram_ssf1:FIFOram.q_b[5]
q[6] <= altsyncram_ssf1:FIFOram.q_b[6]
q[7] <= altsyncram_ssf1:FIFOram.q_b[7]
q[8] <= altsyncram_ssf1:FIFOram.q_b[8]
q[9] <= altsyncram_ssf1:FIFOram.q_b[9]
q[10] <= altsyncram_ssf1:FIFOram.q_b[10]
q[11] <= altsyncram_ssf1:FIFOram.q_b[11]
q[12] <= altsyncram_ssf1:FIFOram.q_b[12]
q[13] <= altsyncram_ssf1:FIFOram.q_b[13]
q[14] <= altsyncram_ssf1:FIFOram.q_b[14]
q[15] <= altsyncram_ssf1:FIFOram.q_b[15]
q[16] <= altsyncram_ssf1:FIFOram.q_b[16]
q[17] <= altsyncram_ssf1:FIFOram.q_b[17]
q[18] <= altsyncram_ssf1:FIFOram.q_b[18]
q[19] <= altsyncram_ssf1:FIFOram.q_b[19]
q[20] <= altsyncram_ssf1:FIFOram.q_b[20]
q[21] <= altsyncram_ssf1:FIFOram.q_b[21]
q[22] <= altsyncram_ssf1:FIFOram.q_b[22]
q[23] <= altsyncram_ssf1:FIFOram.q_b[23]
q[24] <= altsyncram_ssf1:FIFOram.q_b[24]
q[25] <= altsyncram_ssf1:FIFOram.q_b[25]
q[26] <= altsyncram_ssf1:FIFOram.q_b[26]
q[27] <= altsyncram_ssf1:FIFOram.q_b[27]
q[28] <= altsyncram_ssf1:FIFOram.q_b[28]
q[29] <= altsyncram_ssf1:FIFOram.q_b[29]
q[30] <= altsyncram_ssf1:FIFOram.q_b[30]
q[31] <= altsyncram_ssf1:FIFOram.q_b[31]
q[32] <= altsyncram_ssf1:FIFOram.q_b[32]
q[33] <= altsyncram_ssf1:FIFOram.q_b[33]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_ssf1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_tnb:rd_ptr_msb.sclr
sclr => cntr_ao7:usedw_counter.sclr
sclr => cntr_unb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_ao7:usedw_counter.q[0]
usedw[1] <= cntr_ao7:usedw_counter.q[1]
usedw[2] <= cntr_ao7:usedw_counter.q[2]
wreq => altsyncram_ssf1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_ao7:usedw_counter.updown
wreq => cntr_unb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|altsyncram_ssf1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cmpr_gs8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cmpr_gs8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_tnb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_ao7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_sink_fft_130:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_udh1:auto_generated|a_dpfifo_no81:dpfifo|cntr_unb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_source_fft_130:auk_dsp_atlantic_source_1
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int1[22].CLK
clk => data_int1[23].CLK
clk => data_int1[24].CLK
clk => data_int1[25].CLK
clk => data_int1[26].CLK
clk => data_int1[27].CLK
clk => data_int1[28].CLK
clk => data_int1[29].CLK
clk => data_int1[30].CLK
clk => data_int1[31].CLK
clk => data_int1[32].CLK
clk => data_int1[33].CLK
clk => data_int1[34].CLK
clk => data_int1[35].CLK
clk => data_int1[36].CLK
clk => data_int1[37].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => data_int[22].CLK
clk => data_int[23].CLK
clk => data_int[24].CLK
clk => data_int[25].CLK
clk => data_int[26].CLK
clk => data_int[27].CLK
clk => data_int[28].CLK
clk => data_int[29].CLK
clk => data_int[30].CLK
clk => data_int[31].CLK
clk => data_int[32].CLK
clk => data_int[33].CLK
clk => data_int[34].CLK
clk => data_int[35].CLK
clk => data_int[36].CLK
clk => data_int[37].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => at_source_data[22]~reg0.CLK
clk => at_source_data[23]~reg0.CLK
clk => at_source_data[24]~reg0.CLK
clk => at_source_data[25]~reg0.CLK
clk => at_source_data[26]~reg0.CLK
clk => at_source_data[27]~reg0.CLK
clk => at_source_data[28]~reg0.CLK
clk => at_source_data[29]~reg0.CLK
clk => at_source_data[30]~reg0.CLK
clk => at_source_data[31]~reg0.CLK
clk => at_source_data[32]~reg0.CLK
clk => at_source_data[33]~reg0.CLK
clk => at_source_data[34]~reg0.CLK
clk => at_source_data[35]~reg0.CLK
clk => at_source_data[36]~reg0.CLK
clk => at_source_data[37]~reg0.CLK
clk => data_count_int1[0].CLK
clk => data_count_int1[1].CLK
clk => data_count_int1[2].CLK
clk => data_count_int1[3].CLK
clk => data_count_int1[4].CLK
clk => data_count_int1[5].CLK
clk => data_count_int1[6].CLK
clk => data_count_int1[7].CLK
clk => data_count_int1[8].CLK
clk => data_count_int1[9].CLK
clk => data_count_int[0].CLK
clk => data_count_int[1].CLK
clk => data_count_int[2].CLK
clk => data_count_int[3].CLK
clk => data_count_int[4].CLK
clk => data_count_int[5].CLK
clk => data_count_int[6].CLK
clk => data_count_int[7].CLK
clk => data_count_int[8].CLK
clk => data_count_int[9].CLK
clk => source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => at_source_data[22]~reg0.ACLR
reset_n => at_source_data[23]~reg0.ACLR
reset_n => at_source_data[24]~reg0.ACLR
reset_n => at_source_data[25]~reg0.ACLR
reset_n => at_source_data[26]~reg0.ACLR
reset_n => at_source_data[27]~reg0.ACLR
reset_n => at_source_data[28]~reg0.ACLR
reset_n => at_source_data[29]~reg0.ACLR
reset_n => at_source_data[30]~reg0.ACLR
reset_n => at_source_data[31]~reg0.ACLR
reset_n => at_source_data[32]~reg0.ACLR
reset_n => at_source_data[33]~reg0.ACLR
reset_n => at_source_data[34]~reg0.ACLR
reset_n => at_source_data[35]~reg0.ACLR
reset_n => at_source_data[36]~reg0.ACLR
reset_n => at_source_data[37]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_count_int[0].ACLR
reset_n => data_count_int[1].ACLR
reset_n => data_count_int[2].ACLR
reset_n => data_count_int[3].ACLR
reset_n => data_count_int[4].ACLR
reset_n => data_count_int[5].ACLR
reset_n => data_count_int[6].ACLR
reset_n => data_count_int[7].ACLR
reset_n => data_count_int[8].ACLR
reset_n => data_count_int[9].ACLR
reset_n => data_count_int1[0].ACLR
reset_n => data_count_int1[1].ACLR
reset_n => data_count_int1[2].ACLR
reset_n => data_count_int1[3].ACLR
reset_n => data_count_int1[4].ACLR
reset_n => data_count_int1[5].ACLR
reset_n => data_count_int1[6].ACLR
reset_n => data_count_int1[7].ACLR
reset_n => data_count_int1[8].ACLR
reset_n => data_count_int1[9].ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int[22].ACLR
reset_n => data_int[23].ACLR
reset_n => data_int[24].ACLR
reset_n => data_int[25].ACLR
reset_n => data_int[26].ACLR
reset_n => data_int[27].ACLR
reset_n => data_int[28].ACLR
reset_n => data_int[29].ACLR
reset_n => data_int[30].ACLR
reset_n => data_int[31].ACLR
reset_n => data_int[32].ACLR
reset_n => data_int[33].ACLR
reset_n => data_int[34].ACLR
reset_n => data_int[35].ACLR
reset_n => data_int[36].ACLR
reset_n => data_int[37].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => data_int1[22].ACLR
reset_n => data_int1[23].ACLR
reset_n => data_int1[24].ACLR
reset_n => data_int1[25].ACLR
reset_n => data_int1[26].ACLR
reset_n => data_int1[27].ACLR
reset_n => data_int1[28].ACLR
reset_n => data_int1[29].ACLR
reset_n => data_int1[30].ACLR
reset_n => data_int1[31].ACLR
reset_n => data_int1[32].ACLR
reset_n => data_int1[33].ACLR
reset_n => data_int1[34].ACLR
reset_n => data_int1[35].ACLR
reset_n => data_int1[36].ACLR
reset_n => data_int1[37].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data[22] => data_int[22].DATAIN
data[22] => data_int1[22].DATAIN
data[23] => data_int[23].DATAIN
data[23] => data_int1[23].DATAIN
data[24] => data_int[24].DATAIN
data[24] => data_int1[24].DATAIN
data[25] => data_int[25].DATAIN
data[25] => data_int1[25].DATAIN
data[26] => data_int[26].DATAIN
data[26] => data_int1[26].DATAIN
data[27] => data_int[27].DATAIN
data[27] => data_int1[27].DATAIN
data[28] => data_int[28].DATAIN
data[28] => data_int1[28].DATAIN
data[29] => data_int[29].DATAIN
data[29] => data_int1[29].DATAIN
data[30] => data_int[30].DATAIN
data[30] => data_int1[30].DATAIN
data[31] => data_int[31].DATAIN
data[31] => data_int1[31].DATAIN
data[32] => data_int[32].DATAIN
data[32] => data_int1[32].DATAIN
data[33] => data_int[33].DATAIN
data[33] => data_int1[33].DATAIN
data[34] => data_int[34].DATAIN
data[34] => data_int1[34].DATAIN
data[35] => data_int[35].DATAIN
data[35] => data_int1[35].DATAIN
data[36] => data_int[36].DATAIN
data[36] => data_int1[36].DATAIN
data[37] => data_int[37].DATAIN
data[37] => data_int1[37].DATAIN
data_count[0] => data_count_int[0].DATAIN
data_count[0] => data_count_int1[0].DATAIN
data_count[1] => data_count_int[1].DATAIN
data_count[1] => data_count_int1[1].DATAIN
data_count[2] => data_count_int[2].DATAIN
data_count[2] => data_count_int1[2].DATAIN
data_count[3] => data_count_int[3].DATAIN
data_count[3] => data_count_int1[3].DATAIN
data_count[4] => data_count_int[4].DATAIN
data_count[4] => data_count_int1[4].DATAIN
data_count[5] => data_count_int[5].DATAIN
data_count[5] => data_count_int1[5].DATAIN
data_count[6] => data_count_int[6].DATAIN
data_count[6] => data_count_int1[6].DATAIN
data_count[7] => data_count_int[7].DATAIN
data_count[7] => data_count_int1[7].DATAIN
data_count[8] => data_count_int[8].DATAIN
data_count[8] => data_count_int1[8].DATAIN
data_count[9] => data_count_int[9].DATAIN
data_count[9] => data_count_int1[9].DATAIN
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => packet_error0.IN0
packet_error[0] => at_source_error_int[0].DATAB
packet_error[1] => packet_error0.IN1
packet_error[1] => at_source_error_int[1].DATAB
at_source_ready => source_comb_update_2.IN1
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= at_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= at_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= at_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= at_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= at_source_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= at_source_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= at_source_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= at_source_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= at_source_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= at_source_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[28] <= at_source_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[29] <= at_source_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[30] <= at_source_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[31] <= at_source_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[32] <= at_source_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[33] <= at_source_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[34] <= at_source_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[35] <= at_source_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[36] <= at_source_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[37] <= at_source_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_channel[1] <= <GND>
at_source_channel[2] <= <GND>
at_source_channel[3] <= <GND>
at_source_channel[4] <= <GND>
at_source_channel[5] <= <GND>
at_source_channel[6] <= <GND>
at_source_channel[7] <= <GND>
at_source_channel[8] <= <GND>
at_source_channel[9] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|auk_dspip_avalon_streaming_controller_fft_130:auk_dsp_interface_controller_1
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_m_k_counter_fft_130:ctrl
global_clock_enable => k_state.HOLD.OUTPUTSELECT
global_clock_enable => k_state.NEXT_PASS_UPD.OUTPUTSELECT
global_clock_enable => k_state.RUN_CNT.OUTPUTSELECT
global_clock_enable => k_state.IDLE.OUTPUTSELECT
global_clock_enable => next_pass_id.ENA
global_clock_enable => next_pass_i.ENA
global_clock_enable => blk_done_int.ENA
global_clock_enable => del_npi_cnt[0].ENA
global_clock_enable => del_npi_cnt[1].ENA
global_clock_enable => del_npi_cnt[2].ENA
global_clock_enable => del_npi_cnt[3].ENA
global_clock_enable => del_npi_cnt[4].ENA
global_clock_enable => p[0].ENA
global_clock_enable => p[1].ENA
global_clock_enable => p[2].ENA
global_clock_enable => k[0].ENA
global_clock_enable => k[1].ENA
global_clock_enable => k[2].ENA
global_clock_enable => k[3].ENA
global_clock_enable => k[4].ENA
global_clock_enable => k[5].ENA
global_clock_enable => k[6].ENA
global_clock_enable => k[7].ENA
global_clock_enable => k[8].ENA
global_clock_enable => k_count[0]~reg0.ENA
global_clock_enable => k_count[1]~reg0.ENA
global_clock_enable => k_count[2]~reg0.ENA
global_clock_enable => k_count[3]~reg0.ENA
global_clock_enable => k_count[4]~reg0.ENA
global_clock_enable => k_count[5]~reg0.ENA
global_clock_enable => k_count[6]~reg0.ENA
global_clock_enable => next_block_d4.ENA
global_clock_enable => next_block_d3.ENA
global_clock_enable => next_block_d2.ENA
global_clock_enable => next_block_d.ENA
clk => blk_done_int.CLK
clk => next_pass_i.CLK
clk => next_pass_id.CLK
clk => del_npi_cnt[0].CLK
clk => del_npi_cnt[1].CLK
clk => del_npi_cnt[2].CLK
clk => del_npi_cnt[3].CLK
clk => del_npi_cnt[4].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => k[5].CLK
clk => k[6].CLK
clk => k[7].CLK
clk => k[8].CLK
clk => k_count[0]~reg0.CLK
clk => k_count[1]~reg0.CLK
clk => k_count[2]~reg0.CLK
clk => k_count[3]~reg0.CLK
clk => k_count[4]~reg0.CLK
clk => k_count[5]~reg0.CLK
clk => k_count[6]~reg0.CLK
clk => next_block_d4.CLK
clk => next_block_d3.CLK
clk => next_block_d2.CLK
clk => next_block_d.CLK
clk => k_state~3.DATAIN
reset => cnt_k.IN1
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => next_pass_i.OUTPUTSELECT
reset => blk_done_int.OUTPUTSELECT
stp => ~NO_FANOUT~
start => next_pass_en.IN1
start => k_state.DATAA
start => Selector1.IN2
start => Selector0.IN1
start => k_state.DATAA
next_block => next_block_en.IN1
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => next_block_d.DATAIN
p_count[0] <= p[0].DB_MAX_OUTPUT_PORT_TYPE
p_count[1] <= p[1].DB_MAX_OUTPUT_PORT_TYPE
p_count[2] <= p[2].DB_MAX_OUTPUT_PORT_TYPE
k_count[0] <= k_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[1] <= k_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[2] <= k_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[3] <= k_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[4] <= k_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[5] <= k_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[6] <= k_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pass <= next_pass_i.DB_MAX_OUTPUT_PORT_TYPE
blk_done <= blk_done_int.DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_tdl_bit_rst_fft_130:delay_swd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrengen_fft_130:sel_we
clk => lpp_c_i.CLK
clk => wc_i_d.CLK
clk => wc_i.CLK
clk => wait_count[0].CLK
clk => wait_count[1].CLK
clk => wait_count[2].CLK
clk => wait_count[3].CLK
clk => wc_state~1.DATAIN
global_clock_enable => wc_state.ENABLE.OUTPUTSELECT
global_clock_enable => wc_state.WAIT_LAT.OUTPUTSELECT
global_clock_enable => wc_state.IDLE.OUTPUTSELECT
global_clock_enable => wc_i_d.ENA
global_clock_enable => lpp_c_i.ENA
global_clock_enable => wc_i.ENA
global_clock_enable => wait_count[0].ENA
global_clock_enable => wait_count[1].ENA
global_clock_enable => wait_count[2].ENA
global_clock_enable => wait_count[3].ENA
reset => wc_state.OUTPUTSELECT
reset => wc_state.OUTPUTSELECT
reset => wc_state.OUTPUTSELECT
reset => wait_count.OUTPUTSELECT
reset => wait_count.OUTPUTSELECT
reset => wait_count.OUTPUTSELECT
reset => wait_count.OUTPUTSELECT
reset => wc_i_d.OUTPUTSELECT
reset => lpp_c_i.OUTPUTSELECT
p_count[0] => Equal1.IN5
p_count[1] => Equal1.IN4
p_count[2] => Equal1.IN3
anb => ~NO_FANOUT~
lpp_c_en <= lpp_c_i.DB_MAX_OUTPUT_PORT_TYPE
lpp_d_en <= <GND>
wc <= wc_i.DB_MAX_OUTPUT_PORT_TYPE
wd <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer
clk => asj_fft_tdl_bit_rst_fft_130:gen_quad:gen_de_writer:gen_burst_rdy:delay_swd.clk
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
clk => wr_addr[4].CLK
clk => wr_addr[5].CLK
clk => wr_addr[6].CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => byte_enable[0]~reg0.CLK
clk => byte_enable[1]~reg0.CLK
clk => byte_enable[2]~reg0.CLK
clk => byte_enable[3]~reg0.CLK
clk => byte_enable[4]~reg0.CLK
clk => byte_enable[5]~reg0.CLK
clk => byte_enable[6]~reg0.CLK
clk => byte_enable[7]~reg0.CLK
clk => byte_enable[8]~reg0.CLK
clk => byte_enable[9]~reg0.CLK
clk => byte_enable[10]~reg0.CLK
clk => byte_enable[11]~reg0.CLK
clk => byte_enable[12]~reg0.CLK
clk => byte_enable[13]~reg0.CLK
clk => byte_enable[14]~reg0.CLK
clk => byte_enable[15]~reg0.CLK
clk => wr_address_i_int[0].CLK
clk => wr_address_i_int[1].CLK
clk => wr_address_i_int[2].CLK
clk => wr_address_i_int[3].CLK
clk => wr_address_i_int[4].CLK
clk => wr_address_i_int[5].CLK
clk => wr_address_i_int[6].CLK
clk => data_in_i[0]~reg0.CLK
clk => data_in_i[1]~reg0.CLK
clk => data_in_i[2]~reg0.CLK
clk => data_in_i[3]~reg0.CLK
clk => data_in_i[4]~reg0.CLK
clk => data_in_i[5]~reg0.CLK
clk => data_in_i[6]~reg0.CLK
clk => data_in_i[7]~reg0.CLK
clk => data_in_i[8]~reg0.CLK
clk => data_in_i[9]~reg0.CLK
clk => data_in_i[10]~reg0.CLK
clk => data_in_i[11]~reg0.CLK
clk => data_in_i[12]~reg0.CLK
clk => data_in_i[13]~reg0.CLK
clk => data_in_i[14]~reg0.CLK
clk => data_in_i[15]~reg0.CLK
clk => data_in_r[0]~reg0.CLK
clk => data_in_r[1]~reg0.CLK
clk => data_in_r[2]~reg0.CLK
clk => data_in_r[3]~reg0.CLK
clk => data_in_r[4]~reg0.CLK
clk => data_in_r[5]~reg0.CLK
clk => data_in_r[6]~reg0.CLK
clk => data_in_r[7]~reg0.CLK
clk => data_in_r[8]~reg0.CLK
clk => data_in_r[9]~reg0.CLK
clk => data_in_r[10]~reg0.CLK
clk => data_in_r[11]~reg0.CLK
clk => data_in_r[12]~reg0.CLK
clk => data_in_r[13]~reg0.CLK
clk => data_in_r[14]~reg0.CLK
clk => data_in_r[15]~reg0.CLK
clk => wren[0].CLK
clk => wren[1].CLK
clk => wren[2].CLK
clk => wren[3].CLK
clk => disable_wr~reg0.CLK
clk => rdy_for_next_block.CLK
clk => burst_count_en.CLK
clk => data_rdy_int.CLK
clk => anb.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
global_clock_enable => asj_fft_tdl_bit_rst_fft_130:gen_quad:gen_de_writer:gen_burst_rdy:delay_swd.global_clock_enable
global_clock_enable => sw[0].ENA
global_clock_enable => wr_addr[6].ENA
global_clock_enable => wr_addr[5].ENA
global_clock_enable => wr_addr[4].ENA
global_clock_enable => wr_addr[3].ENA
global_clock_enable => wr_addr[2].ENA
global_clock_enable => wr_addr[1].ENA
global_clock_enable => wr_addr[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => byte_enable[0]~reg0.ENA
global_clock_enable => byte_enable[1]~reg0.ENA
global_clock_enable => byte_enable[2]~reg0.ENA
global_clock_enable => byte_enable[3]~reg0.ENA
global_clock_enable => byte_enable[4]~reg0.ENA
global_clock_enable => byte_enable[5]~reg0.ENA
global_clock_enable => byte_enable[6]~reg0.ENA
global_clock_enable => byte_enable[7]~reg0.ENA
global_clock_enable => byte_enable[8]~reg0.ENA
global_clock_enable => byte_enable[9]~reg0.ENA
global_clock_enable => byte_enable[10]~reg0.ENA
global_clock_enable => byte_enable[11]~reg0.ENA
global_clock_enable => byte_enable[12]~reg0.ENA
global_clock_enable => byte_enable[13]~reg0.ENA
global_clock_enable => byte_enable[14]~reg0.ENA
global_clock_enable => byte_enable[15]~reg0.ENA
global_clock_enable => wr_address_i_int[0].ENA
global_clock_enable => wr_address_i_int[1].ENA
global_clock_enable => wr_address_i_int[2].ENA
global_clock_enable => wr_address_i_int[3].ENA
global_clock_enable => wr_address_i_int[4].ENA
global_clock_enable => wr_address_i_int[5].ENA
global_clock_enable => wr_address_i_int[6].ENA
global_clock_enable => data_in_i[0]~reg0.ENA
global_clock_enable => data_in_i[1]~reg0.ENA
global_clock_enable => data_in_i[2]~reg0.ENA
global_clock_enable => data_in_i[3]~reg0.ENA
global_clock_enable => data_in_i[4]~reg0.ENA
global_clock_enable => data_in_i[5]~reg0.ENA
global_clock_enable => data_in_i[6]~reg0.ENA
global_clock_enable => data_in_i[7]~reg0.ENA
global_clock_enable => data_in_i[8]~reg0.ENA
global_clock_enable => data_in_i[9]~reg0.ENA
global_clock_enable => data_in_i[10]~reg0.ENA
global_clock_enable => data_in_i[11]~reg0.ENA
global_clock_enable => data_in_i[12]~reg0.ENA
global_clock_enable => data_in_i[13]~reg0.ENA
global_clock_enable => data_in_i[14]~reg0.ENA
global_clock_enable => data_in_i[15]~reg0.ENA
global_clock_enable => data_in_r[0]~reg0.ENA
global_clock_enable => data_in_r[1]~reg0.ENA
global_clock_enable => data_in_r[2]~reg0.ENA
global_clock_enable => data_in_r[3]~reg0.ENA
global_clock_enable => data_in_r[4]~reg0.ENA
global_clock_enable => data_in_r[5]~reg0.ENA
global_clock_enable => data_in_r[6]~reg0.ENA
global_clock_enable => data_in_r[7]~reg0.ENA
global_clock_enable => data_in_r[8]~reg0.ENA
global_clock_enable => data_in_r[9]~reg0.ENA
global_clock_enable => data_in_r[10]~reg0.ENA
global_clock_enable => data_in_r[11]~reg0.ENA
global_clock_enable => data_in_r[12]~reg0.ENA
global_clock_enable => data_in_r[13]~reg0.ENA
global_clock_enable => data_in_r[14]~reg0.ENA
global_clock_enable => data_in_r[15]~reg0.ENA
global_clock_enable => wren[0].ENA
global_clock_enable => wren[1].ENA
global_clock_enable => wren[2].ENA
global_clock_enable => wren[3].ENA
global_clock_enable => disable_wr~reg0.ENA
global_clock_enable => rdy_for_next_block.ENA
global_clock_enable => burst_count_en.ENA
global_clock_enable => data_rdy_int.ENA
global_clock_enable => anb.ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => count[4].ENA
global_clock_enable => count[5].ENA
global_clock_enable => count[6].ENA
global_clock_enable => count[7].ENA
global_clock_enable => count[8].ENA
global_clock_enable => count[9].ENA
reset => counter_i.IN0
reset => anb.OUTPUTSELECT
reset => data_rdy_int.OUTPUTSELECT
reset => burst_count_en.OUTPUTSELECT
reset => rdy_for_next_block.OUTPUTSELECT
reset => disable_wr.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst_fft_130:gen_quad:gen_de_writer:gen_burst_rdy:delay_swd.reset
stp => counter_i.IN1
stp => burst_count_en.OUTPUTSELECT
val => asj_fft_tdl_bit_rst_fft_130:gen_quad:gen_de_writer:gen_burst_rdy:delay_swd.data_in
block_done => data_rdy_int.OUTPUTSELECT
data_real_in[0] => data_in_r.DATAA
data_real_in[1] => data_in_r.DATAA
data_real_in[2] => data_in_r.DATAA
data_real_in[3] => data_in_r.DATAA
data_real_in[4] => data_in_r.DATAA
data_real_in[5] => data_in_r.DATAA
data_real_in[6] => data_in_r.DATAA
data_real_in[7] => data_in_r.DATAA
data_real_in[8] => data_in_r.DATAA
data_real_in[9] => data_in_r.DATAA
data_real_in[10] => data_in_r.DATAA
data_real_in[11] => data_in_r.DATAA
data_real_in[12] => data_in_r.DATAA
data_real_in[13] => data_in_r.DATAA
data_real_in[14] => data_in_r.DATAA
data_real_in[15] => data_in_r.DATAA
data_imag_in[0] => data_in_i.DATAA
data_imag_in[1] => data_in_i.DATAA
data_imag_in[2] => data_in_i.DATAA
data_imag_in[3] => data_in_i.DATAA
data_imag_in[4] => data_in_i.DATAA
data_imag_in[5] => data_in_i.DATAA
data_imag_in[6] => data_in_i.DATAA
data_imag_in[7] => data_in_i.DATAA
data_imag_in[8] => data_in_i.DATAA
data_imag_in[9] => data_in_i.DATAA
data_imag_in[10] => data_in_i.DATAA
data_imag_in[11] => data_in_i.DATAA
data_imag_in[12] => data_in_i.DATAA
data_imag_in[13] => data_in_i.DATAA
data_imag_in[14] => data_in_i.DATAA
data_imag_in[15] => data_in_i.DATAA
wr_address_i[0] <= wr_address_i_int[0].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[1] <= wr_address_i_int[1].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[2] <= wr_address_i_int[2].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[3] <= wr_address_i_int[3].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[4] <= wr_address_i_int[4].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[5] <= wr_address_i_int[5].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[6] <= wr_address_i_int[6].DB_MAX_OUTPUT_PORT_TYPE
byte_enable[0] <= byte_enable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[1] <= byte_enable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[2] <= byte_enable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[3] <= byte_enable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[4] <= byte_enable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[5] <= byte_enable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[6] <= byte_enable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[7] <= byte_enable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[8] <= byte_enable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[9] <= byte_enable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[10] <= byte_enable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[11] <= byte_enable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[12] <= byte_enable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[13] <= byte_enable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[14] <= byte_enable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[15] <= byte_enable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren_i[0] <= wren[0].DB_MAX_OUTPUT_PORT_TYPE
wren_i[1] <= wren[1].DB_MAX_OUTPUT_PORT_TYPE
wren_i[2] <= wren[2].DB_MAX_OUTPUT_PORT_TYPE
wren_i[3] <= wren[3].DB_MAX_OUTPUT_PORT_TYPE
data_rdy <= data_rdy_int.DB_MAX_OUTPUT_PORT_TYPE
a_not_b <= anb.DB_MAX_OUTPUT_PORT_TYPE
disable_wr <= disable_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_block <= rdy_for_next_block.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[0] <= data_in_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[1] <= data_in_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[2] <= data_in_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[3] <= data_in_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[4] <= data_in_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[5] <= data_in_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[6] <= data_in_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[7] <= data_in_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[8] <= data_in_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[9] <= data_in_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[10] <= data_in_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[11] <= data_in_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[12] <= data_in_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[13] <= data_in_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[14] <= data_in_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[15] <= data_in_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[0] <= data_in_i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[1] <= data_in_i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[2] <= data_in_i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[3] <= data_in_i[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[4] <= data_in_i[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[5] <= data_in_i[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[6] <= data_in_i[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[7] <= data_in_i[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[8] <= data_in_i[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[9] <= data_in_i[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[10] <= data_in_i[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[11] <= data_in_i[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[12] <= data_in_i[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[13] <= data_in_i[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[14] <= data_in_i[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[15] <= data_in_i[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_in_write_sgl_fft_130:writer|asj_fft_tdl_bit_rst_fft_130:\gen_quad:gen_de_writer:gen_burst_rdy:delay_swd
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_unbburst_ctrl_de_fft_130:ccc
clk => rdaddress_a_bus[0]~reg0.CLK
clk => rdaddress_a_bus[1]~reg0.CLK
clk => rdaddress_a_bus[2]~reg0.CLK
clk => rdaddress_a_bus[3]~reg0.CLK
clk => rdaddress_a_bus[4]~reg0.CLK
clk => rdaddress_a_bus[5]~reg0.CLK
clk => rdaddress_a_bus[6]~reg0.CLK
clk => rdaddress_a_bus[7]~reg0.CLK
clk => rdaddress_a_bus[8]~reg0.CLK
clk => rdaddress_a_bus[9]~reg0.CLK
clk => rdaddress_a_bus[10]~reg0.CLK
clk => rdaddress_a_bus[11]~reg0.CLK
clk => rdaddress_a_bus[12]~reg0.CLK
clk => rdaddress_a_bus[13]~reg0.CLK
clk => rdaddress_a_bus[14]~reg0.CLK
clk => rdaddress_a_bus[15]~reg0.CLK
clk => rdaddress_a_bus[16]~reg0.CLK
clk => rdaddress_a_bus[17]~reg0.CLK
clk => rdaddress_a_bus[18]~reg0.CLK
clk => rdaddress_a_bus[19]~reg0.CLK
clk => rdaddress_a_bus[20]~reg0.CLK
clk => rdaddress_a_bus[21]~reg0.CLK
clk => rdaddress_a_bus[22]~reg0.CLK
clk => rdaddress_a_bus[23]~reg0.CLK
clk => rdaddress_a_bus[24]~reg0.CLK
clk => rdaddress_a_bus[25]~reg0.CLK
clk => rdaddress_a_bus[26]~reg0.CLK
clk => rdaddress_a_bus[27]~reg0.CLK
clk => ram_data_out3_y[0]~reg0.CLK
clk => ram_data_out3_y[1]~reg0.CLK
clk => ram_data_out3_y[2]~reg0.CLK
clk => ram_data_out3_y[3]~reg0.CLK
clk => ram_data_out3_y[4]~reg0.CLK
clk => ram_data_out3_y[5]~reg0.CLK
clk => ram_data_out3_y[6]~reg0.CLK
clk => ram_data_out3_y[7]~reg0.CLK
clk => ram_data_out3_y[8]~reg0.CLK
clk => ram_data_out3_y[9]~reg0.CLK
clk => ram_data_out3_y[10]~reg0.CLK
clk => ram_data_out3_y[11]~reg0.CLK
clk => ram_data_out3_y[12]~reg0.CLK
clk => ram_data_out3_y[13]~reg0.CLK
clk => ram_data_out3_y[14]~reg0.CLK
clk => ram_data_out3_y[15]~reg0.CLK
clk => ram_data_out3_y[16]~reg0.CLK
clk => ram_data_out3_y[17]~reg0.CLK
clk => ram_data_out3_y[18]~reg0.CLK
clk => ram_data_out3_y[19]~reg0.CLK
clk => ram_data_out3_y[20]~reg0.CLK
clk => ram_data_out3_y[21]~reg0.CLK
clk => ram_data_out3_y[22]~reg0.CLK
clk => ram_data_out3_y[23]~reg0.CLK
clk => ram_data_out3_y[24]~reg0.CLK
clk => ram_data_out3_y[25]~reg0.CLK
clk => ram_data_out3_y[26]~reg0.CLK
clk => ram_data_out3_y[27]~reg0.CLK
clk => ram_data_out3_y[28]~reg0.CLK
clk => ram_data_out3_y[29]~reg0.CLK
clk => ram_data_out3_y[30]~reg0.CLK
clk => ram_data_out3_y[31]~reg0.CLK
clk => ram_data_out2_y[0]~reg0.CLK
clk => ram_data_out2_y[1]~reg0.CLK
clk => ram_data_out2_y[2]~reg0.CLK
clk => ram_data_out2_y[3]~reg0.CLK
clk => ram_data_out2_y[4]~reg0.CLK
clk => ram_data_out2_y[5]~reg0.CLK
clk => ram_data_out2_y[6]~reg0.CLK
clk => ram_data_out2_y[7]~reg0.CLK
clk => ram_data_out2_y[8]~reg0.CLK
clk => ram_data_out2_y[9]~reg0.CLK
clk => ram_data_out2_y[10]~reg0.CLK
clk => ram_data_out2_y[11]~reg0.CLK
clk => ram_data_out2_y[12]~reg0.CLK
clk => ram_data_out2_y[13]~reg0.CLK
clk => ram_data_out2_y[14]~reg0.CLK
clk => ram_data_out2_y[15]~reg0.CLK
clk => ram_data_out2_y[16]~reg0.CLK
clk => ram_data_out2_y[17]~reg0.CLK
clk => ram_data_out2_y[18]~reg0.CLK
clk => ram_data_out2_y[19]~reg0.CLK
clk => ram_data_out2_y[20]~reg0.CLK
clk => ram_data_out2_y[21]~reg0.CLK
clk => ram_data_out2_y[22]~reg0.CLK
clk => ram_data_out2_y[23]~reg0.CLK
clk => ram_data_out2_y[24]~reg0.CLK
clk => ram_data_out2_y[25]~reg0.CLK
clk => ram_data_out2_y[26]~reg0.CLK
clk => ram_data_out2_y[27]~reg0.CLK
clk => ram_data_out2_y[28]~reg0.CLK
clk => ram_data_out2_y[29]~reg0.CLK
clk => ram_data_out2_y[30]~reg0.CLK
clk => ram_data_out2_y[31]~reg0.CLK
clk => ram_data_out1_y[0]~reg0.CLK
clk => ram_data_out1_y[1]~reg0.CLK
clk => ram_data_out1_y[2]~reg0.CLK
clk => ram_data_out1_y[3]~reg0.CLK
clk => ram_data_out1_y[4]~reg0.CLK
clk => ram_data_out1_y[5]~reg0.CLK
clk => ram_data_out1_y[6]~reg0.CLK
clk => ram_data_out1_y[7]~reg0.CLK
clk => ram_data_out1_y[8]~reg0.CLK
clk => ram_data_out1_y[9]~reg0.CLK
clk => ram_data_out1_y[10]~reg0.CLK
clk => ram_data_out1_y[11]~reg0.CLK
clk => ram_data_out1_y[12]~reg0.CLK
clk => ram_data_out1_y[13]~reg0.CLK
clk => ram_data_out1_y[14]~reg0.CLK
clk => ram_data_out1_y[15]~reg0.CLK
clk => ram_data_out1_y[16]~reg0.CLK
clk => ram_data_out1_y[17]~reg0.CLK
clk => ram_data_out1_y[18]~reg0.CLK
clk => ram_data_out1_y[19]~reg0.CLK
clk => ram_data_out1_y[20]~reg0.CLK
clk => ram_data_out1_y[21]~reg0.CLK
clk => ram_data_out1_y[22]~reg0.CLK
clk => ram_data_out1_y[23]~reg0.CLK
clk => ram_data_out1_y[24]~reg0.CLK
clk => ram_data_out1_y[25]~reg0.CLK
clk => ram_data_out1_y[26]~reg0.CLK
clk => ram_data_out1_y[27]~reg0.CLK
clk => ram_data_out1_y[28]~reg0.CLK
clk => ram_data_out1_y[29]~reg0.CLK
clk => ram_data_out1_y[30]~reg0.CLK
clk => ram_data_out1_y[31]~reg0.CLK
clk => ram_data_out0_y[0]~reg0.CLK
clk => ram_data_out0_y[1]~reg0.CLK
clk => ram_data_out0_y[2]~reg0.CLK
clk => ram_data_out0_y[3]~reg0.CLK
clk => ram_data_out0_y[4]~reg0.CLK
clk => ram_data_out0_y[5]~reg0.CLK
clk => ram_data_out0_y[6]~reg0.CLK
clk => ram_data_out0_y[7]~reg0.CLK
clk => ram_data_out0_y[8]~reg0.CLK
clk => ram_data_out0_y[9]~reg0.CLK
clk => ram_data_out0_y[10]~reg0.CLK
clk => ram_data_out0_y[11]~reg0.CLK
clk => ram_data_out0_y[12]~reg0.CLK
clk => ram_data_out0_y[13]~reg0.CLK
clk => ram_data_out0_y[14]~reg0.CLK
clk => ram_data_out0_y[15]~reg0.CLK
clk => ram_data_out0_y[16]~reg0.CLK
clk => ram_data_out0_y[17]~reg0.CLK
clk => ram_data_out0_y[18]~reg0.CLK
clk => ram_data_out0_y[19]~reg0.CLK
clk => ram_data_out0_y[20]~reg0.CLK
clk => ram_data_out0_y[21]~reg0.CLK
clk => ram_data_out0_y[22]~reg0.CLK
clk => ram_data_out0_y[23]~reg0.CLK
clk => ram_data_out0_y[24]~reg0.CLK
clk => ram_data_out0_y[25]~reg0.CLK
clk => ram_data_out0_y[26]~reg0.CLK
clk => ram_data_out0_y[27]~reg0.CLK
clk => ram_data_out0_y[28]~reg0.CLK
clk => ram_data_out0_y[29]~reg0.CLK
clk => ram_data_out0_y[30]~reg0.CLK
clk => ram_data_out0_y[31]~reg0.CLK
clk => ram_data_out3_x[0]~reg0.CLK
clk => ram_data_out3_x[1]~reg0.CLK
clk => ram_data_out3_x[2]~reg0.CLK
clk => ram_data_out3_x[3]~reg0.CLK
clk => ram_data_out3_x[4]~reg0.CLK
clk => ram_data_out3_x[5]~reg0.CLK
clk => ram_data_out3_x[6]~reg0.CLK
clk => ram_data_out3_x[7]~reg0.CLK
clk => ram_data_out3_x[8]~reg0.CLK
clk => ram_data_out3_x[9]~reg0.CLK
clk => ram_data_out3_x[10]~reg0.CLK
clk => ram_data_out3_x[11]~reg0.CLK
clk => ram_data_out3_x[12]~reg0.CLK
clk => ram_data_out3_x[13]~reg0.CLK
clk => ram_data_out3_x[14]~reg0.CLK
clk => ram_data_out3_x[15]~reg0.CLK
clk => ram_data_out3_x[16]~reg0.CLK
clk => ram_data_out3_x[17]~reg0.CLK
clk => ram_data_out3_x[18]~reg0.CLK
clk => ram_data_out3_x[19]~reg0.CLK
clk => ram_data_out3_x[20]~reg0.CLK
clk => ram_data_out3_x[21]~reg0.CLK
clk => ram_data_out3_x[22]~reg0.CLK
clk => ram_data_out3_x[23]~reg0.CLK
clk => ram_data_out3_x[24]~reg0.CLK
clk => ram_data_out3_x[25]~reg0.CLK
clk => ram_data_out3_x[26]~reg0.CLK
clk => ram_data_out3_x[27]~reg0.CLK
clk => ram_data_out3_x[28]~reg0.CLK
clk => ram_data_out3_x[29]~reg0.CLK
clk => ram_data_out3_x[30]~reg0.CLK
clk => ram_data_out3_x[31]~reg0.CLK
clk => ram_data_out2_x[0]~reg0.CLK
clk => ram_data_out2_x[1]~reg0.CLK
clk => ram_data_out2_x[2]~reg0.CLK
clk => ram_data_out2_x[3]~reg0.CLK
clk => ram_data_out2_x[4]~reg0.CLK
clk => ram_data_out2_x[5]~reg0.CLK
clk => ram_data_out2_x[6]~reg0.CLK
clk => ram_data_out2_x[7]~reg0.CLK
clk => ram_data_out2_x[8]~reg0.CLK
clk => ram_data_out2_x[9]~reg0.CLK
clk => ram_data_out2_x[10]~reg0.CLK
clk => ram_data_out2_x[11]~reg0.CLK
clk => ram_data_out2_x[12]~reg0.CLK
clk => ram_data_out2_x[13]~reg0.CLK
clk => ram_data_out2_x[14]~reg0.CLK
clk => ram_data_out2_x[15]~reg0.CLK
clk => ram_data_out2_x[16]~reg0.CLK
clk => ram_data_out2_x[17]~reg0.CLK
clk => ram_data_out2_x[18]~reg0.CLK
clk => ram_data_out2_x[19]~reg0.CLK
clk => ram_data_out2_x[20]~reg0.CLK
clk => ram_data_out2_x[21]~reg0.CLK
clk => ram_data_out2_x[22]~reg0.CLK
clk => ram_data_out2_x[23]~reg0.CLK
clk => ram_data_out2_x[24]~reg0.CLK
clk => ram_data_out2_x[25]~reg0.CLK
clk => ram_data_out2_x[26]~reg0.CLK
clk => ram_data_out2_x[27]~reg0.CLK
clk => ram_data_out2_x[28]~reg0.CLK
clk => ram_data_out2_x[29]~reg0.CLK
clk => ram_data_out2_x[30]~reg0.CLK
clk => ram_data_out2_x[31]~reg0.CLK
clk => ram_data_out1_x[0]~reg0.CLK
clk => ram_data_out1_x[1]~reg0.CLK
clk => ram_data_out1_x[2]~reg0.CLK
clk => ram_data_out1_x[3]~reg0.CLK
clk => ram_data_out1_x[4]~reg0.CLK
clk => ram_data_out1_x[5]~reg0.CLK
clk => ram_data_out1_x[6]~reg0.CLK
clk => ram_data_out1_x[7]~reg0.CLK
clk => ram_data_out1_x[8]~reg0.CLK
clk => ram_data_out1_x[9]~reg0.CLK
clk => ram_data_out1_x[10]~reg0.CLK
clk => ram_data_out1_x[11]~reg0.CLK
clk => ram_data_out1_x[12]~reg0.CLK
clk => ram_data_out1_x[13]~reg0.CLK
clk => ram_data_out1_x[14]~reg0.CLK
clk => ram_data_out1_x[15]~reg0.CLK
clk => ram_data_out1_x[16]~reg0.CLK
clk => ram_data_out1_x[17]~reg0.CLK
clk => ram_data_out1_x[18]~reg0.CLK
clk => ram_data_out1_x[19]~reg0.CLK
clk => ram_data_out1_x[20]~reg0.CLK
clk => ram_data_out1_x[21]~reg0.CLK
clk => ram_data_out1_x[22]~reg0.CLK
clk => ram_data_out1_x[23]~reg0.CLK
clk => ram_data_out1_x[24]~reg0.CLK
clk => ram_data_out1_x[25]~reg0.CLK
clk => ram_data_out1_x[26]~reg0.CLK
clk => ram_data_out1_x[27]~reg0.CLK
clk => ram_data_out1_x[28]~reg0.CLK
clk => ram_data_out1_x[29]~reg0.CLK
clk => ram_data_out1_x[30]~reg0.CLK
clk => ram_data_out1_x[31]~reg0.CLK
clk => ram_data_out0_x[0]~reg0.CLK
clk => ram_data_out0_x[1]~reg0.CLK
clk => ram_data_out0_x[2]~reg0.CLK
clk => ram_data_out0_x[3]~reg0.CLK
clk => ram_data_out0_x[4]~reg0.CLK
clk => ram_data_out0_x[5]~reg0.CLK
clk => ram_data_out0_x[6]~reg0.CLK
clk => ram_data_out0_x[7]~reg0.CLK
clk => ram_data_out0_x[8]~reg0.CLK
clk => ram_data_out0_x[9]~reg0.CLK
clk => ram_data_out0_x[10]~reg0.CLK
clk => ram_data_out0_x[11]~reg0.CLK
clk => ram_data_out0_x[12]~reg0.CLK
clk => ram_data_out0_x[13]~reg0.CLK
clk => ram_data_out0_x[14]~reg0.CLK
clk => ram_data_out0_x[15]~reg0.CLK
clk => ram_data_out0_x[16]~reg0.CLK
clk => ram_data_out0_x[17]~reg0.CLK
clk => ram_data_out0_x[18]~reg0.CLK
clk => ram_data_out0_x[19]~reg0.CLK
clk => ram_data_out0_x[20]~reg0.CLK
clk => ram_data_out0_x[21]~reg0.CLK
clk => ram_data_out0_x[22]~reg0.CLK
clk => ram_data_out0_x[23]~reg0.CLK
clk => ram_data_out0_x[24]~reg0.CLK
clk => ram_data_out0_x[25]~reg0.CLK
clk => ram_data_out0_x[26]~reg0.CLK
clk => ram_data_out0_x[27]~reg0.CLK
clk => ram_data_out0_x[28]~reg0.CLK
clk => ram_data_out0_x[29]~reg0.CLK
clk => ram_data_out0_x[30]~reg0.CLK
clk => ram_data_out0_x[31]~reg0.CLK
clk => a_ram_data_in_bus_y[0]~reg0.CLK
clk => a_ram_data_in_bus_y[1]~reg0.CLK
clk => a_ram_data_in_bus_y[2]~reg0.CLK
clk => a_ram_data_in_bus_y[3]~reg0.CLK
clk => a_ram_data_in_bus_y[4]~reg0.CLK
clk => a_ram_data_in_bus_y[5]~reg0.CLK
clk => a_ram_data_in_bus_y[6]~reg0.CLK
clk => a_ram_data_in_bus_y[7]~reg0.CLK
clk => a_ram_data_in_bus_y[8]~reg0.CLK
clk => a_ram_data_in_bus_y[9]~reg0.CLK
clk => a_ram_data_in_bus_y[10]~reg0.CLK
clk => a_ram_data_in_bus_y[11]~reg0.CLK
clk => a_ram_data_in_bus_y[12]~reg0.CLK
clk => a_ram_data_in_bus_y[13]~reg0.CLK
clk => a_ram_data_in_bus_y[14]~reg0.CLK
clk => a_ram_data_in_bus_y[15]~reg0.CLK
clk => a_ram_data_in_bus_y[16]~reg0.CLK
clk => a_ram_data_in_bus_y[17]~reg0.CLK
clk => a_ram_data_in_bus_y[18]~reg0.CLK
clk => a_ram_data_in_bus_y[19]~reg0.CLK
clk => a_ram_data_in_bus_y[20]~reg0.CLK
clk => a_ram_data_in_bus_y[21]~reg0.CLK
clk => a_ram_data_in_bus_y[22]~reg0.CLK
clk => a_ram_data_in_bus_y[23]~reg0.CLK
clk => a_ram_data_in_bus_y[24]~reg0.CLK
clk => a_ram_data_in_bus_y[25]~reg0.CLK
clk => a_ram_data_in_bus_y[26]~reg0.CLK
clk => a_ram_data_in_bus_y[27]~reg0.CLK
clk => a_ram_data_in_bus_y[28]~reg0.CLK
clk => a_ram_data_in_bus_y[29]~reg0.CLK
clk => a_ram_data_in_bus_y[30]~reg0.CLK
clk => a_ram_data_in_bus_y[31]~reg0.CLK
clk => a_ram_data_in_bus_y[32]~reg0.CLK
clk => a_ram_data_in_bus_y[33]~reg0.CLK
clk => a_ram_data_in_bus_y[34]~reg0.CLK
clk => a_ram_data_in_bus_y[35]~reg0.CLK
clk => a_ram_data_in_bus_y[36]~reg0.CLK
clk => a_ram_data_in_bus_y[37]~reg0.CLK
clk => a_ram_data_in_bus_y[38]~reg0.CLK
clk => a_ram_data_in_bus_y[39]~reg0.CLK
clk => a_ram_data_in_bus_y[40]~reg0.CLK
clk => a_ram_data_in_bus_y[41]~reg0.CLK
clk => a_ram_data_in_bus_y[42]~reg0.CLK
clk => a_ram_data_in_bus_y[43]~reg0.CLK
clk => a_ram_data_in_bus_y[44]~reg0.CLK
clk => a_ram_data_in_bus_y[45]~reg0.CLK
clk => a_ram_data_in_bus_y[46]~reg0.CLK
clk => a_ram_data_in_bus_y[47]~reg0.CLK
clk => a_ram_data_in_bus_y[48]~reg0.CLK
clk => a_ram_data_in_bus_y[49]~reg0.CLK
clk => a_ram_data_in_bus_y[50]~reg0.CLK
clk => a_ram_data_in_bus_y[51]~reg0.CLK
clk => a_ram_data_in_bus_y[52]~reg0.CLK
clk => a_ram_data_in_bus_y[53]~reg0.CLK
clk => a_ram_data_in_bus_y[54]~reg0.CLK
clk => a_ram_data_in_bus_y[55]~reg0.CLK
clk => a_ram_data_in_bus_y[56]~reg0.CLK
clk => a_ram_data_in_bus_y[57]~reg0.CLK
clk => a_ram_data_in_bus_y[58]~reg0.CLK
clk => a_ram_data_in_bus_y[59]~reg0.CLK
clk => a_ram_data_in_bus_y[60]~reg0.CLK
clk => a_ram_data_in_bus_y[61]~reg0.CLK
clk => a_ram_data_in_bus_y[62]~reg0.CLK
clk => a_ram_data_in_bus_y[63]~reg0.CLK
clk => a_ram_data_in_bus_y[64]~reg0.CLK
clk => a_ram_data_in_bus_y[65]~reg0.CLK
clk => a_ram_data_in_bus_y[66]~reg0.CLK
clk => a_ram_data_in_bus_y[67]~reg0.CLK
clk => a_ram_data_in_bus_y[68]~reg0.CLK
clk => a_ram_data_in_bus_y[69]~reg0.CLK
clk => a_ram_data_in_bus_y[70]~reg0.CLK
clk => a_ram_data_in_bus_y[71]~reg0.CLK
clk => a_ram_data_in_bus_y[72]~reg0.CLK
clk => a_ram_data_in_bus_y[73]~reg0.CLK
clk => a_ram_data_in_bus_y[74]~reg0.CLK
clk => a_ram_data_in_bus_y[75]~reg0.CLK
clk => a_ram_data_in_bus_y[76]~reg0.CLK
clk => a_ram_data_in_bus_y[77]~reg0.CLK
clk => a_ram_data_in_bus_y[78]~reg0.CLK
clk => a_ram_data_in_bus_y[79]~reg0.CLK
clk => a_ram_data_in_bus_y[80]~reg0.CLK
clk => a_ram_data_in_bus_y[81]~reg0.CLK
clk => a_ram_data_in_bus_y[82]~reg0.CLK
clk => a_ram_data_in_bus_y[83]~reg0.CLK
clk => a_ram_data_in_bus_y[84]~reg0.CLK
clk => a_ram_data_in_bus_y[85]~reg0.CLK
clk => a_ram_data_in_bus_y[86]~reg0.CLK
clk => a_ram_data_in_bus_y[87]~reg0.CLK
clk => a_ram_data_in_bus_y[88]~reg0.CLK
clk => a_ram_data_in_bus_y[89]~reg0.CLK
clk => a_ram_data_in_bus_y[90]~reg0.CLK
clk => a_ram_data_in_bus_y[91]~reg0.CLK
clk => a_ram_data_in_bus_y[92]~reg0.CLK
clk => a_ram_data_in_bus_y[93]~reg0.CLK
clk => a_ram_data_in_bus_y[94]~reg0.CLK
clk => a_ram_data_in_bus_y[95]~reg0.CLK
clk => a_ram_data_in_bus_y[96]~reg0.CLK
clk => a_ram_data_in_bus_y[97]~reg0.CLK
clk => a_ram_data_in_bus_y[98]~reg0.CLK
clk => a_ram_data_in_bus_y[99]~reg0.CLK
clk => a_ram_data_in_bus_y[100]~reg0.CLK
clk => a_ram_data_in_bus_y[101]~reg0.CLK
clk => a_ram_data_in_bus_y[102]~reg0.CLK
clk => a_ram_data_in_bus_y[103]~reg0.CLK
clk => a_ram_data_in_bus_y[104]~reg0.CLK
clk => a_ram_data_in_bus_y[105]~reg0.CLK
clk => a_ram_data_in_bus_y[106]~reg0.CLK
clk => a_ram_data_in_bus_y[107]~reg0.CLK
clk => a_ram_data_in_bus_y[108]~reg0.CLK
clk => a_ram_data_in_bus_y[109]~reg0.CLK
clk => a_ram_data_in_bus_y[110]~reg0.CLK
clk => a_ram_data_in_bus_y[111]~reg0.CLK
clk => a_ram_data_in_bus_y[112]~reg0.CLK
clk => a_ram_data_in_bus_y[113]~reg0.CLK
clk => a_ram_data_in_bus_y[114]~reg0.CLK
clk => a_ram_data_in_bus_y[115]~reg0.CLK
clk => a_ram_data_in_bus_y[116]~reg0.CLK
clk => a_ram_data_in_bus_y[117]~reg0.CLK
clk => a_ram_data_in_bus_y[118]~reg0.CLK
clk => a_ram_data_in_bus_y[119]~reg0.CLK
clk => a_ram_data_in_bus_y[120]~reg0.CLK
clk => a_ram_data_in_bus_y[121]~reg0.CLK
clk => a_ram_data_in_bus_y[122]~reg0.CLK
clk => a_ram_data_in_bus_y[123]~reg0.CLK
clk => a_ram_data_in_bus_y[124]~reg0.CLK
clk => a_ram_data_in_bus_y[125]~reg0.CLK
clk => a_ram_data_in_bus_y[126]~reg0.CLK
clk => a_ram_data_in_bus_y[127]~reg0.CLK
clk => a_ram_data_in_bus_x[0]~reg0.CLK
clk => a_ram_data_in_bus_x[1]~reg0.CLK
clk => a_ram_data_in_bus_x[2]~reg0.CLK
clk => a_ram_data_in_bus_x[3]~reg0.CLK
clk => a_ram_data_in_bus_x[4]~reg0.CLK
clk => a_ram_data_in_bus_x[5]~reg0.CLK
clk => a_ram_data_in_bus_x[6]~reg0.CLK
clk => a_ram_data_in_bus_x[7]~reg0.CLK
clk => a_ram_data_in_bus_x[8]~reg0.CLK
clk => a_ram_data_in_bus_x[9]~reg0.CLK
clk => a_ram_data_in_bus_x[10]~reg0.CLK
clk => a_ram_data_in_bus_x[11]~reg0.CLK
clk => a_ram_data_in_bus_x[12]~reg0.CLK
clk => a_ram_data_in_bus_x[13]~reg0.CLK
clk => a_ram_data_in_bus_x[14]~reg0.CLK
clk => a_ram_data_in_bus_x[15]~reg0.CLK
clk => a_ram_data_in_bus_x[16]~reg0.CLK
clk => a_ram_data_in_bus_x[17]~reg0.CLK
clk => a_ram_data_in_bus_x[18]~reg0.CLK
clk => a_ram_data_in_bus_x[19]~reg0.CLK
clk => a_ram_data_in_bus_x[20]~reg0.CLK
clk => a_ram_data_in_bus_x[21]~reg0.CLK
clk => a_ram_data_in_bus_x[22]~reg0.CLK
clk => a_ram_data_in_bus_x[23]~reg0.CLK
clk => a_ram_data_in_bus_x[24]~reg0.CLK
clk => a_ram_data_in_bus_x[25]~reg0.CLK
clk => a_ram_data_in_bus_x[26]~reg0.CLK
clk => a_ram_data_in_bus_x[27]~reg0.CLK
clk => a_ram_data_in_bus_x[28]~reg0.CLK
clk => a_ram_data_in_bus_x[29]~reg0.CLK
clk => a_ram_data_in_bus_x[30]~reg0.CLK
clk => a_ram_data_in_bus_x[31]~reg0.CLK
clk => a_ram_data_in_bus_x[32]~reg0.CLK
clk => a_ram_data_in_bus_x[33]~reg0.CLK
clk => a_ram_data_in_bus_x[34]~reg0.CLK
clk => a_ram_data_in_bus_x[35]~reg0.CLK
clk => a_ram_data_in_bus_x[36]~reg0.CLK
clk => a_ram_data_in_bus_x[37]~reg0.CLK
clk => a_ram_data_in_bus_x[38]~reg0.CLK
clk => a_ram_data_in_bus_x[39]~reg0.CLK
clk => a_ram_data_in_bus_x[40]~reg0.CLK
clk => a_ram_data_in_bus_x[41]~reg0.CLK
clk => a_ram_data_in_bus_x[42]~reg0.CLK
clk => a_ram_data_in_bus_x[43]~reg0.CLK
clk => a_ram_data_in_bus_x[44]~reg0.CLK
clk => a_ram_data_in_bus_x[45]~reg0.CLK
clk => a_ram_data_in_bus_x[46]~reg0.CLK
clk => a_ram_data_in_bus_x[47]~reg0.CLK
clk => a_ram_data_in_bus_x[48]~reg0.CLK
clk => a_ram_data_in_bus_x[49]~reg0.CLK
clk => a_ram_data_in_bus_x[50]~reg0.CLK
clk => a_ram_data_in_bus_x[51]~reg0.CLK
clk => a_ram_data_in_bus_x[52]~reg0.CLK
clk => a_ram_data_in_bus_x[53]~reg0.CLK
clk => a_ram_data_in_bus_x[54]~reg0.CLK
clk => a_ram_data_in_bus_x[55]~reg0.CLK
clk => a_ram_data_in_bus_x[56]~reg0.CLK
clk => a_ram_data_in_bus_x[57]~reg0.CLK
clk => a_ram_data_in_bus_x[58]~reg0.CLK
clk => a_ram_data_in_bus_x[59]~reg0.CLK
clk => a_ram_data_in_bus_x[60]~reg0.CLK
clk => a_ram_data_in_bus_x[61]~reg0.CLK
clk => a_ram_data_in_bus_x[62]~reg0.CLK
clk => a_ram_data_in_bus_x[63]~reg0.CLK
clk => a_ram_data_in_bus_x[64]~reg0.CLK
clk => a_ram_data_in_bus_x[65]~reg0.CLK
clk => a_ram_data_in_bus_x[66]~reg0.CLK
clk => a_ram_data_in_bus_x[67]~reg0.CLK
clk => a_ram_data_in_bus_x[68]~reg0.CLK
clk => a_ram_data_in_bus_x[69]~reg0.CLK
clk => a_ram_data_in_bus_x[70]~reg0.CLK
clk => a_ram_data_in_bus_x[71]~reg0.CLK
clk => a_ram_data_in_bus_x[72]~reg0.CLK
clk => a_ram_data_in_bus_x[73]~reg0.CLK
clk => a_ram_data_in_bus_x[74]~reg0.CLK
clk => a_ram_data_in_bus_x[75]~reg0.CLK
clk => a_ram_data_in_bus_x[76]~reg0.CLK
clk => a_ram_data_in_bus_x[77]~reg0.CLK
clk => a_ram_data_in_bus_x[78]~reg0.CLK
clk => a_ram_data_in_bus_x[79]~reg0.CLK
clk => a_ram_data_in_bus_x[80]~reg0.CLK
clk => a_ram_data_in_bus_x[81]~reg0.CLK
clk => a_ram_data_in_bus_x[82]~reg0.CLK
clk => a_ram_data_in_bus_x[83]~reg0.CLK
clk => a_ram_data_in_bus_x[84]~reg0.CLK
clk => a_ram_data_in_bus_x[85]~reg0.CLK
clk => a_ram_data_in_bus_x[86]~reg0.CLK
clk => a_ram_data_in_bus_x[87]~reg0.CLK
clk => a_ram_data_in_bus_x[88]~reg0.CLK
clk => a_ram_data_in_bus_x[89]~reg0.CLK
clk => a_ram_data_in_bus_x[90]~reg0.CLK
clk => a_ram_data_in_bus_x[91]~reg0.CLK
clk => a_ram_data_in_bus_x[92]~reg0.CLK
clk => a_ram_data_in_bus_x[93]~reg0.CLK
clk => a_ram_data_in_bus_x[94]~reg0.CLK
clk => a_ram_data_in_bus_x[95]~reg0.CLK
clk => a_ram_data_in_bus_x[96]~reg0.CLK
clk => a_ram_data_in_bus_x[97]~reg0.CLK
clk => a_ram_data_in_bus_x[98]~reg0.CLK
clk => a_ram_data_in_bus_x[99]~reg0.CLK
clk => a_ram_data_in_bus_x[100]~reg0.CLK
clk => a_ram_data_in_bus_x[101]~reg0.CLK
clk => a_ram_data_in_bus_x[102]~reg0.CLK
clk => a_ram_data_in_bus_x[103]~reg0.CLK
clk => a_ram_data_in_bus_x[104]~reg0.CLK
clk => a_ram_data_in_bus_x[105]~reg0.CLK
clk => a_ram_data_in_bus_x[106]~reg0.CLK
clk => a_ram_data_in_bus_x[107]~reg0.CLK
clk => a_ram_data_in_bus_x[108]~reg0.CLK
clk => a_ram_data_in_bus_x[109]~reg0.CLK
clk => a_ram_data_in_bus_x[110]~reg0.CLK
clk => a_ram_data_in_bus_x[111]~reg0.CLK
clk => a_ram_data_in_bus_x[112]~reg0.CLK
clk => a_ram_data_in_bus_x[113]~reg0.CLK
clk => a_ram_data_in_bus_x[114]~reg0.CLK
clk => a_ram_data_in_bus_x[115]~reg0.CLK
clk => a_ram_data_in_bus_x[116]~reg0.CLK
clk => a_ram_data_in_bus_x[117]~reg0.CLK
clk => a_ram_data_in_bus_x[118]~reg0.CLK
clk => a_ram_data_in_bus_x[119]~reg0.CLK
clk => a_ram_data_in_bus_x[120]~reg0.CLK
clk => a_ram_data_in_bus_x[121]~reg0.CLK
clk => a_ram_data_in_bus_x[122]~reg0.CLK
clk => a_ram_data_in_bus_x[123]~reg0.CLK
clk => a_ram_data_in_bus_x[124]~reg0.CLK
clk => a_ram_data_in_bus_x[125]~reg0.CLK
clk => a_ram_data_in_bus_x[126]~reg0.CLK
clk => a_ram_data_in_bus_x[127]~reg0.CLK
clk => wraddress_a_bus[0]~reg0.CLK
clk => wraddress_a_bus[1]~reg0.CLK
clk => wraddress_a_bus[2]~reg0.CLK
clk => wraddress_a_bus[3]~reg0.CLK
clk => wraddress_a_bus[4]~reg0.CLK
clk => wraddress_a_bus[5]~reg0.CLK
clk => wraddress_a_bus[6]~reg0.CLK
clk => wraddress_a_bus[7]~reg0.CLK
clk => wraddress_a_bus[8]~reg0.CLK
clk => wraddress_a_bus[9]~reg0.CLK
clk => wraddress_a_bus[10]~reg0.CLK
clk => wraddress_a_bus[11]~reg0.CLK
clk => wraddress_a_bus[12]~reg0.CLK
clk => wraddress_a_bus[13]~reg0.CLK
clk => wraddress_a_bus[14]~reg0.CLK
clk => wraddress_a_bus[15]~reg0.CLK
clk => wraddress_a_bus[16]~reg0.CLK
clk => wraddress_a_bus[17]~reg0.CLK
clk => wraddress_a_bus[18]~reg0.CLK
clk => wraddress_a_bus[19]~reg0.CLK
clk => wraddress_a_bus[20]~reg0.CLK
clk => wraddress_a_bus[21]~reg0.CLK
clk => wraddress_a_bus[22]~reg0.CLK
clk => wraddress_a_bus[23]~reg0.CLK
clk => wraddress_a_bus[24]~reg0.CLK
clk => wraddress_a_bus[25]~reg0.CLK
clk => wraddress_a_bus[26]~reg0.CLK
clk => wraddress_a_bus[27]~reg0.CLK
global_clock_enable => rdaddress_a_bus[0]~reg0.ENA
global_clock_enable => rdaddress_a_bus[1]~reg0.ENA
global_clock_enable => rdaddress_a_bus[2]~reg0.ENA
global_clock_enable => rdaddress_a_bus[3]~reg0.ENA
global_clock_enable => rdaddress_a_bus[4]~reg0.ENA
global_clock_enable => rdaddress_a_bus[5]~reg0.ENA
global_clock_enable => rdaddress_a_bus[6]~reg0.ENA
global_clock_enable => rdaddress_a_bus[7]~reg0.ENA
global_clock_enable => rdaddress_a_bus[8]~reg0.ENA
global_clock_enable => rdaddress_a_bus[9]~reg0.ENA
global_clock_enable => rdaddress_a_bus[10]~reg0.ENA
global_clock_enable => rdaddress_a_bus[11]~reg0.ENA
global_clock_enable => rdaddress_a_bus[12]~reg0.ENA
global_clock_enable => rdaddress_a_bus[13]~reg0.ENA
global_clock_enable => rdaddress_a_bus[14]~reg0.ENA
global_clock_enable => rdaddress_a_bus[15]~reg0.ENA
global_clock_enable => rdaddress_a_bus[16]~reg0.ENA
global_clock_enable => rdaddress_a_bus[17]~reg0.ENA
global_clock_enable => rdaddress_a_bus[18]~reg0.ENA
global_clock_enable => rdaddress_a_bus[19]~reg0.ENA
global_clock_enable => rdaddress_a_bus[20]~reg0.ENA
global_clock_enable => rdaddress_a_bus[21]~reg0.ENA
global_clock_enable => rdaddress_a_bus[22]~reg0.ENA
global_clock_enable => rdaddress_a_bus[23]~reg0.ENA
global_clock_enable => rdaddress_a_bus[24]~reg0.ENA
global_clock_enable => rdaddress_a_bus[25]~reg0.ENA
global_clock_enable => rdaddress_a_bus[26]~reg0.ENA
global_clock_enable => rdaddress_a_bus[27]~reg0.ENA
global_clock_enable => ram_data_out3_y[0]~reg0.ENA
global_clock_enable => ram_data_out3_y[1]~reg0.ENA
global_clock_enable => ram_data_out3_y[2]~reg0.ENA
global_clock_enable => ram_data_out3_y[3]~reg0.ENA
global_clock_enable => ram_data_out3_y[4]~reg0.ENA
global_clock_enable => ram_data_out3_y[5]~reg0.ENA
global_clock_enable => ram_data_out3_y[6]~reg0.ENA
global_clock_enable => ram_data_out3_y[7]~reg0.ENA
global_clock_enable => ram_data_out3_y[8]~reg0.ENA
global_clock_enable => ram_data_out3_y[9]~reg0.ENA
global_clock_enable => ram_data_out3_y[10]~reg0.ENA
global_clock_enable => ram_data_out3_y[11]~reg0.ENA
global_clock_enable => ram_data_out3_y[12]~reg0.ENA
global_clock_enable => ram_data_out3_y[13]~reg0.ENA
global_clock_enable => ram_data_out3_y[14]~reg0.ENA
global_clock_enable => ram_data_out3_y[15]~reg0.ENA
global_clock_enable => ram_data_out3_y[16]~reg0.ENA
global_clock_enable => ram_data_out3_y[17]~reg0.ENA
global_clock_enable => ram_data_out3_y[18]~reg0.ENA
global_clock_enable => ram_data_out3_y[19]~reg0.ENA
global_clock_enable => ram_data_out3_y[20]~reg0.ENA
global_clock_enable => ram_data_out3_y[21]~reg0.ENA
global_clock_enable => ram_data_out3_y[22]~reg0.ENA
global_clock_enable => ram_data_out3_y[23]~reg0.ENA
global_clock_enable => ram_data_out3_y[24]~reg0.ENA
global_clock_enable => ram_data_out3_y[25]~reg0.ENA
global_clock_enable => ram_data_out3_y[26]~reg0.ENA
global_clock_enable => ram_data_out3_y[27]~reg0.ENA
global_clock_enable => ram_data_out3_y[28]~reg0.ENA
global_clock_enable => ram_data_out3_y[29]~reg0.ENA
global_clock_enable => ram_data_out3_y[30]~reg0.ENA
global_clock_enable => ram_data_out3_y[31]~reg0.ENA
global_clock_enable => ram_data_out2_y[0]~reg0.ENA
global_clock_enable => ram_data_out2_y[1]~reg0.ENA
global_clock_enable => ram_data_out2_y[2]~reg0.ENA
global_clock_enable => ram_data_out2_y[3]~reg0.ENA
global_clock_enable => ram_data_out2_y[4]~reg0.ENA
global_clock_enable => ram_data_out2_y[5]~reg0.ENA
global_clock_enable => ram_data_out2_y[6]~reg0.ENA
global_clock_enable => ram_data_out2_y[7]~reg0.ENA
global_clock_enable => ram_data_out2_y[8]~reg0.ENA
global_clock_enable => ram_data_out2_y[9]~reg0.ENA
global_clock_enable => ram_data_out2_y[10]~reg0.ENA
global_clock_enable => ram_data_out2_y[11]~reg0.ENA
global_clock_enable => ram_data_out2_y[12]~reg0.ENA
global_clock_enable => ram_data_out2_y[13]~reg0.ENA
global_clock_enable => ram_data_out2_y[14]~reg0.ENA
global_clock_enable => ram_data_out2_y[15]~reg0.ENA
global_clock_enable => ram_data_out2_y[16]~reg0.ENA
global_clock_enable => ram_data_out2_y[17]~reg0.ENA
global_clock_enable => ram_data_out2_y[18]~reg0.ENA
global_clock_enable => ram_data_out2_y[19]~reg0.ENA
global_clock_enable => ram_data_out2_y[20]~reg0.ENA
global_clock_enable => ram_data_out2_y[21]~reg0.ENA
global_clock_enable => ram_data_out2_y[22]~reg0.ENA
global_clock_enable => ram_data_out2_y[23]~reg0.ENA
global_clock_enable => ram_data_out2_y[24]~reg0.ENA
global_clock_enable => ram_data_out2_y[25]~reg0.ENA
global_clock_enable => ram_data_out2_y[26]~reg0.ENA
global_clock_enable => ram_data_out2_y[27]~reg0.ENA
global_clock_enable => ram_data_out2_y[28]~reg0.ENA
global_clock_enable => ram_data_out2_y[29]~reg0.ENA
global_clock_enable => ram_data_out2_y[30]~reg0.ENA
global_clock_enable => ram_data_out2_y[31]~reg0.ENA
global_clock_enable => ram_data_out1_y[0]~reg0.ENA
global_clock_enable => ram_data_out1_y[1]~reg0.ENA
global_clock_enable => ram_data_out1_y[2]~reg0.ENA
global_clock_enable => ram_data_out1_y[3]~reg0.ENA
global_clock_enable => ram_data_out1_y[4]~reg0.ENA
global_clock_enable => ram_data_out1_y[5]~reg0.ENA
global_clock_enable => ram_data_out1_y[6]~reg0.ENA
global_clock_enable => ram_data_out1_y[7]~reg0.ENA
global_clock_enable => ram_data_out1_y[8]~reg0.ENA
global_clock_enable => ram_data_out1_y[9]~reg0.ENA
global_clock_enable => ram_data_out1_y[10]~reg0.ENA
global_clock_enable => ram_data_out1_y[11]~reg0.ENA
global_clock_enable => ram_data_out1_y[12]~reg0.ENA
global_clock_enable => ram_data_out1_y[13]~reg0.ENA
global_clock_enable => ram_data_out1_y[14]~reg0.ENA
global_clock_enable => ram_data_out1_y[15]~reg0.ENA
global_clock_enable => ram_data_out1_y[16]~reg0.ENA
global_clock_enable => ram_data_out1_y[17]~reg0.ENA
global_clock_enable => ram_data_out1_y[18]~reg0.ENA
global_clock_enable => ram_data_out1_y[19]~reg0.ENA
global_clock_enable => ram_data_out1_y[20]~reg0.ENA
global_clock_enable => ram_data_out1_y[21]~reg0.ENA
global_clock_enable => ram_data_out1_y[22]~reg0.ENA
global_clock_enable => ram_data_out1_y[23]~reg0.ENA
global_clock_enable => ram_data_out1_y[24]~reg0.ENA
global_clock_enable => ram_data_out1_y[25]~reg0.ENA
global_clock_enable => ram_data_out1_y[26]~reg0.ENA
global_clock_enable => ram_data_out1_y[27]~reg0.ENA
global_clock_enable => ram_data_out1_y[28]~reg0.ENA
global_clock_enable => ram_data_out1_y[29]~reg0.ENA
global_clock_enable => ram_data_out1_y[30]~reg0.ENA
global_clock_enable => ram_data_out1_y[31]~reg0.ENA
global_clock_enable => ram_data_out0_y[0]~reg0.ENA
global_clock_enable => ram_data_out0_y[1]~reg0.ENA
global_clock_enable => ram_data_out0_y[2]~reg0.ENA
global_clock_enable => ram_data_out0_y[3]~reg0.ENA
global_clock_enable => ram_data_out0_y[4]~reg0.ENA
global_clock_enable => ram_data_out0_y[5]~reg0.ENA
global_clock_enable => ram_data_out0_y[6]~reg0.ENA
global_clock_enable => ram_data_out0_y[7]~reg0.ENA
global_clock_enable => ram_data_out0_y[8]~reg0.ENA
global_clock_enable => ram_data_out0_y[9]~reg0.ENA
global_clock_enable => ram_data_out0_y[10]~reg0.ENA
global_clock_enable => ram_data_out0_y[11]~reg0.ENA
global_clock_enable => ram_data_out0_y[12]~reg0.ENA
global_clock_enable => ram_data_out0_y[13]~reg0.ENA
global_clock_enable => ram_data_out0_y[14]~reg0.ENA
global_clock_enable => ram_data_out0_y[15]~reg0.ENA
global_clock_enable => ram_data_out0_y[16]~reg0.ENA
global_clock_enable => ram_data_out0_y[17]~reg0.ENA
global_clock_enable => ram_data_out0_y[18]~reg0.ENA
global_clock_enable => ram_data_out0_y[19]~reg0.ENA
global_clock_enable => ram_data_out0_y[20]~reg0.ENA
global_clock_enable => ram_data_out0_y[21]~reg0.ENA
global_clock_enable => ram_data_out0_y[22]~reg0.ENA
global_clock_enable => ram_data_out0_y[23]~reg0.ENA
global_clock_enable => ram_data_out0_y[24]~reg0.ENA
global_clock_enable => ram_data_out0_y[25]~reg0.ENA
global_clock_enable => ram_data_out0_y[26]~reg0.ENA
global_clock_enable => ram_data_out0_y[27]~reg0.ENA
global_clock_enable => ram_data_out0_y[28]~reg0.ENA
global_clock_enable => ram_data_out0_y[29]~reg0.ENA
global_clock_enable => ram_data_out0_y[30]~reg0.ENA
global_clock_enable => ram_data_out0_y[31]~reg0.ENA
global_clock_enable => ram_data_out3_x[0]~reg0.ENA
global_clock_enable => ram_data_out3_x[1]~reg0.ENA
global_clock_enable => ram_data_out3_x[2]~reg0.ENA
global_clock_enable => ram_data_out3_x[3]~reg0.ENA
global_clock_enable => ram_data_out3_x[4]~reg0.ENA
global_clock_enable => ram_data_out3_x[5]~reg0.ENA
global_clock_enable => ram_data_out3_x[6]~reg0.ENA
global_clock_enable => ram_data_out3_x[7]~reg0.ENA
global_clock_enable => ram_data_out3_x[8]~reg0.ENA
global_clock_enable => ram_data_out3_x[9]~reg0.ENA
global_clock_enable => ram_data_out3_x[10]~reg0.ENA
global_clock_enable => ram_data_out3_x[11]~reg0.ENA
global_clock_enable => ram_data_out3_x[12]~reg0.ENA
global_clock_enable => ram_data_out3_x[13]~reg0.ENA
global_clock_enable => ram_data_out3_x[14]~reg0.ENA
global_clock_enable => ram_data_out3_x[15]~reg0.ENA
global_clock_enable => ram_data_out3_x[16]~reg0.ENA
global_clock_enable => ram_data_out3_x[17]~reg0.ENA
global_clock_enable => ram_data_out3_x[18]~reg0.ENA
global_clock_enable => ram_data_out3_x[19]~reg0.ENA
global_clock_enable => ram_data_out3_x[20]~reg0.ENA
global_clock_enable => ram_data_out3_x[21]~reg0.ENA
global_clock_enable => ram_data_out3_x[22]~reg0.ENA
global_clock_enable => ram_data_out3_x[23]~reg0.ENA
global_clock_enable => ram_data_out3_x[24]~reg0.ENA
global_clock_enable => ram_data_out3_x[25]~reg0.ENA
global_clock_enable => ram_data_out3_x[26]~reg0.ENA
global_clock_enable => ram_data_out3_x[27]~reg0.ENA
global_clock_enable => ram_data_out3_x[28]~reg0.ENA
global_clock_enable => ram_data_out3_x[29]~reg0.ENA
global_clock_enable => ram_data_out3_x[30]~reg0.ENA
global_clock_enable => ram_data_out3_x[31]~reg0.ENA
global_clock_enable => ram_data_out2_x[0]~reg0.ENA
global_clock_enable => ram_data_out2_x[1]~reg0.ENA
global_clock_enable => ram_data_out2_x[2]~reg0.ENA
global_clock_enable => ram_data_out2_x[3]~reg0.ENA
global_clock_enable => ram_data_out2_x[4]~reg0.ENA
global_clock_enable => ram_data_out2_x[5]~reg0.ENA
global_clock_enable => ram_data_out2_x[6]~reg0.ENA
global_clock_enable => ram_data_out2_x[7]~reg0.ENA
global_clock_enable => ram_data_out2_x[8]~reg0.ENA
global_clock_enable => ram_data_out2_x[9]~reg0.ENA
global_clock_enable => ram_data_out2_x[10]~reg0.ENA
global_clock_enable => ram_data_out2_x[11]~reg0.ENA
global_clock_enable => ram_data_out2_x[12]~reg0.ENA
global_clock_enable => ram_data_out2_x[13]~reg0.ENA
global_clock_enable => ram_data_out2_x[14]~reg0.ENA
global_clock_enable => ram_data_out2_x[15]~reg0.ENA
global_clock_enable => ram_data_out2_x[16]~reg0.ENA
global_clock_enable => ram_data_out2_x[17]~reg0.ENA
global_clock_enable => ram_data_out2_x[18]~reg0.ENA
global_clock_enable => ram_data_out2_x[19]~reg0.ENA
global_clock_enable => ram_data_out2_x[20]~reg0.ENA
global_clock_enable => ram_data_out2_x[21]~reg0.ENA
global_clock_enable => ram_data_out2_x[22]~reg0.ENA
global_clock_enable => ram_data_out2_x[23]~reg0.ENA
global_clock_enable => ram_data_out2_x[24]~reg0.ENA
global_clock_enable => ram_data_out2_x[25]~reg0.ENA
global_clock_enable => ram_data_out2_x[26]~reg0.ENA
global_clock_enable => ram_data_out2_x[27]~reg0.ENA
global_clock_enable => ram_data_out2_x[28]~reg0.ENA
global_clock_enable => ram_data_out2_x[29]~reg0.ENA
global_clock_enable => ram_data_out2_x[30]~reg0.ENA
global_clock_enable => ram_data_out2_x[31]~reg0.ENA
global_clock_enable => ram_data_out1_x[0]~reg0.ENA
global_clock_enable => ram_data_out1_x[1]~reg0.ENA
global_clock_enable => ram_data_out1_x[2]~reg0.ENA
global_clock_enable => ram_data_out1_x[3]~reg0.ENA
global_clock_enable => ram_data_out1_x[4]~reg0.ENA
global_clock_enable => ram_data_out1_x[5]~reg0.ENA
global_clock_enable => ram_data_out1_x[6]~reg0.ENA
global_clock_enable => ram_data_out1_x[7]~reg0.ENA
global_clock_enable => ram_data_out1_x[8]~reg0.ENA
global_clock_enable => ram_data_out1_x[9]~reg0.ENA
global_clock_enable => ram_data_out1_x[10]~reg0.ENA
global_clock_enable => ram_data_out1_x[11]~reg0.ENA
global_clock_enable => ram_data_out1_x[12]~reg0.ENA
global_clock_enable => ram_data_out1_x[13]~reg0.ENA
global_clock_enable => ram_data_out1_x[14]~reg0.ENA
global_clock_enable => ram_data_out1_x[15]~reg0.ENA
global_clock_enable => ram_data_out1_x[16]~reg0.ENA
global_clock_enable => ram_data_out1_x[17]~reg0.ENA
global_clock_enable => ram_data_out1_x[18]~reg0.ENA
global_clock_enable => ram_data_out1_x[19]~reg0.ENA
global_clock_enable => ram_data_out1_x[20]~reg0.ENA
global_clock_enable => ram_data_out1_x[21]~reg0.ENA
global_clock_enable => ram_data_out1_x[22]~reg0.ENA
global_clock_enable => ram_data_out1_x[23]~reg0.ENA
global_clock_enable => ram_data_out1_x[24]~reg0.ENA
global_clock_enable => ram_data_out1_x[25]~reg0.ENA
global_clock_enable => ram_data_out1_x[26]~reg0.ENA
global_clock_enable => ram_data_out1_x[27]~reg0.ENA
global_clock_enable => ram_data_out1_x[28]~reg0.ENA
global_clock_enable => ram_data_out1_x[29]~reg0.ENA
global_clock_enable => ram_data_out1_x[30]~reg0.ENA
global_clock_enable => ram_data_out1_x[31]~reg0.ENA
global_clock_enable => ram_data_out0_x[0]~reg0.ENA
global_clock_enable => ram_data_out0_x[1]~reg0.ENA
global_clock_enable => ram_data_out0_x[2]~reg0.ENA
global_clock_enable => ram_data_out0_x[3]~reg0.ENA
global_clock_enable => ram_data_out0_x[4]~reg0.ENA
global_clock_enable => ram_data_out0_x[5]~reg0.ENA
global_clock_enable => ram_data_out0_x[6]~reg0.ENA
global_clock_enable => ram_data_out0_x[7]~reg0.ENA
global_clock_enable => ram_data_out0_x[8]~reg0.ENA
global_clock_enable => ram_data_out0_x[9]~reg0.ENA
global_clock_enable => ram_data_out0_x[10]~reg0.ENA
global_clock_enable => ram_data_out0_x[11]~reg0.ENA
global_clock_enable => ram_data_out0_x[12]~reg0.ENA
global_clock_enable => ram_data_out0_x[13]~reg0.ENA
global_clock_enable => ram_data_out0_x[14]~reg0.ENA
global_clock_enable => ram_data_out0_x[15]~reg0.ENA
global_clock_enable => ram_data_out0_x[16]~reg0.ENA
global_clock_enable => ram_data_out0_x[17]~reg0.ENA
global_clock_enable => ram_data_out0_x[18]~reg0.ENA
global_clock_enable => ram_data_out0_x[19]~reg0.ENA
global_clock_enable => ram_data_out0_x[20]~reg0.ENA
global_clock_enable => ram_data_out0_x[21]~reg0.ENA
global_clock_enable => ram_data_out0_x[22]~reg0.ENA
global_clock_enable => ram_data_out0_x[23]~reg0.ENA
global_clock_enable => ram_data_out0_x[24]~reg0.ENA
global_clock_enable => ram_data_out0_x[25]~reg0.ENA
global_clock_enable => ram_data_out0_x[26]~reg0.ENA
global_clock_enable => ram_data_out0_x[27]~reg0.ENA
global_clock_enable => ram_data_out0_x[28]~reg0.ENA
global_clock_enable => ram_data_out0_x[29]~reg0.ENA
global_clock_enable => ram_data_out0_x[30]~reg0.ENA
global_clock_enable => ram_data_out0_x[31]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[0]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[1]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[2]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[3]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[4]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[5]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[6]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[7]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[8]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[9]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[10]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[11]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[12]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[13]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[14]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[15]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[16]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[17]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[18]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[19]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[20]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[21]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[22]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[23]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[24]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[25]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[26]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[27]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[28]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[29]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[30]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[31]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[32]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[33]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[34]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[35]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[36]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[37]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[38]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[39]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[40]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[41]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[42]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[43]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[44]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[45]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[46]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[47]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[48]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[49]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[50]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[51]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[52]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[53]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[54]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[55]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[56]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[57]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[58]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[59]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[60]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[61]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[62]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[63]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[64]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[65]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[66]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[67]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[68]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[69]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[70]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[71]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[72]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[73]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[74]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[75]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[76]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[77]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[78]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[79]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[80]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[81]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[82]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[83]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[84]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[85]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[86]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[87]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[88]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[89]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[90]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[91]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[92]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[93]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[94]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[95]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[96]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[97]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[98]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[99]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[100]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[101]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[102]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[103]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[104]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[105]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[106]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[107]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[108]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[109]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[110]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[111]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[112]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[113]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[114]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[115]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[116]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[117]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[118]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[119]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[120]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[121]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[122]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[123]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[124]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[125]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[126]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_y[127]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[0]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[1]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[2]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[3]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[4]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[5]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[6]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[7]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[8]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[9]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[10]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[11]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[12]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[13]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[14]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[15]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[16]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[17]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[18]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[19]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[20]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[21]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[22]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[23]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[24]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[25]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[26]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[27]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[28]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[29]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[30]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[31]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[32]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[33]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[34]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[35]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[36]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[37]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[38]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[39]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[40]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[41]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[42]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[43]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[44]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[45]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[46]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[47]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[48]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[49]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[50]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[51]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[52]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[53]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[54]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[55]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[56]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[57]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[58]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[59]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[60]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[61]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[62]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[63]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[64]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[65]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[66]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[67]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[68]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[69]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[70]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[71]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[72]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[73]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[74]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[75]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[76]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[77]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[78]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[79]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[80]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[81]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[82]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[83]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[84]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[85]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[86]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[87]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[88]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[89]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[90]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[91]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[92]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[93]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[94]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[95]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[96]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[97]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[98]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[99]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[100]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[101]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[102]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[103]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[104]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[105]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[106]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[107]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[108]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[109]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[110]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[111]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[112]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[113]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[114]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[115]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[116]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[117]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[118]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[119]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[120]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[121]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[122]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[123]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[124]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[125]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[126]~reg0.ENA
global_clock_enable => a_ram_data_in_bus_x[127]~reg0.ENA
global_clock_enable => wraddress_a_bus[0]~reg0.ENA
global_clock_enable => wraddress_a_bus[1]~reg0.ENA
global_clock_enable => wraddress_a_bus[2]~reg0.ENA
global_clock_enable => wraddress_a_bus[3]~reg0.ENA
global_clock_enable => wraddress_a_bus[4]~reg0.ENA
global_clock_enable => wraddress_a_bus[5]~reg0.ENA
global_clock_enable => wraddress_a_bus[6]~reg0.ENA
global_clock_enable => wraddress_a_bus[7]~reg0.ENA
global_clock_enable => wraddress_a_bus[8]~reg0.ENA
global_clock_enable => wraddress_a_bus[9]~reg0.ENA
global_clock_enable => wraddress_a_bus[10]~reg0.ENA
global_clock_enable => wraddress_a_bus[11]~reg0.ENA
global_clock_enable => wraddress_a_bus[12]~reg0.ENA
global_clock_enable => wraddress_a_bus[13]~reg0.ENA
global_clock_enable => wraddress_a_bus[14]~reg0.ENA
global_clock_enable => wraddress_a_bus[15]~reg0.ENA
global_clock_enable => wraddress_a_bus[16]~reg0.ENA
global_clock_enable => wraddress_a_bus[17]~reg0.ENA
global_clock_enable => wraddress_a_bus[18]~reg0.ENA
global_clock_enable => wraddress_a_bus[19]~reg0.ENA
global_clock_enable => wraddress_a_bus[20]~reg0.ENA
global_clock_enable => wraddress_a_bus[21]~reg0.ENA
global_clock_enable => wraddress_a_bus[22]~reg0.ENA
global_clock_enable => wraddress_a_bus[23]~reg0.ENA
global_clock_enable => wraddress_a_bus[24]~reg0.ENA
global_clock_enable => wraddress_a_bus[25]~reg0.ENA
global_clock_enable => wraddress_a_bus[26]~reg0.ENA
global_clock_enable => wraddress_a_bus[27]~reg0.ENA
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_wraddr_in => wraddress_a_bus.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_x.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_ram_in => a_ram_data_in_bus_y.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
sel_lpp => rdaddress_a_bus.OUTPUTSELECT
data_rdy => ~NO_FANOUT~
wraddr_i0_sw[0] => wraddress_a_bus.DATAB
wraddr_i0_sw[1] => wraddress_a_bus.DATAB
wraddr_i0_sw[2] => wraddress_a_bus.DATAB
wraddr_i0_sw[3] => wraddress_a_bus.DATAB
wraddr_i0_sw[4] => wraddress_a_bus.DATAB
wraddr_i0_sw[5] => wraddress_a_bus.DATAB
wraddr_i0_sw[6] => wraddress_a_bus.DATAB
wraddr_i1_sw[0] => wraddress_a_bus.DATAB
wraddr_i1_sw[1] => wraddress_a_bus.DATAB
wraddr_i1_sw[2] => wraddress_a_bus.DATAB
wraddr_i1_sw[3] => wraddress_a_bus.DATAB
wraddr_i1_sw[4] => wraddress_a_bus.DATAB
wraddr_i1_sw[5] => wraddress_a_bus.DATAB
wraddr_i1_sw[6] => wraddress_a_bus.DATAB
wraddr_i2_sw[0] => wraddress_a_bus.DATAB
wraddr_i2_sw[1] => wraddress_a_bus.DATAB
wraddr_i2_sw[2] => wraddress_a_bus.DATAB
wraddr_i2_sw[3] => wraddress_a_bus.DATAB
wraddr_i2_sw[4] => wraddress_a_bus.DATAB
wraddr_i2_sw[5] => wraddress_a_bus.DATAB
wraddr_i2_sw[6] => wraddress_a_bus.DATAB
wraddr_i3_sw[0] => wraddress_a_bus.DATAB
wraddr_i3_sw[1] => wraddress_a_bus.DATAB
wraddr_i3_sw[2] => wraddress_a_bus.DATAB
wraddr_i3_sw[3] => wraddress_a_bus.DATAB
wraddr_i3_sw[4] => wraddress_a_bus.DATAB
wraddr_i3_sw[5] => wraddress_a_bus.DATAB
wraddr_i3_sw[6] => wraddress_a_bus.DATAB
wraddr0_sw[0] => wraddress_a_bus.DATAA
wraddr0_sw[1] => wraddress_a_bus.DATAA
wraddr0_sw[2] => wraddress_a_bus.DATAA
wraddr0_sw[3] => wraddress_a_bus.DATAA
wraddr0_sw[4] => wraddress_a_bus.DATAA
wraddr0_sw[5] => wraddress_a_bus.DATAA
wraddr0_sw[6] => wraddress_a_bus.DATAA
wraddr1_sw[0] => wraddress_a_bus.DATAA
wraddr1_sw[1] => wraddress_a_bus.DATAA
wraddr1_sw[2] => wraddress_a_bus.DATAA
wraddr1_sw[3] => wraddress_a_bus.DATAA
wraddr1_sw[4] => wraddress_a_bus.DATAA
wraddr1_sw[5] => wraddress_a_bus.DATAA
wraddr1_sw[6] => wraddress_a_bus.DATAA
wraddr2_sw[0] => wraddress_a_bus.DATAA
wraddr2_sw[1] => wraddress_a_bus.DATAA
wraddr2_sw[2] => wraddress_a_bus.DATAA
wraddr2_sw[3] => wraddress_a_bus.DATAA
wraddr2_sw[4] => wraddress_a_bus.DATAA
wraddr2_sw[5] => wraddress_a_bus.DATAA
wraddr2_sw[6] => wraddress_a_bus.DATAA
wraddr3_sw[0] => wraddress_a_bus.DATAA
wraddr3_sw[1] => wraddress_a_bus.DATAA
wraddr3_sw[2] => wraddress_a_bus.DATAA
wraddr3_sw[3] => wraddress_a_bus.DATAA
wraddr3_sw[4] => wraddress_a_bus.DATAA
wraddr3_sw[5] => wraddress_a_bus.DATAA
wraddr3_sw[6] => wraddress_a_bus.DATAA
rdaddr0_sw[0] => rdaddress_a_bus.DATAB
rdaddr0_sw[1] => rdaddress_a_bus.DATAB
rdaddr0_sw[2] => rdaddress_a_bus.DATAB
rdaddr0_sw[3] => rdaddress_a_bus.DATAB
rdaddr0_sw[4] => rdaddress_a_bus.DATAB
rdaddr0_sw[5] => rdaddress_a_bus.DATAB
rdaddr0_sw[6] => rdaddress_a_bus.DATAB
rdaddr1_sw[0] => rdaddress_a_bus.DATAB
rdaddr1_sw[1] => rdaddress_a_bus.DATAB
rdaddr1_sw[2] => rdaddress_a_bus.DATAB
rdaddr1_sw[3] => rdaddress_a_bus.DATAB
rdaddr1_sw[4] => rdaddress_a_bus.DATAB
rdaddr1_sw[5] => rdaddress_a_bus.DATAB
rdaddr1_sw[6] => rdaddress_a_bus.DATAB
rdaddr2_sw[0] => rdaddress_a_bus.DATAB
rdaddr2_sw[1] => rdaddress_a_bus.DATAB
rdaddr2_sw[2] => rdaddress_a_bus.DATAB
rdaddr2_sw[3] => rdaddress_a_bus.DATAB
rdaddr2_sw[4] => rdaddress_a_bus.DATAB
rdaddr2_sw[5] => rdaddress_a_bus.DATAB
rdaddr2_sw[6] => rdaddress_a_bus.DATAB
rdaddr3_sw[0] => rdaddress_a_bus.DATAB
rdaddr3_sw[1] => rdaddress_a_bus.DATAB
rdaddr3_sw[2] => rdaddress_a_bus.DATAB
rdaddr3_sw[3] => rdaddress_a_bus.DATAB
rdaddr3_sw[4] => rdaddress_a_bus.DATAB
rdaddr3_sw[5] => rdaddress_a_bus.DATAB
rdaddr3_sw[6] => rdaddress_a_bus.DATAB
lpp_rdaddr0_sw[0] => rdaddress_a_bus.DATAA
lpp_rdaddr0_sw[1] => rdaddress_a_bus.DATAA
lpp_rdaddr0_sw[2] => rdaddress_a_bus.DATAA
lpp_rdaddr0_sw[3] => rdaddress_a_bus.DATAA
lpp_rdaddr0_sw[4] => rdaddress_a_bus.DATAA
lpp_rdaddr0_sw[5] => rdaddress_a_bus.DATAA
lpp_rdaddr0_sw[6] => rdaddress_a_bus.DATAA
lpp_rdaddr1_sw[0] => rdaddress_a_bus.DATAA
lpp_rdaddr1_sw[1] => rdaddress_a_bus.DATAA
lpp_rdaddr1_sw[2] => rdaddress_a_bus.DATAA
lpp_rdaddr1_sw[3] => rdaddress_a_bus.DATAA
lpp_rdaddr1_sw[4] => rdaddress_a_bus.DATAA
lpp_rdaddr1_sw[5] => rdaddress_a_bus.DATAA
lpp_rdaddr1_sw[6] => rdaddress_a_bus.DATAA
lpp_rdaddr2_sw[0] => rdaddress_a_bus.DATAA
lpp_rdaddr2_sw[1] => rdaddress_a_bus.DATAA
lpp_rdaddr2_sw[2] => rdaddress_a_bus.DATAA
lpp_rdaddr2_sw[3] => rdaddress_a_bus.DATAA
lpp_rdaddr2_sw[4] => rdaddress_a_bus.DATAA
lpp_rdaddr2_sw[5] => rdaddress_a_bus.DATAA
lpp_rdaddr2_sw[6] => rdaddress_a_bus.DATAA
lpp_rdaddr3_sw[0] => rdaddress_a_bus.DATAA
lpp_rdaddr3_sw[1] => rdaddress_a_bus.DATAA
lpp_rdaddr3_sw[2] => rdaddress_a_bus.DATAA
lpp_rdaddr3_sw[3] => rdaddress_a_bus.DATAA
lpp_rdaddr3_sw[4] => rdaddress_a_bus.DATAA
lpp_rdaddr3_sw[5] => rdaddress_a_bus.DATAA
lpp_rdaddr3_sw[6] => rdaddress_a_bus.DATAA
ram_data_in0_sw_x[0] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[1] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[2] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[3] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[4] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[5] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[6] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[7] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[8] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[9] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[10] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[11] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[12] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[13] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[14] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[15] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[16] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[17] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[18] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[19] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[20] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[21] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[22] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[23] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[24] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[25] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[26] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[27] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[28] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[29] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[30] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_x[31] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[0] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[1] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[2] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[3] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[4] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[5] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[6] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[7] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[8] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[9] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[10] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[11] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[12] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[13] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[14] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[15] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[16] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[17] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[18] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[19] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[20] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[21] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[22] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[23] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[24] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[25] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[26] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[27] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[28] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[29] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[30] => a_ram_data_in_bus_x.DATAA
ram_data_in1_sw_x[31] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[0] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[1] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[2] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[3] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[4] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[5] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[6] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[7] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[8] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[9] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[10] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[11] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[12] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[13] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[14] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[15] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[16] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[17] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[18] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[19] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[20] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[21] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[22] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[23] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[24] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[25] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[26] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[27] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[28] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[29] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[30] => a_ram_data_in_bus_x.DATAA
ram_data_in2_sw_x[31] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[0] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[1] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[2] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[3] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[4] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[5] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[6] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[7] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[8] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[9] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[10] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[11] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[12] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[13] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[14] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[15] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[16] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[17] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[18] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[19] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[20] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[21] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[22] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[23] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[24] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[25] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[26] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[27] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[28] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[29] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[30] => a_ram_data_in_bus_x.DATAA
ram_data_in3_sw_x[31] => a_ram_data_in_bus_x.DATAA
ram_data_in0_sw_y[0] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[1] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[2] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[3] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[4] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[5] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[6] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[7] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[8] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[9] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[10] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[11] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[12] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[13] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[14] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[15] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[16] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[17] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[18] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[19] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[20] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[21] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[22] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[23] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[24] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[25] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[26] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[27] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[28] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[29] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[30] => a_ram_data_in_bus_y.DATAA
ram_data_in0_sw_y[31] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[0] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[1] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[2] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[3] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[4] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[5] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[6] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[7] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[8] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[9] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[10] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[11] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[12] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[13] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[14] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[15] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[16] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[17] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[18] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[19] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[20] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[21] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[22] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[23] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[24] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[25] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[26] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[27] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[28] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[29] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[30] => a_ram_data_in_bus_y.DATAA
ram_data_in1_sw_y[31] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[0] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[1] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[2] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[3] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[4] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[5] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[6] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[7] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[8] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[9] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[10] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[11] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[12] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[13] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[14] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[15] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[16] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[17] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[18] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[19] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[20] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[21] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[22] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[23] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[24] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[25] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[26] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[27] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[28] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[29] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[30] => a_ram_data_in_bus_y.DATAA
ram_data_in2_sw_y[31] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[0] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[1] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[2] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[3] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[4] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[5] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[6] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[7] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[8] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[9] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[10] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[11] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[12] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[13] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[14] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[15] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[16] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[17] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[18] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[19] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[20] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[21] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[22] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[23] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[24] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[25] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[26] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[27] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[28] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[29] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[30] => a_ram_data_in_bus_y.DATAA
ram_data_in3_sw_y[31] => a_ram_data_in_bus_y.DATAA
i_ram_data_in0_sw[0] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[0] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[1] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[1] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[2] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[2] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[3] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[3] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[4] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[4] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[5] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[5] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[6] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[6] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[7] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[7] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[8] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[8] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[9] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[9] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[10] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[10] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[11] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[11] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[12] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[12] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[13] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[13] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[14] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[14] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[15] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[15] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[16] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[16] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[17] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[17] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[18] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[18] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[19] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[19] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[20] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[20] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[21] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[21] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[22] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[22] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[23] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[23] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[24] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[24] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[25] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[25] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[26] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[26] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[27] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[27] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[28] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[28] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[29] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[29] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[30] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[30] => a_ram_data_in_bus_y.DATAB
i_ram_data_in0_sw[31] => a_ram_data_in_bus_x.DATAB
i_ram_data_in0_sw[31] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[0] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[0] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[1] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[1] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[2] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[2] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[3] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[3] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[4] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[4] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[5] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[5] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[6] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[6] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[7] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[7] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[8] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[8] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[9] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[9] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[10] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[10] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[11] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[11] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[12] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[12] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[13] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[13] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[14] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[14] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[15] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[15] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[16] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[16] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[17] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[17] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[18] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[18] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[19] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[19] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[20] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[20] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[21] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[21] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[22] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[22] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[23] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[23] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[24] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[24] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[25] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[25] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[26] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[26] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[27] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[27] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[28] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[28] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[29] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[29] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[30] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[30] => a_ram_data_in_bus_y.DATAB
i_ram_data_in1_sw[31] => a_ram_data_in_bus_x.DATAB
i_ram_data_in1_sw[31] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[0] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[0] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[1] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[1] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[2] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[2] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[3] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[3] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[4] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[4] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[5] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[5] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[6] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[6] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[7] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[7] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[8] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[8] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[9] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[9] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[10] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[10] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[11] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[11] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[12] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[12] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[13] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[13] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[14] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[14] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[15] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[15] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[16] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[16] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[17] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[17] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[18] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[18] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[19] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[19] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[20] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[20] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[21] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[21] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[22] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[22] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[23] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[23] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[24] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[24] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[25] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[25] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[26] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[26] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[27] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[27] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[28] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[28] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[29] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[29] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[30] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[30] => a_ram_data_in_bus_y.DATAB
i_ram_data_in2_sw[31] => a_ram_data_in_bus_x.DATAB
i_ram_data_in2_sw[31] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[0] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[0] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[1] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[1] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[2] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[2] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[3] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[3] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[4] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[4] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[5] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[5] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[6] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[6] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[7] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[7] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[8] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[8] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[9] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[9] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[10] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[10] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[11] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[11] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[12] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[12] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[13] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[13] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[14] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[14] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[15] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[15] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[16] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[16] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[17] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[17] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[18] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[18] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[19] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[19] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[20] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[20] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[21] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[21] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[22] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[22] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[23] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[23] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[24] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[24] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[25] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[25] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[26] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[26] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[27] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[27] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[28] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[28] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[29] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[29] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[30] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[30] => a_ram_data_in_bus_y.DATAB
i_ram_data_in3_sw[31] => a_ram_data_in_bus_x.DATAB
i_ram_data_in3_sw[31] => a_ram_data_in_bus_y.DATAB
a_ram_data_out_bus_x[0] => ram_data_out3_x[0]~reg0.DATAIN
a_ram_data_out_bus_x[1] => ram_data_out3_x[1]~reg0.DATAIN
a_ram_data_out_bus_x[2] => ram_data_out3_x[2]~reg0.DATAIN
a_ram_data_out_bus_x[3] => ram_data_out3_x[3]~reg0.DATAIN
a_ram_data_out_bus_x[4] => ram_data_out3_x[4]~reg0.DATAIN
a_ram_data_out_bus_x[5] => ram_data_out3_x[5]~reg0.DATAIN
a_ram_data_out_bus_x[6] => ram_data_out3_x[6]~reg0.DATAIN
a_ram_data_out_bus_x[7] => ram_data_out3_x[7]~reg0.DATAIN
a_ram_data_out_bus_x[8] => ram_data_out3_x[8]~reg0.DATAIN
a_ram_data_out_bus_x[9] => ram_data_out3_x[9]~reg0.DATAIN
a_ram_data_out_bus_x[10] => ram_data_out3_x[10]~reg0.DATAIN
a_ram_data_out_bus_x[11] => ram_data_out3_x[11]~reg0.DATAIN
a_ram_data_out_bus_x[12] => ram_data_out3_x[12]~reg0.DATAIN
a_ram_data_out_bus_x[13] => ram_data_out3_x[13]~reg0.DATAIN
a_ram_data_out_bus_x[14] => ram_data_out3_x[14]~reg0.DATAIN
a_ram_data_out_bus_x[15] => ram_data_out3_x[15]~reg0.DATAIN
a_ram_data_out_bus_x[16] => ram_data_out3_x[16]~reg0.DATAIN
a_ram_data_out_bus_x[17] => ram_data_out3_x[17]~reg0.DATAIN
a_ram_data_out_bus_x[18] => ram_data_out3_x[18]~reg0.DATAIN
a_ram_data_out_bus_x[19] => ram_data_out3_x[19]~reg0.DATAIN
a_ram_data_out_bus_x[20] => ram_data_out3_x[20]~reg0.DATAIN
a_ram_data_out_bus_x[21] => ram_data_out3_x[21]~reg0.DATAIN
a_ram_data_out_bus_x[22] => ram_data_out3_x[22]~reg0.DATAIN
a_ram_data_out_bus_x[23] => ram_data_out3_x[23]~reg0.DATAIN
a_ram_data_out_bus_x[24] => ram_data_out3_x[24]~reg0.DATAIN
a_ram_data_out_bus_x[25] => ram_data_out3_x[25]~reg0.DATAIN
a_ram_data_out_bus_x[26] => ram_data_out3_x[26]~reg0.DATAIN
a_ram_data_out_bus_x[27] => ram_data_out3_x[27]~reg0.DATAIN
a_ram_data_out_bus_x[28] => ram_data_out3_x[28]~reg0.DATAIN
a_ram_data_out_bus_x[29] => ram_data_out3_x[29]~reg0.DATAIN
a_ram_data_out_bus_x[30] => ram_data_out3_x[30]~reg0.DATAIN
a_ram_data_out_bus_x[31] => ram_data_out3_x[31]~reg0.DATAIN
a_ram_data_out_bus_x[32] => ram_data_out2_x[0]~reg0.DATAIN
a_ram_data_out_bus_x[33] => ram_data_out2_x[1]~reg0.DATAIN
a_ram_data_out_bus_x[34] => ram_data_out2_x[2]~reg0.DATAIN
a_ram_data_out_bus_x[35] => ram_data_out2_x[3]~reg0.DATAIN
a_ram_data_out_bus_x[36] => ram_data_out2_x[4]~reg0.DATAIN
a_ram_data_out_bus_x[37] => ram_data_out2_x[5]~reg0.DATAIN
a_ram_data_out_bus_x[38] => ram_data_out2_x[6]~reg0.DATAIN
a_ram_data_out_bus_x[39] => ram_data_out2_x[7]~reg0.DATAIN
a_ram_data_out_bus_x[40] => ram_data_out2_x[8]~reg0.DATAIN
a_ram_data_out_bus_x[41] => ram_data_out2_x[9]~reg0.DATAIN
a_ram_data_out_bus_x[42] => ram_data_out2_x[10]~reg0.DATAIN
a_ram_data_out_bus_x[43] => ram_data_out2_x[11]~reg0.DATAIN
a_ram_data_out_bus_x[44] => ram_data_out2_x[12]~reg0.DATAIN
a_ram_data_out_bus_x[45] => ram_data_out2_x[13]~reg0.DATAIN
a_ram_data_out_bus_x[46] => ram_data_out2_x[14]~reg0.DATAIN
a_ram_data_out_bus_x[47] => ram_data_out2_x[15]~reg0.DATAIN
a_ram_data_out_bus_x[48] => ram_data_out2_x[16]~reg0.DATAIN
a_ram_data_out_bus_x[49] => ram_data_out2_x[17]~reg0.DATAIN
a_ram_data_out_bus_x[50] => ram_data_out2_x[18]~reg0.DATAIN
a_ram_data_out_bus_x[51] => ram_data_out2_x[19]~reg0.DATAIN
a_ram_data_out_bus_x[52] => ram_data_out2_x[20]~reg0.DATAIN
a_ram_data_out_bus_x[53] => ram_data_out2_x[21]~reg0.DATAIN
a_ram_data_out_bus_x[54] => ram_data_out2_x[22]~reg0.DATAIN
a_ram_data_out_bus_x[55] => ram_data_out2_x[23]~reg0.DATAIN
a_ram_data_out_bus_x[56] => ram_data_out2_x[24]~reg0.DATAIN
a_ram_data_out_bus_x[57] => ram_data_out2_x[25]~reg0.DATAIN
a_ram_data_out_bus_x[58] => ram_data_out2_x[26]~reg0.DATAIN
a_ram_data_out_bus_x[59] => ram_data_out2_x[27]~reg0.DATAIN
a_ram_data_out_bus_x[60] => ram_data_out2_x[28]~reg0.DATAIN
a_ram_data_out_bus_x[61] => ram_data_out2_x[29]~reg0.DATAIN
a_ram_data_out_bus_x[62] => ram_data_out2_x[30]~reg0.DATAIN
a_ram_data_out_bus_x[63] => ram_data_out2_x[31]~reg0.DATAIN
a_ram_data_out_bus_x[64] => ram_data_out1_x[0]~reg0.DATAIN
a_ram_data_out_bus_x[65] => ram_data_out1_x[1]~reg0.DATAIN
a_ram_data_out_bus_x[66] => ram_data_out1_x[2]~reg0.DATAIN
a_ram_data_out_bus_x[67] => ram_data_out1_x[3]~reg0.DATAIN
a_ram_data_out_bus_x[68] => ram_data_out1_x[4]~reg0.DATAIN
a_ram_data_out_bus_x[69] => ram_data_out1_x[5]~reg0.DATAIN
a_ram_data_out_bus_x[70] => ram_data_out1_x[6]~reg0.DATAIN
a_ram_data_out_bus_x[71] => ram_data_out1_x[7]~reg0.DATAIN
a_ram_data_out_bus_x[72] => ram_data_out1_x[8]~reg0.DATAIN
a_ram_data_out_bus_x[73] => ram_data_out1_x[9]~reg0.DATAIN
a_ram_data_out_bus_x[74] => ram_data_out1_x[10]~reg0.DATAIN
a_ram_data_out_bus_x[75] => ram_data_out1_x[11]~reg0.DATAIN
a_ram_data_out_bus_x[76] => ram_data_out1_x[12]~reg0.DATAIN
a_ram_data_out_bus_x[77] => ram_data_out1_x[13]~reg0.DATAIN
a_ram_data_out_bus_x[78] => ram_data_out1_x[14]~reg0.DATAIN
a_ram_data_out_bus_x[79] => ram_data_out1_x[15]~reg0.DATAIN
a_ram_data_out_bus_x[80] => ram_data_out1_x[16]~reg0.DATAIN
a_ram_data_out_bus_x[81] => ram_data_out1_x[17]~reg0.DATAIN
a_ram_data_out_bus_x[82] => ram_data_out1_x[18]~reg0.DATAIN
a_ram_data_out_bus_x[83] => ram_data_out1_x[19]~reg0.DATAIN
a_ram_data_out_bus_x[84] => ram_data_out1_x[20]~reg0.DATAIN
a_ram_data_out_bus_x[85] => ram_data_out1_x[21]~reg0.DATAIN
a_ram_data_out_bus_x[86] => ram_data_out1_x[22]~reg0.DATAIN
a_ram_data_out_bus_x[87] => ram_data_out1_x[23]~reg0.DATAIN
a_ram_data_out_bus_x[88] => ram_data_out1_x[24]~reg0.DATAIN
a_ram_data_out_bus_x[89] => ram_data_out1_x[25]~reg0.DATAIN
a_ram_data_out_bus_x[90] => ram_data_out1_x[26]~reg0.DATAIN
a_ram_data_out_bus_x[91] => ram_data_out1_x[27]~reg0.DATAIN
a_ram_data_out_bus_x[92] => ram_data_out1_x[28]~reg0.DATAIN
a_ram_data_out_bus_x[93] => ram_data_out1_x[29]~reg0.DATAIN
a_ram_data_out_bus_x[94] => ram_data_out1_x[30]~reg0.DATAIN
a_ram_data_out_bus_x[95] => ram_data_out1_x[31]~reg0.DATAIN
a_ram_data_out_bus_x[96] => ram_data_out0_x[0]~reg0.DATAIN
a_ram_data_out_bus_x[97] => ram_data_out0_x[1]~reg0.DATAIN
a_ram_data_out_bus_x[98] => ram_data_out0_x[2]~reg0.DATAIN
a_ram_data_out_bus_x[99] => ram_data_out0_x[3]~reg0.DATAIN
a_ram_data_out_bus_x[100] => ram_data_out0_x[4]~reg0.DATAIN
a_ram_data_out_bus_x[101] => ram_data_out0_x[5]~reg0.DATAIN
a_ram_data_out_bus_x[102] => ram_data_out0_x[6]~reg0.DATAIN
a_ram_data_out_bus_x[103] => ram_data_out0_x[7]~reg0.DATAIN
a_ram_data_out_bus_x[104] => ram_data_out0_x[8]~reg0.DATAIN
a_ram_data_out_bus_x[105] => ram_data_out0_x[9]~reg0.DATAIN
a_ram_data_out_bus_x[106] => ram_data_out0_x[10]~reg0.DATAIN
a_ram_data_out_bus_x[107] => ram_data_out0_x[11]~reg0.DATAIN
a_ram_data_out_bus_x[108] => ram_data_out0_x[12]~reg0.DATAIN
a_ram_data_out_bus_x[109] => ram_data_out0_x[13]~reg0.DATAIN
a_ram_data_out_bus_x[110] => ram_data_out0_x[14]~reg0.DATAIN
a_ram_data_out_bus_x[111] => ram_data_out0_x[15]~reg0.DATAIN
a_ram_data_out_bus_x[112] => ram_data_out0_x[16]~reg0.DATAIN
a_ram_data_out_bus_x[113] => ram_data_out0_x[17]~reg0.DATAIN
a_ram_data_out_bus_x[114] => ram_data_out0_x[18]~reg0.DATAIN
a_ram_data_out_bus_x[115] => ram_data_out0_x[19]~reg0.DATAIN
a_ram_data_out_bus_x[116] => ram_data_out0_x[20]~reg0.DATAIN
a_ram_data_out_bus_x[117] => ram_data_out0_x[21]~reg0.DATAIN
a_ram_data_out_bus_x[118] => ram_data_out0_x[22]~reg0.DATAIN
a_ram_data_out_bus_x[119] => ram_data_out0_x[23]~reg0.DATAIN
a_ram_data_out_bus_x[120] => ram_data_out0_x[24]~reg0.DATAIN
a_ram_data_out_bus_x[121] => ram_data_out0_x[25]~reg0.DATAIN
a_ram_data_out_bus_x[122] => ram_data_out0_x[26]~reg0.DATAIN
a_ram_data_out_bus_x[123] => ram_data_out0_x[27]~reg0.DATAIN
a_ram_data_out_bus_x[124] => ram_data_out0_x[28]~reg0.DATAIN
a_ram_data_out_bus_x[125] => ram_data_out0_x[29]~reg0.DATAIN
a_ram_data_out_bus_x[126] => ram_data_out0_x[30]~reg0.DATAIN
a_ram_data_out_bus_x[127] => ram_data_out0_x[31]~reg0.DATAIN
a_ram_data_out_bus_y[0] => ram_data_out3_y[0]~reg0.DATAIN
a_ram_data_out_bus_y[1] => ram_data_out3_y[1]~reg0.DATAIN
a_ram_data_out_bus_y[2] => ram_data_out3_y[2]~reg0.DATAIN
a_ram_data_out_bus_y[3] => ram_data_out3_y[3]~reg0.DATAIN
a_ram_data_out_bus_y[4] => ram_data_out3_y[4]~reg0.DATAIN
a_ram_data_out_bus_y[5] => ram_data_out3_y[5]~reg0.DATAIN
a_ram_data_out_bus_y[6] => ram_data_out3_y[6]~reg0.DATAIN
a_ram_data_out_bus_y[7] => ram_data_out3_y[7]~reg0.DATAIN
a_ram_data_out_bus_y[8] => ram_data_out3_y[8]~reg0.DATAIN
a_ram_data_out_bus_y[9] => ram_data_out3_y[9]~reg0.DATAIN
a_ram_data_out_bus_y[10] => ram_data_out3_y[10]~reg0.DATAIN
a_ram_data_out_bus_y[11] => ram_data_out3_y[11]~reg0.DATAIN
a_ram_data_out_bus_y[12] => ram_data_out3_y[12]~reg0.DATAIN
a_ram_data_out_bus_y[13] => ram_data_out3_y[13]~reg0.DATAIN
a_ram_data_out_bus_y[14] => ram_data_out3_y[14]~reg0.DATAIN
a_ram_data_out_bus_y[15] => ram_data_out3_y[15]~reg0.DATAIN
a_ram_data_out_bus_y[16] => ram_data_out3_y[16]~reg0.DATAIN
a_ram_data_out_bus_y[17] => ram_data_out3_y[17]~reg0.DATAIN
a_ram_data_out_bus_y[18] => ram_data_out3_y[18]~reg0.DATAIN
a_ram_data_out_bus_y[19] => ram_data_out3_y[19]~reg0.DATAIN
a_ram_data_out_bus_y[20] => ram_data_out3_y[20]~reg0.DATAIN
a_ram_data_out_bus_y[21] => ram_data_out3_y[21]~reg0.DATAIN
a_ram_data_out_bus_y[22] => ram_data_out3_y[22]~reg0.DATAIN
a_ram_data_out_bus_y[23] => ram_data_out3_y[23]~reg0.DATAIN
a_ram_data_out_bus_y[24] => ram_data_out3_y[24]~reg0.DATAIN
a_ram_data_out_bus_y[25] => ram_data_out3_y[25]~reg0.DATAIN
a_ram_data_out_bus_y[26] => ram_data_out3_y[26]~reg0.DATAIN
a_ram_data_out_bus_y[27] => ram_data_out3_y[27]~reg0.DATAIN
a_ram_data_out_bus_y[28] => ram_data_out3_y[28]~reg0.DATAIN
a_ram_data_out_bus_y[29] => ram_data_out3_y[29]~reg0.DATAIN
a_ram_data_out_bus_y[30] => ram_data_out3_y[30]~reg0.DATAIN
a_ram_data_out_bus_y[31] => ram_data_out3_y[31]~reg0.DATAIN
a_ram_data_out_bus_y[32] => ram_data_out2_y[0]~reg0.DATAIN
a_ram_data_out_bus_y[33] => ram_data_out2_y[1]~reg0.DATAIN
a_ram_data_out_bus_y[34] => ram_data_out2_y[2]~reg0.DATAIN
a_ram_data_out_bus_y[35] => ram_data_out2_y[3]~reg0.DATAIN
a_ram_data_out_bus_y[36] => ram_data_out2_y[4]~reg0.DATAIN
a_ram_data_out_bus_y[37] => ram_data_out2_y[5]~reg0.DATAIN
a_ram_data_out_bus_y[38] => ram_data_out2_y[6]~reg0.DATAIN
a_ram_data_out_bus_y[39] => ram_data_out2_y[7]~reg0.DATAIN
a_ram_data_out_bus_y[40] => ram_data_out2_y[8]~reg0.DATAIN
a_ram_data_out_bus_y[41] => ram_data_out2_y[9]~reg0.DATAIN
a_ram_data_out_bus_y[42] => ram_data_out2_y[10]~reg0.DATAIN
a_ram_data_out_bus_y[43] => ram_data_out2_y[11]~reg0.DATAIN
a_ram_data_out_bus_y[44] => ram_data_out2_y[12]~reg0.DATAIN
a_ram_data_out_bus_y[45] => ram_data_out2_y[13]~reg0.DATAIN
a_ram_data_out_bus_y[46] => ram_data_out2_y[14]~reg0.DATAIN
a_ram_data_out_bus_y[47] => ram_data_out2_y[15]~reg0.DATAIN
a_ram_data_out_bus_y[48] => ram_data_out2_y[16]~reg0.DATAIN
a_ram_data_out_bus_y[49] => ram_data_out2_y[17]~reg0.DATAIN
a_ram_data_out_bus_y[50] => ram_data_out2_y[18]~reg0.DATAIN
a_ram_data_out_bus_y[51] => ram_data_out2_y[19]~reg0.DATAIN
a_ram_data_out_bus_y[52] => ram_data_out2_y[20]~reg0.DATAIN
a_ram_data_out_bus_y[53] => ram_data_out2_y[21]~reg0.DATAIN
a_ram_data_out_bus_y[54] => ram_data_out2_y[22]~reg0.DATAIN
a_ram_data_out_bus_y[55] => ram_data_out2_y[23]~reg0.DATAIN
a_ram_data_out_bus_y[56] => ram_data_out2_y[24]~reg0.DATAIN
a_ram_data_out_bus_y[57] => ram_data_out2_y[25]~reg0.DATAIN
a_ram_data_out_bus_y[58] => ram_data_out2_y[26]~reg0.DATAIN
a_ram_data_out_bus_y[59] => ram_data_out2_y[27]~reg0.DATAIN
a_ram_data_out_bus_y[60] => ram_data_out2_y[28]~reg0.DATAIN
a_ram_data_out_bus_y[61] => ram_data_out2_y[29]~reg0.DATAIN
a_ram_data_out_bus_y[62] => ram_data_out2_y[30]~reg0.DATAIN
a_ram_data_out_bus_y[63] => ram_data_out2_y[31]~reg0.DATAIN
a_ram_data_out_bus_y[64] => ram_data_out1_y[0]~reg0.DATAIN
a_ram_data_out_bus_y[65] => ram_data_out1_y[1]~reg0.DATAIN
a_ram_data_out_bus_y[66] => ram_data_out1_y[2]~reg0.DATAIN
a_ram_data_out_bus_y[67] => ram_data_out1_y[3]~reg0.DATAIN
a_ram_data_out_bus_y[68] => ram_data_out1_y[4]~reg0.DATAIN
a_ram_data_out_bus_y[69] => ram_data_out1_y[5]~reg0.DATAIN
a_ram_data_out_bus_y[70] => ram_data_out1_y[6]~reg0.DATAIN
a_ram_data_out_bus_y[71] => ram_data_out1_y[7]~reg0.DATAIN
a_ram_data_out_bus_y[72] => ram_data_out1_y[8]~reg0.DATAIN
a_ram_data_out_bus_y[73] => ram_data_out1_y[9]~reg0.DATAIN
a_ram_data_out_bus_y[74] => ram_data_out1_y[10]~reg0.DATAIN
a_ram_data_out_bus_y[75] => ram_data_out1_y[11]~reg0.DATAIN
a_ram_data_out_bus_y[76] => ram_data_out1_y[12]~reg0.DATAIN
a_ram_data_out_bus_y[77] => ram_data_out1_y[13]~reg0.DATAIN
a_ram_data_out_bus_y[78] => ram_data_out1_y[14]~reg0.DATAIN
a_ram_data_out_bus_y[79] => ram_data_out1_y[15]~reg0.DATAIN
a_ram_data_out_bus_y[80] => ram_data_out1_y[16]~reg0.DATAIN
a_ram_data_out_bus_y[81] => ram_data_out1_y[17]~reg0.DATAIN
a_ram_data_out_bus_y[82] => ram_data_out1_y[18]~reg0.DATAIN
a_ram_data_out_bus_y[83] => ram_data_out1_y[19]~reg0.DATAIN
a_ram_data_out_bus_y[84] => ram_data_out1_y[20]~reg0.DATAIN
a_ram_data_out_bus_y[85] => ram_data_out1_y[21]~reg0.DATAIN
a_ram_data_out_bus_y[86] => ram_data_out1_y[22]~reg0.DATAIN
a_ram_data_out_bus_y[87] => ram_data_out1_y[23]~reg0.DATAIN
a_ram_data_out_bus_y[88] => ram_data_out1_y[24]~reg0.DATAIN
a_ram_data_out_bus_y[89] => ram_data_out1_y[25]~reg0.DATAIN
a_ram_data_out_bus_y[90] => ram_data_out1_y[26]~reg0.DATAIN
a_ram_data_out_bus_y[91] => ram_data_out1_y[27]~reg0.DATAIN
a_ram_data_out_bus_y[92] => ram_data_out1_y[28]~reg0.DATAIN
a_ram_data_out_bus_y[93] => ram_data_out1_y[29]~reg0.DATAIN
a_ram_data_out_bus_y[94] => ram_data_out1_y[30]~reg0.DATAIN
a_ram_data_out_bus_y[95] => ram_data_out1_y[31]~reg0.DATAIN
a_ram_data_out_bus_y[96] => ram_data_out0_y[0]~reg0.DATAIN
a_ram_data_out_bus_y[97] => ram_data_out0_y[1]~reg0.DATAIN
a_ram_data_out_bus_y[98] => ram_data_out0_y[2]~reg0.DATAIN
a_ram_data_out_bus_y[99] => ram_data_out0_y[3]~reg0.DATAIN
a_ram_data_out_bus_y[100] => ram_data_out0_y[4]~reg0.DATAIN
a_ram_data_out_bus_y[101] => ram_data_out0_y[5]~reg0.DATAIN
a_ram_data_out_bus_y[102] => ram_data_out0_y[6]~reg0.DATAIN
a_ram_data_out_bus_y[103] => ram_data_out0_y[7]~reg0.DATAIN
a_ram_data_out_bus_y[104] => ram_data_out0_y[8]~reg0.DATAIN
a_ram_data_out_bus_y[105] => ram_data_out0_y[9]~reg0.DATAIN
a_ram_data_out_bus_y[106] => ram_data_out0_y[10]~reg0.DATAIN
a_ram_data_out_bus_y[107] => ram_data_out0_y[11]~reg0.DATAIN
a_ram_data_out_bus_y[108] => ram_data_out0_y[12]~reg0.DATAIN
a_ram_data_out_bus_y[109] => ram_data_out0_y[13]~reg0.DATAIN
a_ram_data_out_bus_y[110] => ram_data_out0_y[14]~reg0.DATAIN
a_ram_data_out_bus_y[111] => ram_data_out0_y[15]~reg0.DATAIN
a_ram_data_out_bus_y[112] => ram_data_out0_y[16]~reg0.DATAIN
a_ram_data_out_bus_y[113] => ram_data_out0_y[17]~reg0.DATAIN
a_ram_data_out_bus_y[114] => ram_data_out0_y[18]~reg0.DATAIN
a_ram_data_out_bus_y[115] => ram_data_out0_y[19]~reg0.DATAIN
a_ram_data_out_bus_y[116] => ram_data_out0_y[20]~reg0.DATAIN
a_ram_data_out_bus_y[117] => ram_data_out0_y[21]~reg0.DATAIN
a_ram_data_out_bus_y[118] => ram_data_out0_y[22]~reg0.DATAIN
a_ram_data_out_bus_y[119] => ram_data_out0_y[23]~reg0.DATAIN
a_ram_data_out_bus_y[120] => ram_data_out0_y[24]~reg0.DATAIN
a_ram_data_out_bus_y[121] => ram_data_out0_y[25]~reg0.DATAIN
a_ram_data_out_bus_y[122] => ram_data_out0_y[26]~reg0.DATAIN
a_ram_data_out_bus_y[123] => ram_data_out0_y[27]~reg0.DATAIN
a_ram_data_out_bus_y[124] => ram_data_out0_y[28]~reg0.DATAIN
a_ram_data_out_bus_y[125] => ram_data_out0_y[29]~reg0.DATAIN
a_ram_data_out_bus_y[126] => ram_data_out0_y[30]~reg0.DATAIN
a_ram_data_out_bus_y[127] => ram_data_out0_y[31]~reg0.DATAIN
a_ram_data_in_bus_x[0] <= a_ram_data_in_bus_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[1] <= a_ram_data_in_bus_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[2] <= a_ram_data_in_bus_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[3] <= a_ram_data_in_bus_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[4] <= a_ram_data_in_bus_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[5] <= a_ram_data_in_bus_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[6] <= a_ram_data_in_bus_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[7] <= a_ram_data_in_bus_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[8] <= a_ram_data_in_bus_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[9] <= a_ram_data_in_bus_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[10] <= a_ram_data_in_bus_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[11] <= a_ram_data_in_bus_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[12] <= a_ram_data_in_bus_x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[13] <= a_ram_data_in_bus_x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[14] <= a_ram_data_in_bus_x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[15] <= a_ram_data_in_bus_x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[16] <= a_ram_data_in_bus_x[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[17] <= a_ram_data_in_bus_x[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[18] <= a_ram_data_in_bus_x[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[19] <= a_ram_data_in_bus_x[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[20] <= a_ram_data_in_bus_x[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[21] <= a_ram_data_in_bus_x[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[22] <= a_ram_data_in_bus_x[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[23] <= a_ram_data_in_bus_x[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[24] <= a_ram_data_in_bus_x[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[25] <= a_ram_data_in_bus_x[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[26] <= a_ram_data_in_bus_x[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[27] <= a_ram_data_in_bus_x[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[28] <= a_ram_data_in_bus_x[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[29] <= a_ram_data_in_bus_x[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[30] <= a_ram_data_in_bus_x[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[31] <= a_ram_data_in_bus_x[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[32] <= a_ram_data_in_bus_x[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[33] <= a_ram_data_in_bus_x[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[34] <= a_ram_data_in_bus_x[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[35] <= a_ram_data_in_bus_x[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[36] <= a_ram_data_in_bus_x[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[37] <= a_ram_data_in_bus_x[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[38] <= a_ram_data_in_bus_x[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[39] <= a_ram_data_in_bus_x[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[40] <= a_ram_data_in_bus_x[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[41] <= a_ram_data_in_bus_x[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[42] <= a_ram_data_in_bus_x[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[43] <= a_ram_data_in_bus_x[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[44] <= a_ram_data_in_bus_x[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[45] <= a_ram_data_in_bus_x[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[46] <= a_ram_data_in_bus_x[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[47] <= a_ram_data_in_bus_x[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[48] <= a_ram_data_in_bus_x[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[49] <= a_ram_data_in_bus_x[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[50] <= a_ram_data_in_bus_x[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[51] <= a_ram_data_in_bus_x[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[52] <= a_ram_data_in_bus_x[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[53] <= a_ram_data_in_bus_x[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[54] <= a_ram_data_in_bus_x[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[55] <= a_ram_data_in_bus_x[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[56] <= a_ram_data_in_bus_x[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[57] <= a_ram_data_in_bus_x[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[58] <= a_ram_data_in_bus_x[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[59] <= a_ram_data_in_bus_x[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[60] <= a_ram_data_in_bus_x[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[61] <= a_ram_data_in_bus_x[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[62] <= a_ram_data_in_bus_x[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[63] <= a_ram_data_in_bus_x[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[64] <= a_ram_data_in_bus_x[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[65] <= a_ram_data_in_bus_x[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[66] <= a_ram_data_in_bus_x[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[67] <= a_ram_data_in_bus_x[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[68] <= a_ram_data_in_bus_x[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[69] <= a_ram_data_in_bus_x[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[70] <= a_ram_data_in_bus_x[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[71] <= a_ram_data_in_bus_x[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[72] <= a_ram_data_in_bus_x[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[73] <= a_ram_data_in_bus_x[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[74] <= a_ram_data_in_bus_x[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[75] <= a_ram_data_in_bus_x[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[76] <= a_ram_data_in_bus_x[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[77] <= a_ram_data_in_bus_x[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[78] <= a_ram_data_in_bus_x[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[79] <= a_ram_data_in_bus_x[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[80] <= a_ram_data_in_bus_x[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[81] <= a_ram_data_in_bus_x[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[82] <= a_ram_data_in_bus_x[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[83] <= a_ram_data_in_bus_x[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[84] <= a_ram_data_in_bus_x[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[85] <= a_ram_data_in_bus_x[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[86] <= a_ram_data_in_bus_x[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[87] <= a_ram_data_in_bus_x[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[88] <= a_ram_data_in_bus_x[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[89] <= a_ram_data_in_bus_x[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[90] <= a_ram_data_in_bus_x[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[91] <= a_ram_data_in_bus_x[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[92] <= a_ram_data_in_bus_x[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[93] <= a_ram_data_in_bus_x[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[94] <= a_ram_data_in_bus_x[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[95] <= a_ram_data_in_bus_x[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[96] <= a_ram_data_in_bus_x[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[97] <= a_ram_data_in_bus_x[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[98] <= a_ram_data_in_bus_x[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[99] <= a_ram_data_in_bus_x[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[100] <= a_ram_data_in_bus_x[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[101] <= a_ram_data_in_bus_x[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[102] <= a_ram_data_in_bus_x[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[103] <= a_ram_data_in_bus_x[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[104] <= a_ram_data_in_bus_x[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[105] <= a_ram_data_in_bus_x[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[106] <= a_ram_data_in_bus_x[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[107] <= a_ram_data_in_bus_x[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[108] <= a_ram_data_in_bus_x[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[109] <= a_ram_data_in_bus_x[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[110] <= a_ram_data_in_bus_x[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[111] <= a_ram_data_in_bus_x[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[112] <= a_ram_data_in_bus_x[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[113] <= a_ram_data_in_bus_x[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[114] <= a_ram_data_in_bus_x[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[115] <= a_ram_data_in_bus_x[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[116] <= a_ram_data_in_bus_x[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[117] <= a_ram_data_in_bus_x[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[118] <= a_ram_data_in_bus_x[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[119] <= a_ram_data_in_bus_x[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[120] <= a_ram_data_in_bus_x[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[121] <= a_ram_data_in_bus_x[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[122] <= a_ram_data_in_bus_x[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[123] <= a_ram_data_in_bus_x[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[124] <= a_ram_data_in_bus_x[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[125] <= a_ram_data_in_bus_x[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[126] <= a_ram_data_in_bus_x[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_x[127] <= a_ram_data_in_bus_x[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[0] <= a_ram_data_in_bus_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[1] <= a_ram_data_in_bus_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[2] <= a_ram_data_in_bus_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[3] <= a_ram_data_in_bus_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[4] <= a_ram_data_in_bus_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[5] <= a_ram_data_in_bus_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[6] <= a_ram_data_in_bus_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[7] <= a_ram_data_in_bus_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[8] <= a_ram_data_in_bus_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[9] <= a_ram_data_in_bus_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[10] <= a_ram_data_in_bus_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[11] <= a_ram_data_in_bus_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[12] <= a_ram_data_in_bus_y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[13] <= a_ram_data_in_bus_y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[14] <= a_ram_data_in_bus_y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[15] <= a_ram_data_in_bus_y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[16] <= a_ram_data_in_bus_y[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[17] <= a_ram_data_in_bus_y[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[18] <= a_ram_data_in_bus_y[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[19] <= a_ram_data_in_bus_y[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[20] <= a_ram_data_in_bus_y[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[21] <= a_ram_data_in_bus_y[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[22] <= a_ram_data_in_bus_y[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[23] <= a_ram_data_in_bus_y[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[24] <= a_ram_data_in_bus_y[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[25] <= a_ram_data_in_bus_y[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[26] <= a_ram_data_in_bus_y[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[27] <= a_ram_data_in_bus_y[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[28] <= a_ram_data_in_bus_y[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[29] <= a_ram_data_in_bus_y[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[30] <= a_ram_data_in_bus_y[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[31] <= a_ram_data_in_bus_y[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[32] <= a_ram_data_in_bus_y[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[33] <= a_ram_data_in_bus_y[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[34] <= a_ram_data_in_bus_y[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[35] <= a_ram_data_in_bus_y[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[36] <= a_ram_data_in_bus_y[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[37] <= a_ram_data_in_bus_y[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[38] <= a_ram_data_in_bus_y[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[39] <= a_ram_data_in_bus_y[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[40] <= a_ram_data_in_bus_y[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[41] <= a_ram_data_in_bus_y[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[42] <= a_ram_data_in_bus_y[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[43] <= a_ram_data_in_bus_y[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[44] <= a_ram_data_in_bus_y[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[45] <= a_ram_data_in_bus_y[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[46] <= a_ram_data_in_bus_y[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[47] <= a_ram_data_in_bus_y[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[48] <= a_ram_data_in_bus_y[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[49] <= a_ram_data_in_bus_y[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[50] <= a_ram_data_in_bus_y[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[51] <= a_ram_data_in_bus_y[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[52] <= a_ram_data_in_bus_y[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[53] <= a_ram_data_in_bus_y[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[54] <= a_ram_data_in_bus_y[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[55] <= a_ram_data_in_bus_y[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[56] <= a_ram_data_in_bus_y[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[57] <= a_ram_data_in_bus_y[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[58] <= a_ram_data_in_bus_y[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[59] <= a_ram_data_in_bus_y[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[60] <= a_ram_data_in_bus_y[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[61] <= a_ram_data_in_bus_y[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[62] <= a_ram_data_in_bus_y[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[63] <= a_ram_data_in_bus_y[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[64] <= a_ram_data_in_bus_y[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[65] <= a_ram_data_in_bus_y[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[66] <= a_ram_data_in_bus_y[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[67] <= a_ram_data_in_bus_y[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[68] <= a_ram_data_in_bus_y[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[69] <= a_ram_data_in_bus_y[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[70] <= a_ram_data_in_bus_y[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[71] <= a_ram_data_in_bus_y[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[72] <= a_ram_data_in_bus_y[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[73] <= a_ram_data_in_bus_y[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[74] <= a_ram_data_in_bus_y[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[75] <= a_ram_data_in_bus_y[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[76] <= a_ram_data_in_bus_y[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[77] <= a_ram_data_in_bus_y[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[78] <= a_ram_data_in_bus_y[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[79] <= a_ram_data_in_bus_y[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[80] <= a_ram_data_in_bus_y[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[81] <= a_ram_data_in_bus_y[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[82] <= a_ram_data_in_bus_y[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[83] <= a_ram_data_in_bus_y[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[84] <= a_ram_data_in_bus_y[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[85] <= a_ram_data_in_bus_y[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[86] <= a_ram_data_in_bus_y[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[87] <= a_ram_data_in_bus_y[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[88] <= a_ram_data_in_bus_y[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[89] <= a_ram_data_in_bus_y[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[90] <= a_ram_data_in_bus_y[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[91] <= a_ram_data_in_bus_y[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[92] <= a_ram_data_in_bus_y[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[93] <= a_ram_data_in_bus_y[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[94] <= a_ram_data_in_bus_y[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[95] <= a_ram_data_in_bus_y[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[96] <= a_ram_data_in_bus_y[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[97] <= a_ram_data_in_bus_y[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[98] <= a_ram_data_in_bus_y[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[99] <= a_ram_data_in_bus_y[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[100] <= a_ram_data_in_bus_y[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[101] <= a_ram_data_in_bus_y[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[102] <= a_ram_data_in_bus_y[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[103] <= a_ram_data_in_bus_y[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[104] <= a_ram_data_in_bus_y[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[105] <= a_ram_data_in_bus_y[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[106] <= a_ram_data_in_bus_y[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[107] <= a_ram_data_in_bus_y[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[108] <= a_ram_data_in_bus_y[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[109] <= a_ram_data_in_bus_y[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[110] <= a_ram_data_in_bus_y[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[111] <= a_ram_data_in_bus_y[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[112] <= a_ram_data_in_bus_y[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[113] <= a_ram_data_in_bus_y[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[114] <= a_ram_data_in_bus_y[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[115] <= a_ram_data_in_bus_y[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[116] <= a_ram_data_in_bus_y[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[117] <= a_ram_data_in_bus_y[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[118] <= a_ram_data_in_bus_y[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[119] <= a_ram_data_in_bus_y[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[120] <= a_ram_data_in_bus_y[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[121] <= a_ram_data_in_bus_y[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[122] <= a_ram_data_in_bus_y[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[123] <= a_ram_data_in_bus_y[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[124] <= a_ram_data_in_bus_y[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[125] <= a_ram_data_in_bus_y[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[126] <= a_ram_data_in_bus_y[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus_y[127] <= a_ram_data_in_bus_y[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[0] <= wraddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[1] <= wraddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[2] <= wraddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[3] <= wraddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[4] <= wraddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[5] <= wraddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[6] <= wraddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[7] <= wraddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[8] <= wraddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[9] <= wraddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[10] <= wraddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[11] <= wraddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[12] <= wraddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[13] <= wraddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[14] <= wraddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[15] <= wraddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[16] <= wraddress_a_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[17] <= wraddress_a_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[18] <= wraddress_a_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[19] <= wraddress_a_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[20] <= wraddress_a_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[21] <= wraddress_a_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[22] <= wraddress_a_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[23] <= wraddress_a_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[24] <= wraddress_a_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[25] <= wraddress_a_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[26] <= wraddress_a_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[27] <= wraddress_a_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[0] <= rdaddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[1] <= rdaddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[2] <= rdaddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[3] <= rdaddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[4] <= rdaddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[5] <= rdaddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[6] <= rdaddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[7] <= rdaddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[8] <= rdaddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[9] <= rdaddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[10] <= rdaddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[11] <= rdaddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[12] <= rdaddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[13] <= rdaddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[14] <= rdaddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[15] <= rdaddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[16] <= rdaddress_a_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[17] <= rdaddress_a_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[18] <= rdaddress_a_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[19] <= rdaddress_a_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[20] <= rdaddress_a_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[21] <= rdaddress_a_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[22] <= rdaddress_a_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[23] <= rdaddress_a_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[24] <= rdaddress_a_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[25] <= rdaddress_a_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[26] <= rdaddress_a_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[27] <= rdaddress_a_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[0] <= ram_data_out0_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[1] <= ram_data_out0_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[2] <= ram_data_out0_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[3] <= ram_data_out0_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[4] <= ram_data_out0_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[5] <= ram_data_out0_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[6] <= ram_data_out0_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[7] <= ram_data_out0_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[8] <= ram_data_out0_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[9] <= ram_data_out0_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[10] <= ram_data_out0_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[11] <= ram_data_out0_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[12] <= ram_data_out0_x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[13] <= ram_data_out0_x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[14] <= ram_data_out0_x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[15] <= ram_data_out0_x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[16] <= ram_data_out0_x[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[17] <= ram_data_out0_x[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[18] <= ram_data_out0_x[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[19] <= ram_data_out0_x[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[20] <= ram_data_out0_x[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[21] <= ram_data_out0_x[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[22] <= ram_data_out0_x[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[23] <= ram_data_out0_x[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[24] <= ram_data_out0_x[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[25] <= ram_data_out0_x[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[26] <= ram_data_out0_x[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[27] <= ram_data_out0_x[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[28] <= ram_data_out0_x[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[29] <= ram_data_out0_x[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[30] <= ram_data_out0_x[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_x[31] <= ram_data_out0_x[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[0] <= ram_data_out1_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[1] <= ram_data_out1_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[2] <= ram_data_out1_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[3] <= ram_data_out1_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[4] <= ram_data_out1_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[5] <= ram_data_out1_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[6] <= ram_data_out1_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[7] <= ram_data_out1_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[8] <= ram_data_out1_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[9] <= ram_data_out1_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[10] <= ram_data_out1_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[11] <= ram_data_out1_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[12] <= ram_data_out1_x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[13] <= ram_data_out1_x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[14] <= ram_data_out1_x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[15] <= ram_data_out1_x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[16] <= ram_data_out1_x[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[17] <= ram_data_out1_x[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[18] <= ram_data_out1_x[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[19] <= ram_data_out1_x[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[20] <= ram_data_out1_x[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[21] <= ram_data_out1_x[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[22] <= ram_data_out1_x[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[23] <= ram_data_out1_x[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[24] <= ram_data_out1_x[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[25] <= ram_data_out1_x[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[26] <= ram_data_out1_x[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[27] <= ram_data_out1_x[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[28] <= ram_data_out1_x[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[29] <= ram_data_out1_x[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[30] <= ram_data_out1_x[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_x[31] <= ram_data_out1_x[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[0] <= ram_data_out2_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[1] <= ram_data_out2_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[2] <= ram_data_out2_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[3] <= ram_data_out2_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[4] <= ram_data_out2_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[5] <= ram_data_out2_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[6] <= ram_data_out2_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[7] <= ram_data_out2_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[8] <= ram_data_out2_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[9] <= ram_data_out2_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[10] <= ram_data_out2_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[11] <= ram_data_out2_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[12] <= ram_data_out2_x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[13] <= ram_data_out2_x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[14] <= ram_data_out2_x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[15] <= ram_data_out2_x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[16] <= ram_data_out2_x[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[17] <= ram_data_out2_x[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[18] <= ram_data_out2_x[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[19] <= ram_data_out2_x[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[20] <= ram_data_out2_x[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[21] <= ram_data_out2_x[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[22] <= ram_data_out2_x[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[23] <= ram_data_out2_x[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[24] <= ram_data_out2_x[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[25] <= ram_data_out2_x[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[26] <= ram_data_out2_x[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[27] <= ram_data_out2_x[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[28] <= ram_data_out2_x[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[29] <= ram_data_out2_x[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[30] <= ram_data_out2_x[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_x[31] <= ram_data_out2_x[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[0] <= ram_data_out3_x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[1] <= ram_data_out3_x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[2] <= ram_data_out3_x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[3] <= ram_data_out3_x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[4] <= ram_data_out3_x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[5] <= ram_data_out3_x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[6] <= ram_data_out3_x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[7] <= ram_data_out3_x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[8] <= ram_data_out3_x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[9] <= ram_data_out3_x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[10] <= ram_data_out3_x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[11] <= ram_data_out3_x[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[12] <= ram_data_out3_x[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[13] <= ram_data_out3_x[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[14] <= ram_data_out3_x[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[15] <= ram_data_out3_x[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[16] <= ram_data_out3_x[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[17] <= ram_data_out3_x[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[18] <= ram_data_out3_x[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[19] <= ram_data_out3_x[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[20] <= ram_data_out3_x[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[21] <= ram_data_out3_x[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[22] <= ram_data_out3_x[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[23] <= ram_data_out3_x[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[24] <= ram_data_out3_x[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[25] <= ram_data_out3_x[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[26] <= ram_data_out3_x[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[27] <= ram_data_out3_x[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[28] <= ram_data_out3_x[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[29] <= ram_data_out3_x[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[30] <= ram_data_out3_x[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_x[31] <= ram_data_out3_x[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[0] <= ram_data_out0_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[1] <= ram_data_out0_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[2] <= ram_data_out0_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[3] <= ram_data_out0_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[4] <= ram_data_out0_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[5] <= ram_data_out0_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[6] <= ram_data_out0_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[7] <= ram_data_out0_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[8] <= ram_data_out0_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[9] <= ram_data_out0_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[10] <= ram_data_out0_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[11] <= ram_data_out0_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[12] <= ram_data_out0_y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[13] <= ram_data_out0_y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[14] <= ram_data_out0_y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[15] <= ram_data_out0_y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[16] <= ram_data_out0_y[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[17] <= ram_data_out0_y[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[18] <= ram_data_out0_y[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[19] <= ram_data_out0_y[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[20] <= ram_data_out0_y[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[21] <= ram_data_out0_y[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[22] <= ram_data_out0_y[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[23] <= ram_data_out0_y[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[24] <= ram_data_out0_y[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[25] <= ram_data_out0_y[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[26] <= ram_data_out0_y[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[27] <= ram_data_out0_y[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[28] <= ram_data_out0_y[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[29] <= ram_data_out0_y[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[30] <= ram_data_out0_y[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0_y[31] <= ram_data_out0_y[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[0] <= ram_data_out1_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[1] <= ram_data_out1_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[2] <= ram_data_out1_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[3] <= ram_data_out1_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[4] <= ram_data_out1_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[5] <= ram_data_out1_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[6] <= ram_data_out1_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[7] <= ram_data_out1_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[8] <= ram_data_out1_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[9] <= ram_data_out1_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[10] <= ram_data_out1_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[11] <= ram_data_out1_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[12] <= ram_data_out1_y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[13] <= ram_data_out1_y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[14] <= ram_data_out1_y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[15] <= ram_data_out1_y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[16] <= ram_data_out1_y[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[17] <= ram_data_out1_y[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[18] <= ram_data_out1_y[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[19] <= ram_data_out1_y[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[20] <= ram_data_out1_y[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[21] <= ram_data_out1_y[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[22] <= ram_data_out1_y[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[23] <= ram_data_out1_y[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[24] <= ram_data_out1_y[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[25] <= ram_data_out1_y[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[26] <= ram_data_out1_y[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[27] <= ram_data_out1_y[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[28] <= ram_data_out1_y[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[29] <= ram_data_out1_y[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[30] <= ram_data_out1_y[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1_y[31] <= ram_data_out1_y[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[0] <= ram_data_out2_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[1] <= ram_data_out2_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[2] <= ram_data_out2_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[3] <= ram_data_out2_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[4] <= ram_data_out2_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[5] <= ram_data_out2_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[6] <= ram_data_out2_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[7] <= ram_data_out2_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[8] <= ram_data_out2_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[9] <= ram_data_out2_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[10] <= ram_data_out2_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[11] <= ram_data_out2_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[12] <= ram_data_out2_y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[13] <= ram_data_out2_y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[14] <= ram_data_out2_y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[15] <= ram_data_out2_y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[16] <= ram_data_out2_y[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[17] <= ram_data_out2_y[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[18] <= ram_data_out2_y[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[19] <= ram_data_out2_y[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[20] <= ram_data_out2_y[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[21] <= ram_data_out2_y[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[22] <= ram_data_out2_y[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[23] <= ram_data_out2_y[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[24] <= ram_data_out2_y[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[25] <= ram_data_out2_y[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[26] <= ram_data_out2_y[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[27] <= ram_data_out2_y[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[28] <= ram_data_out2_y[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[29] <= ram_data_out2_y[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[30] <= ram_data_out2_y[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2_y[31] <= ram_data_out2_y[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[0] <= ram_data_out3_y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[1] <= ram_data_out3_y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[2] <= ram_data_out3_y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[3] <= ram_data_out3_y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[4] <= ram_data_out3_y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[5] <= ram_data_out3_y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[6] <= ram_data_out3_y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[7] <= ram_data_out3_y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[8] <= ram_data_out3_y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[9] <= ram_data_out3_y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[10] <= ram_data_out3_y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[11] <= ram_data_out3_y[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[12] <= ram_data_out3_y[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[13] <= ram_data_out3_y[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[14] <= ram_data_out3_y[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[15] <= ram_data_out3_y[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[16] <= ram_data_out3_y[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[17] <= ram_data_out3_y[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[18] <= ram_data_out3_y[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[19] <= ram_data_out3_y[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[20] <= ram_data_out3_y[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[21] <= ram_data_out3_y[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[22] <= ram_data_out3_y[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[23] <= ram_data_out3_y[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[24] <= ram_data_out3_y[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[25] <= ram_data_out3_y[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[26] <= ram_data_out3_y[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[27] <= ram_data_out3_y[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[28] <= ram_data_out3_y[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[29] <= ram_data_out3_y[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[30] <= ram_data_out3_y[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3_y[31] <= ram_data_out3_y[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x
clk => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[0]
rdaddress[8] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[1]
rdaddress[9] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[2]
rdaddress[10] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[3]
rdaddress[11] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[4]
rdaddress[12] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[5]
rdaddress[13] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[6]
rdaddress[14] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[0]
rdaddress[15] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[1]
rdaddress[16] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[2]
rdaddress[17] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[3]
rdaddress[18] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[4]
rdaddress[19] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[5]
rdaddress[20] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[6]
rdaddress[21] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[0]
rdaddress[22] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[1]
rdaddress[23] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[2]
rdaddress[24] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[3]
rdaddress[25] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[4]
rdaddress[26] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[5]
rdaddress[27] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[6]
wraddress[0] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[0]
wraddress[8] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[1]
wraddress[9] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[2]
wraddress[10] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[3]
wraddress[11] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[4]
wraddress[12] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[5]
wraddress[13] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[6]
wraddress[14] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[0]
wraddress[15] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[1]
wraddress[16] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[2]
wraddress[17] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[3]
wraddress[18] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[4]
wraddress[19] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[5]
wraddress[20] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[6]
wraddress[21] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[0]
wraddress[22] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[1]
wraddress[23] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[2]
wraddress[24] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[3]
wraddress[25] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[4]
wraddress[26] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[5]
wraddress[27] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[6]
data_in[0] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[16]
data_in[17] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[17]
data_in[18] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[18]
data_in[19] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[19]
data_in[20] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[20]
data_in[21] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[21]
data_in[22] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[22]
data_in[23] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[23]
data_in[24] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[24]
data_in[25] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[25]
data_in[26] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[26]
data_in[27] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[27]
data_in[28] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[28]
data_in[29] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[29]
data_in[30] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[30]
data_in[31] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[31]
data_in[32] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[16]
data_in[49] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[17]
data_in[50] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[18]
data_in[51] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[19]
data_in[52] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[20]
data_in[53] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[21]
data_in[54] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[22]
data_in[55] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[23]
data_in[56] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[24]
data_in[57] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[25]
data_in[58] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[26]
data_in[59] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[27]
data_in[60] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[28]
data_in[61] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[29]
data_in[62] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[30]
data_in[63] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[31]
data_in[64] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[0]
data_in[65] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[1]
data_in[66] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[2]
data_in[67] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[3]
data_in[68] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[4]
data_in[69] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[5]
data_in[70] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[6]
data_in[71] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[7]
data_in[72] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[8]
data_in[73] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[9]
data_in[74] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[10]
data_in[75] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[11]
data_in[76] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[12]
data_in[77] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[13]
data_in[78] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[14]
data_in[79] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[15]
data_in[80] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[16]
data_in[81] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[17]
data_in[82] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[18]
data_in[83] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[19]
data_in[84] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[20]
data_in[85] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[21]
data_in[86] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[22]
data_in[87] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[23]
data_in[88] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[24]
data_in[89] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[25]
data_in[90] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[26]
data_in[91] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[27]
data_in[92] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[28]
data_in[93] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[29]
data_in[94] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[30]
data_in[95] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[31]
data_in[96] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[0]
data_in[97] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[1]
data_in[98] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[2]
data_in[99] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[3]
data_in[100] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[4]
data_in[101] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[5]
data_in[102] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[6]
data_in[103] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[7]
data_in[104] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[8]
data_in[105] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[9]
data_in[106] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[10]
data_in[107] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[11]
data_in[108] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[12]
data_in[109] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[13]
data_in[110] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[14]
data_in[111] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[15]
data_in[112] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[16]
data_in[113] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[17]
data_in[114] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[18]
data_in[115] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[19]
data_in[116] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[20]
data_in[117] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[21]
data_in[118] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[22]
data_in[119] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[23]
data_in[120] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[24]
data_in[121] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[25]
data_in[122] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[26]
data_in[123] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[27]
data_in[124] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[28]
data_in[125] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[29]
data_in[126] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[30]
data_in[127] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[31]
wren[0] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[16]
data_out[17] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[17]
data_out[18] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[18]
data_out[19] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[19]
data_out[20] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[20]
data_out[21] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[21]
data_out[22] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[22]
data_out[23] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[23]
data_out[24] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[24]
data_out[25] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[25]
data_out[26] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[26]
data_out[27] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[27]
data_out[28] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[28]
data_out[29] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[29]
data_out[30] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[30]
data_out[31] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[31]
data_out[32] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[0]
data_out[33] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[1]
data_out[34] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[2]
data_out[35] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[3]
data_out[36] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[4]
data_out[37] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[5]
data_out[38] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[6]
data_out[39] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[7]
data_out[40] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[8]
data_out[41] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[9]
data_out[42] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[10]
data_out[43] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[11]
data_out[44] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[12]
data_out[45] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[13]
data_out[46] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[14]
data_out[47] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[15]
data_out[48] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[16]
data_out[49] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[17]
data_out[50] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[18]
data_out[51] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[19]
data_out[52] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[20]
data_out[53] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[21]
data_out[54] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[22]
data_out[55] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[23]
data_out[56] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[24]
data_out[57] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[25]
data_out[58] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[26]
data_out[59] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[27]
data_out[60] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[28]
data_out[61] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[29]
data_out[62] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[30]
data_out[63] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[31]
data_out[64] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[0]
data_out[65] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[1]
data_out[66] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[2]
data_out[67] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[3]
data_out[68] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[4]
data_out[69] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[5]
data_out[70] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[6]
data_out[71] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[7]
data_out[72] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[8]
data_out[73] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[9]
data_out[74] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[10]
data_out[75] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[11]
data_out[76] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[12]
data_out[77] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[13]
data_out[78] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[14]
data_out[79] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[15]
data_out[80] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[16]
data_out[81] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[17]
data_out[82] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[18]
data_out[83] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[19]
data_out[84] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[20]
data_out[85] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[21]
data_out[86] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[22]
data_out[87] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[23]
data_out[88] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[24]
data_out[89] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[25]
data_out[90] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[26]
data_out[91] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[27]
data_out[92] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[28]
data_out[93] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[29]
data_out[94] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[30]
data_out[95] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[31]
data_out[96] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[0]
data_out[97] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[1]
data_out[98] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[2]
data_out[99] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[3]
data_out[100] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[4]
data_out[101] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[5]
data_out[102] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[6]
data_out[103] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[7]
data_out[104] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[8]
data_out[105] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[9]
data_out[106] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[10]
data_out[107] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[11]
data_out[108] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[12]
data_out[109] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[13]
data_out[110] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[14]
data_out[111] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[15]
data_out[112] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[16]
data_out[113] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[17]
data_out[114] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[18]
data_out[115] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[19]
data_out[116] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[20]
data_out[117] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[21]
data_out[118] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[22]
data_out[119] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[23]
data_out[120] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[24]
data_out[121] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[25]
data_out[122] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[26]
data_out[123] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[27]
data_out[124] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[28]
data_out[125] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[29]
data_out[126] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[30]
data_out[127] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_qnu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnu3:auto_generated.data_a[0]
data_a[1] => altsyncram_qnu3:auto_generated.data_a[1]
data_a[2] => altsyncram_qnu3:auto_generated.data_a[2]
data_a[3] => altsyncram_qnu3:auto_generated.data_a[3]
data_a[4] => altsyncram_qnu3:auto_generated.data_a[4]
data_a[5] => altsyncram_qnu3:auto_generated.data_a[5]
data_a[6] => altsyncram_qnu3:auto_generated.data_a[6]
data_a[7] => altsyncram_qnu3:auto_generated.data_a[7]
data_a[8] => altsyncram_qnu3:auto_generated.data_a[8]
data_a[9] => altsyncram_qnu3:auto_generated.data_a[9]
data_a[10] => altsyncram_qnu3:auto_generated.data_a[10]
data_a[11] => altsyncram_qnu3:auto_generated.data_a[11]
data_a[12] => altsyncram_qnu3:auto_generated.data_a[12]
data_a[13] => altsyncram_qnu3:auto_generated.data_a[13]
data_a[14] => altsyncram_qnu3:auto_generated.data_a[14]
data_a[15] => altsyncram_qnu3:auto_generated.data_a[15]
data_a[16] => altsyncram_qnu3:auto_generated.data_a[16]
data_a[17] => altsyncram_qnu3:auto_generated.data_a[17]
data_a[18] => altsyncram_qnu3:auto_generated.data_a[18]
data_a[19] => altsyncram_qnu3:auto_generated.data_a[19]
data_a[20] => altsyncram_qnu3:auto_generated.data_a[20]
data_a[21] => altsyncram_qnu3:auto_generated.data_a[21]
data_a[22] => altsyncram_qnu3:auto_generated.data_a[22]
data_a[23] => altsyncram_qnu3:auto_generated.data_a[23]
data_a[24] => altsyncram_qnu3:auto_generated.data_a[24]
data_a[25] => altsyncram_qnu3:auto_generated.data_a[25]
data_a[26] => altsyncram_qnu3:auto_generated.data_a[26]
data_a[27] => altsyncram_qnu3:auto_generated.data_a[27]
data_a[28] => altsyncram_qnu3:auto_generated.data_a[28]
data_a[29] => altsyncram_qnu3:auto_generated.data_a[29]
data_a[30] => altsyncram_qnu3:auto_generated.data_a[30]
data_a[31] => altsyncram_qnu3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qnu3:auto_generated.address_a[0]
address_a[1] => altsyncram_qnu3:auto_generated.address_a[1]
address_a[2] => altsyncram_qnu3:auto_generated.address_a[2]
address_a[3] => altsyncram_qnu3:auto_generated.address_a[3]
address_a[4] => altsyncram_qnu3:auto_generated.address_a[4]
address_a[5] => altsyncram_qnu3:auto_generated.address_a[5]
address_a[6] => altsyncram_qnu3:auto_generated.address_a[6]
address_b[0] => altsyncram_qnu3:auto_generated.address_b[0]
address_b[1] => altsyncram_qnu3:auto_generated.address_b[1]
address_b[2] => altsyncram_qnu3:auto_generated.address_b[2]
address_b[3] => altsyncram_qnu3:auto_generated.address_b[3]
address_b[4] => altsyncram_qnu3:auto_generated.address_b[4]
address_b[5] => altsyncram_qnu3:auto_generated.address_b[5]
address_b[6] => altsyncram_qnu3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_qnu3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qnu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnu3:auto_generated.q_b[23]
q_b[24] <= altsyncram_qnu3:auto_generated.q_b[24]
q_b[25] <= altsyncram_qnu3:auto_generated.q_b[25]
q_b[26] <= altsyncram_qnu3:auto_generated.q_b[26]
q_b[27] <= altsyncram_qnu3:auto_generated.q_b[27]
q_b[28] <= altsyncram_qnu3:auto_generated.q_b[28]
q_b[29] <= altsyncram_qnu3:auto_generated.q_b[29]
q_b[30] <= altsyncram_qnu3:auto_generated.q_b[30]
q_b[31] <= altsyncram_qnu3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_qnu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnu3:auto_generated.data_a[0]
data_a[1] => altsyncram_qnu3:auto_generated.data_a[1]
data_a[2] => altsyncram_qnu3:auto_generated.data_a[2]
data_a[3] => altsyncram_qnu3:auto_generated.data_a[3]
data_a[4] => altsyncram_qnu3:auto_generated.data_a[4]
data_a[5] => altsyncram_qnu3:auto_generated.data_a[5]
data_a[6] => altsyncram_qnu3:auto_generated.data_a[6]
data_a[7] => altsyncram_qnu3:auto_generated.data_a[7]
data_a[8] => altsyncram_qnu3:auto_generated.data_a[8]
data_a[9] => altsyncram_qnu3:auto_generated.data_a[9]
data_a[10] => altsyncram_qnu3:auto_generated.data_a[10]
data_a[11] => altsyncram_qnu3:auto_generated.data_a[11]
data_a[12] => altsyncram_qnu3:auto_generated.data_a[12]
data_a[13] => altsyncram_qnu3:auto_generated.data_a[13]
data_a[14] => altsyncram_qnu3:auto_generated.data_a[14]
data_a[15] => altsyncram_qnu3:auto_generated.data_a[15]
data_a[16] => altsyncram_qnu3:auto_generated.data_a[16]
data_a[17] => altsyncram_qnu3:auto_generated.data_a[17]
data_a[18] => altsyncram_qnu3:auto_generated.data_a[18]
data_a[19] => altsyncram_qnu3:auto_generated.data_a[19]
data_a[20] => altsyncram_qnu3:auto_generated.data_a[20]
data_a[21] => altsyncram_qnu3:auto_generated.data_a[21]
data_a[22] => altsyncram_qnu3:auto_generated.data_a[22]
data_a[23] => altsyncram_qnu3:auto_generated.data_a[23]
data_a[24] => altsyncram_qnu3:auto_generated.data_a[24]
data_a[25] => altsyncram_qnu3:auto_generated.data_a[25]
data_a[26] => altsyncram_qnu3:auto_generated.data_a[26]
data_a[27] => altsyncram_qnu3:auto_generated.data_a[27]
data_a[28] => altsyncram_qnu3:auto_generated.data_a[28]
data_a[29] => altsyncram_qnu3:auto_generated.data_a[29]
data_a[30] => altsyncram_qnu3:auto_generated.data_a[30]
data_a[31] => altsyncram_qnu3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qnu3:auto_generated.address_a[0]
address_a[1] => altsyncram_qnu3:auto_generated.address_a[1]
address_a[2] => altsyncram_qnu3:auto_generated.address_a[2]
address_a[3] => altsyncram_qnu3:auto_generated.address_a[3]
address_a[4] => altsyncram_qnu3:auto_generated.address_a[4]
address_a[5] => altsyncram_qnu3:auto_generated.address_a[5]
address_a[6] => altsyncram_qnu3:auto_generated.address_a[6]
address_b[0] => altsyncram_qnu3:auto_generated.address_b[0]
address_b[1] => altsyncram_qnu3:auto_generated.address_b[1]
address_b[2] => altsyncram_qnu3:auto_generated.address_b[2]
address_b[3] => altsyncram_qnu3:auto_generated.address_b[3]
address_b[4] => altsyncram_qnu3:auto_generated.address_b[4]
address_b[5] => altsyncram_qnu3:auto_generated.address_b[5]
address_b[6] => altsyncram_qnu3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_qnu3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qnu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnu3:auto_generated.q_b[23]
q_b[24] <= altsyncram_qnu3:auto_generated.q_b[24]
q_b[25] <= altsyncram_qnu3:auto_generated.q_b[25]
q_b[26] <= altsyncram_qnu3:auto_generated.q_b[26]
q_b[27] <= altsyncram_qnu3:auto_generated.q_b[27]
q_b[28] <= altsyncram_qnu3:auto_generated.q_b[28]
q_b[29] <= altsyncram_qnu3:auto_generated.q_b[29]
q_b[30] <= altsyncram_qnu3:auto_generated.q_b[30]
q_b[31] <= altsyncram_qnu3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_qnu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnu3:auto_generated.data_a[0]
data_a[1] => altsyncram_qnu3:auto_generated.data_a[1]
data_a[2] => altsyncram_qnu3:auto_generated.data_a[2]
data_a[3] => altsyncram_qnu3:auto_generated.data_a[3]
data_a[4] => altsyncram_qnu3:auto_generated.data_a[4]
data_a[5] => altsyncram_qnu3:auto_generated.data_a[5]
data_a[6] => altsyncram_qnu3:auto_generated.data_a[6]
data_a[7] => altsyncram_qnu3:auto_generated.data_a[7]
data_a[8] => altsyncram_qnu3:auto_generated.data_a[8]
data_a[9] => altsyncram_qnu3:auto_generated.data_a[9]
data_a[10] => altsyncram_qnu3:auto_generated.data_a[10]
data_a[11] => altsyncram_qnu3:auto_generated.data_a[11]
data_a[12] => altsyncram_qnu3:auto_generated.data_a[12]
data_a[13] => altsyncram_qnu3:auto_generated.data_a[13]
data_a[14] => altsyncram_qnu3:auto_generated.data_a[14]
data_a[15] => altsyncram_qnu3:auto_generated.data_a[15]
data_a[16] => altsyncram_qnu3:auto_generated.data_a[16]
data_a[17] => altsyncram_qnu3:auto_generated.data_a[17]
data_a[18] => altsyncram_qnu3:auto_generated.data_a[18]
data_a[19] => altsyncram_qnu3:auto_generated.data_a[19]
data_a[20] => altsyncram_qnu3:auto_generated.data_a[20]
data_a[21] => altsyncram_qnu3:auto_generated.data_a[21]
data_a[22] => altsyncram_qnu3:auto_generated.data_a[22]
data_a[23] => altsyncram_qnu3:auto_generated.data_a[23]
data_a[24] => altsyncram_qnu3:auto_generated.data_a[24]
data_a[25] => altsyncram_qnu3:auto_generated.data_a[25]
data_a[26] => altsyncram_qnu3:auto_generated.data_a[26]
data_a[27] => altsyncram_qnu3:auto_generated.data_a[27]
data_a[28] => altsyncram_qnu3:auto_generated.data_a[28]
data_a[29] => altsyncram_qnu3:auto_generated.data_a[29]
data_a[30] => altsyncram_qnu3:auto_generated.data_a[30]
data_a[31] => altsyncram_qnu3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qnu3:auto_generated.address_a[0]
address_a[1] => altsyncram_qnu3:auto_generated.address_a[1]
address_a[2] => altsyncram_qnu3:auto_generated.address_a[2]
address_a[3] => altsyncram_qnu3:auto_generated.address_a[3]
address_a[4] => altsyncram_qnu3:auto_generated.address_a[4]
address_a[5] => altsyncram_qnu3:auto_generated.address_a[5]
address_a[6] => altsyncram_qnu3:auto_generated.address_a[6]
address_b[0] => altsyncram_qnu3:auto_generated.address_b[0]
address_b[1] => altsyncram_qnu3:auto_generated.address_b[1]
address_b[2] => altsyncram_qnu3:auto_generated.address_b[2]
address_b[3] => altsyncram_qnu3:auto_generated.address_b[3]
address_b[4] => altsyncram_qnu3:auto_generated.address_b[4]
address_b[5] => altsyncram_qnu3:auto_generated.address_b[5]
address_b[6] => altsyncram_qnu3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_qnu3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qnu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnu3:auto_generated.q_b[23]
q_b[24] <= altsyncram_qnu3:auto_generated.q_b[24]
q_b[25] <= altsyncram_qnu3:auto_generated.q_b[25]
q_b[26] <= altsyncram_qnu3:auto_generated.q_b[26]
q_b[27] <= altsyncram_qnu3:auto_generated.q_b[27]
q_b[28] <= altsyncram_qnu3:auto_generated.q_b[28]
q_b[29] <= altsyncram_qnu3:auto_generated.q_b[29]
q_b[30] <= altsyncram_qnu3:auto_generated.q_b[30]
q_b[31] <= altsyncram_qnu3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_qnu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnu3:auto_generated.data_a[0]
data_a[1] => altsyncram_qnu3:auto_generated.data_a[1]
data_a[2] => altsyncram_qnu3:auto_generated.data_a[2]
data_a[3] => altsyncram_qnu3:auto_generated.data_a[3]
data_a[4] => altsyncram_qnu3:auto_generated.data_a[4]
data_a[5] => altsyncram_qnu3:auto_generated.data_a[5]
data_a[6] => altsyncram_qnu3:auto_generated.data_a[6]
data_a[7] => altsyncram_qnu3:auto_generated.data_a[7]
data_a[8] => altsyncram_qnu3:auto_generated.data_a[8]
data_a[9] => altsyncram_qnu3:auto_generated.data_a[9]
data_a[10] => altsyncram_qnu3:auto_generated.data_a[10]
data_a[11] => altsyncram_qnu3:auto_generated.data_a[11]
data_a[12] => altsyncram_qnu3:auto_generated.data_a[12]
data_a[13] => altsyncram_qnu3:auto_generated.data_a[13]
data_a[14] => altsyncram_qnu3:auto_generated.data_a[14]
data_a[15] => altsyncram_qnu3:auto_generated.data_a[15]
data_a[16] => altsyncram_qnu3:auto_generated.data_a[16]
data_a[17] => altsyncram_qnu3:auto_generated.data_a[17]
data_a[18] => altsyncram_qnu3:auto_generated.data_a[18]
data_a[19] => altsyncram_qnu3:auto_generated.data_a[19]
data_a[20] => altsyncram_qnu3:auto_generated.data_a[20]
data_a[21] => altsyncram_qnu3:auto_generated.data_a[21]
data_a[22] => altsyncram_qnu3:auto_generated.data_a[22]
data_a[23] => altsyncram_qnu3:auto_generated.data_a[23]
data_a[24] => altsyncram_qnu3:auto_generated.data_a[24]
data_a[25] => altsyncram_qnu3:auto_generated.data_a[25]
data_a[26] => altsyncram_qnu3:auto_generated.data_a[26]
data_a[27] => altsyncram_qnu3:auto_generated.data_a[27]
data_a[28] => altsyncram_qnu3:auto_generated.data_a[28]
data_a[29] => altsyncram_qnu3:auto_generated.data_a[29]
data_a[30] => altsyncram_qnu3:auto_generated.data_a[30]
data_a[31] => altsyncram_qnu3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qnu3:auto_generated.address_a[0]
address_a[1] => altsyncram_qnu3:auto_generated.address_a[1]
address_a[2] => altsyncram_qnu3:auto_generated.address_a[2]
address_a[3] => altsyncram_qnu3:auto_generated.address_a[3]
address_a[4] => altsyncram_qnu3:auto_generated.address_a[4]
address_a[5] => altsyncram_qnu3:auto_generated.address_a[5]
address_a[6] => altsyncram_qnu3:auto_generated.address_a[6]
address_b[0] => altsyncram_qnu3:auto_generated.address_b[0]
address_b[1] => altsyncram_qnu3:auto_generated.address_b[1]
address_b[2] => altsyncram_qnu3:auto_generated.address_b[2]
address_b[3] => altsyncram_qnu3:auto_generated.address_b[3]
address_b[4] => altsyncram_qnu3:auto_generated.address_b[4]
address_b[5] => altsyncram_qnu3:auto_generated.address_b[5]
address_b[6] => altsyncram_qnu3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_qnu3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qnu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnu3:auto_generated.q_b[23]
q_b[24] <= altsyncram_qnu3:auto_generated.q_b[24]
q_b[25] <= altsyncram_qnu3:auto_generated.q_b[25]
q_b[26] <= altsyncram_qnu3:auto_generated.q_b[26]
q_b[27] <= altsyncram_qnu3:auto_generated.q_b[27]
q_b[28] <= altsyncram_qnu3:auto_generated.q_b[28]
q_b[29] <= altsyncram_qnu3:auto_generated.q_b[29]
q_b[30] <= altsyncram_qnu3:auto_generated.q_b[30]
q_b[31] <= altsyncram_qnu3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_x|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y
clk => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[0]
rdaddress[8] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[1]
rdaddress[9] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[2]
rdaddress[10] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[3]
rdaddress[11] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[4]
rdaddress[12] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[5]
rdaddress[13] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rdaddress[6]
rdaddress[14] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[0]
rdaddress[15] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[1]
rdaddress[16] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[2]
rdaddress[17] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[3]
rdaddress[18] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[4]
rdaddress[19] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[5]
rdaddress[20] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rdaddress[6]
rdaddress[21] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[0]
rdaddress[22] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[1]
rdaddress[23] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[2]
rdaddress[24] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[3]
rdaddress[25] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[4]
rdaddress[26] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[5]
rdaddress[27] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rdaddress[6]
wraddress[0] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[0]
wraddress[8] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[1]
wraddress[9] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[2]
wraddress[10] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[3]
wraddress[11] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[4]
wraddress[12] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[5]
wraddress[13] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wraddress[6]
wraddress[14] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[0]
wraddress[15] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[1]
wraddress[16] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[2]
wraddress[17] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[3]
wraddress[18] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[4]
wraddress[19] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[5]
wraddress[20] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wraddress[6]
wraddress[21] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[0]
wraddress[22] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[1]
wraddress[23] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[2]
wraddress[24] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[3]
wraddress[25] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[4]
wraddress[26] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[5]
wraddress[27] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wraddress[6]
data_in[0] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[16]
data_in[17] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[17]
data_in[18] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[18]
data_in[19] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[19]
data_in[20] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[20]
data_in[21] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[21]
data_in[22] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[22]
data_in[23] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[23]
data_in[24] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[24]
data_in[25] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[25]
data_in[26] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[26]
data_in[27] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[27]
data_in[28] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[28]
data_in[29] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[29]
data_in[30] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[30]
data_in[31] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.data[31]
data_in[32] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[0]
data_in[33] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[1]
data_in[34] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[2]
data_in[35] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[3]
data_in[36] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[4]
data_in[37] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[5]
data_in[38] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[6]
data_in[39] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[7]
data_in[40] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[8]
data_in[41] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[9]
data_in[42] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[10]
data_in[43] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[11]
data_in[44] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[12]
data_in[45] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[13]
data_in[46] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[14]
data_in[47] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[15]
data_in[48] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[16]
data_in[49] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[17]
data_in[50] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[18]
data_in[51] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[19]
data_in[52] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[20]
data_in[53] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[21]
data_in[54] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[22]
data_in[55] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[23]
data_in[56] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[24]
data_in[57] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[25]
data_in[58] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[26]
data_in[59] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[27]
data_in[60] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[28]
data_in[61] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[29]
data_in[62] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[30]
data_in[63] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.data[31]
data_in[64] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[0]
data_in[65] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[1]
data_in[66] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[2]
data_in[67] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[3]
data_in[68] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[4]
data_in[69] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[5]
data_in[70] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[6]
data_in[71] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[7]
data_in[72] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[8]
data_in[73] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[9]
data_in[74] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[10]
data_in[75] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[11]
data_in[76] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[12]
data_in[77] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[13]
data_in[78] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[14]
data_in[79] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[15]
data_in[80] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[16]
data_in[81] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[17]
data_in[82] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[18]
data_in[83] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[19]
data_in[84] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[20]
data_in[85] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[21]
data_in[86] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[22]
data_in[87] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[23]
data_in[88] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[24]
data_in[89] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[25]
data_in[90] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[26]
data_in[91] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[27]
data_in[92] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[28]
data_in[93] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[29]
data_in[94] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[30]
data_in[95] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.data[31]
data_in[96] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[0]
data_in[97] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[1]
data_in[98] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[2]
data_in[99] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[3]
data_in[100] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[4]
data_in[101] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[5]
data_in[102] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[6]
data_in[103] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[7]
data_in[104] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[8]
data_in[105] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[9]
data_in[106] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[10]
data_in[107] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[11]
data_in[108] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[12]
data_in[109] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[13]
data_in[110] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[14]
data_in[111] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[15]
data_in[112] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[16]
data_in[113] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[17]
data_in[114] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[18]
data_in[115] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[19]
data_in[116] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[20]
data_in[117] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[21]
data_in[118] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[22]
data_in[119] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[23]
data_in[120] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[24]
data_in[121] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[25]
data_in[122] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[26]
data_in[123] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[27]
data_in[124] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[28]
data_in[125] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[29]
data_in[126] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[30]
data_in[127] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.data[31]
wren[0] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram_fft_130:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram_fft_130:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram_fft_130:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram_fft_130:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[16]
data_out[17] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[17]
data_out[18] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[18]
data_out[19] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[19]
data_out[20] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[20]
data_out[21] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[21]
data_out[22] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[22]
data_out[23] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[23]
data_out[24] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[24]
data_out[25] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[25]
data_out[26] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[26]
data_out[27] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[27]
data_out[28] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[28]
data_out[29] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[29]
data_out[30] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[30]
data_out[31] <= asj_fft_data_ram_fft_130:gen_rams:3:dat_A.q[31]
data_out[32] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[0]
data_out[33] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[1]
data_out[34] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[2]
data_out[35] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[3]
data_out[36] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[4]
data_out[37] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[5]
data_out[38] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[6]
data_out[39] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[7]
data_out[40] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[8]
data_out[41] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[9]
data_out[42] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[10]
data_out[43] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[11]
data_out[44] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[12]
data_out[45] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[13]
data_out[46] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[14]
data_out[47] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[15]
data_out[48] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[16]
data_out[49] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[17]
data_out[50] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[18]
data_out[51] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[19]
data_out[52] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[20]
data_out[53] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[21]
data_out[54] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[22]
data_out[55] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[23]
data_out[56] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[24]
data_out[57] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[25]
data_out[58] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[26]
data_out[59] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[27]
data_out[60] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[28]
data_out[61] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[29]
data_out[62] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[30]
data_out[63] <= asj_fft_data_ram_fft_130:gen_rams:2:dat_A.q[31]
data_out[64] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[0]
data_out[65] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[1]
data_out[66] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[2]
data_out[67] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[3]
data_out[68] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[4]
data_out[69] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[5]
data_out[70] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[6]
data_out[71] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[7]
data_out[72] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[8]
data_out[73] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[9]
data_out[74] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[10]
data_out[75] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[11]
data_out[76] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[12]
data_out[77] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[13]
data_out[78] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[14]
data_out[79] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[15]
data_out[80] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[16]
data_out[81] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[17]
data_out[82] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[18]
data_out[83] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[19]
data_out[84] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[20]
data_out[85] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[21]
data_out[86] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[22]
data_out[87] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[23]
data_out[88] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[24]
data_out[89] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[25]
data_out[90] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[26]
data_out[91] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[27]
data_out[92] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[28]
data_out[93] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[29]
data_out[94] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[30]
data_out[95] <= asj_fft_data_ram_fft_130:gen_rams:1:dat_A.q[31]
data_out[96] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[0]
data_out[97] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[1]
data_out[98] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[2]
data_out[99] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[3]
data_out[100] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[4]
data_out[101] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[5]
data_out[102] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[6]
data_out[103] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[7]
data_out[104] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[8]
data_out[105] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[9]
data_out[106] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[10]
data_out[107] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[11]
data_out[108] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[12]
data_out[109] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[13]
data_out[110] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[14]
data_out[111] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[15]
data_out[112] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[16]
data_out[113] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[17]
data_out[114] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[18]
data_out[115] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[19]
data_out[116] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[20]
data_out[117] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[21]
data_out[118] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[22]
data_out[119] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[23]
data_out[120] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[24]
data_out[121] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[25]
data_out[122] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[26]
data_out[123] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[27]
data_out[124] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[28]
data_out[125] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[29]
data_out[126] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[30]
data_out[127] <= asj_fft_data_ram_fft_130:gen_rams:0:dat_A.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_qnu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnu3:auto_generated.data_a[0]
data_a[1] => altsyncram_qnu3:auto_generated.data_a[1]
data_a[2] => altsyncram_qnu3:auto_generated.data_a[2]
data_a[3] => altsyncram_qnu3:auto_generated.data_a[3]
data_a[4] => altsyncram_qnu3:auto_generated.data_a[4]
data_a[5] => altsyncram_qnu3:auto_generated.data_a[5]
data_a[6] => altsyncram_qnu3:auto_generated.data_a[6]
data_a[7] => altsyncram_qnu3:auto_generated.data_a[7]
data_a[8] => altsyncram_qnu3:auto_generated.data_a[8]
data_a[9] => altsyncram_qnu3:auto_generated.data_a[9]
data_a[10] => altsyncram_qnu3:auto_generated.data_a[10]
data_a[11] => altsyncram_qnu3:auto_generated.data_a[11]
data_a[12] => altsyncram_qnu3:auto_generated.data_a[12]
data_a[13] => altsyncram_qnu3:auto_generated.data_a[13]
data_a[14] => altsyncram_qnu3:auto_generated.data_a[14]
data_a[15] => altsyncram_qnu3:auto_generated.data_a[15]
data_a[16] => altsyncram_qnu3:auto_generated.data_a[16]
data_a[17] => altsyncram_qnu3:auto_generated.data_a[17]
data_a[18] => altsyncram_qnu3:auto_generated.data_a[18]
data_a[19] => altsyncram_qnu3:auto_generated.data_a[19]
data_a[20] => altsyncram_qnu3:auto_generated.data_a[20]
data_a[21] => altsyncram_qnu3:auto_generated.data_a[21]
data_a[22] => altsyncram_qnu3:auto_generated.data_a[22]
data_a[23] => altsyncram_qnu3:auto_generated.data_a[23]
data_a[24] => altsyncram_qnu3:auto_generated.data_a[24]
data_a[25] => altsyncram_qnu3:auto_generated.data_a[25]
data_a[26] => altsyncram_qnu3:auto_generated.data_a[26]
data_a[27] => altsyncram_qnu3:auto_generated.data_a[27]
data_a[28] => altsyncram_qnu3:auto_generated.data_a[28]
data_a[29] => altsyncram_qnu3:auto_generated.data_a[29]
data_a[30] => altsyncram_qnu3:auto_generated.data_a[30]
data_a[31] => altsyncram_qnu3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qnu3:auto_generated.address_a[0]
address_a[1] => altsyncram_qnu3:auto_generated.address_a[1]
address_a[2] => altsyncram_qnu3:auto_generated.address_a[2]
address_a[3] => altsyncram_qnu3:auto_generated.address_a[3]
address_a[4] => altsyncram_qnu3:auto_generated.address_a[4]
address_a[5] => altsyncram_qnu3:auto_generated.address_a[5]
address_a[6] => altsyncram_qnu3:auto_generated.address_a[6]
address_b[0] => altsyncram_qnu3:auto_generated.address_b[0]
address_b[1] => altsyncram_qnu3:auto_generated.address_b[1]
address_b[2] => altsyncram_qnu3:auto_generated.address_b[2]
address_b[3] => altsyncram_qnu3:auto_generated.address_b[3]
address_b[4] => altsyncram_qnu3:auto_generated.address_b[4]
address_b[5] => altsyncram_qnu3:auto_generated.address_b[5]
address_b[6] => altsyncram_qnu3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_qnu3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qnu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnu3:auto_generated.q_b[23]
q_b[24] <= altsyncram_qnu3:auto_generated.q_b[24]
q_b[25] <= altsyncram_qnu3:auto_generated.q_b[25]
q_b[26] <= altsyncram_qnu3:auto_generated.q_b[26]
q_b[27] <= altsyncram_qnu3:auto_generated.q_b[27]
q_b[28] <= altsyncram_qnu3:auto_generated.q_b[28]
q_b[29] <= altsyncram_qnu3:auto_generated.q_b[29]
q_b[30] <= altsyncram_qnu3:auto_generated.q_b[30]
q_b[31] <= altsyncram_qnu3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:0:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_qnu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnu3:auto_generated.data_a[0]
data_a[1] => altsyncram_qnu3:auto_generated.data_a[1]
data_a[2] => altsyncram_qnu3:auto_generated.data_a[2]
data_a[3] => altsyncram_qnu3:auto_generated.data_a[3]
data_a[4] => altsyncram_qnu3:auto_generated.data_a[4]
data_a[5] => altsyncram_qnu3:auto_generated.data_a[5]
data_a[6] => altsyncram_qnu3:auto_generated.data_a[6]
data_a[7] => altsyncram_qnu3:auto_generated.data_a[7]
data_a[8] => altsyncram_qnu3:auto_generated.data_a[8]
data_a[9] => altsyncram_qnu3:auto_generated.data_a[9]
data_a[10] => altsyncram_qnu3:auto_generated.data_a[10]
data_a[11] => altsyncram_qnu3:auto_generated.data_a[11]
data_a[12] => altsyncram_qnu3:auto_generated.data_a[12]
data_a[13] => altsyncram_qnu3:auto_generated.data_a[13]
data_a[14] => altsyncram_qnu3:auto_generated.data_a[14]
data_a[15] => altsyncram_qnu3:auto_generated.data_a[15]
data_a[16] => altsyncram_qnu3:auto_generated.data_a[16]
data_a[17] => altsyncram_qnu3:auto_generated.data_a[17]
data_a[18] => altsyncram_qnu3:auto_generated.data_a[18]
data_a[19] => altsyncram_qnu3:auto_generated.data_a[19]
data_a[20] => altsyncram_qnu3:auto_generated.data_a[20]
data_a[21] => altsyncram_qnu3:auto_generated.data_a[21]
data_a[22] => altsyncram_qnu3:auto_generated.data_a[22]
data_a[23] => altsyncram_qnu3:auto_generated.data_a[23]
data_a[24] => altsyncram_qnu3:auto_generated.data_a[24]
data_a[25] => altsyncram_qnu3:auto_generated.data_a[25]
data_a[26] => altsyncram_qnu3:auto_generated.data_a[26]
data_a[27] => altsyncram_qnu3:auto_generated.data_a[27]
data_a[28] => altsyncram_qnu3:auto_generated.data_a[28]
data_a[29] => altsyncram_qnu3:auto_generated.data_a[29]
data_a[30] => altsyncram_qnu3:auto_generated.data_a[30]
data_a[31] => altsyncram_qnu3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qnu3:auto_generated.address_a[0]
address_a[1] => altsyncram_qnu3:auto_generated.address_a[1]
address_a[2] => altsyncram_qnu3:auto_generated.address_a[2]
address_a[3] => altsyncram_qnu3:auto_generated.address_a[3]
address_a[4] => altsyncram_qnu3:auto_generated.address_a[4]
address_a[5] => altsyncram_qnu3:auto_generated.address_a[5]
address_a[6] => altsyncram_qnu3:auto_generated.address_a[6]
address_b[0] => altsyncram_qnu3:auto_generated.address_b[0]
address_b[1] => altsyncram_qnu3:auto_generated.address_b[1]
address_b[2] => altsyncram_qnu3:auto_generated.address_b[2]
address_b[3] => altsyncram_qnu3:auto_generated.address_b[3]
address_b[4] => altsyncram_qnu3:auto_generated.address_b[4]
address_b[5] => altsyncram_qnu3:auto_generated.address_b[5]
address_b[6] => altsyncram_qnu3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_qnu3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qnu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnu3:auto_generated.q_b[23]
q_b[24] <= altsyncram_qnu3:auto_generated.q_b[24]
q_b[25] <= altsyncram_qnu3:auto_generated.q_b[25]
q_b[26] <= altsyncram_qnu3:auto_generated.q_b[26]
q_b[27] <= altsyncram_qnu3:auto_generated.q_b[27]
q_b[28] <= altsyncram_qnu3:auto_generated.q_b[28]
q_b[29] <= altsyncram_qnu3:auto_generated.q_b[29]
q_b[30] <= altsyncram_qnu3:auto_generated.q_b[30]
q_b[31] <= altsyncram_qnu3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:1:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_qnu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnu3:auto_generated.data_a[0]
data_a[1] => altsyncram_qnu3:auto_generated.data_a[1]
data_a[2] => altsyncram_qnu3:auto_generated.data_a[2]
data_a[3] => altsyncram_qnu3:auto_generated.data_a[3]
data_a[4] => altsyncram_qnu3:auto_generated.data_a[4]
data_a[5] => altsyncram_qnu3:auto_generated.data_a[5]
data_a[6] => altsyncram_qnu3:auto_generated.data_a[6]
data_a[7] => altsyncram_qnu3:auto_generated.data_a[7]
data_a[8] => altsyncram_qnu3:auto_generated.data_a[8]
data_a[9] => altsyncram_qnu3:auto_generated.data_a[9]
data_a[10] => altsyncram_qnu3:auto_generated.data_a[10]
data_a[11] => altsyncram_qnu3:auto_generated.data_a[11]
data_a[12] => altsyncram_qnu3:auto_generated.data_a[12]
data_a[13] => altsyncram_qnu3:auto_generated.data_a[13]
data_a[14] => altsyncram_qnu3:auto_generated.data_a[14]
data_a[15] => altsyncram_qnu3:auto_generated.data_a[15]
data_a[16] => altsyncram_qnu3:auto_generated.data_a[16]
data_a[17] => altsyncram_qnu3:auto_generated.data_a[17]
data_a[18] => altsyncram_qnu3:auto_generated.data_a[18]
data_a[19] => altsyncram_qnu3:auto_generated.data_a[19]
data_a[20] => altsyncram_qnu3:auto_generated.data_a[20]
data_a[21] => altsyncram_qnu3:auto_generated.data_a[21]
data_a[22] => altsyncram_qnu3:auto_generated.data_a[22]
data_a[23] => altsyncram_qnu3:auto_generated.data_a[23]
data_a[24] => altsyncram_qnu3:auto_generated.data_a[24]
data_a[25] => altsyncram_qnu3:auto_generated.data_a[25]
data_a[26] => altsyncram_qnu3:auto_generated.data_a[26]
data_a[27] => altsyncram_qnu3:auto_generated.data_a[27]
data_a[28] => altsyncram_qnu3:auto_generated.data_a[28]
data_a[29] => altsyncram_qnu3:auto_generated.data_a[29]
data_a[30] => altsyncram_qnu3:auto_generated.data_a[30]
data_a[31] => altsyncram_qnu3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qnu3:auto_generated.address_a[0]
address_a[1] => altsyncram_qnu3:auto_generated.address_a[1]
address_a[2] => altsyncram_qnu3:auto_generated.address_a[2]
address_a[3] => altsyncram_qnu3:auto_generated.address_a[3]
address_a[4] => altsyncram_qnu3:auto_generated.address_a[4]
address_a[5] => altsyncram_qnu3:auto_generated.address_a[5]
address_a[6] => altsyncram_qnu3:auto_generated.address_a[6]
address_b[0] => altsyncram_qnu3:auto_generated.address_b[0]
address_b[1] => altsyncram_qnu3:auto_generated.address_b[1]
address_b[2] => altsyncram_qnu3:auto_generated.address_b[2]
address_b[3] => altsyncram_qnu3:auto_generated.address_b[3]
address_b[4] => altsyncram_qnu3:auto_generated.address_b[4]
address_b[5] => altsyncram_qnu3:auto_generated.address_b[5]
address_b[6] => altsyncram_qnu3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_qnu3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qnu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnu3:auto_generated.q_b[23]
q_b[24] <= altsyncram_qnu3:auto_generated.q_b[24]
q_b[25] <= altsyncram_qnu3:auto_generated.q_b[25]
q_b[26] <= altsyncram_qnu3:auto_generated.q_b[26]
q_b[27] <= altsyncram_qnu3:auto_generated.q_b[27]
q_b[28] <= altsyncram_qnu3:auto_generated.q_b[28]
q_b[29] <= altsyncram_qnu3:auto_generated.q_b[29]
q_b[30] <= altsyncram_qnu3:auto_generated.q_b[30]
q_b[31] <= altsyncram_qnu3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:2:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A
global_clock_enable => altsyncram:gen_M4K:altsyncram_component.clocken0
data[0] => altsyncram:gen_M4K:altsyncram_component.data_a[0]
data[1] => altsyncram:gen_M4K:altsyncram_component.data_a[1]
data[2] => altsyncram:gen_M4K:altsyncram_component.data_a[2]
data[3] => altsyncram:gen_M4K:altsyncram_component.data_a[3]
data[4] => altsyncram:gen_M4K:altsyncram_component.data_a[4]
data[5] => altsyncram:gen_M4K:altsyncram_component.data_a[5]
data[6] => altsyncram:gen_M4K:altsyncram_component.data_a[6]
data[7] => altsyncram:gen_M4K:altsyncram_component.data_a[7]
data[8] => altsyncram:gen_M4K:altsyncram_component.data_a[8]
data[9] => altsyncram:gen_M4K:altsyncram_component.data_a[9]
data[10] => altsyncram:gen_M4K:altsyncram_component.data_a[10]
data[11] => altsyncram:gen_M4K:altsyncram_component.data_a[11]
data[12] => altsyncram:gen_M4K:altsyncram_component.data_a[12]
data[13] => altsyncram:gen_M4K:altsyncram_component.data_a[13]
data[14] => altsyncram:gen_M4K:altsyncram_component.data_a[14]
data[15] => altsyncram:gen_M4K:altsyncram_component.data_a[15]
data[16] => altsyncram:gen_M4K:altsyncram_component.data_a[16]
data[17] => altsyncram:gen_M4K:altsyncram_component.data_a[17]
data[18] => altsyncram:gen_M4K:altsyncram_component.data_a[18]
data[19] => altsyncram:gen_M4K:altsyncram_component.data_a[19]
data[20] => altsyncram:gen_M4K:altsyncram_component.data_a[20]
data[21] => altsyncram:gen_M4K:altsyncram_component.data_a[21]
data[22] => altsyncram:gen_M4K:altsyncram_component.data_a[22]
data[23] => altsyncram:gen_M4K:altsyncram_component.data_a[23]
data[24] => altsyncram:gen_M4K:altsyncram_component.data_a[24]
data[25] => altsyncram:gen_M4K:altsyncram_component.data_a[25]
data[26] => altsyncram:gen_M4K:altsyncram_component.data_a[26]
data[27] => altsyncram:gen_M4K:altsyncram_component.data_a[27]
data[28] => altsyncram:gen_M4K:altsyncram_component.data_a[28]
data[29] => altsyncram:gen_M4K:altsyncram_component.data_a[29]
data[30] => altsyncram:gen_M4K:altsyncram_component.data_a[30]
data[31] => altsyncram:gen_M4K:altsyncram_component.data_a[31]
wren => altsyncram:gen_M4K:altsyncram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altsyncram:gen_M4K:altsyncram_component.address_a[0]
wraddress[1] => altsyncram:gen_M4K:altsyncram_component.address_a[1]
wraddress[2] => altsyncram:gen_M4K:altsyncram_component.address_a[2]
wraddress[3] => altsyncram:gen_M4K:altsyncram_component.address_a[3]
wraddress[4] => altsyncram:gen_M4K:altsyncram_component.address_a[4]
wraddress[5] => altsyncram:gen_M4K:altsyncram_component.address_a[5]
wraddress[6] => altsyncram:gen_M4K:altsyncram_component.address_a[6]
rdaddress[0] => altsyncram:gen_M4K:altsyncram_component.address_b[0]
rdaddress[1] => altsyncram:gen_M4K:altsyncram_component.address_b[1]
rdaddress[2] => altsyncram:gen_M4K:altsyncram_component.address_b[2]
rdaddress[3] => altsyncram:gen_M4K:altsyncram_component.address_b[3]
rdaddress[4] => altsyncram:gen_M4K:altsyncram_component.address_b[4]
rdaddress[5] => altsyncram:gen_M4K:altsyncram_component.address_b[5]
rdaddress[6] => altsyncram:gen_M4K:altsyncram_component.address_b[6]
clock => altsyncram:gen_M4K:altsyncram_component.clock0
q[0] <= altsyncram:gen_M4K:altsyncram_component.q_b[0]
q[1] <= altsyncram:gen_M4K:altsyncram_component.q_b[1]
q[2] <= altsyncram:gen_M4K:altsyncram_component.q_b[2]
q[3] <= altsyncram:gen_M4K:altsyncram_component.q_b[3]
q[4] <= altsyncram:gen_M4K:altsyncram_component.q_b[4]
q[5] <= altsyncram:gen_M4K:altsyncram_component.q_b[5]
q[6] <= altsyncram:gen_M4K:altsyncram_component.q_b[6]
q[7] <= altsyncram:gen_M4K:altsyncram_component.q_b[7]
q[8] <= altsyncram:gen_M4K:altsyncram_component.q_b[8]
q[9] <= altsyncram:gen_M4K:altsyncram_component.q_b[9]
q[10] <= altsyncram:gen_M4K:altsyncram_component.q_b[10]
q[11] <= altsyncram:gen_M4K:altsyncram_component.q_b[11]
q[12] <= altsyncram:gen_M4K:altsyncram_component.q_b[12]
q[13] <= altsyncram:gen_M4K:altsyncram_component.q_b[13]
q[14] <= altsyncram:gen_M4K:altsyncram_component.q_b[14]
q[15] <= altsyncram:gen_M4K:altsyncram_component.q_b[15]
q[16] <= altsyncram:gen_M4K:altsyncram_component.q_b[16]
q[17] <= altsyncram:gen_M4K:altsyncram_component.q_b[17]
q[18] <= altsyncram:gen_M4K:altsyncram_component.q_b[18]
q[19] <= altsyncram:gen_M4K:altsyncram_component.q_b[19]
q[20] <= altsyncram:gen_M4K:altsyncram_component.q_b[20]
q[21] <= altsyncram:gen_M4K:altsyncram_component.q_b[21]
q[22] <= altsyncram:gen_M4K:altsyncram_component.q_b[22]
q[23] <= altsyncram:gen_M4K:altsyncram_component.q_b[23]
q[24] <= altsyncram:gen_M4K:altsyncram_component.q_b[24]
q[25] <= altsyncram:gen_M4K:altsyncram_component.q_b[25]
q[26] <= altsyncram:gen_M4K:altsyncram_component.q_b[26]
q[27] <= altsyncram:gen_M4K:altsyncram_component.q_b[27]
q[28] <= altsyncram:gen_M4K:altsyncram_component.q_b[28]
q[29] <= altsyncram:gen_M4K:altsyncram_component.q_b[29]
q[30] <= altsyncram:gen_M4K:altsyncram_component.q_b[30]
q[31] <= altsyncram:gen_M4K:altsyncram_component.q_b[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component
wren_a => altsyncram_qnu3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qnu3:auto_generated.data_a[0]
data_a[1] => altsyncram_qnu3:auto_generated.data_a[1]
data_a[2] => altsyncram_qnu3:auto_generated.data_a[2]
data_a[3] => altsyncram_qnu3:auto_generated.data_a[3]
data_a[4] => altsyncram_qnu3:auto_generated.data_a[4]
data_a[5] => altsyncram_qnu3:auto_generated.data_a[5]
data_a[6] => altsyncram_qnu3:auto_generated.data_a[6]
data_a[7] => altsyncram_qnu3:auto_generated.data_a[7]
data_a[8] => altsyncram_qnu3:auto_generated.data_a[8]
data_a[9] => altsyncram_qnu3:auto_generated.data_a[9]
data_a[10] => altsyncram_qnu3:auto_generated.data_a[10]
data_a[11] => altsyncram_qnu3:auto_generated.data_a[11]
data_a[12] => altsyncram_qnu3:auto_generated.data_a[12]
data_a[13] => altsyncram_qnu3:auto_generated.data_a[13]
data_a[14] => altsyncram_qnu3:auto_generated.data_a[14]
data_a[15] => altsyncram_qnu3:auto_generated.data_a[15]
data_a[16] => altsyncram_qnu3:auto_generated.data_a[16]
data_a[17] => altsyncram_qnu3:auto_generated.data_a[17]
data_a[18] => altsyncram_qnu3:auto_generated.data_a[18]
data_a[19] => altsyncram_qnu3:auto_generated.data_a[19]
data_a[20] => altsyncram_qnu3:auto_generated.data_a[20]
data_a[21] => altsyncram_qnu3:auto_generated.data_a[21]
data_a[22] => altsyncram_qnu3:auto_generated.data_a[22]
data_a[23] => altsyncram_qnu3:auto_generated.data_a[23]
data_a[24] => altsyncram_qnu3:auto_generated.data_a[24]
data_a[25] => altsyncram_qnu3:auto_generated.data_a[25]
data_a[26] => altsyncram_qnu3:auto_generated.data_a[26]
data_a[27] => altsyncram_qnu3:auto_generated.data_a[27]
data_a[28] => altsyncram_qnu3:auto_generated.data_a[28]
data_a[29] => altsyncram_qnu3:auto_generated.data_a[29]
data_a[30] => altsyncram_qnu3:auto_generated.data_a[30]
data_a[31] => altsyncram_qnu3:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_qnu3:auto_generated.address_a[0]
address_a[1] => altsyncram_qnu3:auto_generated.address_a[1]
address_a[2] => altsyncram_qnu3:auto_generated.address_a[2]
address_a[3] => altsyncram_qnu3:auto_generated.address_a[3]
address_a[4] => altsyncram_qnu3:auto_generated.address_a[4]
address_a[5] => altsyncram_qnu3:auto_generated.address_a[5]
address_a[6] => altsyncram_qnu3:auto_generated.address_a[6]
address_b[0] => altsyncram_qnu3:auto_generated.address_b[0]
address_b[1] => altsyncram_qnu3:auto_generated.address_b[1]
address_b[2] => altsyncram_qnu3:auto_generated.address_b[2]
address_b[3] => altsyncram_qnu3:auto_generated.address_b[3]
address_b[4] => altsyncram_qnu3:auto_generated.address_b[4]
address_b[5] => altsyncram_qnu3:auto_generated.address_b[5]
address_b[6] => altsyncram_qnu3:auto_generated.address_b[6]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qnu3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_qnu3:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_qnu3:auto_generated.q_b[0]
q_b[1] <= altsyncram_qnu3:auto_generated.q_b[1]
q_b[2] <= altsyncram_qnu3:auto_generated.q_b[2]
q_b[3] <= altsyncram_qnu3:auto_generated.q_b[3]
q_b[4] <= altsyncram_qnu3:auto_generated.q_b[4]
q_b[5] <= altsyncram_qnu3:auto_generated.q_b[5]
q_b[6] <= altsyncram_qnu3:auto_generated.q_b[6]
q_b[7] <= altsyncram_qnu3:auto_generated.q_b[7]
q_b[8] <= altsyncram_qnu3:auto_generated.q_b[8]
q_b[9] <= altsyncram_qnu3:auto_generated.q_b[9]
q_b[10] <= altsyncram_qnu3:auto_generated.q_b[10]
q_b[11] <= altsyncram_qnu3:auto_generated.q_b[11]
q_b[12] <= altsyncram_qnu3:auto_generated.q_b[12]
q_b[13] <= altsyncram_qnu3:auto_generated.q_b[13]
q_b[14] <= altsyncram_qnu3:auto_generated.q_b[14]
q_b[15] <= altsyncram_qnu3:auto_generated.q_b[15]
q_b[16] <= altsyncram_qnu3:auto_generated.q_b[16]
q_b[17] <= altsyncram_qnu3:auto_generated.q_b[17]
q_b[18] <= altsyncram_qnu3:auto_generated.q_b[18]
q_b[19] <= altsyncram_qnu3:auto_generated.q_b[19]
q_b[20] <= altsyncram_qnu3:auto_generated.q_b[20]
q_b[21] <= altsyncram_qnu3:auto_generated.q_b[21]
q_b[22] <= altsyncram_qnu3:auto_generated.q_b[22]
q_b[23] <= altsyncram_qnu3:auto_generated.q_b[23]
q_b[24] <= altsyncram_qnu3:auto_generated.q_b[24]
q_b[25] <= altsyncram_qnu3:auto_generated.q_b[25]
q_b[26] <= altsyncram_qnu3:auto_generated.q_b[26]
q_b[27] <= altsyncram_qnu3:auto_generated.q_b[27]
q_b[28] <= altsyncram_qnu3:auto_generated.q_b[28]
q_b[29] <= altsyncram_qnu3:auto_generated.q_b[29]
q_b[30] <= altsyncram_qnu3:auto_generated.q_b[30]
q_b[31] <= altsyncram_qnu3:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_4dp_ram_fft_130:dat_A_y|asj_fft_data_ram_fft_130:\gen_rams:3:dat_A|altsyncram:\gen_M4K:altsyncram_component|altsyncram_qnu3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dataadgen_fft_130:rd_adgen
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_d[4]~reg0.CLK
clk => rd_addr_d[5]~reg0.CLK
clk => rd_addr_d[6]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_c[4]~reg0.CLK
clk => rd_addr_c[5]~reg0.CLK
clk => rd_addr_c[6]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_b[5]~reg0.CLK
clk => rd_addr_b[6]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_d[4]~reg0.ENA
global_clock_enable => rd_addr_d[5]~reg0.ENA
global_clock_enable => rd_addr_d[6]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_c[4]~reg0.ENA
global_clock_enable => rd_addr_c[5]~reg0.ENA
global_clock_enable => rd_addr_c[6]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_b[5]~reg0.ENA
global_clock_enable => rd_addr_b[6]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
k_count[0] => Add0.IN4
k_count[0] => Mux1.IN7
k_count[0] => Mux7.IN3
k_count[0] => Mux7.IN4
k_count[0] => Mux7.IN5
k_count[0] => Mux7.IN6
k_count[0] => Mux7.IN7
k_count[0] => Mux10.IN3
k_count[0] => Mux10.IN4
k_count[0] => Mux10.IN5
k_count[0] => Mux10.IN6
k_count[0] => Mux10.IN7
k_count[1] => Add0.IN3
k_count[1] => Mux0.IN7
k_count[1] => Mux6.IN3
k_count[1] => Mux6.IN4
k_count[1] => Mux6.IN5
k_count[1] => Mux6.IN6
k_count[1] => Mux6.IN7
k_count[1] => Mux13.IN3
k_count[1] => Mux13.IN4
k_count[1] => Mux13.IN5
k_count[1] => Mux13.IN6
k_count[1] => Mux13.IN7
k_count[2] => Add0.IN2
k_count[2] => Mux5.IN2
k_count[2] => Mux5.IN3
k_count[2] => Mux5.IN4
k_count[2] => Mux5.IN5
k_count[2] => Mux5.IN6
k_count[2] => Mux5.IN7
k_count[2] => Mux7.IN1
k_count[2] => Mux7.IN2
k_count[2] => Mux9.IN2
k_count[2] => Mux9.IN3
k_count[2] => Mux9.IN4
k_count[2] => Mux9.IN5
k_count[2] => Mux9.IN6
k_count[2] => Mux9.IN7
k_count[2] => Mux10.IN1
k_count[2] => Mux10.IN2
k_count[3] => Add0.IN1
k_count[3] => Mux4.IN2
k_count[3] => Mux4.IN3
k_count[3] => Mux4.IN4
k_count[3] => Mux4.IN5
k_count[3] => Mux4.IN6
k_count[3] => Mux4.IN7
k_count[3] => Mux6.IN1
k_count[3] => Mux6.IN2
k_count[3] => Mux12.IN2
k_count[3] => Mux12.IN3
k_count[3] => Mux12.IN4
k_count[3] => Mux12.IN5
k_count[3] => Mux12.IN6
k_count[3] => Mux12.IN7
k_count[3] => Mux13.IN1
k_count[3] => Mux13.IN2
k_count[4] => Add1.IN4
k_count[4] => Mux3.IN1
k_count[4] => Mux3.IN2
k_count[4] => Mux3.IN3
k_count[4] => Mux3.IN4
k_count[4] => Mux3.IN5
k_count[4] => Mux3.IN6
k_count[4] => Mux3.IN7
k_count[4] => Mux5.IN1
k_count[4] => Mux8.IN1
k_count[4] => Mux8.IN2
k_count[4] => Mux8.IN3
k_count[4] => Mux8.IN4
k_count[4] => Mux8.IN5
k_count[4] => Mux8.IN6
k_count[4] => Mux8.IN7
k_count[4] => Mux9.IN1
k_count[5] => Add1.IN3
k_count[5] => Mux2.IN1
k_count[5] => Mux2.IN2
k_count[5] => Mux2.IN3
k_count[5] => Mux2.IN4
k_count[5] => Mux2.IN5
k_count[5] => Mux2.IN6
k_count[5] => Mux2.IN7
k_count[5] => Mux4.IN1
k_count[5] => Mux11.IN1
k_count[5] => Mux11.IN2
k_count[5] => Mux11.IN3
k_count[5] => Mux11.IN4
k_count[5] => Mux11.IN5
k_count[5] => Mux11.IN6
k_count[5] => Mux11.IN7
k_count[5] => Mux12.IN1
k_count[6] => Mux1.IN6
k_count[6] => rd_addr_d[6]~reg0.DATAIN
k_count[6] => rd_addr_c[6]~reg0.DATAIN
k_count[6] => rd_addr_b[6]~reg0.DATAIN
k_count[6] => rd_addr_a[6]~reg0.DATAIN
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux9.IN10
p_count[0] => Mux10.IN10
p_count[0] => Mux11.IN10
p_count[0] => Mux12.IN10
p_count[0] => Mux13.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux9.IN9
p_count[1] => Mux10.IN9
p_count[1] => Mux11.IN9
p_count[1] => Mux12.IN9
p_count[1] => Mux13.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux9.IN8
p_count[2] => Mux10.IN8
p_count[2] => Mux11.IN8
p_count[2] => Mux12.IN8
p_count[2] => Mux13.IN8
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[5] <= rd_addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[6] <= rd_addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[4] <= rd_addr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[5] <= rd_addr_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[6] <= rd_addr_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= rd_addr_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[1] <= rd_addr_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[2] <= rd_addr_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[3] <= rd_addr_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[4] <= rd_addr_c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[5] <= rd_addr_c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[6] <= rd_addr_c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[0] <= rd_addr_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[1] <= rd_addr_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[2] <= rd_addr_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[3] <= rd_addr_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[4] <= rd_addr_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[5] <= rd_addr_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[6] <= rd_addr_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_rd
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
sw_0_in[0] => Mux6.IN2
sw_0_in[0] => Mux13.IN2
sw_0_in[0] => Mux20.IN2
sw_0_in[0] => Mux27.IN2
sw_0_in[1] => Mux5.IN2
sw_0_in[1] => Mux12.IN2
sw_0_in[1] => Mux19.IN2
sw_0_in[1] => Mux26.IN2
sw_0_in[2] => Mux4.IN2
sw_0_in[2] => Mux11.IN2
sw_0_in[2] => Mux18.IN2
sw_0_in[2] => Mux25.IN2
sw_0_in[3] => Mux3.IN2
sw_0_in[3] => Mux10.IN2
sw_0_in[3] => Mux17.IN2
sw_0_in[3] => Mux24.IN2
sw_0_in[4] => Mux2.IN2
sw_0_in[4] => Mux9.IN2
sw_0_in[4] => Mux16.IN2
sw_0_in[4] => Mux23.IN2
sw_0_in[5] => Mux1.IN2
sw_0_in[5] => Mux8.IN2
sw_0_in[5] => Mux15.IN2
sw_0_in[5] => Mux22.IN2
sw_0_in[6] => Mux0.IN2
sw_0_in[6] => Mux7.IN2
sw_0_in[6] => Mux14.IN2
sw_0_in[6] => Mux21.IN2
sw_1_in[0] => Mux6.IN3
sw_1_in[0] => Mux13.IN3
sw_1_in[0] => Mux20.IN3
sw_1_in[0] => Mux27.IN3
sw_1_in[1] => Mux5.IN3
sw_1_in[1] => Mux12.IN3
sw_1_in[1] => Mux19.IN3
sw_1_in[1] => Mux26.IN3
sw_1_in[2] => Mux4.IN3
sw_1_in[2] => Mux11.IN3
sw_1_in[2] => Mux18.IN3
sw_1_in[2] => Mux25.IN3
sw_1_in[3] => Mux3.IN3
sw_1_in[3] => Mux10.IN3
sw_1_in[3] => Mux17.IN3
sw_1_in[3] => Mux24.IN3
sw_1_in[4] => Mux2.IN3
sw_1_in[4] => Mux9.IN3
sw_1_in[4] => Mux16.IN3
sw_1_in[4] => Mux23.IN3
sw_1_in[5] => Mux1.IN3
sw_1_in[5] => Mux8.IN3
sw_1_in[5] => Mux15.IN3
sw_1_in[5] => Mux22.IN3
sw_1_in[6] => Mux0.IN3
sw_1_in[6] => Mux7.IN3
sw_1_in[6] => Mux14.IN3
sw_1_in[6] => Mux21.IN3
sw_2_in[0] => Mux6.IN4
sw_2_in[0] => Mux13.IN4
sw_2_in[0] => Mux20.IN4
sw_2_in[0] => Mux27.IN4
sw_2_in[1] => Mux5.IN4
sw_2_in[1] => Mux12.IN4
sw_2_in[1] => Mux19.IN4
sw_2_in[1] => Mux26.IN4
sw_2_in[2] => Mux4.IN4
sw_2_in[2] => Mux11.IN4
sw_2_in[2] => Mux18.IN4
sw_2_in[2] => Mux25.IN4
sw_2_in[3] => Mux3.IN4
sw_2_in[3] => Mux10.IN4
sw_2_in[3] => Mux17.IN4
sw_2_in[3] => Mux24.IN4
sw_2_in[4] => Mux2.IN4
sw_2_in[4] => Mux9.IN4
sw_2_in[4] => Mux16.IN4
sw_2_in[4] => Mux23.IN4
sw_2_in[5] => Mux1.IN4
sw_2_in[5] => Mux8.IN4
sw_2_in[5] => Mux15.IN4
sw_2_in[5] => Mux22.IN4
sw_2_in[6] => Mux0.IN4
sw_2_in[6] => Mux7.IN4
sw_2_in[6] => Mux14.IN4
sw_2_in[6] => Mux21.IN4
sw_3_in[0] => Mux6.IN5
sw_3_in[0] => Mux13.IN5
sw_3_in[0] => Mux20.IN5
sw_3_in[0] => Mux27.IN5
sw_3_in[1] => Mux5.IN5
sw_3_in[1] => Mux12.IN5
sw_3_in[1] => Mux19.IN5
sw_3_in[1] => Mux26.IN5
sw_3_in[2] => Mux4.IN5
sw_3_in[2] => Mux11.IN5
sw_3_in[2] => Mux18.IN5
sw_3_in[2] => Mux25.IN5
sw_3_in[3] => Mux3.IN5
sw_3_in[3] => Mux10.IN5
sw_3_in[3] => Mux17.IN5
sw_3_in[3] => Mux24.IN5
sw_3_in[4] => Mux2.IN5
sw_3_in[4] => Mux9.IN5
sw_3_in[4] => Mux16.IN5
sw_3_in[4] => Mux23.IN5
sw_3_in[5] => Mux1.IN5
sw_3_in[5] => Mux8.IN5
sw_3_in[5] => Mux15.IN5
sw_3_in[5] => Mux22.IN5
sw_3_in[6] => Mux0.IN5
sw_3_in[6] => Mux7.IN5
sw_3_in[6] => Mux14.IN5
sw_3_in[6] => Mux21.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[0] => Mux20.IN1
ram_sel[0] => Mux21.IN1
ram_sel[0] => Mux22.IN1
ram_sel[0] => Mux23.IN1
ram_sel[0] => Mux24.IN1
ram_sel[0] => Mux25.IN1
ram_sel[0] => Mux26.IN1
ram_sel[0] => Mux27.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
ram_sel[1] => Mux20.IN0
ram_sel[1] => Mux21.IN0
ram_sel[1] => Mux22.IN0
ram_sel[1] => Mux23.IN0
ram_sel[1] => Mux24.IN0
ram_sel[1] => Mux25.IN0
ram_sel[1] => Mux26.IN0
ram_sel[1] => Mux27.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_wrswgen_fft_130:get_wr_swtiches
clk => swa[0].CLK
clk => swa[1].CLK
clk => swd[0].CLK
clk => swd[1].CLK
clk => swa_tdl[16][0].CLK
clk => swa_tdl[16][1].CLK
clk => swa_tdl[15][0].CLK
clk => swa_tdl[15][1].CLK
clk => swa_tdl[14][0].CLK
clk => swa_tdl[14][1].CLK
clk => swa_tdl[13][0].CLK
clk => swa_tdl[13][1].CLK
clk => swa_tdl[12][0].CLK
clk => swa_tdl[12][1].CLK
clk => swa_tdl[11][0].CLK
clk => swa_tdl[11][1].CLK
clk => swa_tdl[10][0].CLK
clk => swa_tdl[10][1].CLK
clk => swa_tdl[9][0].CLK
clk => swa_tdl[9][1].CLK
clk => swa_tdl[8][0].CLK
clk => swa_tdl[8][1].CLK
clk => swa_tdl[7][0].CLK
clk => swa_tdl[7][1].CLK
clk => swa_tdl[6][0].CLK
clk => swa_tdl[6][1].CLK
clk => swa_tdl[5][0].CLK
clk => swa_tdl[5][1].CLK
clk => swa_tdl[4][0].CLK
clk => swa_tdl[4][1].CLK
clk => swa_tdl[3][0].CLK
clk => swa_tdl[3][1].CLK
clk => swa_tdl[2][0].CLK
clk => swa_tdl[2][1].CLK
clk => swa_tdl[1][0].CLK
clk => swa_tdl[1][1].CLK
clk => swa_tdl[0][0].CLK
clk => swa_tdl[0][1].CLK
clk => swd_tdl[16][0].CLK
clk => swd_tdl[16][1].CLK
clk => swd_tdl[15][0].CLK
clk => swd_tdl[15][1].CLK
clk => swd_tdl[14][0].CLK
clk => swd_tdl[14][1].CLK
clk => swd_tdl[13][0].CLK
clk => swd_tdl[13][1].CLK
clk => swd_tdl[12][0].CLK
clk => swd_tdl[12][1].CLK
clk => swd_tdl[11][0].CLK
clk => swd_tdl[11][1].CLK
clk => swd_tdl[10][0].CLK
clk => swd_tdl[10][1].CLK
clk => swd_tdl[9][0].CLK
clk => swd_tdl[9][1].CLK
clk => swd_tdl[8][0].CLK
clk => swd_tdl[8][1].CLK
clk => swd_tdl[7][0].CLK
clk => swd_tdl[7][1].CLK
clk => swd_tdl[6][0].CLK
clk => swd_tdl[6][1].CLK
clk => swd_tdl[5][0].CLK
clk => swd_tdl[5][1].CLK
clk => swd_tdl[4][0].CLK
clk => swd_tdl[4][1].CLK
clk => swd_tdl[3][0].CLK
clk => swd_tdl[3][1].CLK
clk => swd_tdl[2][0].CLK
clk => swd_tdl[2][1].CLK
clk => swd_tdl[1][0].CLK
clk => swd_tdl[1][1].CLK
clk => swd_tdl[0][0].CLK
clk => swd_tdl[0][1].CLK
global_clock_enable => swa[0].ENA
global_clock_enable => swa[1].ENA
global_clock_enable => swd[0].ENA
global_clock_enable => swd[1].ENA
global_clock_enable => swa_tdl[16][0].ENA
global_clock_enable => swa_tdl[16][1].ENA
global_clock_enable => swa_tdl[15][0].ENA
global_clock_enable => swa_tdl[15][1].ENA
global_clock_enable => swa_tdl[14][0].ENA
global_clock_enable => swa_tdl[14][1].ENA
global_clock_enable => swa_tdl[13][0].ENA
global_clock_enable => swa_tdl[13][1].ENA
global_clock_enable => swa_tdl[12][0].ENA
global_clock_enable => swa_tdl[12][1].ENA
global_clock_enable => swa_tdl[11][0].ENA
global_clock_enable => swa_tdl[11][1].ENA
global_clock_enable => swa_tdl[10][0].ENA
global_clock_enable => swa_tdl[10][1].ENA
global_clock_enable => swa_tdl[9][0].ENA
global_clock_enable => swa_tdl[9][1].ENA
global_clock_enable => swa_tdl[8][0].ENA
global_clock_enable => swa_tdl[8][1].ENA
global_clock_enable => swa_tdl[7][0].ENA
global_clock_enable => swa_tdl[7][1].ENA
global_clock_enable => swa_tdl[6][0].ENA
global_clock_enable => swa_tdl[6][1].ENA
global_clock_enable => swa_tdl[5][0].ENA
global_clock_enable => swa_tdl[5][1].ENA
global_clock_enable => swa_tdl[4][0].ENA
global_clock_enable => swa_tdl[4][1].ENA
global_clock_enable => swa_tdl[3][0].ENA
global_clock_enable => swa_tdl[3][1].ENA
global_clock_enable => swa_tdl[2][0].ENA
global_clock_enable => swa_tdl[2][1].ENA
global_clock_enable => swa_tdl[1][0].ENA
global_clock_enable => swa_tdl[1][1].ENA
global_clock_enable => swa_tdl[0][0].ENA
global_clock_enable => swa_tdl[0][1].ENA
global_clock_enable => swd_tdl[16][0].ENA
global_clock_enable => swd_tdl[16][1].ENA
global_clock_enable => swd_tdl[15][0].ENA
global_clock_enable => swd_tdl[15][1].ENA
global_clock_enable => swd_tdl[14][0].ENA
global_clock_enable => swd_tdl[14][1].ENA
global_clock_enable => swd_tdl[13][0].ENA
global_clock_enable => swd_tdl[13][1].ENA
global_clock_enable => swd_tdl[12][0].ENA
global_clock_enable => swd_tdl[12][1].ENA
global_clock_enable => swd_tdl[11][0].ENA
global_clock_enable => swd_tdl[11][1].ENA
global_clock_enable => swd_tdl[10][0].ENA
global_clock_enable => swd_tdl[10][1].ENA
global_clock_enable => swd_tdl[9][0].ENA
global_clock_enable => swd_tdl[9][1].ENA
global_clock_enable => swd_tdl[8][0].ENA
global_clock_enable => swd_tdl[8][1].ENA
global_clock_enable => swd_tdl[7][0].ENA
global_clock_enable => swd_tdl[7][1].ENA
global_clock_enable => swd_tdl[6][0].ENA
global_clock_enable => swd_tdl[6][1].ENA
global_clock_enable => swd_tdl[5][0].ENA
global_clock_enable => swd_tdl[5][1].ENA
global_clock_enable => swd_tdl[4][0].ENA
global_clock_enable => swd_tdl[4][1].ENA
global_clock_enable => swd_tdl[3][0].ENA
global_clock_enable => swd_tdl[3][1].ENA
global_clock_enable => swd_tdl[2][0].ENA
global_clock_enable => swd_tdl[2][1].ENA
global_clock_enable => swd_tdl[1][0].ENA
global_clock_enable => swd_tdl[1][1].ENA
global_clock_enable => swd_tdl[0][0].ENA
global_clock_enable => swd_tdl[0][1].ENA
k_count[0] => Add0.IN4
k_count[0] => Mux1.IN7
k_count[0] => Mux3.IN7
k_count[1] => Add0.IN3
k_count[1] => Mux0.IN7
k_count[1] => Mux2.IN7
k_count[2] => Add0.IN2
k_count[2] => Mux3.IN6
k_count[3] => Add0.IN1
k_count[3] => Mux2.IN6
k_count[4] => Add1.IN4
k_count[4] => Mux3.IN5
k_count[5] => Add1.IN3
k_count[5] => Mux2.IN5
k_count[6] => Add2.IN4
k_count[6] => Mux3.IN4
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
sw_data_write[0] <= swd_tdl[16][0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_write[1] <= swd_tdl[16][1].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_write[0] <= swa_tdl[16][0].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_write[1] <= swa_tdl[16][1].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_cxb_addr_fft_130:ram_cxb_wr
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => sw_3_arr[15][0].CLK
clk => sw_3_arr[15][1].CLK
clk => sw_3_arr[15][2].CLK
clk => sw_3_arr[15][3].CLK
clk => sw_3_arr[15][4].CLK
clk => sw_3_arr[15][5].CLK
clk => sw_3_arr[15][6].CLK
clk => sw_3_arr[14][0].CLK
clk => sw_3_arr[14][1].CLK
clk => sw_3_arr[14][2].CLK
clk => sw_3_arr[14][3].CLK
clk => sw_3_arr[14][4].CLK
clk => sw_3_arr[14][5].CLK
clk => sw_3_arr[14][6].CLK
clk => sw_3_arr[13][0].CLK
clk => sw_3_arr[13][1].CLK
clk => sw_3_arr[13][2].CLK
clk => sw_3_arr[13][3].CLK
clk => sw_3_arr[13][4].CLK
clk => sw_3_arr[13][5].CLK
clk => sw_3_arr[13][6].CLK
clk => sw_3_arr[12][0].CLK
clk => sw_3_arr[12][1].CLK
clk => sw_3_arr[12][2].CLK
clk => sw_3_arr[12][3].CLK
clk => sw_3_arr[12][4].CLK
clk => sw_3_arr[12][5].CLK
clk => sw_3_arr[12][6].CLK
clk => sw_3_arr[11][0].CLK
clk => sw_3_arr[11][1].CLK
clk => sw_3_arr[11][2].CLK
clk => sw_3_arr[11][3].CLK
clk => sw_3_arr[11][4].CLK
clk => sw_3_arr[11][5].CLK
clk => sw_3_arr[11][6].CLK
clk => sw_3_arr[10][0].CLK
clk => sw_3_arr[10][1].CLK
clk => sw_3_arr[10][2].CLK
clk => sw_3_arr[10][3].CLK
clk => sw_3_arr[10][4].CLK
clk => sw_3_arr[10][5].CLK
clk => sw_3_arr[10][6].CLK
clk => sw_3_arr[9][0].CLK
clk => sw_3_arr[9][1].CLK
clk => sw_3_arr[9][2].CLK
clk => sw_3_arr[9][3].CLK
clk => sw_3_arr[9][4].CLK
clk => sw_3_arr[9][5].CLK
clk => sw_3_arr[9][6].CLK
clk => sw_3_arr[8][0].CLK
clk => sw_3_arr[8][1].CLK
clk => sw_3_arr[8][2].CLK
clk => sw_3_arr[8][3].CLK
clk => sw_3_arr[8][4].CLK
clk => sw_3_arr[8][5].CLK
clk => sw_3_arr[8][6].CLK
clk => sw_3_arr[7][0].CLK
clk => sw_3_arr[7][1].CLK
clk => sw_3_arr[7][2].CLK
clk => sw_3_arr[7][3].CLK
clk => sw_3_arr[7][4].CLK
clk => sw_3_arr[7][5].CLK
clk => sw_3_arr[7][6].CLK
clk => sw_3_arr[6][0].CLK
clk => sw_3_arr[6][1].CLK
clk => sw_3_arr[6][2].CLK
clk => sw_3_arr[6][3].CLK
clk => sw_3_arr[6][4].CLK
clk => sw_3_arr[6][5].CLK
clk => sw_3_arr[6][6].CLK
clk => sw_3_arr[5][0].CLK
clk => sw_3_arr[5][1].CLK
clk => sw_3_arr[5][2].CLK
clk => sw_3_arr[5][3].CLK
clk => sw_3_arr[5][4].CLK
clk => sw_3_arr[5][5].CLK
clk => sw_3_arr[5][6].CLK
clk => sw_3_arr[4][0].CLK
clk => sw_3_arr[4][1].CLK
clk => sw_3_arr[4][2].CLK
clk => sw_3_arr[4][3].CLK
clk => sw_3_arr[4][4].CLK
clk => sw_3_arr[4][5].CLK
clk => sw_3_arr[4][6].CLK
clk => sw_3_arr[3][0].CLK
clk => sw_3_arr[3][1].CLK
clk => sw_3_arr[3][2].CLK
clk => sw_3_arr[3][3].CLK
clk => sw_3_arr[3][4].CLK
clk => sw_3_arr[3][5].CLK
clk => sw_3_arr[3][6].CLK
clk => sw_3_arr[2][0].CLK
clk => sw_3_arr[2][1].CLK
clk => sw_3_arr[2][2].CLK
clk => sw_3_arr[2][3].CLK
clk => sw_3_arr[2][4].CLK
clk => sw_3_arr[2][5].CLK
clk => sw_3_arr[2][6].CLK
clk => sw_3_arr[1][0].CLK
clk => sw_3_arr[1][1].CLK
clk => sw_3_arr[1][2].CLK
clk => sw_3_arr[1][3].CLK
clk => sw_3_arr[1][4].CLK
clk => sw_3_arr[1][5].CLK
clk => sw_3_arr[1][6].CLK
clk => sw_3_arr[0][0].CLK
clk => sw_3_arr[0][1].CLK
clk => sw_3_arr[0][2].CLK
clk => sw_3_arr[0][3].CLK
clk => sw_3_arr[0][4].CLK
clk => sw_3_arr[0][5].CLK
clk => sw_3_arr[0][6].CLK
clk => sw_2_arr[15][0].CLK
clk => sw_2_arr[15][1].CLK
clk => sw_2_arr[15][2].CLK
clk => sw_2_arr[15][3].CLK
clk => sw_2_arr[15][4].CLK
clk => sw_2_arr[15][5].CLK
clk => sw_2_arr[15][6].CLK
clk => sw_2_arr[14][0].CLK
clk => sw_2_arr[14][1].CLK
clk => sw_2_arr[14][2].CLK
clk => sw_2_arr[14][3].CLK
clk => sw_2_arr[14][4].CLK
clk => sw_2_arr[14][5].CLK
clk => sw_2_arr[14][6].CLK
clk => sw_2_arr[13][0].CLK
clk => sw_2_arr[13][1].CLK
clk => sw_2_arr[13][2].CLK
clk => sw_2_arr[13][3].CLK
clk => sw_2_arr[13][4].CLK
clk => sw_2_arr[13][5].CLK
clk => sw_2_arr[13][6].CLK
clk => sw_2_arr[12][0].CLK
clk => sw_2_arr[12][1].CLK
clk => sw_2_arr[12][2].CLK
clk => sw_2_arr[12][3].CLK
clk => sw_2_arr[12][4].CLK
clk => sw_2_arr[12][5].CLK
clk => sw_2_arr[12][6].CLK
clk => sw_2_arr[11][0].CLK
clk => sw_2_arr[11][1].CLK
clk => sw_2_arr[11][2].CLK
clk => sw_2_arr[11][3].CLK
clk => sw_2_arr[11][4].CLK
clk => sw_2_arr[11][5].CLK
clk => sw_2_arr[11][6].CLK
clk => sw_2_arr[10][0].CLK
clk => sw_2_arr[10][1].CLK
clk => sw_2_arr[10][2].CLK
clk => sw_2_arr[10][3].CLK
clk => sw_2_arr[10][4].CLK
clk => sw_2_arr[10][5].CLK
clk => sw_2_arr[10][6].CLK
clk => sw_2_arr[9][0].CLK
clk => sw_2_arr[9][1].CLK
clk => sw_2_arr[9][2].CLK
clk => sw_2_arr[9][3].CLK
clk => sw_2_arr[9][4].CLK
clk => sw_2_arr[9][5].CLK
clk => sw_2_arr[9][6].CLK
clk => sw_2_arr[8][0].CLK
clk => sw_2_arr[8][1].CLK
clk => sw_2_arr[8][2].CLK
clk => sw_2_arr[8][3].CLK
clk => sw_2_arr[8][4].CLK
clk => sw_2_arr[8][5].CLK
clk => sw_2_arr[8][6].CLK
clk => sw_2_arr[7][0].CLK
clk => sw_2_arr[7][1].CLK
clk => sw_2_arr[7][2].CLK
clk => sw_2_arr[7][3].CLK
clk => sw_2_arr[7][4].CLK
clk => sw_2_arr[7][5].CLK
clk => sw_2_arr[7][6].CLK
clk => sw_2_arr[6][0].CLK
clk => sw_2_arr[6][1].CLK
clk => sw_2_arr[6][2].CLK
clk => sw_2_arr[6][3].CLK
clk => sw_2_arr[6][4].CLK
clk => sw_2_arr[6][5].CLK
clk => sw_2_arr[6][6].CLK
clk => sw_2_arr[5][0].CLK
clk => sw_2_arr[5][1].CLK
clk => sw_2_arr[5][2].CLK
clk => sw_2_arr[5][3].CLK
clk => sw_2_arr[5][4].CLK
clk => sw_2_arr[5][5].CLK
clk => sw_2_arr[5][6].CLK
clk => sw_2_arr[4][0].CLK
clk => sw_2_arr[4][1].CLK
clk => sw_2_arr[4][2].CLK
clk => sw_2_arr[4][3].CLK
clk => sw_2_arr[4][4].CLK
clk => sw_2_arr[4][5].CLK
clk => sw_2_arr[4][6].CLK
clk => sw_2_arr[3][0].CLK
clk => sw_2_arr[3][1].CLK
clk => sw_2_arr[3][2].CLK
clk => sw_2_arr[3][3].CLK
clk => sw_2_arr[3][4].CLK
clk => sw_2_arr[3][5].CLK
clk => sw_2_arr[3][6].CLK
clk => sw_2_arr[2][0].CLK
clk => sw_2_arr[2][1].CLK
clk => sw_2_arr[2][2].CLK
clk => sw_2_arr[2][3].CLK
clk => sw_2_arr[2][4].CLK
clk => sw_2_arr[2][5].CLK
clk => sw_2_arr[2][6].CLK
clk => sw_2_arr[1][0].CLK
clk => sw_2_arr[1][1].CLK
clk => sw_2_arr[1][2].CLK
clk => sw_2_arr[1][3].CLK
clk => sw_2_arr[1][4].CLK
clk => sw_2_arr[1][5].CLK
clk => sw_2_arr[1][6].CLK
clk => sw_2_arr[0][0].CLK
clk => sw_2_arr[0][1].CLK
clk => sw_2_arr[0][2].CLK
clk => sw_2_arr[0][3].CLK
clk => sw_2_arr[0][4].CLK
clk => sw_2_arr[0][5].CLK
clk => sw_2_arr[0][6].CLK
clk => sw_1_arr[15][0].CLK
clk => sw_1_arr[15][1].CLK
clk => sw_1_arr[15][2].CLK
clk => sw_1_arr[15][3].CLK
clk => sw_1_arr[15][4].CLK
clk => sw_1_arr[15][5].CLK
clk => sw_1_arr[15][6].CLK
clk => sw_1_arr[14][0].CLK
clk => sw_1_arr[14][1].CLK
clk => sw_1_arr[14][2].CLK
clk => sw_1_arr[14][3].CLK
clk => sw_1_arr[14][4].CLK
clk => sw_1_arr[14][5].CLK
clk => sw_1_arr[14][6].CLK
clk => sw_1_arr[13][0].CLK
clk => sw_1_arr[13][1].CLK
clk => sw_1_arr[13][2].CLK
clk => sw_1_arr[13][3].CLK
clk => sw_1_arr[13][4].CLK
clk => sw_1_arr[13][5].CLK
clk => sw_1_arr[13][6].CLK
clk => sw_1_arr[12][0].CLK
clk => sw_1_arr[12][1].CLK
clk => sw_1_arr[12][2].CLK
clk => sw_1_arr[12][3].CLK
clk => sw_1_arr[12][4].CLK
clk => sw_1_arr[12][5].CLK
clk => sw_1_arr[12][6].CLK
clk => sw_1_arr[11][0].CLK
clk => sw_1_arr[11][1].CLK
clk => sw_1_arr[11][2].CLK
clk => sw_1_arr[11][3].CLK
clk => sw_1_arr[11][4].CLK
clk => sw_1_arr[11][5].CLK
clk => sw_1_arr[11][6].CLK
clk => sw_1_arr[10][0].CLK
clk => sw_1_arr[10][1].CLK
clk => sw_1_arr[10][2].CLK
clk => sw_1_arr[10][3].CLK
clk => sw_1_arr[10][4].CLK
clk => sw_1_arr[10][5].CLK
clk => sw_1_arr[10][6].CLK
clk => sw_1_arr[9][0].CLK
clk => sw_1_arr[9][1].CLK
clk => sw_1_arr[9][2].CLK
clk => sw_1_arr[9][3].CLK
clk => sw_1_arr[9][4].CLK
clk => sw_1_arr[9][5].CLK
clk => sw_1_arr[9][6].CLK
clk => sw_1_arr[8][0].CLK
clk => sw_1_arr[8][1].CLK
clk => sw_1_arr[8][2].CLK
clk => sw_1_arr[8][3].CLK
clk => sw_1_arr[8][4].CLK
clk => sw_1_arr[8][5].CLK
clk => sw_1_arr[8][6].CLK
clk => sw_1_arr[7][0].CLK
clk => sw_1_arr[7][1].CLK
clk => sw_1_arr[7][2].CLK
clk => sw_1_arr[7][3].CLK
clk => sw_1_arr[7][4].CLK
clk => sw_1_arr[7][5].CLK
clk => sw_1_arr[7][6].CLK
clk => sw_1_arr[6][0].CLK
clk => sw_1_arr[6][1].CLK
clk => sw_1_arr[6][2].CLK
clk => sw_1_arr[6][3].CLK
clk => sw_1_arr[6][4].CLK
clk => sw_1_arr[6][5].CLK
clk => sw_1_arr[6][6].CLK
clk => sw_1_arr[5][0].CLK
clk => sw_1_arr[5][1].CLK
clk => sw_1_arr[5][2].CLK
clk => sw_1_arr[5][3].CLK
clk => sw_1_arr[5][4].CLK
clk => sw_1_arr[5][5].CLK
clk => sw_1_arr[5][6].CLK
clk => sw_1_arr[4][0].CLK
clk => sw_1_arr[4][1].CLK
clk => sw_1_arr[4][2].CLK
clk => sw_1_arr[4][3].CLK
clk => sw_1_arr[4][4].CLK
clk => sw_1_arr[4][5].CLK
clk => sw_1_arr[4][6].CLK
clk => sw_1_arr[3][0].CLK
clk => sw_1_arr[3][1].CLK
clk => sw_1_arr[3][2].CLK
clk => sw_1_arr[3][3].CLK
clk => sw_1_arr[3][4].CLK
clk => sw_1_arr[3][5].CLK
clk => sw_1_arr[3][6].CLK
clk => sw_1_arr[2][0].CLK
clk => sw_1_arr[2][1].CLK
clk => sw_1_arr[2][2].CLK
clk => sw_1_arr[2][3].CLK
clk => sw_1_arr[2][4].CLK
clk => sw_1_arr[2][5].CLK
clk => sw_1_arr[2][6].CLK
clk => sw_1_arr[1][0].CLK
clk => sw_1_arr[1][1].CLK
clk => sw_1_arr[1][2].CLK
clk => sw_1_arr[1][3].CLK
clk => sw_1_arr[1][4].CLK
clk => sw_1_arr[1][5].CLK
clk => sw_1_arr[1][6].CLK
clk => sw_1_arr[0][0].CLK
clk => sw_1_arr[0][1].CLK
clk => sw_1_arr[0][2].CLK
clk => sw_1_arr[0][3].CLK
clk => sw_1_arr[0][4].CLK
clk => sw_1_arr[0][5].CLK
clk => sw_1_arr[0][6].CLK
clk => sw_0_arr[15][0].CLK
clk => sw_0_arr[15][1].CLK
clk => sw_0_arr[15][2].CLK
clk => sw_0_arr[15][3].CLK
clk => sw_0_arr[15][4].CLK
clk => sw_0_arr[15][5].CLK
clk => sw_0_arr[15][6].CLK
clk => sw_0_arr[14][0].CLK
clk => sw_0_arr[14][1].CLK
clk => sw_0_arr[14][2].CLK
clk => sw_0_arr[14][3].CLK
clk => sw_0_arr[14][4].CLK
clk => sw_0_arr[14][5].CLK
clk => sw_0_arr[14][6].CLK
clk => sw_0_arr[13][0].CLK
clk => sw_0_arr[13][1].CLK
clk => sw_0_arr[13][2].CLK
clk => sw_0_arr[13][3].CLK
clk => sw_0_arr[13][4].CLK
clk => sw_0_arr[13][5].CLK
clk => sw_0_arr[13][6].CLK
clk => sw_0_arr[12][0].CLK
clk => sw_0_arr[12][1].CLK
clk => sw_0_arr[12][2].CLK
clk => sw_0_arr[12][3].CLK
clk => sw_0_arr[12][4].CLK
clk => sw_0_arr[12][5].CLK
clk => sw_0_arr[12][6].CLK
clk => sw_0_arr[11][0].CLK
clk => sw_0_arr[11][1].CLK
clk => sw_0_arr[11][2].CLK
clk => sw_0_arr[11][3].CLK
clk => sw_0_arr[11][4].CLK
clk => sw_0_arr[11][5].CLK
clk => sw_0_arr[11][6].CLK
clk => sw_0_arr[10][0].CLK
clk => sw_0_arr[10][1].CLK
clk => sw_0_arr[10][2].CLK
clk => sw_0_arr[10][3].CLK
clk => sw_0_arr[10][4].CLK
clk => sw_0_arr[10][5].CLK
clk => sw_0_arr[10][6].CLK
clk => sw_0_arr[9][0].CLK
clk => sw_0_arr[9][1].CLK
clk => sw_0_arr[9][2].CLK
clk => sw_0_arr[9][3].CLK
clk => sw_0_arr[9][4].CLK
clk => sw_0_arr[9][5].CLK
clk => sw_0_arr[9][6].CLK
clk => sw_0_arr[8][0].CLK
clk => sw_0_arr[8][1].CLK
clk => sw_0_arr[8][2].CLK
clk => sw_0_arr[8][3].CLK
clk => sw_0_arr[8][4].CLK
clk => sw_0_arr[8][5].CLK
clk => sw_0_arr[8][6].CLK
clk => sw_0_arr[7][0].CLK
clk => sw_0_arr[7][1].CLK
clk => sw_0_arr[7][2].CLK
clk => sw_0_arr[7][3].CLK
clk => sw_0_arr[7][4].CLK
clk => sw_0_arr[7][5].CLK
clk => sw_0_arr[7][6].CLK
clk => sw_0_arr[6][0].CLK
clk => sw_0_arr[6][1].CLK
clk => sw_0_arr[6][2].CLK
clk => sw_0_arr[6][3].CLK
clk => sw_0_arr[6][4].CLK
clk => sw_0_arr[6][5].CLK
clk => sw_0_arr[6][6].CLK
clk => sw_0_arr[5][0].CLK
clk => sw_0_arr[5][1].CLK
clk => sw_0_arr[5][2].CLK
clk => sw_0_arr[5][3].CLK
clk => sw_0_arr[5][4].CLK
clk => sw_0_arr[5][5].CLK
clk => sw_0_arr[5][6].CLK
clk => sw_0_arr[4][0].CLK
clk => sw_0_arr[4][1].CLK
clk => sw_0_arr[4][2].CLK
clk => sw_0_arr[4][3].CLK
clk => sw_0_arr[4][4].CLK
clk => sw_0_arr[4][5].CLK
clk => sw_0_arr[4][6].CLK
clk => sw_0_arr[3][0].CLK
clk => sw_0_arr[3][1].CLK
clk => sw_0_arr[3][2].CLK
clk => sw_0_arr[3][3].CLK
clk => sw_0_arr[3][4].CLK
clk => sw_0_arr[3][5].CLK
clk => sw_0_arr[3][6].CLK
clk => sw_0_arr[2][0].CLK
clk => sw_0_arr[2][1].CLK
clk => sw_0_arr[2][2].CLK
clk => sw_0_arr[2][3].CLK
clk => sw_0_arr[2][4].CLK
clk => sw_0_arr[2][5].CLK
clk => sw_0_arr[2][6].CLK
clk => sw_0_arr[1][0].CLK
clk => sw_0_arr[1][1].CLK
clk => sw_0_arr[1][2].CLK
clk => sw_0_arr[1][3].CLK
clk => sw_0_arr[1][4].CLK
clk => sw_0_arr[1][5].CLK
clk => sw_0_arr[1][6].CLK
clk => sw_0_arr[0][0].CLK
clk => sw_0_arr[0][1].CLK
clk => sw_0_arr[0][2].CLK
clk => sw_0_arr[0][3].CLK
clk => sw_0_arr[0][4].CLK
clk => sw_0_arr[0][5].CLK
clk => sw_0_arr[0][6].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => sw_3_arr[15][0].ENA
global_clock_enable => sw_3_arr[15][1].ENA
global_clock_enable => sw_3_arr[15][2].ENA
global_clock_enable => sw_3_arr[15][3].ENA
global_clock_enable => sw_3_arr[15][4].ENA
global_clock_enable => sw_3_arr[15][5].ENA
global_clock_enable => sw_3_arr[15][6].ENA
global_clock_enable => sw_3_arr[14][0].ENA
global_clock_enable => sw_3_arr[14][1].ENA
global_clock_enable => sw_3_arr[14][2].ENA
global_clock_enable => sw_3_arr[14][3].ENA
global_clock_enable => sw_3_arr[14][4].ENA
global_clock_enable => sw_3_arr[14][5].ENA
global_clock_enable => sw_3_arr[14][6].ENA
global_clock_enable => sw_3_arr[13][0].ENA
global_clock_enable => sw_3_arr[13][1].ENA
global_clock_enable => sw_3_arr[13][2].ENA
global_clock_enable => sw_3_arr[13][3].ENA
global_clock_enable => sw_3_arr[13][4].ENA
global_clock_enable => sw_3_arr[13][5].ENA
global_clock_enable => sw_3_arr[13][6].ENA
global_clock_enable => sw_3_arr[12][0].ENA
global_clock_enable => sw_3_arr[12][1].ENA
global_clock_enable => sw_3_arr[12][2].ENA
global_clock_enable => sw_3_arr[12][3].ENA
global_clock_enable => sw_3_arr[12][4].ENA
global_clock_enable => sw_3_arr[12][5].ENA
global_clock_enable => sw_3_arr[12][6].ENA
global_clock_enable => sw_3_arr[11][0].ENA
global_clock_enable => sw_3_arr[11][1].ENA
global_clock_enable => sw_3_arr[11][2].ENA
global_clock_enable => sw_3_arr[11][3].ENA
global_clock_enable => sw_3_arr[11][4].ENA
global_clock_enable => sw_3_arr[11][5].ENA
global_clock_enable => sw_3_arr[11][6].ENA
global_clock_enable => sw_3_arr[10][0].ENA
global_clock_enable => sw_3_arr[10][1].ENA
global_clock_enable => sw_3_arr[10][2].ENA
global_clock_enable => sw_3_arr[10][3].ENA
global_clock_enable => sw_3_arr[10][4].ENA
global_clock_enable => sw_3_arr[10][5].ENA
global_clock_enable => sw_3_arr[10][6].ENA
global_clock_enable => sw_3_arr[9][0].ENA
global_clock_enable => sw_3_arr[9][1].ENA
global_clock_enable => sw_3_arr[9][2].ENA
global_clock_enable => sw_3_arr[9][3].ENA
global_clock_enable => sw_3_arr[9][4].ENA
global_clock_enable => sw_3_arr[9][5].ENA
global_clock_enable => sw_3_arr[9][6].ENA
global_clock_enable => sw_3_arr[8][0].ENA
global_clock_enable => sw_3_arr[8][1].ENA
global_clock_enable => sw_3_arr[8][2].ENA
global_clock_enable => sw_3_arr[8][3].ENA
global_clock_enable => sw_3_arr[8][4].ENA
global_clock_enable => sw_3_arr[8][5].ENA
global_clock_enable => sw_3_arr[8][6].ENA
global_clock_enable => sw_3_arr[7][0].ENA
global_clock_enable => sw_3_arr[7][1].ENA
global_clock_enable => sw_3_arr[7][2].ENA
global_clock_enable => sw_3_arr[7][3].ENA
global_clock_enable => sw_3_arr[7][4].ENA
global_clock_enable => sw_3_arr[7][5].ENA
global_clock_enable => sw_3_arr[7][6].ENA
global_clock_enable => sw_3_arr[6][0].ENA
global_clock_enable => sw_3_arr[6][1].ENA
global_clock_enable => sw_3_arr[6][2].ENA
global_clock_enable => sw_3_arr[6][3].ENA
global_clock_enable => sw_3_arr[6][4].ENA
global_clock_enable => sw_3_arr[6][5].ENA
global_clock_enable => sw_3_arr[6][6].ENA
global_clock_enable => sw_3_arr[5][0].ENA
global_clock_enable => sw_3_arr[5][1].ENA
global_clock_enable => sw_3_arr[5][2].ENA
global_clock_enable => sw_3_arr[5][3].ENA
global_clock_enable => sw_3_arr[5][4].ENA
global_clock_enable => sw_3_arr[5][5].ENA
global_clock_enable => sw_3_arr[5][6].ENA
global_clock_enable => sw_3_arr[4][0].ENA
global_clock_enable => sw_3_arr[4][1].ENA
global_clock_enable => sw_3_arr[4][2].ENA
global_clock_enable => sw_3_arr[4][3].ENA
global_clock_enable => sw_3_arr[4][4].ENA
global_clock_enable => sw_3_arr[4][5].ENA
global_clock_enable => sw_3_arr[4][6].ENA
global_clock_enable => sw_3_arr[3][0].ENA
global_clock_enable => sw_3_arr[3][1].ENA
global_clock_enable => sw_3_arr[3][2].ENA
global_clock_enable => sw_3_arr[3][3].ENA
global_clock_enable => sw_3_arr[3][4].ENA
global_clock_enable => sw_3_arr[3][5].ENA
global_clock_enable => sw_3_arr[3][6].ENA
global_clock_enable => sw_3_arr[2][0].ENA
global_clock_enable => sw_3_arr[2][1].ENA
global_clock_enable => sw_3_arr[2][2].ENA
global_clock_enable => sw_3_arr[2][3].ENA
global_clock_enable => sw_3_arr[2][4].ENA
global_clock_enable => sw_3_arr[2][5].ENA
global_clock_enable => sw_3_arr[2][6].ENA
global_clock_enable => sw_3_arr[1][0].ENA
global_clock_enable => sw_3_arr[1][1].ENA
global_clock_enable => sw_3_arr[1][2].ENA
global_clock_enable => sw_3_arr[1][3].ENA
global_clock_enable => sw_3_arr[1][4].ENA
global_clock_enable => sw_3_arr[1][5].ENA
global_clock_enable => sw_3_arr[1][6].ENA
global_clock_enable => sw_3_arr[0][0].ENA
global_clock_enable => sw_3_arr[0][1].ENA
global_clock_enable => sw_3_arr[0][2].ENA
global_clock_enable => sw_3_arr[0][3].ENA
global_clock_enable => sw_3_arr[0][4].ENA
global_clock_enable => sw_3_arr[0][5].ENA
global_clock_enable => sw_3_arr[0][6].ENA
global_clock_enable => sw_2_arr[15][0].ENA
global_clock_enable => sw_2_arr[15][1].ENA
global_clock_enable => sw_2_arr[15][2].ENA
global_clock_enable => sw_2_arr[15][3].ENA
global_clock_enable => sw_2_arr[15][4].ENA
global_clock_enable => sw_2_arr[15][5].ENA
global_clock_enable => sw_2_arr[15][6].ENA
global_clock_enable => sw_2_arr[14][0].ENA
global_clock_enable => sw_2_arr[14][1].ENA
global_clock_enable => sw_2_arr[14][2].ENA
global_clock_enable => sw_2_arr[14][3].ENA
global_clock_enable => sw_2_arr[14][4].ENA
global_clock_enable => sw_2_arr[14][5].ENA
global_clock_enable => sw_2_arr[14][6].ENA
global_clock_enable => sw_2_arr[13][0].ENA
global_clock_enable => sw_2_arr[13][1].ENA
global_clock_enable => sw_2_arr[13][2].ENA
global_clock_enable => sw_2_arr[13][3].ENA
global_clock_enable => sw_2_arr[13][4].ENA
global_clock_enable => sw_2_arr[13][5].ENA
global_clock_enable => sw_2_arr[13][6].ENA
global_clock_enable => sw_2_arr[12][0].ENA
global_clock_enable => sw_2_arr[12][1].ENA
global_clock_enable => sw_2_arr[12][2].ENA
global_clock_enable => sw_2_arr[12][3].ENA
global_clock_enable => sw_2_arr[12][4].ENA
global_clock_enable => sw_2_arr[12][5].ENA
global_clock_enable => sw_2_arr[12][6].ENA
global_clock_enable => sw_2_arr[11][0].ENA
global_clock_enable => sw_2_arr[11][1].ENA
global_clock_enable => sw_2_arr[11][2].ENA
global_clock_enable => sw_2_arr[11][3].ENA
global_clock_enable => sw_2_arr[11][4].ENA
global_clock_enable => sw_2_arr[11][5].ENA
global_clock_enable => sw_2_arr[11][6].ENA
global_clock_enable => sw_2_arr[10][0].ENA
global_clock_enable => sw_2_arr[10][1].ENA
global_clock_enable => sw_2_arr[10][2].ENA
global_clock_enable => sw_2_arr[10][3].ENA
global_clock_enable => sw_2_arr[10][4].ENA
global_clock_enable => sw_2_arr[10][5].ENA
global_clock_enable => sw_2_arr[10][6].ENA
global_clock_enable => sw_2_arr[9][0].ENA
global_clock_enable => sw_2_arr[9][1].ENA
global_clock_enable => sw_2_arr[9][2].ENA
global_clock_enable => sw_2_arr[9][3].ENA
global_clock_enable => sw_2_arr[9][4].ENA
global_clock_enable => sw_2_arr[9][5].ENA
global_clock_enable => sw_2_arr[9][6].ENA
global_clock_enable => sw_2_arr[8][0].ENA
global_clock_enable => sw_2_arr[8][1].ENA
global_clock_enable => sw_2_arr[8][2].ENA
global_clock_enable => sw_2_arr[8][3].ENA
global_clock_enable => sw_2_arr[8][4].ENA
global_clock_enable => sw_2_arr[8][5].ENA
global_clock_enable => sw_2_arr[8][6].ENA
global_clock_enable => sw_2_arr[7][0].ENA
global_clock_enable => sw_2_arr[7][1].ENA
global_clock_enable => sw_2_arr[7][2].ENA
global_clock_enable => sw_2_arr[7][3].ENA
global_clock_enable => sw_2_arr[7][4].ENA
global_clock_enable => sw_2_arr[7][5].ENA
global_clock_enable => sw_2_arr[7][6].ENA
global_clock_enable => sw_2_arr[6][0].ENA
global_clock_enable => sw_2_arr[6][1].ENA
global_clock_enable => sw_2_arr[6][2].ENA
global_clock_enable => sw_2_arr[6][3].ENA
global_clock_enable => sw_2_arr[6][4].ENA
global_clock_enable => sw_2_arr[6][5].ENA
global_clock_enable => sw_2_arr[6][6].ENA
global_clock_enable => sw_2_arr[5][0].ENA
global_clock_enable => sw_2_arr[5][1].ENA
global_clock_enable => sw_2_arr[5][2].ENA
global_clock_enable => sw_2_arr[5][3].ENA
global_clock_enable => sw_2_arr[5][4].ENA
global_clock_enable => sw_2_arr[5][5].ENA
global_clock_enable => sw_2_arr[5][6].ENA
global_clock_enable => sw_2_arr[4][0].ENA
global_clock_enable => sw_2_arr[4][1].ENA
global_clock_enable => sw_2_arr[4][2].ENA
global_clock_enable => sw_2_arr[4][3].ENA
global_clock_enable => sw_2_arr[4][4].ENA
global_clock_enable => sw_2_arr[4][5].ENA
global_clock_enable => sw_2_arr[4][6].ENA
global_clock_enable => sw_2_arr[3][0].ENA
global_clock_enable => sw_2_arr[3][1].ENA
global_clock_enable => sw_2_arr[3][2].ENA
global_clock_enable => sw_2_arr[3][3].ENA
global_clock_enable => sw_2_arr[3][4].ENA
global_clock_enable => sw_2_arr[3][5].ENA
global_clock_enable => sw_2_arr[3][6].ENA
global_clock_enable => sw_2_arr[2][0].ENA
global_clock_enable => sw_2_arr[2][1].ENA
global_clock_enable => sw_2_arr[2][2].ENA
global_clock_enable => sw_2_arr[2][3].ENA
global_clock_enable => sw_2_arr[2][4].ENA
global_clock_enable => sw_2_arr[2][5].ENA
global_clock_enable => sw_2_arr[2][6].ENA
global_clock_enable => sw_2_arr[1][0].ENA
global_clock_enable => sw_2_arr[1][1].ENA
global_clock_enable => sw_2_arr[1][2].ENA
global_clock_enable => sw_2_arr[1][3].ENA
global_clock_enable => sw_2_arr[1][4].ENA
global_clock_enable => sw_2_arr[1][5].ENA
global_clock_enable => sw_2_arr[1][6].ENA
global_clock_enable => sw_2_arr[0][0].ENA
global_clock_enable => sw_2_arr[0][1].ENA
global_clock_enable => sw_2_arr[0][2].ENA
global_clock_enable => sw_2_arr[0][3].ENA
global_clock_enable => sw_2_arr[0][4].ENA
global_clock_enable => sw_2_arr[0][5].ENA
global_clock_enable => sw_2_arr[0][6].ENA
global_clock_enable => sw_1_arr[15][0].ENA
global_clock_enable => sw_1_arr[15][1].ENA
global_clock_enable => sw_1_arr[15][2].ENA
global_clock_enable => sw_1_arr[15][3].ENA
global_clock_enable => sw_1_arr[15][4].ENA
global_clock_enable => sw_1_arr[15][5].ENA
global_clock_enable => sw_1_arr[15][6].ENA
global_clock_enable => sw_1_arr[14][0].ENA
global_clock_enable => sw_1_arr[14][1].ENA
global_clock_enable => sw_1_arr[14][2].ENA
global_clock_enable => sw_1_arr[14][3].ENA
global_clock_enable => sw_1_arr[14][4].ENA
global_clock_enable => sw_1_arr[14][5].ENA
global_clock_enable => sw_1_arr[14][6].ENA
global_clock_enable => sw_1_arr[13][0].ENA
global_clock_enable => sw_1_arr[13][1].ENA
global_clock_enable => sw_1_arr[13][2].ENA
global_clock_enable => sw_1_arr[13][3].ENA
global_clock_enable => sw_1_arr[13][4].ENA
global_clock_enable => sw_1_arr[13][5].ENA
global_clock_enable => sw_1_arr[13][6].ENA
global_clock_enable => sw_1_arr[12][0].ENA
global_clock_enable => sw_1_arr[12][1].ENA
global_clock_enable => sw_1_arr[12][2].ENA
global_clock_enable => sw_1_arr[12][3].ENA
global_clock_enable => sw_1_arr[12][4].ENA
global_clock_enable => sw_1_arr[12][5].ENA
global_clock_enable => sw_1_arr[12][6].ENA
global_clock_enable => sw_1_arr[11][0].ENA
global_clock_enable => sw_1_arr[11][1].ENA
global_clock_enable => sw_1_arr[11][2].ENA
global_clock_enable => sw_1_arr[11][3].ENA
global_clock_enable => sw_1_arr[11][4].ENA
global_clock_enable => sw_1_arr[11][5].ENA
global_clock_enable => sw_1_arr[11][6].ENA
global_clock_enable => sw_1_arr[10][0].ENA
global_clock_enable => sw_1_arr[10][1].ENA
global_clock_enable => sw_1_arr[10][2].ENA
global_clock_enable => sw_1_arr[10][3].ENA
global_clock_enable => sw_1_arr[10][4].ENA
global_clock_enable => sw_1_arr[10][5].ENA
global_clock_enable => sw_1_arr[10][6].ENA
global_clock_enable => sw_1_arr[9][0].ENA
global_clock_enable => sw_1_arr[9][1].ENA
global_clock_enable => sw_1_arr[9][2].ENA
global_clock_enable => sw_1_arr[9][3].ENA
global_clock_enable => sw_1_arr[9][4].ENA
global_clock_enable => sw_1_arr[9][5].ENA
global_clock_enable => sw_1_arr[9][6].ENA
global_clock_enable => sw_1_arr[8][0].ENA
global_clock_enable => sw_1_arr[8][1].ENA
global_clock_enable => sw_1_arr[8][2].ENA
global_clock_enable => sw_1_arr[8][3].ENA
global_clock_enable => sw_1_arr[8][4].ENA
global_clock_enable => sw_1_arr[8][5].ENA
global_clock_enable => sw_1_arr[8][6].ENA
global_clock_enable => sw_1_arr[7][0].ENA
global_clock_enable => sw_1_arr[7][1].ENA
global_clock_enable => sw_1_arr[7][2].ENA
global_clock_enable => sw_1_arr[7][3].ENA
global_clock_enable => sw_1_arr[7][4].ENA
global_clock_enable => sw_1_arr[7][5].ENA
global_clock_enable => sw_1_arr[7][6].ENA
global_clock_enable => sw_1_arr[6][0].ENA
global_clock_enable => sw_1_arr[6][1].ENA
global_clock_enable => sw_1_arr[6][2].ENA
global_clock_enable => sw_1_arr[6][3].ENA
global_clock_enable => sw_1_arr[6][4].ENA
global_clock_enable => sw_1_arr[6][5].ENA
global_clock_enable => sw_1_arr[6][6].ENA
global_clock_enable => sw_1_arr[5][0].ENA
global_clock_enable => sw_1_arr[5][1].ENA
global_clock_enable => sw_1_arr[5][2].ENA
global_clock_enable => sw_1_arr[5][3].ENA
global_clock_enable => sw_1_arr[5][4].ENA
global_clock_enable => sw_1_arr[5][5].ENA
global_clock_enable => sw_1_arr[5][6].ENA
global_clock_enable => sw_1_arr[4][0].ENA
global_clock_enable => sw_1_arr[4][1].ENA
global_clock_enable => sw_1_arr[4][2].ENA
global_clock_enable => sw_1_arr[4][3].ENA
global_clock_enable => sw_1_arr[4][4].ENA
global_clock_enable => sw_1_arr[4][5].ENA
global_clock_enable => sw_1_arr[4][6].ENA
global_clock_enable => sw_1_arr[3][0].ENA
global_clock_enable => sw_1_arr[3][1].ENA
global_clock_enable => sw_1_arr[3][2].ENA
global_clock_enable => sw_1_arr[3][3].ENA
global_clock_enable => sw_1_arr[3][4].ENA
global_clock_enable => sw_1_arr[3][5].ENA
global_clock_enable => sw_1_arr[3][6].ENA
global_clock_enable => sw_1_arr[2][0].ENA
global_clock_enable => sw_1_arr[2][1].ENA
global_clock_enable => sw_1_arr[2][2].ENA
global_clock_enable => sw_1_arr[2][3].ENA
global_clock_enable => sw_1_arr[2][4].ENA
global_clock_enable => sw_1_arr[2][5].ENA
global_clock_enable => sw_1_arr[2][6].ENA
global_clock_enable => sw_1_arr[1][0].ENA
global_clock_enable => sw_1_arr[1][1].ENA
global_clock_enable => sw_1_arr[1][2].ENA
global_clock_enable => sw_1_arr[1][3].ENA
global_clock_enable => sw_1_arr[1][4].ENA
global_clock_enable => sw_1_arr[1][5].ENA
global_clock_enable => sw_1_arr[1][6].ENA
global_clock_enable => sw_1_arr[0][0].ENA
global_clock_enable => sw_1_arr[0][1].ENA
global_clock_enable => sw_1_arr[0][2].ENA
global_clock_enable => sw_1_arr[0][3].ENA
global_clock_enable => sw_1_arr[0][4].ENA
global_clock_enable => sw_1_arr[0][5].ENA
global_clock_enable => sw_1_arr[0][6].ENA
global_clock_enable => sw_0_arr[15][0].ENA
global_clock_enable => sw_0_arr[15][1].ENA
global_clock_enable => sw_0_arr[15][2].ENA
global_clock_enable => sw_0_arr[15][3].ENA
global_clock_enable => sw_0_arr[15][4].ENA
global_clock_enable => sw_0_arr[15][5].ENA
global_clock_enable => sw_0_arr[15][6].ENA
global_clock_enable => sw_0_arr[14][0].ENA
global_clock_enable => sw_0_arr[14][1].ENA
global_clock_enable => sw_0_arr[14][2].ENA
global_clock_enable => sw_0_arr[14][3].ENA
global_clock_enable => sw_0_arr[14][4].ENA
global_clock_enable => sw_0_arr[14][5].ENA
global_clock_enable => sw_0_arr[14][6].ENA
global_clock_enable => sw_0_arr[13][0].ENA
global_clock_enable => sw_0_arr[13][1].ENA
global_clock_enable => sw_0_arr[13][2].ENA
global_clock_enable => sw_0_arr[13][3].ENA
global_clock_enable => sw_0_arr[13][4].ENA
global_clock_enable => sw_0_arr[13][5].ENA
global_clock_enable => sw_0_arr[13][6].ENA
global_clock_enable => sw_0_arr[12][0].ENA
global_clock_enable => sw_0_arr[12][1].ENA
global_clock_enable => sw_0_arr[12][2].ENA
global_clock_enable => sw_0_arr[12][3].ENA
global_clock_enable => sw_0_arr[12][4].ENA
global_clock_enable => sw_0_arr[12][5].ENA
global_clock_enable => sw_0_arr[12][6].ENA
global_clock_enable => sw_0_arr[11][0].ENA
global_clock_enable => sw_0_arr[11][1].ENA
global_clock_enable => sw_0_arr[11][2].ENA
global_clock_enable => sw_0_arr[11][3].ENA
global_clock_enable => sw_0_arr[11][4].ENA
global_clock_enable => sw_0_arr[11][5].ENA
global_clock_enable => sw_0_arr[11][6].ENA
global_clock_enable => sw_0_arr[10][0].ENA
global_clock_enable => sw_0_arr[10][1].ENA
global_clock_enable => sw_0_arr[10][2].ENA
global_clock_enable => sw_0_arr[10][3].ENA
global_clock_enable => sw_0_arr[10][4].ENA
global_clock_enable => sw_0_arr[10][5].ENA
global_clock_enable => sw_0_arr[10][6].ENA
global_clock_enable => sw_0_arr[9][0].ENA
global_clock_enable => sw_0_arr[9][1].ENA
global_clock_enable => sw_0_arr[9][2].ENA
global_clock_enable => sw_0_arr[9][3].ENA
global_clock_enable => sw_0_arr[9][4].ENA
global_clock_enable => sw_0_arr[9][5].ENA
global_clock_enable => sw_0_arr[9][6].ENA
global_clock_enable => sw_0_arr[8][0].ENA
global_clock_enable => sw_0_arr[8][1].ENA
global_clock_enable => sw_0_arr[8][2].ENA
global_clock_enable => sw_0_arr[8][3].ENA
global_clock_enable => sw_0_arr[8][4].ENA
global_clock_enable => sw_0_arr[8][5].ENA
global_clock_enable => sw_0_arr[8][6].ENA
global_clock_enable => sw_0_arr[7][0].ENA
global_clock_enable => sw_0_arr[7][1].ENA
global_clock_enable => sw_0_arr[7][2].ENA
global_clock_enable => sw_0_arr[7][3].ENA
global_clock_enable => sw_0_arr[7][4].ENA
global_clock_enable => sw_0_arr[7][5].ENA
global_clock_enable => sw_0_arr[7][6].ENA
global_clock_enable => sw_0_arr[6][0].ENA
global_clock_enable => sw_0_arr[6][1].ENA
global_clock_enable => sw_0_arr[6][2].ENA
global_clock_enable => sw_0_arr[6][3].ENA
global_clock_enable => sw_0_arr[6][4].ENA
global_clock_enable => sw_0_arr[6][5].ENA
global_clock_enable => sw_0_arr[6][6].ENA
global_clock_enable => sw_0_arr[5][0].ENA
global_clock_enable => sw_0_arr[5][1].ENA
global_clock_enable => sw_0_arr[5][2].ENA
global_clock_enable => sw_0_arr[5][3].ENA
global_clock_enable => sw_0_arr[5][4].ENA
global_clock_enable => sw_0_arr[5][5].ENA
global_clock_enable => sw_0_arr[5][6].ENA
global_clock_enable => sw_0_arr[4][0].ENA
global_clock_enable => sw_0_arr[4][1].ENA
global_clock_enable => sw_0_arr[4][2].ENA
global_clock_enable => sw_0_arr[4][3].ENA
global_clock_enable => sw_0_arr[4][4].ENA
global_clock_enable => sw_0_arr[4][5].ENA
global_clock_enable => sw_0_arr[4][6].ENA
global_clock_enable => sw_0_arr[3][0].ENA
global_clock_enable => sw_0_arr[3][1].ENA
global_clock_enable => sw_0_arr[3][2].ENA
global_clock_enable => sw_0_arr[3][3].ENA
global_clock_enable => sw_0_arr[3][4].ENA
global_clock_enable => sw_0_arr[3][5].ENA
global_clock_enable => sw_0_arr[3][6].ENA
global_clock_enable => sw_0_arr[2][0].ENA
global_clock_enable => sw_0_arr[2][1].ENA
global_clock_enable => sw_0_arr[2][2].ENA
global_clock_enable => sw_0_arr[2][3].ENA
global_clock_enable => sw_0_arr[2][4].ENA
global_clock_enable => sw_0_arr[2][5].ENA
global_clock_enable => sw_0_arr[2][6].ENA
global_clock_enable => sw_0_arr[1][0].ENA
global_clock_enable => sw_0_arr[1][1].ENA
global_clock_enable => sw_0_arr[1][2].ENA
global_clock_enable => sw_0_arr[1][3].ENA
global_clock_enable => sw_0_arr[1][4].ENA
global_clock_enable => sw_0_arr[1][5].ENA
global_clock_enable => sw_0_arr[1][6].ENA
global_clock_enable => sw_0_arr[0][0].ENA
global_clock_enable => sw_0_arr[0][1].ENA
global_clock_enable => sw_0_arr[0][2].ENA
global_clock_enable => sw_0_arr[0][3].ENA
global_clock_enable => sw_0_arr[0][4].ENA
global_clock_enable => sw_0_arr[0][5].ENA
global_clock_enable => sw_0_arr[0][6].ENA
sw_0_in[0] => sw_0_arr[0][0].DATAIN
sw_0_in[1] => sw_0_arr[0][1].DATAIN
sw_0_in[2] => sw_0_arr[0][2].DATAIN
sw_0_in[3] => sw_0_arr[0][3].DATAIN
sw_0_in[4] => sw_0_arr[0][4].DATAIN
sw_0_in[5] => sw_0_arr[0][5].DATAIN
sw_0_in[6] => sw_0_arr[0][6].DATAIN
sw_1_in[0] => sw_1_arr[0][0].DATAIN
sw_1_in[1] => sw_1_arr[0][1].DATAIN
sw_1_in[2] => sw_1_arr[0][2].DATAIN
sw_1_in[3] => sw_1_arr[0][3].DATAIN
sw_1_in[4] => sw_1_arr[0][4].DATAIN
sw_1_in[5] => sw_1_arr[0][5].DATAIN
sw_1_in[6] => sw_1_arr[0][6].DATAIN
sw_2_in[0] => sw_2_arr[0][0].DATAIN
sw_2_in[1] => sw_2_arr[0][1].DATAIN
sw_2_in[2] => sw_2_arr[0][2].DATAIN
sw_2_in[3] => sw_2_arr[0][3].DATAIN
sw_2_in[4] => sw_2_arr[0][4].DATAIN
sw_2_in[5] => sw_2_arr[0][5].DATAIN
sw_2_in[6] => sw_2_arr[0][6].DATAIN
sw_3_in[0] => sw_3_arr[0][0].DATAIN
sw_3_in[1] => sw_3_arr[0][1].DATAIN
sw_3_in[2] => sw_3_arr[0][2].DATAIN
sw_3_in[3] => sw_3_arr[0][3].DATAIN
sw_3_in[4] => sw_3_arr[0][4].DATAIN
sw_3_in[5] => sw_3_arr[0][5].DATAIN
sw_3_in[6] => sw_3_arr[0][6].DATAIN
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[0] => Mux20.IN1
ram_sel[0] => Mux21.IN1
ram_sel[0] => Mux22.IN1
ram_sel[0] => Mux23.IN1
ram_sel[0] => Mux24.IN1
ram_sel[0] => Mux25.IN1
ram_sel[0] => Mux26.IN1
ram_sel[0] => Mux27.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
ram_sel[1] => Mux20.IN0
ram_sel[1] => Mux21.IN0
ram_sel[1] => Mux22.IN0
ram_sel[1] => Mux23.IN0
ram_sel[1] => Mux24.IN0
ram_sel[1] => Mux25.IN0
ram_sel[1] => Mux26.IN0
ram_sel[1] => Mux27.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_cxb_data_fft_130:\gen_write_sw:0:ram_cxb_wr_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[7][8].CLK
clk => ram_in_reg[7][9].CLK
clk => ram_in_reg[7][10].CLK
clk => ram_in_reg[7][11].CLK
clk => ram_in_reg[7][12].CLK
clk => ram_in_reg[7][13].CLK
clk => ram_in_reg[7][14].CLK
clk => ram_in_reg[7][15].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[6][8].CLK
clk => ram_in_reg[6][9].CLK
clk => ram_in_reg[6][10].CLK
clk => ram_in_reg[6][11].CLK
clk => ram_in_reg[6][12].CLK
clk => ram_in_reg[6][13].CLK
clk => ram_in_reg[6][14].CLK
clk => ram_in_reg[6][15].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[5][8].CLK
clk => ram_in_reg[5][9].CLK
clk => ram_in_reg[5][10].CLK
clk => ram_in_reg[5][11].CLK
clk => ram_in_reg[5][12].CLK
clk => ram_in_reg[5][13].CLK
clk => ram_in_reg[5][14].CLK
clk => ram_in_reg[5][15].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[4][8].CLK
clk => ram_in_reg[4][9].CLK
clk => ram_in_reg[4][10].CLK
clk => ram_in_reg[4][11].CLK
clk => ram_in_reg[4][12].CLK
clk => ram_in_reg[4][13].CLK
clk => ram_in_reg[4][14].CLK
clk => ram_in_reg[4][15].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[3][8].CLK
clk => ram_in_reg[3][9].CLK
clk => ram_in_reg[3][10].CLK
clk => ram_in_reg[3][11].CLK
clk => ram_in_reg[3][12].CLK
clk => ram_in_reg[3][13].CLK
clk => ram_in_reg[3][14].CLK
clk => ram_in_reg[3][15].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[2][8].CLK
clk => ram_in_reg[2][9].CLK
clk => ram_in_reg[2][10].CLK
clk => ram_in_reg[2][11].CLK
clk => ram_in_reg[2][12].CLK
clk => ram_in_reg[2][13].CLK
clk => ram_in_reg[2][14].CLK
clk => ram_in_reg[2][15].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[1][8].CLK
clk => ram_in_reg[1][9].CLK
clk => ram_in_reg[1][10].CLK
clk => ram_in_reg[1][11].CLK
clk => ram_in_reg[1][12].CLK
clk => ram_in_reg[1][13].CLK
clk => ram_in_reg[1][14].CLK
clk => ram_in_reg[1][15].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
clk => ram_in_reg[0][8].CLK
clk => ram_in_reg[0][9].CLK
clk => ram_in_reg[0][10].CLK
clk => ram_in_reg[0][11].CLK
clk => ram_in_reg[0][12].CLK
clk => ram_in_reg[0][13].CLK
clk => ram_in_reg[0][14].CLK
clk => ram_in_reg[0][15].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[7][8].ENA
global_clock_enable => ram_in_reg[7][9].ENA
global_clock_enable => ram_in_reg[7][10].ENA
global_clock_enable => ram_in_reg[7][11].ENA
global_clock_enable => ram_in_reg[7][12].ENA
global_clock_enable => ram_in_reg[7][13].ENA
global_clock_enable => ram_in_reg[7][14].ENA
global_clock_enable => ram_in_reg[7][15].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[6][8].ENA
global_clock_enable => ram_in_reg[6][9].ENA
global_clock_enable => ram_in_reg[6][10].ENA
global_clock_enable => ram_in_reg[6][11].ENA
global_clock_enable => ram_in_reg[6][12].ENA
global_clock_enable => ram_in_reg[6][13].ENA
global_clock_enable => ram_in_reg[6][14].ENA
global_clock_enable => ram_in_reg[6][15].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[5][8].ENA
global_clock_enable => ram_in_reg[5][9].ENA
global_clock_enable => ram_in_reg[5][10].ENA
global_clock_enable => ram_in_reg[5][11].ENA
global_clock_enable => ram_in_reg[5][12].ENA
global_clock_enable => ram_in_reg[5][13].ENA
global_clock_enable => ram_in_reg[5][14].ENA
global_clock_enable => ram_in_reg[5][15].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[4][8].ENA
global_clock_enable => ram_in_reg[4][9].ENA
global_clock_enable => ram_in_reg[4][10].ENA
global_clock_enable => ram_in_reg[4][11].ENA
global_clock_enable => ram_in_reg[4][12].ENA
global_clock_enable => ram_in_reg[4][13].ENA
global_clock_enable => ram_in_reg[4][14].ENA
global_clock_enable => ram_in_reg[4][15].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[3][8].ENA
global_clock_enable => ram_in_reg[3][9].ENA
global_clock_enable => ram_in_reg[3][10].ENA
global_clock_enable => ram_in_reg[3][11].ENA
global_clock_enable => ram_in_reg[3][12].ENA
global_clock_enable => ram_in_reg[3][13].ENA
global_clock_enable => ram_in_reg[3][14].ENA
global_clock_enable => ram_in_reg[3][15].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[2][8].ENA
global_clock_enable => ram_in_reg[2][9].ENA
global_clock_enable => ram_in_reg[2][10].ENA
global_clock_enable => ram_in_reg[2][11].ENA
global_clock_enable => ram_in_reg[2][12].ENA
global_clock_enable => ram_in_reg[2][13].ENA
global_clock_enable => ram_in_reg[2][14].ENA
global_clock_enable => ram_in_reg[2][15].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[1][8].ENA
global_clock_enable => ram_in_reg[1][9].ENA
global_clock_enable => ram_in_reg[1][10].ENA
global_clock_enable => ram_in_reg[1][11].ENA
global_clock_enable => ram_in_reg[1][12].ENA
global_clock_enable => ram_in_reg[1][13].ENA
global_clock_enable => ram_in_reg[1][14].ENA
global_clock_enable => ram_in_reg[1][15].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
global_clock_enable => ram_in_reg[0][8].ENA
global_clock_enable => ram_in_reg[0][9].ENA
global_clock_enable => ram_in_reg[0][10].ENA
global_clock_enable => ram_in_reg[0][11].ENA
global_clock_enable => ram_in_reg[0][12].ENA
global_clock_enable => ram_in_reg[0][13].ENA
global_clock_enable => ram_in_reg[0][14].ENA
global_clock_enable => ram_in_reg[0][15].ENA
sw_0_in[0] => Mux79.IN0
sw_0_in[0] => Mux95.IN0
sw_0_in[0] => Mux111.IN0
sw_0_in[0] => Mux127.IN0
sw_0_in[1] => Mux78.IN0
sw_0_in[1] => Mux94.IN0
sw_0_in[1] => Mux110.IN0
sw_0_in[1] => Mux126.IN0
sw_0_in[2] => Mux77.IN0
sw_0_in[2] => Mux93.IN0
sw_0_in[2] => Mux109.IN0
sw_0_in[2] => Mux125.IN0
sw_0_in[3] => Mux76.IN0
sw_0_in[3] => Mux92.IN0
sw_0_in[3] => Mux108.IN0
sw_0_in[3] => Mux124.IN0
sw_0_in[4] => Mux75.IN0
sw_0_in[4] => Mux91.IN0
sw_0_in[4] => Mux107.IN0
sw_0_in[4] => Mux123.IN0
sw_0_in[5] => Mux74.IN0
sw_0_in[5] => Mux90.IN0
sw_0_in[5] => Mux106.IN0
sw_0_in[5] => Mux122.IN0
sw_0_in[6] => Mux73.IN0
sw_0_in[6] => Mux89.IN0
sw_0_in[6] => Mux105.IN0
sw_0_in[6] => Mux121.IN0
sw_0_in[7] => Mux72.IN0
sw_0_in[7] => Mux88.IN0
sw_0_in[7] => Mux104.IN0
sw_0_in[7] => Mux120.IN0
sw_0_in[8] => Mux71.IN0
sw_0_in[8] => Mux87.IN0
sw_0_in[8] => Mux103.IN0
sw_0_in[8] => Mux119.IN0
sw_0_in[9] => Mux70.IN0
sw_0_in[9] => Mux86.IN0
sw_0_in[9] => Mux102.IN0
sw_0_in[9] => Mux118.IN0
sw_0_in[10] => Mux69.IN0
sw_0_in[10] => Mux85.IN0
sw_0_in[10] => Mux101.IN0
sw_0_in[10] => Mux117.IN0
sw_0_in[11] => Mux68.IN0
sw_0_in[11] => Mux84.IN0
sw_0_in[11] => Mux100.IN0
sw_0_in[11] => Mux116.IN0
sw_0_in[12] => Mux67.IN0
sw_0_in[12] => Mux83.IN0
sw_0_in[12] => Mux99.IN0
sw_0_in[12] => Mux115.IN0
sw_0_in[13] => Mux66.IN0
sw_0_in[13] => Mux82.IN0
sw_0_in[13] => Mux98.IN0
sw_0_in[13] => Mux114.IN0
sw_0_in[14] => Mux65.IN0
sw_0_in[14] => Mux81.IN0
sw_0_in[14] => Mux97.IN0
sw_0_in[14] => Mux113.IN0
sw_0_in[15] => Mux64.IN0
sw_0_in[15] => Mux80.IN0
sw_0_in[15] => Mux96.IN0
sw_0_in[15] => Mux112.IN0
sw_0_in[16] => Mux15.IN0
sw_0_in[16] => Mux31.IN0
sw_0_in[16] => Mux47.IN0
sw_0_in[16] => Mux63.IN0
sw_0_in[17] => Mux14.IN0
sw_0_in[17] => Mux30.IN0
sw_0_in[17] => Mux46.IN0
sw_0_in[17] => Mux62.IN0
sw_0_in[18] => Mux13.IN0
sw_0_in[18] => Mux29.IN0
sw_0_in[18] => Mux45.IN0
sw_0_in[18] => Mux61.IN0
sw_0_in[19] => Mux12.IN0
sw_0_in[19] => Mux28.IN0
sw_0_in[19] => Mux44.IN0
sw_0_in[19] => Mux60.IN0
sw_0_in[20] => Mux11.IN0
sw_0_in[20] => Mux27.IN0
sw_0_in[20] => Mux43.IN0
sw_0_in[20] => Mux59.IN0
sw_0_in[21] => Mux10.IN0
sw_0_in[21] => Mux26.IN0
sw_0_in[21] => Mux42.IN0
sw_0_in[21] => Mux58.IN0
sw_0_in[22] => Mux9.IN0
sw_0_in[22] => Mux25.IN0
sw_0_in[22] => Mux41.IN0
sw_0_in[22] => Mux57.IN0
sw_0_in[23] => Mux8.IN0
sw_0_in[23] => Mux24.IN0
sw_0_in[23] => Mux40.IN0
sw_0_in[23] => Mux56.IN0
sw_0_in[24] => Mux7.IN0
sw_0_in[24] => Mux23.IN0
sw_0_in[24] => Mux39.IN0
sw_0_in[24] => Mux55.IN0
sw_0_in[25] => Mux6.IN0
sw_0_in[25] => Mux22.IN0
sw_0_in[25] => Mux38.IN0
sw_0_in[25] => Mux54.IN0
sw_0_in[26] => Mux5.IN0
sw_0_in[26] => Mux21.IN0
sw_0_in[26] => Mux37.IN0
sw_0_in[26] => Mux53.IN0
sw_0_in[27] => Mux4.IN0
sw_0_in[27] => Mux20.IN0
sw_0_in[27] => Mux36.IN0
sw_0_in[27] => Mux52.IN0
sw_0_in[28] => Mux3.IN0
sw_0_in[28] => Mux19.IN0
sw_0_in[28] => Mux35.IN0
sw_0_in[28] => Mux51.IN0
sw_0_in[29] => Mux2.IN0
sw_0_in[29] => Mux18.IN0
sw_0_in[29] => Mux34.IN0
sw_0_in[29] => Mux50.IN0
sw_0_in[30] => Mux1.IN0
sw_0_in[30] => Mux17.IN0
sw_0_in[30] => Mux33.IN0
sw_0_in[30] => Mux49.IN0
sw_0_in[31] => Mux0.IN0
sw_0_in[31] => Mux16.IN0
sw_0_in[31] => Mux32.IN0
sw_0_in[31] => Mux48.IN0
sw_1_in[0] => Mux79.IN1
sw_1_in[0] => Mux95.IN1
sw_1_in[0] => Mux111.IN1
sw_1_in[0] => Mux127.IN1
sw_1_in[1] => Mux78.IN1
sw_1_in[1] => Mux94.IN1
sw_1_in[1] => Mux110.IN1
sw_1_in[1] => Mux126.IN1
sw_1_in[2] => Mux77.IN1
sw_1_in[2] => Mux93.IN1
sw_1_in[2] => Mux109.IN1
sw_1_in[2] => Mux125.IN1
sw_1_in[3] => Mux76.IN1
sw_1_in[3] => Mux92.IN1
sw_1_in[3] => Mux108.IN1
sw_1_in[3] => Mux124.IN1
sw_1_in[4] => Mux75.IN1
sw_1_in[4] => Mux91.IN1
sw_1_in[4] => Mux107.IN1
sw_1_in[4] => Mux123.IN1
sw_1_in[5] => Mux74.IN1
sw_1_in[5] => Mux90.IN1
sw_1_in[5] => Mux106.IN1
sw_1_in[5] => Mux122.IN1
sw_1_in[6] => Mux73.IN1
sw_1_in[6] => Mux89.IN1
sw_1_in[6] => Mux105.IN1
sw_1_in[6] => Mux121.IN1
sw_1_in[7] => Mux72.IN1
sw_1_in[7] => Mux88.IN1
sw_1_in[7] => Mux104.IN1
sw_1_in[7] => Mux120.IN1
sw_1_in[8] => Mux71.IN1
sw_1_in[8] => Mux87.IN1
sw_1_in[8] => Mux103.IN1
sw_1_in[8] => Mux119.IN1
sw_1_in[9] => Mux70.IN1
sw_1_in[9] => Mux86.IN1
sw_1_in[9] => Mux102.IN1
sw_1_in[9] => Mux118.IN1
sw_1_in[10] => Mux69.IN1
sw_1_in[10] => Mux85.IN1
sw_1_in[10] => Mux101.IN1
sw_1_in[10] => Mux117.IN1
sw_1_in[11] => Mux68.IN1
sw_1_in[11] => Mux84.IN1
sw_1_in[11] => Mux100.IN1
sw_1_in[11] => Mux116.IN1
sw_1_in[12] => Mux67.IN1
sw_1_in[12] => Mux83.IN1
sw_1_in[12] => Mux99.IN1
sw_1_in[12] => Mux115.IN1
sw_1_in[13] => Mux66.IN1
sw_1_in[13] => Mux82.IN1
sw_1_in[13] => Mux98.IN1
sw_1_in[13] => Mux114.IN1
sw_1_in[14] => Mux65.IN1
sw_1_in[14] => Mux81.IN1
sw_1_in[14] => Mux97.IN1
sw_1_in[14] => Mux113.IN1
sw_1_in[15] => Mux64.IN1
sw_1_in[15] => Mux80.IN1
sw_1_in[15] => Mux96.IN1
sw_1_in[15] => Mux112.IN1
sw_1_in[16] => Mux15.IN1
sw_1_in[16] => Mux31.IN1
sw_1_in[16] => Mux47.IN1
sw_1_in[16] => Mux63.IN1
sw_1_in[17] => Mux14.IN1
sw_1_in[17] => Mux30.IN1
sw_1_in[17] => Mux46.IN1
sw_1_in[17] => Mux62.IN1
sw_1_in[18] => Mux13.IN1
sw_1_in[18] => Mux29.IN1
sw_1_in[18] => Mux45.IN1
sw_1_in[18] => Mux61.IN1
sw_1_in[19] => Mux12.IN1
sw_1_in[19] => Mux28.IN1
sw_1_in[19] => Mux44.IN1
sw_1_in[19] => Mux60.IN1
sw_1_in[20] => Mux11.IN1
sw_1_in[20] => Mux27.IN1
sw_1_in[20] => Mux43.IN1
sw_1_in[20] => Mux59.IN1
sw_1_in[21] => Mux10.IN1
sw_1_in[21] => Mux26.IN1
sw_1_in[21] => Mux42.IN1
sw_1_in[21] => Mux58.IN1
sw_1_in[22] => Mux9.IN1
sw_1_in[22] => Mux25.IN1
sw_1_in[22] => Mux41.IN1
sw_1_in[22] => Mux57.IN1
sw_1_in[23] => Mux8.IN1
sw_1_in[23] => Mux24.IN1
sw_1_in[23] => Mux40.IN1
sw_1_in[23] => Mux56.IN1
sw_1_in[24] => Mux7.IN1
sw_1_in[24] => Mux23.IN1
sw_1_in[24] => Mux39.IN1
sw_1_in[24] => Mux55.IN1
sw_1_in[25] => Mux6.IN1
sw_1_in[25] => Mux22.IN1
sw_1_in[25] => Mux38.IN1
sw_1_in[25] => Mux54.IN1
sw_1_in[26] => Mux5.IN1
sw_1_in[26] => Mux21.IN1
sw_1_in[26] => Mux37.IN1
sw_1_in[26] => Mux53.IN1
sw_1_in[27] => Mux4.IN1
sw_1_in[27] => Mux20.IN1
sw_1_in[27] => Mux36.IN1
sw_1_in[27] => Mux52.IN1
sw_1_in[28] => Mux3.IN1
sw_1_in[28] => Mux19.IN1
sw_1_in[28] => Mux35.IN1
sw_1_in[28] => Mux51.IN1
sw_1_in[29] => Mux2.IN1
sw_1_in[29] => Mux18.IN1
sw_1_in[29] => Mux34.IN1
sw_1_in[29] => Mux50.IN1
sw_1_in[30] => Mux1.IN1
sw_1_in[30] => Mux17.IN1
sw_1_in[30] => Mux33.IN1
sw_1_in[30] => Mux49.IN1
sw_1_in[31] => Mux0.IN1
sw_1_in[31] => Mux16.IN1
sw_1_in[31] => Mux32.IN1
sw_1_in[31] => Mux48.IN1
sw_2_in[0] => Mux79.IN2
sw_2_in[0] => Mux95.IN2
sw_2_in[0] => Mux111.IN2
sw_2_in[0] => Mux127.IN2
sw_2_in[1] => Mux78.IN2
sw_2_in[1] => Mux94.IN2
sw_2_in[1] => Mux110.IN2
sw_2_in[1] => Mux126.IN2
sw_2_in[2] => Mux77.IN2
sw_2_in[2] => Mux93.IN2
sw_2_in[2] => Mux109.IN2
sw_2_in[2] => Mux125.IN2
sw_2_in[3] => Mux76.IN2
sw_2_in[3] => Mux92.IN2
sw_2_in[3] => Mux108.IN2
sw_2_in[3] => Mux124.IN2
sw_2_in[4] => Mux75.IN2
sw_2_in[4] => Mux91.IN2
sw_2_in[4] => Mux107.IN2
sw_2_in[4] => Mux123.IN2
sw_2_in[5] => Mux74.IN2
sw_2_in[5] => Mux90.IN2
sw_2_in[5] => Mux106.IN2
sw_2_in[5] => Mux122.IN2
sw_2_in[6] => Mux73.IN2
sw_2_in[6] => Mux89.IN2
sw_2_in[6] => Mux105.IN2
sw_2_in[6] => Mux121.IN2
sw_2_in[7] => Mux72.IN2
sw_2_in[7] => Mux88.IN2
sw_2_in[7] => Mux104.IN2
sw_2_in[7] => Mux120.IN2
sw_2_in[8] => Mux71.IN2
sw_2_in[8] => Mux87.IN2
sw_2_in[8] => Mux103.IN2
sw_2_in[8] => Mux119.IN2
sw_2_in[9] => Mux70.IN2
sw_2_in[9] => Mux86.IN2
sw_2_in[9] => Mux102.IN2
sw_2_in[9] => Mux118.IN2
sw_2_in[10] => Mux69.IN2
sw_2_in[10] => Mux85.IN2
sw_2_in[10] => Mux101.IN2
sw_2_in[10] => Mux117.IN2
sw_2_in[11] => Mux68.IN2
sw_2_in[11] => Mux84.IN2
sw_2_in[11] => Mux100.IN2
sw_2_in[11] => Mux116.IN2
sw_2_in[12] => Mux67.IN2
sw_2_in[12] => Mux83.IN2
sw_2_in[12] => Mux99.IN2
sw_2_in[12] => Mux115.IN2
sw_2_in[13] => Mux66.IN2
sw_2_in[13] => Mux82.IN2
sw_2_in[13] => Mux98.IN2
sw_2_in[13] => Mux114.IN2
sw_2_in[14] => Mux65.IN2
sw_2_in[14] => Mux81.IN2
sw_2_in[14] => Mux97.IN2
sw_2_in[14] => Mux113.IN2
sw_2_in[15] => Mux64.IN2
sw_2_in[15] => Mux80.IN2
sw_2_in[15] => Mux96.IN2
sw_2_in[15] => Mux112.IN2
sw_2_in[16] => Mux15.IN2
sw_2_in[16] => Mux31.IN2
sw_2_in[16] => Mux47.IN2
sw_2_in[16] => Mux63.IN2
sw_2_in[17] => Mux14.IN2
sw_2_in[17] => Mux30.IN2
sw_2_in[17] => Mux46.IN2
sw_2_in[17] => Mux62.IN2
sw_2_in[18] => Mux13.IN2
sw_2_in[18] => Mux29.IN2
sw_2_in[18] => Mux45.IN2
sw_2_in[18] => Mux61.IN2
sw_2_in[19] => Mux12.IN2
sw_2_in[19] => Mux28.IN2
sw_2_in[19] => Mux44.IN2
sw_2_in[19] => Mux60.IN2
sw_2_in[20] => Mux11.IN2
sw_2_in[20] => Mux27.IN2
sw_2_in[20] => Mux43.IN2
sw_2_in[20] => Mux59.IN2
sw_2_in[21] => Mux10.IN2
sw_2_in[21] => Mux26.IN2
sw_2_in[21] => Mux42.IN2
sw_2_in[21] => Mux58.IN2
sw_2_in[22] => Mux9.IN2
sw_2_in[22] => Mux25.IN2
sw_2_in[22] => Mux41.IN2
sw_2_in[22] => Mux57.IN2
sw_2_in[23] => Mux8.IN2
sw_2_in[23] => Mux24.IN2
sw_2_in[23] => Mux40.IN2
sw_2_in[23] => Mux56.IN2
sw_2_in[24] => Mux7.IN2
sw_2_in[24] => Mux23.IN2
sw_2_in[24] => Mux39.IN2
sw_2_in[24] => Mux55.IN2
sw_2_in[25] => Mux6.IN2
sw_2_in[25] => Mux22.IN2
sw_2_in[25] => Mux38.IN2
sw_2_in[25] => Mux54.IN2
sw_2_in[26] => Mux5.IN2
sw_2_in[26] => Mux21.IN2
sw_2_in[26] => Mux37.IN2
sw_2_in[26] => Mux53.IN2
sw_2_in[27] => Mux4.IN2
sw_2_in[27] => Mux20.IN2
sw_2_in[27] => Mux36.IN2
sw_2_in[27] => Mux52.IN2
sw_2_in[28] => Mux3.IN2
sw_2_in[28] => Mux19.IN2
sw_2_in[28] => Mux35.IN2
sw_2_in[28] => Mux51.IN2
sw_2_in[29] => Mux2.IN2
sw_2_in[29] => Mux18.IN2
sw_2_in[29] => Mux34.IN2
sw_2_in[29] => Mux50.IN2
sw_2_in[30] => Mux1.IN2
sw_2_in[30] => Mux17.IN2
sw_2_in[30] => Mux33.IN2
sw_2_in[30] => Mux49.IN2
sw_2_in[31] => Mux0.IN2
sw_2_in[31] => Mux16.IN2
sw_2_in[31] => Mux32.IN2
sw_2_in[31] => Mux48.IN2
sw_3_in[0] => Mux79.IN3
sw_3_in[0] => Mux95.IN3
sw_3_in[0] => Mux111.IN3
sw_3_in[0] => Mux127.IN3
sw_3_in[1] => Mux78.IN3
sw_3_in[1] => Mux94.IN3
sw_3_in[1] => Mux110.IN3
sw_3_in[1] => Mux126.IN3
sw_3_in[2] => Mux77.IN3
sw_3_in[2] => Mux93.IN3
sw_3_in[2] => Mux109.IN3
sw_3_in[2] => Mux125.IN3
sw_3_in[3] => Mux76.IN3
sw_3_in[3] => Mux92.IN3
sw_3_in[3] => Mux108.IN3
sw_3_in[3] => Mux124.IN3
sw_3_in[4] => Mux75.IN3
sw_3_in[4] => Mux91.IN3
sw_3_in[4] => Mux107.IN3
sw_3_in[4] => Mux123.IN3
sw_3_in[5] => Mux74.IN3
sw_3_in[5] => Mux90.IN3
sw_3_in[5] => Mux106.IN3
sw_3_in[5] => Mux122.IN3
sw_3_in[6] => Mux73.IN3
sw_3_in[6] => Mux89.IN3
sw_3_in[6] => Mux105.IN3
sw_3_in[6] => Mux121.IN3
sw_3_in[7] => Mux72.IN3
sw_3_in[7] => Mux88.IN3
sw_3_in[7] => Mux104.IN3
sw_3_in[7] => Mux120.IN3
sw_3_in[8] => Mux71.IN3
sw_3_in[8] => Mux87.IN3
sw_3_in[8] => Mux103.IN3
sw_3_in[8] => Mux119.IN3
sw_3_in[9] => Mux70.IN3
sw_3_in[9] => Mux86.IN3
sw_3_in[9] => Mux102.IN3
sw_3_in[9] => Mux118.IN3
sw_3_in[10] => Mux69.IN3
sw_3_in[10] => Mux85.IN3
sw_3_in[10] => Mux101.IN3
sw_3_in[10] => Mux117.IN3
sw_3_in[11] => Mux68.IN3
sw_3_in[11] => Mux84.IN3
sw_3_in[11] => Mux100.IN3
sw_3_in[11] => Mux116.IN3
sw_3_in[12] => Mux67.IN3
sw_3_in[12] => Mux83.IN3
sw_3_in[12] => Mux99.IN3
sw_3_in[12] => Mux115.IN3
sw_3_in[13] => Mux66.IN3
sw_3_in[13] => Mux82.IN3
sw_3_in[13] => Mux98.IN3
sw_3_in[13] => Mux114.IN3
sw_3_in[14] => Mux65.IN3
sw_3_in[14] => Mux81.IN3
sw_3_in[14] => Mux97.IN3
sw_3_in[14] => Mux113.IN3
sw_3_in[15] => Mux64.IN3
sw_3_in[15] => Mux80.IN3
sw_3_in[15] => Mux96.IN3
sw_3_in[15] => Mux112.IN3
sw_3_in[16] => Mux15.IN3
sw_3_in[16] => Mux31.IN3
sw_3_in[16] => Mux47.IN3
sw_3_in[16] => Mux63.IN3
sw_3_in[17] => Mux14.IN3
sw_3_in[17] => Mux30.IN3
sw_3_in[17] => Mux46.IN3
sw_3_in[17] => Mux62.IN3
sw_3_in[18] => Mux13.IN3
sw_3_in[18] => Mux29.IN3
sw_3_in[18] => Mux45.IN3
sw_3_in[18] => Mux61.IN3
sw_3_in[19] => Mux12.IN3
sw_3_in[19] => Mux28.IN3
sw_3_in[19] => Mux44.IN3
sw_3_in[19] => Mux60.IN3
sw_3_in[20] => Mux11.IN3
sw_3_in[20] => Mux27.IN3
sw_3_in[20] => Mux43.IN3
sw_3_in[20] => Mux59.IN3
sw_3_in[21] => Mux10.IN3
sw_3_in[21] => Mux26.IN3
sw_3_in[21] => Mux42.IN3
sw_3_in[21] => Mux58.IN3
sw_3_in[22] => Mux9.IN3
sw_3_in[22] => Mux25.IN3
sw_3_in[22] => Mux41.IN3
sw_3_in[22] => Mux57.IN3
sw_3_in[23] => Mux8.IN3
sw_3_in[23] => Mux24.IN3
sw_3_in[23] => Mux40.IN3
sw_3_in[23] => Mux56.IN3
sw_3_in[24] => Mux7.IN3
sw_3_in[24] => Mux23.IN3
sw_3_in[24] => Mux39.IN3
sw_3_in[24] => Mux55.IN3
sw_3_in[25] => Mux6.IN3
sw_3_in[25] => Mux22.IN3
sw_3_in[25] => Mux38.IN3
sw_3_in[25] => Mux54.IN3
sw_3_in[26] => Mux5.IN3
sw_3_in[26] => Mux21.IN3
sw_3_in[26] => Mux37.IN3
sw_3_in[26] => Mux53.IN3
sw_3_in[27] => Mux4.IN3
sw_3_in[27] => Mux20.IN3
sw_3_in[27] => Mux36.IN3
sw_3_in[27] => Mux52.IN3
sw_3_in[28] => Mux3.IN3
sw_3_in[28] => Mux19.IN3
sw_3_in[28] => Mux35.IN3
sw_3_in[28] => Mux51.IN3
sw_3_in[29] => Mux2.IN3
sw_3_in[29] => Mux18.IN3
sw_3_in[29] => Mux34.IN3
sw_3_in[29] => Mux50.IN3
sw_3_in[30] => Mux1.IN3
sw_3_in[30] => Mux17.IN3
sw_3_in[30] => Mux33.IN3
sw_3_in[30] => Mux49.IN3
sw_3_in[31] => Mux0.IN3
sw_3_in[31] => Mux16.IN3
sw_3_in[31] => Mux32.IN3
sw_3_in[31] => Mux48.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[0] => Mux64.IN5
ram_sel[0] => Mux65.IN5
ram_sel[0] => Mux66.IN5
ram_sel[0] => Mux67.IN5
ram_sel[0] => Mux68.IN5
ram_sel[0] => Mux69.IN5
ram_sel[0] => Mux70.IN5
ram_sel[0] => Mux71.IN5
ram_sel[0] => Mux72.IN5
ram_sel[0] => Mux73.IN5
ram_sel[0] => Mux74.IN5
ram_sel[0] => Mux75.IN5
ram_sel[0] => Mux76.IN5
ram_sel[0] => Mux77.IN5
ram_sel[0] => Mux78.IN5
ram_sel[0] => Mux79.IN5
ram_sel[0] => Mux80.IN5
ram_sel[0] => Mux81.IN5
ram_sel[0] => Mux82.IN5
ram_sel[0] => Mux83.IN5
ram_sel[0] => Mux84.IN5
ram_sel[0] => Mux85.IN5
ram_sel[0] => Mux86.IN5
ram_sel[0] => Mux87.IN5
ram_sel[0] => Mux88.IN5
ram_sel[0] => Mux89.IN5
ram_sel[0] => Mux90.IN5
ram_sel[0] => Mux91.IN5
ram_sel[0] => Mux92.IN5
ram_sel[0] => Mux93.IN5
ram_sel[0] => Mux94.IN5
ram_sel[0] => Mux95.IN5
ram_sel[0] => Mux96.IN5
ram_sel[0] => Mux97.IN5
ram_sel[0] => Mux98.IN5
ram_sel[0] => Mux99.IN5
ram_sel[0] => Mux100.IN5
ram_sel[0] => Mux101.IN5
ram_sel[0] => Mux102.IN5
ram_sel[0] => Mux103.IN5
ram_sel[0] => Mux104.IN5
ram_sel[0] => Mux105.IN5
ram_sel[0] => Mux106.IN5
ram_sel[0] => Mux107.IN5
ram_sel[0] => Mux108.IN5
ram_sel[0] => Mux109.IN5
ram_sel[0] => Mux110.IN5
ram_sel[0] => Mux111.IN5
ram_sel[0] => Mux112.IN5
ram_sel[0] => Mux113.IN5
ram_sel[0] => Mux114.IN5
ram_sel[0] => Mux115.IN5
ram_sel[0] => Mux116.IN5
ram_sel[0] => Mux117.IN5
ram_sel[0] => Mux118.IN5
ram_sel[0] => Mux119.IN5
ram_sel[0] => Mux120.IN5
ram_sel[0] => Mux121.IN5
ram_sel[0] => Mux122.IN5
ram_sel[0] => Mux123.IN5
ram_sel[0] => Mux124.IN5
ram_sel[0] => Mux125.IN5
ram_sel[0] => Mux126.IN5
ram_sel[0] => Mux127.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
ram_sel[1] => Mux64.IN4
ram_sel[1] => Mux65.IN4
ram_sel[1] => Mux66.IN4
ram_sel[1] => Mux67.IN4
ram_sel[1] => Mux68.IN4
ram_sel[1] => Mux69.IN4
ram_sel[1] => Mux70.IN4
ram_sel[1] => Mux71.IN4
ram_sel[1] => Mux72.IN4
ram_sel[1] => Mux73.IN4
ram_sel[1] => Mux74.IN4
ram_sel[1] => Mux75.IN4
ram_sel[1] => Mux76.IN4
ram_sel[1] => Mux77.IN4
ram_sel[1] => Mux78.IN4
ram_sel[1] => Mux79.IN4
ram_sel[1] => Mux80.IN4
ram_sel[1] => Mux81.IN4
ram_sel[1] => Mux82.IN4
ram_sel[1] => Mux83.IN4
ram_sel[1] => Mux84.IN4
ram_sel[1] => Mux85.IN4
ram_sel[1] => Mux86.IN4
ram_sel[1] => Mux87.IN4
ram_sel[1] => Mux88.IN4
ram_sel[1] => Mux89.IN4
ram_sel[1] => Mux90.IN4
ram_sel[1] => Mux91.IN4
ram_sel[1] => Mux92.IN4
ram_sel[1] => Mux93.IN4
ram_sel[1] => Mux94.IN4
ram_sel[1] => Mux95.IN4
ram_sel[1] => Mux96.IN4
ram_sel[1] => Mux97.IN4
ram_sel[1] => Mux98.IN4
ram_sel[1] => Mux99.IN4
ram_sel[1] => Mux100.IN4
ram_sel[1] => Mux101.IN4
ram_sel[1] => Mux102.IN4
ram_sel[1] => Mux103.IN4
ram_sel[1] => Mux104.IN4
ram_sel[1] => Mux105.IN4
ram_sel[1] => Mux106.IN4
ram_sel[1] => Mux107.IN4
ram_sel[1] => Mux108.IN4
ram_sel[1] => Mux109.IN4
ram_sel[1] => Mux110.IN4
ram_sel[1] => Mux111.IN4
ram_sel[1] => Mux112.IN4
ram_sel[1] => Mux113.IN4
ram_sel[1] => Mux114.IN4
ram_sel[1] => Mux115.IN4
ram_sel[1] => Mux116.IN4
ram_sel[1] => Mux117.IN4
ram_sel[1] => Mux118.IN4
ram_sel[1] => Mux119.IN4
ram_sel[1] => Mux120.IN4
ram_sel[1] => Mux121.IN4
ram_sel[1] => Mux122.IN4
ram_sel[1] => Mux123.IN4
ram_sel[1] => Mux124.IN4
ram_sel[1] => Mux125.IN4
ram_sel[1] => Mux126.IN4
ram_sel[1] => Mux127.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[16] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[17] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[18] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[19] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[20] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[21] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[22] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[23] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[24] <= ram_in_reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[25] <= ram_in_reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[26] <= ram_in_reg[0][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[27] <= ram_in_reg[0][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[28] <= ram_in_reg[0][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[29] <= ram_in_reg[0][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[30] <= ram_in_reg[0][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[31] <= ram_in_reg[0][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[5][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[5][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[5][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[5][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[5][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[5][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[16] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[17] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[18] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[19] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[20] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[21] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[22] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[23] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[24] <= ram_in_reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[25] <= ram_in_reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[26] <= ram_in_reg[1][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[27] <= ram_in_reg[1][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[28] <= ram_in_reg[1][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[29] <= ram_in_reg[1][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[30] <= ram_in_reg[1][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[31] <= ram_in_reg[1][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[6][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[6][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[6][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[6][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[6][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[6][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[16] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[17] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[18] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[19] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[20] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[21] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[22] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[23] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[24] <= ram_in_reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[25] <= ram_in_reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[26] <= ram_in_reg[2][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[27] <= ram_in_reg[2][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[28] <= ram_in_reg[2][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[29] <= ram_in_reg[2][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[30] <= ram_in_reg[2][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[31] <= ram_in_reg[2][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[7][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[7][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[7][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[7][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[7][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[7][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[16] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[17] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[18] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[19] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[20] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[21] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[22] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[23] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[24] <= ram_in_reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[25] <= ram_in_reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[26] <= ram_in_reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[27] <= ram_in_reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[28] <= ram_in_reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[29] <= ram_in_reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[30] <= ram_in_reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[31] <= ram_in_reg[3][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_cxb_data_fft_130:\gen_write_sw:1:ram_cxb_wr_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[7][8].CLK
clk => ram_in_reg[7][9].CLK
clk => ram_in_reg[7][10].CLK
clk => ram_in_reg[7][11].CLK
clk => ram_in_reg[7][12].CLK
clk => ram_in_reg[7][13].CLK
clk => ram_in_reg[7][14].CLK
clk => ram_in_reg[7][15].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[6][8].CLK
clk => ram_in_reg[6][9].CLK
clk => ram_in_reg[6][10].CLK
clk => ram_in_reg[6][11].CLK
clk => ram_in_reg[6][12].CLK
clk => ram_in_reg[6][13].CLK
clk => ram_in_reg[6][14].CLK
clk => ram_in_reg[6][15].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[5][8].CLK
clk => ram_in_reg[5][9].CLK
clk => ram_in_reg[5][10].CLK
clk => ram_in_reg[5][11].CLK
clk => ram_in_reg[5][12].CLK
clk => ram_in_reg[5][13].CLK
clk => ram_in_reg[5][14].CLK
clk => ram_in_reg[5][15].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[4][8].CLK
clk => ram_in_reg[4][9].CLK
clk => ram_in_reg[4][10].CLK
clk => ram_in_reg[4][11].CLK
clk => ram_in_reg[4][12].CLK
clk => ram_in_reg[4][13].CLK
clk => ram_in_reg[4][14].CLK
clk => ram_in_reg[4][15].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[3][8].CLK
clk => ram_in_reg[3][9].CLK
clk => ram_in_reg[3][10].CLK
clk => ram_in_reg[3][11].CLK
clk => ram_in_reg[3][12].CLK
clk => ram_in_reg[3][13].CLK
clk => ram_in_reg[3][14].CLK
clk => ram_in_reg[3][15].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[2][8].CLK
clk => ram_in_reg[2][9].CLK
clk => ram_in_reg[2][10].CLK
clk => ram_in_reg[2][11].CLK
clk => ram_in_reg[2][12].CLK
clk => ram_in_reg[2][13].CLK
clk => ram_in_reg[2][14].CLK
clk => ram_in_reg[2][15].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[1][8].CLK
clk => ram_in_reg[1][9].CLK
clk => ram_in_reg[1][10].CLK
clk => ram_in_reg[1][11].CLK
clk => ram_in_reg[1][12].CLK
clk => ram_in_reg[1][13].CLK
clk => ram_in_reg[1][14].CLK
clk => ram_in_reg[1][15].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
clk => ram_in_reg[0][8].CLK
clk => ram_in_reg[0][9].CLK
clk => ram_in_reg[0][10].CLK
clk => ram_in_reg[0][11].CLK
clk => ram_in_reg[0][12].CLK
clk => ram_in_reg[0][13].CLK
clk => ram_in_reg[0][14].CLK
clk => ram_in_reg[0][15].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[7][8].ENA
global_clock_enable => ram_in_reg[7][9].ENA
global_clock_enable => ram_in_reg[7][10].ENA
global_clock_enable => ram_in_reg[7][11].ENA
global_clock_enable => ram_in_reg[7][12].ENA
global_clock_enable => ram_in_reg[7][13].ENA
global_clock_enable => ram_in_reg[7][14].ENA
global_clock_enable => ram_in_reg[7][15].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[6][8].ENA
global_clock_enable => ram_in_reg[6][9].ENA
global_clock_enable => ram_in_reg[6][10].ENA
global_clock_enable => ram_in_reg[6][11].ENA
global_clock_enable => ram_in_reg[6][12].ENA
global_clock_enable => ram_in_reg[6][13].ENA
global_clock_enable => ram_in_reg[6][14].ENA
global_clock_enable => ram_in_reg[6][15].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[5][8].ENA
global_clock_enable => ram_in_reg[5][9].ENA
global_clock_enable => ram_in_reg[5][10].ENA
global_clock_enable => ram_in_reg[5][11].ENA
global_clock_enable => ram_in_reg[5][12].ENA
global_clock_enable => ram_in_reg[5][13].ENA
global_clock_enable => ram_in_reg[5][14].ENA
global_clock_enable => ram_in_reg[5][15].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[4][8].ENA
global_clock_enable => ram_in_reg[4][9].ENA
global_clock_enable => ram_in_reg[4][10].ENA
global_clock_enable => ram_in_reg[4][11].ENA
global_clock_enable => ram_in_reg[4][12].ENA
global_clock_enable => ram_in_reg[4][13].ENA
global_clock_enable => ram_in_reg[4][14].ENA
global_clock_enable => ram_in_reg[4][15].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[3][8].ENA
global_clock_enable => ram_in_reg[3][9].ENA
global_clock_enable => ram_in_reg[3][10].ENA
global_clock_enable => ram_in_reg[3][11].ENA
global_clock_enable => ram_in_reg[3][12].ENA
global_clock_enable => ram_in_reg[3][13].ENA
global_clock_enable => ram_in_reg[3][14].ENA
global_clock_enable => ram_in_reg[3][15].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[2][8].ENA
global_clock_enable => ram_in_reg[2][9].ENA
global_clock_enable => ram_in_reg[2][10].ENA
global_clock_enable => ram_in_reg[2][11].ENA
global_clock_enable => ram_in_reg[2][12].ENA
global_clock_enable => ram_in_reg[2][13].ENA
global_clock_enable => ram_in_reg[2][14].ENA
global_clock_enable => ram_in_reg[2][15].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[1][8].ENA
global_clock_enable => ram_in_reg[1][9].ENA
global_clock_enable => ram_in_reg[1][10].ENA
global_clock_enable => ram_in_reg[1][11].ENA
global_clock_enable => ram_in_reg[1][12].ENA
global_clock_enable => ram_in_reg[1][13].ENA
global_clock_enable => ram_in_reg[1][14].ENA
global_clock_enable => ram_in_reg[1][15].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
global_clock_enable => ram_in_reg[0][8].ENA
global_clock_enable => ram_in_reg[0][9].ENA
global_clock_enable => ram_in_reg[0][10].ENA
global_clock_enable => ram_in_reg[0][11].ENA
global_clock_enable => ram_in_reg[0][12].ENA
global_clock_enable => ram_in_reg[0][13].ENA
global_clock_enable => ram_in_reg[0][14].ENA
global_clock_enable => ram_in_reg[0][15].ENA
sw_0_in[0] => Mux79.IN0
sw_0_in[0] => Mux95.IN0
sw_0_in[0] => Mux111.IN0
sw_0_in[0] => Mux127.IN0
sw_0_in[1] => Mux78.IN0
sw_0_in[1] => Mux94.IN0
sw_0_in[1] => Mux110.IN0
sw_0_in[1] => Mux126.IN0
sw_0_in[2] => Mux77.IN0
sw_0_in[2] => Mux93.IN0
sw_0_in[2] => Mux109.IN0
sw_0_in[2] => Mux125.IN0
sw_0_in[3] => Mux76.IN0
sw_0_in[3] => Mux92.IN0
sw_0_in[3] => Mux108.IN0
sw_0_in[3] => Mux124.IN0
sw_0_in[4] => Mux75.IN0
sw_0_in[4] => Mux91.IN0
sw_0_in[4] => Mux107.IN0
sw_0_in[4] => Mux123.IN0
sw_0_in[5] => Mux74.IN0
sw_0_in[5] => Mux90.IN0
sw_0_in[5] => Mux106.IN0
sw_0_in[5] => Mux122.IN0
sw_0_in[6] => Mux73.IN0
sw_0_in[6] => Mux89.IN0
sw_0_in[6] => Mux105.IN0
sw_0_in[6] => Mux121.IN0
sw_0_in[7] => Mux72.IN0
sw_0_in[7] => Mux88.IN0
sw_0_in[7] => Mux104.IN0
sw_0_in[7] => Mux120.IN0
sw_0_in[8] => Mux71.IN0
sw_0_in[8] => Mux87.IN0
sw_0_in[8] => Mux103.IN0
sw_0_in[8] => Mux119.IN0
sw_0_in[9] => Mux70.IN0
sw_0_in[9] => Mux86.IN0
sw_0_in[9] => Mux102.IN0
sw_0_in[9] => Mux118.IN0
sw_0_in[10] => Mux69.IN0
sw_0_in[10] => Mux85.IN0
sw_0_in[10] => Mux101.IN0
sw_0_in[10] => Mux117.IN0
sw_0_in[11] => Mux68.IN0
sw_0_in[11] => Mux84.IN0
sw_0_in[11] => Mux100.IN0
sw_0_in[11] => Mux116.IN0
sw_0_in[12] => Mux67.IN0
sw_0_in[12] => Mux83.IN0
sw_0_in[12] => Mux99.IN0
sw_0_in[12] => Mux115.IN0
sw_0_in[13] => Mux66.IN0
sw_0_in[13] => Mux82.IN0
sw_0_in[13] => Mux98.IN0
sw_0_in[13] => Mux114.IN0
sw_0_in[14] => Mux65.IN0
sw_0_in[14] => Mux81.IN0
sw_0_in[14] => Mux97.IN0
sw_0_in[14] => Mux113.IN0
sw_0_in[15] => Mux64.IN0
sw_0_in[15] => Mux80.IN0
sw_0_in[15] => Mux96.IN0
sw_0_in[15] => Mux112.IN0
sw_0_in[16] => Mux15.IN0
sw_0_in[16] => Mux31.IN0
sw_0_in[16] => Mux47.IN0
sw_0_in[16] => Mux63.IN0
sw_0_in[17] => Mux14.IN0
sw_0_in[17] => Mux30.IN0
sw_0_in[17] => Mux46.IN0
sw_0_in[17] => Mux62.IN0
sw_0_in[18] => Mux13.IN0
sw_0_in[18] => Mux29.IN0
sw_0_in[18] => Mux45.IN0
sw_0_in[18] => Mux61.IN0
sw_0_in[19] => Mux12.IN0
sw_0_in[19] => Mux28.IN0
sw_0_in[19] => Mux44.IN0
sw_0_in[19] => Mux60.IN0
sw_0_in[20] => Mux11.IN0
sw_0_in[20] => Mux27.IN0
sw_0_in[20] => Mux43.IN0
sw_0_in[20] => Mux59.IN0
sw_0_in[21] => Mux10.IN0
sw_0_in[21] => Mux26.IN0
sw_0_in[21] => Mux42.IN0
sw_0_in[21] => Mux58.IN0
sw_0_in[22] => Mux9.IN0
sw_0_in[22] => Mux25.IN0
sw_0_in[22] => Mux41.IN0
sw_0_in[22] => Mux57.IN0
sw_0_in[23] => Mux8.IN0
sw_0_in[23] => Mux24.IN0
sw_0_in[23] => Mux40.IN0
sw_0_in[23] => Mux56.IN0
sw_0_in[24] => Mux7.IN0
sw_0_in[24] => Mux23.IN0
sw_0_in[24] => Mux39.IN0
sw_0_in[24] => Mux55.IN0
sw_0_in[25] => Mux6.IN0
sw_0_in[25] => Mux22.IN0
sw_0_in[25] => Mux38.IN0
sw_0_in[25] => Mux54.IN0
sw_0_in[26] => Mux5.IN0
sw_0_in[26] => Mux21.IN0
sw_0_in[26] => Mux37.IN0
sw_0_in[26] => Mux53.IN0
sw_0_in[27] => Mux4.IN0
sw_0_in[27] => Mux20.IN0
sw_0_in[27] => Mux36.IN0
sw_0_in[27] => Mux52.IN0
sw_0_in[28] => Mux3.IN0
sw_0_in[28] => Mux19.IN0
sw_0_in[28] => Mux35.IN0
sw_0_in[28] => Mux51.IN0
sw_0_in[29] => Mux2.IN0
sw_0_in[29] => Mux18.IN0
sw_0_in[29] => Mux34.IN0
sw_0_in[29] => Mux50.IN0
sw_0_in[30] => Mux1.IN0
sw_0_in[30] => Mux17.IN0
sw_0_in[30] => Mux33.IN0
sw_0_in[30] => Mux49.IN0
sw_0_in[31] => Mux0.IN0
sw_0_in[31] => Mux16.IN0
sw_0_in[31] => Mux32.IN0
sw_0_in[31] => Mux48.IN0
sw_1_in[0] => Mux79.IN1
sw_1_in[0] => Mux95.IN1
sw_1_in[0] => Mux111.IN1
sw_1_in[0] => Mux127.IN1
sw_1_in[1] => Mux78.IN1
sw_1_in[1] => Mux94.IN1
sw_1_in[1] => Mux110.IN1
sw_1_in[1] => Mux126.IN1
sw_1_in[2] => Mux77.IN1
sw_1_in[2] => Mux93.IN1
sw_1_in[2] => Mux109.IN1
sw_1_in[2] => Mux125.IN1
sw_1_in[3] => Mux76.IN1
sw_1_in[3] => Mux92.IN1
sw_1_in[3] => Mux108.IN1
sw_1_in[3] => Mux124.IN1
sw_1_in[4] => Mux75.IN1
sw_1_in[4] => Mux91.IN1
sw_1_in[4] => Mux107.IN1
sw_1_in[4] => Mux123.IN1
sw_1_in[5] => Mux74.IN1
sw_1_in[5] => Mux90.IN1
sw_1_in[5] => Mux106.IN1
sw_1_in[5] => Mux122.IN1
sw_1_in[6] => Mux73.IN1
sw_1_in[6] => Mux89.IN1
sw_1_in[6] => Mux105.IN1
sw_1_in[6] => Mux121.IN1
sw_1_in[7] => Mux72.IN1
sw_1_in[7] => Mux88.IN1
sw_1_in[7] => Mux104.IN1
sw_1_in[7] => Mux120.IN1
sw_1_in[8] => Mux71.IN1
sw_1_in[8] => Mux87.IN1
sw_1_in[8] => Mux103.IN1
sw_1_in[8] => Mux119.IN1
sw_1_in[9] => Mux70.IN1
sw_1_in[9] => Mux86.IN1
sw_1_in[9] => Mux102.IN1
sw_1_in[9] => Mux118.IN1
sw_1_in[10] => Mux69.IN1
sw_1_in[10] => Mux85.IN1
sw_1_in[10] => Mux101.IN1
sw_1_in[10] => Mux117.IN1
sw_1_in[11] => Mux68.IN1
sw_1_in[11] => Mux84.IN1
sw_1_in[11] => Mux100.IN1
sw_1_in[11] => Mux116.IN1
sw_1_in[12] => Mux67.IN1
sw_1_in[12] => Mux83.IN1
sw_1_in[12] => Mux99.IN1
sw_1_in[12] => Mux115.IN1
sw_1_in[13] => Mux66.IN1
sw_1_in[13] => Mux82.IN1
sw_1_in[13] => Mux98.IN1
sw_1_in[13] => Mux114.IN1
sw_1_in[14] => Mux65.IN1
sw_1_in[14] => Mux81.IN1
sw_1_in[14] => Mux97.IN1
sw_1_in[14] => Mux113.IN1
sw_1_in[15] => Mux64.IN1
sw_1_in[15] => Mux80.IN1
sw_1_in[15] => Mux96.IN1
sw_1_in[15] => Mux112.IN1
sw_1_in[16] => Mux15.IN1
sw_1_in[16] => Mux31.IN1
sw_1_in[16] => Mux47.IN1
sw_1_in[16] => Mux63.IN1
sw_1_in[17] => Mux14.IN1
sw_1_in[17] => Mux30.IN1
sw_1_in[17] => Mux46.IN1
sw_1_in[17] => Mux62.IN1
sw_1_in[18] => Mux13.IN1
sw_1_in[18] => Mux29.IN1
sw_1_in[18] => Mux45.IN1
sw_1_in[18] => Mux61.IN1
sw_1_in[19] => Mux12.IN1
sw_1_in[19] => Mux28.IN1
sw_1_in[19] => Mux44.IN1
sw_1_in[19] => Mux60.IN1
sw_1_in[20] => Mux11.IN1
sw_1_in[20] => Mux27.IN1
sw_1_in[20] => Mux43.IN1
sw_1_in[20] => Mux59.IN1
sw_1_in[21] => Mux10.IN1
sw_1_in[21] => Mux26.IN1
sw_1_in[21] => Mux42.IN1
sw_1_in[21] => Mux58.IN1
sw_1_in[22] => Mux9.IN1
sw_1_in[22] => Mux25.IN1
sw_1_in[22] => Mux41.IN1
sw_1_in[22] => Mux57.IN1
sw_1_in[23] => Mux8.IN1
sw_1_in[23] => Mux24.IN1
sw_1_in[23] => Mux40.IN1
sw_1_in[23] => Mux56.IN1
sw_1_in[24] => Mux7.IN1
sw_1_in[24] => Mux23.IN1
sw_1_in[24] => Mux39.IN1
sw_1_in[24] => Mux55.IN1
sw_1_in[25] => Mux6.IN1
sw_1_in[25] => Mux22.IN1
sw_1_in[25] => Mux38.IN1
sw_1_in[25] => Mux54.IN1
sw_1_in[26] => Mux5.IN1
sw_1_in[26] => Mux21.IN1
sw_1_in[26] => Mux37.IN1
sw_1_in[26] => Mux53.IN1
sw_1_in[27] => Mux4.IN1
sw_1_in[27] => Mux20.IN1
sw_1_in[27] => Mux36.IN1
sw_1_in[27] => Mux52.IN1
sw_1_in[28] => Mux3.IN1
sw_1_in[28] => Mux19.IN1
sw_1_in[28] => Mux35.IN1
sw_1_in[28] => Mux51.IN1
sw_1_in[29] => Mux2.IN1
sw_1_in[29] => Mux18.IN1
sw_1_in[29] => Mux34.IN1
sw_1_in[29] => Mux50.IN1
sw_1_in[30] => Mux1.IN1
sw_1_in[30] => Mux17.IN1
sw_1_in[30] => Mux33.IN1
sw_1_in[30] => Mux49.IN1
sw_1_in[31] => Mux0.IN1
sw_1_in[31] => Mux16.IN1
sw_1_in[31] => Mux32.IN1
sw_1_in[31] => Mux48.IN1
sw_2_in[0] => Mux79.IN2
sw_2_in[0] => Mux95.IN2
sw_2_in[0] => Mux111.IN2
sw_2_in[0] => Mux127.IN2
sw_2_in[1] => Mux78.IN2
sw_2_in[1] => Mux94.IN2
sw_2_in[1] => Mux110.IN2
sw_2_in[1] => Mux126.IN2
sw_2_in[2] => Mux77.IN2
sw_2_in[2] => Mux93.IN2
sw_2_in[2] => Mux109.IN2
sw_2_in[2] => Mux125.IN2
sw_2_in[3] => Mux76.IN2
sw_2_in[3] => Mux92.IN2
sw_2_in[3] => Mux108.IN2
sw_2_in[3] => Mux124.IN2
sw_2_in[4] => Mux75.IN2
sw_2_in[4] => Mux91.IN2
sw_2_in[4] => Mux107.IN2
sw_2_in[4] => Mux123.IN2
sw_2_in[5] => Mux74.IN2
sw_2_in[5] => Mux90.IN2
sw_2_in[5] => Mux106.IN2
sw_2_in[5] => Mux122.IN2
sw_2_in[6] => Mux73.IN2
sw_2_in[6] => Mux89.IN2
sw_2_in[6] => Mux105.IN2
sw_2_in[6] => Mux121.IN2
sw_2_in[7] => Mux72.IN2
sw_2_in[7] => Mux88.IN2
sw_2_in[7] => Mux104.IN2
sw_2_in[7] => Mux120.IN2
sw_2_in[8] => Mux71.IN2
sw_2_in[8] => Mux87.IN2
sw_2_in[8] => Mux103.IN2
sw_2_in[8] => Mux119.IN2
sw_2_in[9] => Mux70.IN2
sw_2_in[9] => Mux86.IN2
sw_2_in[9] => Mux102.IN2
sw_2_in[9] => Mux118.IN2
sw_2_in[10] => Mux69.IN2
sw_2_in[10] => Mux85.IN2
sw_2_in[10] => Mux101.IN2
sw_2_in[10] => Mux117.IN2
sw_2_in[11] => Mux68.IN2
sw_2_in[11] => Mux84.IN2
sw_2_in[11] => Mux100.IN2
sw_2_in[11] => Mux116.IN2
sw_2_in[12] => Mux67.IN2
sw_2_in[12] => Mux83.IN2
sw_2_in[12] => Mux99.IN2
sw_2_in[12] => Mux115.IN2
sw_2_in[13] => Mux66.IN2
sw_2_in[13] => Mux82.IN2
sw_2_in[13] => Mux98.IN2
sw_2_in[13] => Mux114.IN2
sw_2_in[14] => Mux65.IN2
sw_2_in[14] => Mux81.IN2
sw_2_in[14] => Mux97.IN2
sw_2_in[14] => Mux113.IN2
sw_2_in[15] => Mux64.IN2
sw_2_in[15] => Mux80.IN2
sw_2_in[15] => Mux96.IN2
sw_2_in[15] => Mux112.IN2
sw_2_in[16] => Mux15.IN2
sw_2_in[16] => Mux31.IN2
sw_2_in[16] => Mux47.IN2
sw_2_in[16] => Mux63.IN2
sw_2_in[17] => Mux14.IN2
sw_2_in[17] => Mux30.IN2
sw_2_in[17] => Mux46.IN2
sw_2_in[17] => Mux62.IN2
sw_2_in[18] => Mux13.IN2
sw_2_in[18] => Mux29.IN2
sw_2_in[18] => Mux45.IN2
sw_2_in[18] => Mux61.IN2
sw_2_in[19] => Mux12.IN2
sw_2_in[19] => Mux28.IN2
sw_2_in[19] => Mux44.IN2
sw_2_in[19] => Mux60.IN2
sw_2_in[20] => Mux11.IN2
sw_2_in[20] => Mux27.IN2
sw_2_in[20] => Mux43.IN2
sw_2_in[20] => Mux59.IN2
sw_2_in[21] => Mux10.IN2
sw_2_in[21] => Mux26.IN2
sw_2_in[21] => Mux42.IN2
sw_2_in[21] => Mux58.IN2
sw_2_in[22] => Mux9.IN2
sw_2_in[22] => Mux25.IN2
sw_2_in[22] => Mux41.IN2
sw_2_in[22] => Mux57.IN2
sw_2_in[23] => Mux8.IN2
sw_2_in[23] => Mux24.IN2
sw_2_in[23] => Mux40.IN2
sw_2_in[23] => Mux56.IN2
sw_2_in[24] => Mux7.IN2
sw_2_in[24] => Mux23.IN2
sw_2_in[24] => Mux39.IN2
sw_2_in[24] => Mux55.IN2
sw_2_in[25] => Mux6.IN2
sw_2_in[25] => Mux22.IN2
sw_2_in[25] => Mux38.IN2
sw_2_in[25] => Mux54.IN2
sw_2_in[26] => Mux5.IN2
sw_2_in[26] => Mux21.IN2
sw_2_in[26] => Mux37.IN2
sw_2_in[26] => Mux53.IN2
sw_2_in[27] => Mux4.IN2
sw_2_in[27] => Mux20.IN2
sw_2_in[27] => Mux36.IN2
sw_2_in[27] => Mux52.IN2
sw_2_in[28] => Mux3.IN2
sw_2_in[28] => Mux19.IN2
sw_2_in[28] => Mux35.IN2
sw_2_in[28] => Mux51.IN2
sw_2_in[29] => Mux2.IN2
sw_2_in[29] => Mux18.IN2
sw_2_in[29] => Mux34.IN2
sw_2_in[29] => Mux50.IN2
sw_2_in[30] => Mux1.IN2
sw_2_in[30] => Mux17.IN2
sw_2_in[30] => Mux33.IN2
sw_2_in[30] => Mux49.IN2
sw_2_in[31] => Mux0.IN2
sw_2_in[31] => Mux16.IN2
sw_2_in[31] => Mux32.IN2
sw_2_in[31] => Mux48.IN2
sw_3_in[0] => Mux79.IN3
sw_3_in[0] => Mux95.IN3
sw_3_in[0] => Mux111.IN3
sw_3_in[0] => Mux127.IN3
sw_3_in[1] => Mux78.IN3
sw_3_in[1] => Mux94.IN3
sw_3_in[1] => Mux110.IN3
sw_3_in[1] => Mux126.IN3
sw_3_in[2] => Mux77.IN3
sw_3_in[2] => Mux93.IN3
sw_3_in[2] => Mux109.IN3
sw_3_in[2] => Mux125.IN3
sw_3_in[3] => Mux76.IN3
sw_3_in[3] => Mux92.IN3
sw_3_in[3] => Mux108.IN3
sw_3_in[3] => Mux124.IN3
sw_3_in[4] => Mux75.IN3
sw_3_in[4] => Mux91.IN3
sw_3_in[4] => Mux107.IN3
sw_3_in[4] => Mux123.IN3
sw_3_in[5] => Mux74.IN3
sw_3_in[5] => Mux90.IN3
sw_3_in[5] => Mux106.IN3
sw_3_in[5] => Mux122.IN3
sw_3_in[6] => Mux73.IN3
sw_3_in[6] => Mux89.IN3
sw_3_in[6] => Mux105.IN3
sw_3_in[6] => Mux121.IN3
sw_3_in[7] => Mux72.IN3
sw_3_in[7] => Mux88.IN3
sw_3_in[7] => Mux104.IN3
sw_3_in[7] => Mux120.IN3
sw_3_in[8] => Mux71.IN3
sw_3_in[8] => Mux87.IN3
sw_3_in[8] => Mux103.IN3
sw_3_in[8] => Mux119.IN3
sw_3_in[9] => Mux70.IN3
sw_3_in[9] => Mux86.IN3
sw_3_in[9] => Mux102.IN3
sw_3_in[9] => Mux118.IN3
sw_3_in[10] => Mux69.IN3
sw_3_in[10] => Mux85.IN3
sw_3_in[10] => Mux101.IN3
sw_3_in[10] => Mux117.IN3
sw_3_in[11] => Mux68.IN3
sw_3_in[11] => Mux84.IN3
sw_3_in[11] => Mux100.IN3
sw_3_in[11] => Mux116.IN3
sw_3_in[12] => Mux67.IN3
sw_3_in[12] => Mux83.IN3
sw_3_in[12] => Mux99.IN3
sw_3_in[12] => Mux115.IN3
sw_3_in[13] => Mux66.IN3
sw_3_in[13] => Mux82.IN3
sw_3_in[13] => Mux98.IN3
sw_3_in[13] => Mux114.IN3
sw_3_in[14] => Mux65.IN3
sw_3_in[14] => Mux81.IN3
sw_3_in[14] => Mux97.IN3
sw_3_in[14] => Mux113.IN3
sw_3_in[15] => Mux64.IN3
sw_3_in[15] => Mux80.IN3
sw_3_in[15] => Mux96.IN3
sw_3_in[15] => Mux112.IN3
sw_3_in[16] => Mux15.IN3
sw_3_in[16] => Mux31.IN3
sw_3_in[16] => Mux47.IN3
sw_3_in[16] => Mux63.IN3
sw_3_in[17] => Mux14.IN3
sw_3_in[17] => Mux30.IN3
sw_3_in[17] => Mux46.IN3
sw_3_in[17] => Mux62.IN3
sw_3_in[18] => Mux13.IN3
sw_3_in[18] => Mux29.IN3
sw_3_in[18] => Mux45.IN3
sw_3_in[18] => Mux61.IN3
sw_3_in[19] => Mux12.IN3
sw_3_in[19] => Mux28.IN3
sw_3_in[19] => Mux44.IN3
sw_3_in[19] => Mux60.IN3
sw_3_in[20] => Mux11.IN3
sw_3_in[20] => Mux27.IN3
sw_3_in[20] => Mux43.IN3
sw_3_in[20] => Mux59.IN3
sw_3_in[21] => Mux10.IN3
sw_3_in[21] => Mux26.IN3
sw_3_in[21] => Mux42.IN3
sw_3_in[21] => Mux58.IN3
sw_3_in[22] => Mux9.IN3
sw_3_in[22] => Mux25.IN3
sw_3_in[22] => Mux41.IN3
sw_3_in[22] => Mux57.IN3
sw_3_in[23] => Mux8.IN3
sw_3_in[23] => Mux24.IN3
sw_3_in[23] => Mux40.IN3
sw_3_in[23] => Mux56.IN3
sw_3_in[24] => Mux7.IN3
sw_3_in[24] => Mux23.IN3
sw_3_in[24] => Mux39.IN3
sw_3_in[24] => Mux55.IN3
sw_3_in[25] => Mux6.IN3
sw_3_in[25] => Mux22.IN3
sw_3_in[25] => Mux38.IN3
sw_3_in[25] => Mux54.IN3
sw_3_in[26] => Mux5.IN3
sw_3_in[26] => Mux21.IN3
sw_3_in[26] => Mux37.IN3
sw_3_in[26] => Mux53.IN3
sw_3_in[27] => Mux4.IN3
sw_3_in[27] => Mux20.IN3
sw_3_in[27] => Mux36.IN3
sw_3_in[27] => Mux52.IN3
sw_3_in[28] => Mux3.IN3
sw_3_in[28] => Mux19.IN3
sw_3_in[28] => Mux35.IN3
sw_3_in[28] => Mux51.IN3
sw_3_in[29] => Mux2.IN3
sw_3_in[29] => Mux18.IN3
sw_3_in[29] => Mux34.IN3
sw_3_in[29] => Mux50.IN3
sw_3_in[30] => Mux1.IN3
sw_3_in[30] => Mux17.IN3
sw_3_in[30] => Mux33.IN3
sw_3_in[30] => Mux49.IN3
sw_3_in[31] => Mux0.IN3
sw_3_in[31] => Mux16.IN3
sw_3_in[31] => Mux32.IN3
sw_3_in[31] => Mux48.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[0] => Mux64.IN5
ram_sel[0] => Mux65.IN5
ram_sel[0] => Mux66.IN5
ram_sel[0] => Mux67.IN5
ram_sel[0] => Mux68.IN5
ram_sel[0] => Mux69.IN5
ram_sel[0] => Mux70.IN5
ram_sel[0] => Mux71.IN5
ram_sel[0] => Mux72.IN5
ram_sel[0] => Mux73.IN5
ram_sel[0] => Mux74.IN5
ram_sel[0] => Mux75.IN5
ram_sel[0] => Mux76.IN5
ram_sel[0] => Mux77.IN5
ram_sel[0] => Mux78.IN5
ram_sel[0] => Mux79.IN5
ram_sel[0] => Mux80.IN5
ram_sel[0] => Mux81.IN5
ram_sel[0] => Mux82.IN5
ram_sel[0] => Mux83.IN5
ram_sel[0] => Mux84.IN5
ram_sel[0] => Mux85.IN5
ram_sel[0] => Mux86.IN5
ram_sel[0] => Mux87.IN5
ram_sel[0] => Mux88.IN5
ram_sel[0] => Mux89.IN5
ram_sel[0] => Mux90.IN5
ram_sel[0] => Mux91.IN5
ram_sel[0] => Mux92.IN5
ram_sel[0] => Mux93.IN5
ram_sel[0] => Mux94.IN5
ram_sel[0] => Mux95.IN5
ram_sel[0] => Mux96.IN5
ram_sel[0] => Mux97.IN5
ram_sel[0] => Mux98.IN5
ram_sel[0] => Mux99.IN5
ram_sel[0] => Mux100.IN5
ram_sel[0] => Mux101.IN5
ram_sel[0] => Mux102.IN5
ram_sel[0] => Mux103.IN5
ram_sel[0] => Mux104.IN5
ram_sel[0] => Mux105.IN5
ram_sel[0] => Mux106.IN5
ram_sel[0] => Mux107.IN5
ram_sel[0] => Mux108.IN5
ram_sel[0] => Mux109.IN5
ram_sel[0] => Mux110.IN5
ram_sel[0] => Mux111.IN5
ram_sel[0] => Mux112.IN5
ram_sel[0] => Mux113.IN5
ram_sel[0] => Mux114.IN5
ram_sel[0] => Mux115.IN5
ram_sel[0] => Mux116.IN5
ram_sel[0] => Mux117.IN5
ram_sel[0] => Mux118.IN5
ram_sel[0] => Mux119.IN5
ram_sel[0] => Mux120.IN5
ram_sel[0] => Mux121.IN5
ram_sel[0] => Mux122.IN5
ram_sel[0] => Mux123.IN5
ram_sel[0] => Mux124.IN5
ram_sel[0] => Mux125.IN5
ram_sel[0] => Mux126.IN5
ram_sel[0] => Mux127.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
ram_sel[1] => Mux64.IN4
ram_sel[1] => Mux65.IN4
ram_sel[1] => Mux66.IN4
ram_sel[1] => Mux67.IN4
ram_sel[1] => Mux68.IN4
ram_sel[1] => Mux69.IN4
ram_sel[1] => Mux70.IN4
ram_sel[1] => Mux71.IN4
ram_sel[1] => Mux72.IN4
ram_sel[1] => Mux73.IN4
ram_sel[1] => Mux74.IN4
ram_sel[1] => Mux75.IN4
ram_sel[1] => Mux76.IN4
ram_sel[1] => Mux77.IN4
ram_sel[1] => Mux78.IN4
ram_sel[1] => Mux79.IN4
ram_sel[1] => Mux80.IN4
ram_sel[1] => Mux81.IN4
ram_sel[1] => Mux82.IN4
ram_sel[1] => Mux83.IN4
ram_sel[1] => Mux84.IN4
ram_sel[1] => Mux85.IN4
ram_sel[1] => Mux86.IN4
ram_sel[1] => Mux87.IN4
ram_sel[1] => Mux88.IN4
ram_sel[1] => Mux89.IN4
ram_sel[1] => Mux90.IN4
ram_sel[1] => Mux91.IN4
ram_sel[1] => Mux92.IN4
ram_sel[1] => Mux93.IN4
ram_sel[1] => Mux94.IN4
ram_sel[1] => Mux95.IN4
ram_sel[1] => Mux96.IN4
ram_sel[1] => Mux97.IN4
ram_sel[1] => Mux98.IN4
ram_sel[1] => Mux99.IN4
ram_sel[1] => Mux100.IN4
ram_sel[1] => Mux101.IN4
ram_sel[1] => Mux102.IN4
ram_sel[1] => Mux103.IN4
ram_sel[1] => Mux104.IN4
ram_sel[1] => Mux105.IN4
ram_sel[1] => Mux106.IN4
ram_sel[1] => Mux107.IN4
ram_sel[1] => Mux108.IN4
ram_sel[1] => Mux109.IN4
ram_sel[1] => Mux110.IN4
ram_sel[1] => Mux111.IN4
ram_sel[1] => Mux112.IN4
ram_sel[1] => Mux113.IN4
ram_sel[1] => Mux114.IN4
ram_sel[1] => Mux115.IN4
ram_sel[1] => Mux116.IN4
ram_sel[1] => Mux117.IN4
ram_sel[1] => Mux118.IN4
ram_sel[1] => Mux119.IN4
ram_sel[1] => Mux120.IN4
ram_sel[1] => Mux121.IN4
ram_sel[1] => Mux122.IN4
ram_sel[1] => Mux123.IN4
ram_sel[1] => Mux124.IN4
ram_sel[1] => Mux125.IN4
ram_sel[1] => Mux126.IN4
ram_sel[1] => Mux127.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[16] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[17] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[18] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[19] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[20] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[21] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[22] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[23] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[24] <= ram_in_reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[25] <= ram_in_reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[26] <= ram_in_reg[0][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[27] <= ram_in_reg[0][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[28] <= ram_in_reg[0][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[29] <= ram_in_reg[0][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[30] <= ram_in_reg[0][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[31] <= ram_in_reg[0][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[5][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[5][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[5][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[5][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[5][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[5][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[16] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[17] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[18] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[19] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[20] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[21] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[22] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[23] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[24] <= ram_in_reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[25] <= ram_in_reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[26] <= ram_in_reg[1][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[27] <= ram_in_reg[1][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[28] <= ram_in_reg[1][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[29] <= ram_in_reg[1][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[30] <= ram_in_reg[1][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[31] <= ram_in_reg[1][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[6][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[6][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[6][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[6][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[6][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[6][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[16] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[17] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[18] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[19] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[20] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[21] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[22] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[23] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[24] <= ram_in_reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[25] <= ram_in_reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[26] <= ram_in_reg[2][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[27] <= ram_in_reg[2][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[28] <= ram_in_reg[2][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[29] <= ram_in_reg[2][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[30] <= ram_in_reg[2][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[31] <= ram_in_reg[2][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[7][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[7][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[7][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[7][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[7][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[7][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[16] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[17] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[18] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[19] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[20] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[21] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[22] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[23] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[24] <= ram_in_reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[25] <= ram_in_reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[26] <= ram_in_reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[27] <= ram_in_reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[28] <= ram_in_reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[29] <= ram_in_reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[30] <= ram_in_reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[31] <= ram_in_reg[3][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_tdl_fft_130:sw_r_d_delay
clk => tdl_arr[4][0].CLK
clk => tdl_arr[4][1].CLK
clk => tdl_arr[3][0].CLK
clk => tdl_arr[3][1].CLK
clk => tdl_arr[2][0].CLK
clk => tdl_arr[2][1].CLK
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
global_clock_enable => tdl_arr[4][0].ENA
global_clock_enable => tdl_arr[4][1].ENA
global_clock_enable => tdl_arr[3][0].ENA
global_clock_enable => tdl_arr[3][1].ENA
global_clock_enable => tdl_arr[2][0].ENA
global_clock_enable => tdl_arr[2][1].ENA
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_out[0] <= tdl_arr[4][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[4][1].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_cxb_data_r_fft_130:\gen_bfly_input_sw:0:ram_cxb_bfp_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[7][8].CLK
clk => ram_in_reg[7][9].CLK
clk => ram_in_reg[7][10].CLK
clk => ram_in_reg[7][11].CLK
clk => ram_in_reg[7][12].CLK
clk => ram_in_reg[7][13].CLK
clk => ram_in_reg[7][14].CLK
clk => ram_in_reg[7][15].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[6][8].CLK
clk => ram_in_reg[6][9].CLK
clk => ram_in_reg[6][10].CLK
clk => ram_in_reg[6][11].CLK
clk => ram_in_reg[6][12].CLK
clk => ram_in_reg[6][13].CLK
clk => ram_in_reg[6][14].CLK
clk => ram_in_reg[6][15].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[5][8].CLK
clk => ram_in_reg[5][9].CLK
clk => ram_in_reg[5][10].CLK
clk => ram_in_reg[5][11].CLK
clk => ram_in_reg[5][12].CLK
clk => ram_in_reg[5][13].CLK
clk => ram_in_reg[5][14].CLK
clk => ram_in_reg[5][15].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[4][8].CLK
clk => ram_in_reg[4][9].CLK
clk => ram_in_reg[4][10].CLK
clk => ram_in_reg[4][11].CLK
clk => ram_in_reg[4][12].CLK
clk => ram_in_reg[4][13].CLK
clk => ram_in_reg[4][14].CLK
clk => ram_in_reg[4][15].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[3][8].CLK
clk => ram_in_reg[3][9].CLK
clk => ram_in_reg[3][10].CLK
clk => ram_in_reg[3][11].CLK
clk => ram_in_reg[3][12].CLK
clk => ram_in_reg[3][13].CLK
clk => ram_in_reg[3][14].CLK
clk => ram_in_reg[3][15].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[2][8].CLK
clk => ram_in_reg[2][9].CLK
clk => ram_in_reg[2][10].CLK
clk => ram_in_reg[2][11].CLK
clk => ram_in_reg[2][12].CLK
clk => ram_in_reg[2][13].CLK
clk => ram_in_reg[2][14].CLK
clk => ram_in_reg[2][15].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[1][8].CLK
clk => ram_in_reg[1][9].CLK
clk => ram_in_reg[1][10].CLK
clk => ram_in_reg[1][11].CLK
clk => ram_in_reg[1][12].CLK
clk => ram_in_reg[1][13].CLK
clk => ram_in_reg[1][14].CLK
clk => ram_in_reg[1][15].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
clk => ram_in_reg[0][8].CLK
clk => ram_in_reg[0][9].CLK
clk => ram_in_reg[0][10].CLK
clk => ram_in_reg[0][11].CLK
clk => ram_in_reg[0][12].CLK
clk => ram_in_reg[0][13].CLK
clk => ram_in_reg[0][14].CLK
clk => ram_in_reg[0][15].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[7][8].ENA
global_clock_enable => ram_in_reg[7][9].ENA
global_clock_enable => ram_in_reg[7][10].ENA
global_clock_enable => ram_in_reg[7][11].ENA
global_clock_enable => ram_in_reg[7][12].ENA
global_clock_enable => ram_in_reg[7][13].ENA
global_clock_enable => ram_in_reg[7][14].ENA
global_clock_enable => ram_in_reg[7][15].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[6][8].ENA
global_clock_enable => ram_in_reg[6][9].ENA
global_clock_enable => ram_in_reg[6][10].ENA
global_clock_enable => ram_in_reg[6][11].ENA
global_clock_enable => ram_in_reg[6][12].ENA
global_clock_enable => ram_in_reg[6][13].ENA
global_clock_enable => ram_in_reg[6][14].ENA
global_clock_enable => ram_in_reg[6][15].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[5][8].ENA
global_clock_enable => ram_in_reg[5][9].ENA
global_clock_enable => ram_in_reg[5][10].ENA
global_clock_enable => ram_in_reg[5][11].ENA
global_clock_enable => ram_in_reg[5][12].ENA
global_clock_enable => ram_in_reg[5][13].ENA
global_clock_enable => ram_in_reg[5][14].ENA
global_clock_enable => ram_in_reg[5][15].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[4][8].ENA
global_clock_enable => ram_in_reg[4][9].ENA
global_clock_enable => ram_in_reg[4][10].ENA
global_clock_enable => ram_in_reg[4][11].ENA
global_clock_enable => ram_in_reg[4][12].ENA
global_clock_enable => ram_in_reg[4][13].ENA
global_clock_enable => ram_in_reg[4][14].ENA
global_clock_enable => ram_in_reg[4][15].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[3][8].ENA
global_clock_enable => ram_in_reg[3][9].ENA
global_clock_enable => ram_in_reg[3][10].ENA
global_clock_enable => ram_in_reg[3][11].ENA
global_clock_enable => ram_in_reg[3][12].ENA
global_clock_enable => ram_in_reg[3][13].ENA
global_clock_enable => ram_in_reg[3][14].ENA
global_clock_enable => ram_in_reg[3][15].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[2][8].ENA
global_clock_enable => ram_in_reg[2][9].ENA
global_clock_enable => ram_in_reg[2][10].ENA
global_clock_enable => ram_in_reg[2][11].ENA
global_clock_enable => ram_in_reg[2][12].ENA
global_clock_enable => ram_in_reg[2][13].ENA
global_clock_enable => ram_in_reg[2][14].ENA
global_clock_enable => ram_in_reg[2][15].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[1][8].ENA
global_clock_enable => ram_in_reg[1][9].ENA
global_clock_enable => ram_in_reg[1][10].ENA
global_clock_enable => ram_in_reg[1][11].ENA
global_clock_enable => ram_in_reg[1][12].ENA
global_clock_enable => ram_in_reg[1][13].ENA
global_clock_enable => ram_in_reg[1][14].ENA
global_clock_enable => ram_in_reg[1][15].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
global_clock_enable => ram_in_reg[0][8].ENA
global_clock_enable => ram_in_reg[0][9].ENA
global_clock_enable => ram_in_reg[0][10].ENA
global_clock_enable => ram_in_reg[0][11].ENA
global_clock_enable => ram_in_reg[0][12].ENA
global_clock_enable => ram_in_reg[0][13].ENA
global_clock_enable => ram_in_reg[0][14].ENA
global_clock_enable => ram_in_reg[0][15].ENA
sw_0_in[0] => Mux79.IN0
sw_0_in[0] => Mux95.IN0
sw_0_in[0] => Mux111.IN0
sw_0_in[0] => Mux127.IN0
sw_0_in[1] => Mux78.IN0
sw_0_in[1] => Mux94.IN0
sw_0_in[1] => Mux110.IN0
sw_0_in[1] => Mux126.IN0
sw_0_in[2] => Mux77.IN0
sw_0_in[2] => Mux93.IN0
sw_0_in[2] => Mux109.IN0
sw_0_in[2] => Mux125.IN0
sw_0_in[3] => Mux76.IN0
sw_0_in[3] => Mux92.IN0
sw_0_in[3] => Mux108.IN0
sw_0_in[3] => Mux124.IN0
sw_0_in[4] => Mux75.IN0
sw_0_in[4] => Mux91.IN0
sw_0_in[4] => Mux107.IN0
sw_0_in[4] => Mux123.IN0
sw_0_in[5] => Mux74.IN0
sw_0_in[5] => Mux90.IN0
sw_0_in[5] => Mux106.IN0
sw_0_in[5] => Mux122.IN0
sw_0_in[6] => Mux73.IN0
sw_0_in[6] => Mux89.IN0
sw_0_in[6] => Mux105.IN0
sw_0_in[6] => Mux121.IN0
sw_0_in[7] => Mux72.IN0
sw_0_in[7] => Mux88.IN0
sw_0_in[7] => Mux104.IN0
sw_0_in[7] => Mux120.IN0
sw_0_in[8] => Mux71.IN0
sw_0_in[8] => Mux87.IN0
sw_0_in[8] => Mux103.IN0
sw_0_in[8] => Mux119.IN0
sw_0_in[9] => Mux70.IN0
sw_0_in[9] => Mux86.IN0
sw_0_in[9] => Mux102.IN0
sw_0_in[9] => Mux118.IN0
sw_0_in[10] => Mux69.IN0
sw_0_in[10] => Mux85.IN0
sw_0_in[10] => Mux101.IN0
sw_0_in[10] => Mux117.IN0
sw_0_in[11] => Mux68.IN0
sw_0_in[11] => Mux84.IN0
sw_0_in[11] => Mux100.IN0
sw_0_in[11] => Mux116.IN0
sw_0_in[12] => Mux67.IN0
sw_0_in[12] => Mux83.IN0
sw_0_in[12] => Mux99.IN0
sw_0_in[12] => Mux115.IN0
sw_0_in[13] => Mux66.IN0
sw_0_in[13] => Mux82.IN0
sw_0_in[13] => Mux98.IN0
sw_0_in[13] => Mux114.IN0
sw_0_in[14] => Mux65.IN0
sw_0_in[14] => Mux81.IN0
sw_0_in[14] => Mux97.IN0
sw_0_in[14] => Mux113.IN0
sw_0_in[15] => Mux64.IN0
sw_0_in[15] => Mux80.IN0
sw_0_in[15] => Mux96.IN0
sw_0_in[15] => Mux112.IN0
sw_0_in[16] => Mux15.IN0
sw_0_in[16] => Mux31.IN0
sw_0_in[16] => Mux47.IN0
sw_0_in[16] => Mux63.IN0
sw_0_in[17] => Mux14.IN0
sw_0_in[17] => Mux30.IN0
sw_0_in[17] => Mux46.IN0
sw_0_in[17] => Mux62.IN0
sw_0_in[18] => Mux13.IN0
sw_0_in[18] => Mux29.IN0
sw_0_in[18] => Mux45.IN0
sw_0_in[18] => Mux61.IN0
sw_0_in[19] => Mux12.IN0
sw_0_in[19] => Mux28.IN0
sw_0_in[19] => Mux44.IN0
sw_0_in[19] => Mux60.IN0
sw_0_in[20] => Mux11.IN0
sw_0_in[20] => Mux27.IN0
sw_0_in[20] => Mux43.IN0
sw_0_in[20] => Mux59.IN0
sw_0_in[21] => Mux10.IN0
sw_0_in[21] => Mux26.IN0
sw_0_in[21] => Mux42.IN0
sw_0_in[21] => Mux58.IN0
sw_0_in[22] => Mux9.IN0
sw_0_in[22] => Mux25.IN0
sw_0_in[22] => Mux41.IN0
sw_0_in[22] => Mux57.IN0
sw_0_in[23] => Mux8.IN0
sw_0_in[23] => Mux24.IN0
sw_0_in[23] => Mux40.IN0
sw_0_in[23] => Mux56.IN0
sw_0_in[24] => Mux7.IN0
sw_0_in[24] => Mux23.IN0
sw_0_in[24] => Mux39.IN0
sw_0_in[24] => Mux55.IN0
sw_0_in[25] => Mux6.IN0
sw_0_in[25] => Mux22.IN0
sw_0_in[25] => Mux38.IN0
sw_0_in[25] => Mux54.IN0
sw_0_in[26] => Mux5.IN0
sw_0_in[26] => Mux21.IN0
sw_0_in[26] => Mux37.IN0
sw_0_in[26] => Mux53.IN0
sw_0_in[27] => Mux4.IN0
sw_0_in[27] => Mux20.IN0
sw_0_in[27] => Mux36.IN0
sw_0_in[27] => Mux52.IN0
sw_0_in[28] => Mux3.IN0
sw_0_in[28] => Mux19.IN0
sw_0_in[28] => Mux35.IN0
sw_0_in[28] => Mux51.IN0
sw_0_in[29] => Mux2.IN0
sw_0_in[29] => Mux18.IN0
sw_0_in[29] => Mux34.IN0
sw_0_in[29] => Mux50.IN0
sw_0_in[30] => Mux1.IN0
sw_0_in[30] => Mux17.IN0
sw_0_in[30] => Mux33.IN0
sw_0_in[30] => Mux49.IN0
sw_0_in[31] => Mux0.IN0
sw_0_in[31] => Mux16.IN0
sw_0_in[31] => Mux32.IN0
sw_0_in[31] => Mux48.IN0
sw_1_in[0] => Mux79.IN1
sw_1_in[0] => Mux95.IN1
sw_1_in[0] => Mux111.IN1
sw_1_in[0] => Mux127.IN1
sw_1_in[1] => Mux78.IN1
sw_1_in[1] => Mux94.IN1
sw_1_in[1] => Mux110.IN1
sw_1_in[1] => Mux126.IN1
sw_1_in[2] => Mux77.IN1
sw_1_in[2] => Mux93.IN1
sw_1_in[2] => Mux109.IN1
sw_1_in[2] => Mux125.IN1
sw_1_in[3] => Mux76.IN1
sw_1_in[3] => Mux92.IN1
sw_1_in[3] => Mux108.IN1
sw_1_in[3] => Mux124.IN1
sw_1_in[4] => Mux75.IN1
sw_1_in[4] => Mux91.IN1
sw_1_in[4] => Mux107.IN1
sw_1_in[4] => Mux123.IN1
sw_1_in[5] => Mux74.IN1
sw_1_in[5] => Mux90.IN1
sw_1_in[5] => Mux106.IN1
sw_1_in[5] => Mux122.IN1
sw_1_in[6] => Mux73.IN1
sw_1_in[6] => Mux89.IN1
sw_1_in[6] => Mux105.IN1
sw_1_in[6] => Mux121.IN1
sw_1_in[7] => Mux72.IN1
sw_1_in[7] => Mux88.IN1
sw_1_in[7] => Mux104.IN1
sw_1_in[7] => Mux120.IN1
sw_1_in[8] => Mux71.IN1
sw_1_in[8] => Mux87.IN1
sw_1_in[8] => Mux103.IN1
sw_1_in[8] => Mux119.IN1
sw_1_in[9] => Mux70.IN1
sw_1_in[9] => Mux86.IN1
sw_1_in[9] => Mux102.IN1
sw_1_in[9] => Mux118.IN1
sw_1_in[10] => Mux69.IN1
sw_1_in[10] => Mux85.IN1
sw_1_in[10] => Mux101.IN1
sw_1_in[10] => Mux117.IN1
sw_1_in[11] => Mux68.IN1
sw_1_in[11] => Mux84.IN1
sw_1_in[11] => Mux100.IN1
sw_1_in[11] => Mux116.IN1
sw_1_in[12] => Mux67.IN1
sw_1_in[12] => Mux83.IN1
sw_1_in[12] => Mux99.IN1
sw_1_in[12] => Mux115.IN1
sw_1_in[13] => Mux66.IN1
sw_1_in[13] => Mux82.IN1
sw_1_in[13] => Mux98.IN1
sw_1_in[13] => Mux114.IN1
sw_1_in[14] => Mux65.IN1
sw_1_in[14] => Mux81.IN1
sw_1_in[14] => Mux97.IN1
sw_1_in[14] => Mux113.IN1
sw_1_in[15] => Mux64.IN1
sw_1_in[15] => Mux80.IN1
sw_1_in[15] => Mux96.IN1
sw_1_in[15] => Mux112.IN1
sw_1_in[16] => Mux15.IN1
sw_1_in[16] => Mux31.IN1
sw_1_in[16] => Mux47.IN1
sw_1_in[16] => Mux63.IN1
sw_1_in[17] => Mux14.IN1
sw_1_in[17] => Mux30.IN1
sw_1_in[17] => Mux46.IN1
sw_1_in[17] => Mux62.IN1
sw_1_in[18] => Mux13.IN1
sw_1_in[18] => Mux29.IN1
sw_1_in[18] => Mux45.IN1
sw_1_in[18] => Mux61.IN1
sw_1_in[19] => Mux12.IN1
sw_1_in[19] => Mux28.IN1
sw_1_in[19] => Mux44.IN1
sw_1_in[19] => Mux60.IN1
sw_1_in[20] => Mux11.IN1
sw_1_in[20] => Mux27.IN1
sw_1_in[20] => Mux43.IN1
sw_1_in[20] => Mux59.IN1
sw_1_in[21] => Mux10.IN1
sw_1_in[21] => Mux26.IN1
sw_1_in[21] => Mux42.IN1
sw_1_in[21] => Mux58.IN1
sw_1_in[22] => Mux9.IN1
sw_1_in[22] => Mux25.IN1
sw_1_in[22] => Mux41.IN1
sw_1_in[22] => Mux57.IN1
sw_1_in[23] => Mux8.IN1
sw_1_in[23] => Mux24.IN1
sw_1_in[23] => Mux40.IN1
sw_1_in[23] => Mux56.IN1
sw_1_in[24] => Mux7.IN1
sw_1_in[24] => Mux23.IN1
sw_1_in[24] => Mux39.IN1
sw_1_in[24] => Mux55.IN1
sw_1_in[25] => Mux6.IN1
sw_1_in[25] => Mux22.IN1
sw_1_in[25] => Mux38.IN1
sw_1_in[25] => Mux54.IN1
sw_1_in[26] => Mux5.IN1
sw_1_in[26] => Mux21.IN1
sw_1_in[26] => Mux37.IN1
sw_1_in[26] => Mux53.IN1
sw_1_in[27] => Mux4.IN1
sw_1_in[27] => Mux20.IN1
sw_1_in[27] => Mux36.IN1
sw_1_in[27] => Mux52.IN1
sw_1_in[28] => Mux3.IN1
sw_1_in[28] => Mux19.IN1
sw_1_in[28] => Mux35.IN1
sw_1_in[28] => Mux51.IN1
sw_1_in[29] => Mux2.IN1
sw_1_in[29] => Mux18.IN1
sw_1_in[29] => Mux34.IN1
sw_1_in[29] => Mux50.IN1
sw_1_in[30] => Mux1.IN1
sw_1_in[30] => Mux17.IN1
sw_1_in[30] => Mux33.IN1
sw_1_in[30] => Mux49.IN1
sw_1_in[31] => Mux0.IN1
sw_1_in[31] => Mux16.IN1
sw_1_in[31] => Mux32.IN1
sw_1_in[31] => Mux48.IN1
sw_2_in[0] => Mux79.IN2
sw_2_in[0] => Mux95.IN2
sw_2_in[0] => Mux111.IN2
sw_2_in[0] => Mux127.IN2
sw_2_in[1] => Mux78.IN2
sw_2_in[1] => Mux94.IN2
sw_2_in[1] => Mux110.IN2
sw_2_in[1] => Mux126.IN2
sw_2_in[2] => Mux77.IN2
sw_2_in[2] => Mux93.IN2
sw_2_in[2] => Mux109.IN2
sw_2_in[2] => Mux125.IN2
sw_2_in[3] => Mux76.IN2
sw_2_in[3] => Mux92.IN2
sw_2_in[3] => Mux108.IN2
sw_2_in[3] => Mux124.IN2
sw_2_in[4] => Mux75.IN2
sw_2_in[4] => Mux91.IN2
sw_2_in[4] => Mux107.IN2
sw_2_in[4] => Mux123.IN2
sw_2_in[5] => Mux74.IN2
sw_2_in[5] => Mux90.IN2
sw_2_in[5] => Mux106.IN2
sw_2_in[5] => Mux122.IN2
sw_2_in[6] => Mux73.IN2
sw_2_in[6] => Mux89.IN2
sw_2_in[6] => Mux105.IN2
sw_2_in[6] => Mux121.IN2
sw_2_in[7] => Mux72.IN2
sw_2_in[7] => Mux88.IN2
sw_2_in[7] => Mux104.IN2
sw_2_in[7] => Mux120.IN2
sw_2_in[8] => Mux71.IN2
sw_2_in[8] => Mux87.IN2
sw_2_in[8] => Mux103.IN2
sw_2_in[8] => Mux119.IN2
sw_2_in[9] => Mux70.IN2
sw_2_in[9] => Mux86.IN2
sw_2_in[9] => Mux102.IN2
sw_2_in[9] => Mux118.IN2
sw_2_in[10] => Mux69.IN2
sw_2_in[10] => Mux85.IN2
sw_2_in[10] => Mux101.IN2
sw_2_in[10] => Mux117.IN2
sw_2_in[11] => Mux68.IN2
sw_2_in[11] => Mux84.IN2
sw_2_in[11] => Mux100.IN2
sw_2_in[11] => Mux116.IN2
sw_2_in[12] => Mux67.IN2
sw_2_in[12] => Mux83.IN2
sw_2_in[12] => Mux99.IN2
sw_2_in[12] => Mux115.IN2
sw_2_in[13] => Mux66.IN2
sw_2_in[13] => Mux82.IN2
sw_2_in[13] => Mux98.IN2
sw_2_in[13] => Mux114.IN2
sw_2_in[14] => Mux65.IN2
sw_2_in[14] => Mux81.IN2
sw_2_in[14] => Mux97.IN2
sw_2_in[14] => Mux113.IN2
sw_2_in[15] => Mux64.IN2
sw_2_in[15] => Mux80.IN2
sw_2_in[15] => Mux96.IN2
sw_2_in[15] => Mux112.IN2
sw_2_in[16] => Mux15.IN2
sw_2_in[16] => Mux31.IN2
sw_2_in[16] => Mux47.IN2
sw_2_in[16] => Mux63.IN2
sw_2_in[17] => Mux14.IN2
sw_2_in[17] => Mux30.IN2
sw_2_in[17] => Mux46.IN2
sw_2_in[17] => Mux62.IN2
sw_2_in[18] => Mux13.IN2
sw_2_in[18] => Mux29.IN2
sw_2_in[18] => Mux45.IN2
sw_2_in[18] => Mux61.IN2
sw_2_in[19] => Mux12.IN2
sw_2_in[19] => Mux28.IN2
sw_2_in[19] => Mux44.IN2
sw_2_in[19] => Mux60.IN2
sw_2_in[20] => Mux11.IN2
sw_2_in[20] => Mux27.IN2
sw_2_in[20] => Mux43.IN2
sw_2_in[20] => Mux59.IN2
sw_2_in[21] => Mux10.IN2
sw_2_in[21] => Mux26.IN2
sw_2_in[21] => Mux42.IN2
sw_2_in[21] => Mux58.IN2
sw_2_in[22] => Mux9.IN2
sw_2_in[22] => Mux25.IN2
sw_2_in[22] => Mux41.IN2
sw_2_in[22] => Mux57.IN2
sw_2_in[23] => Mux8.IN2
sw_2_in[23] => Mux24.IN2
sw_2_in[23] => Mux40.IN2
sw_2_in[23] => Mux56.IN2
sw_2_in[24] => Mux7.IN2
sw_2_in[24] => Mux23.IN2
sw_2_in[24] => Mux39.IN2
sw_2_in[24] => Mux55.IN2
sw_2_in[25] => Mux6.IN2
sw_2_in[25] => Mux22.IN2
sw_2_in[25] => Mux38.IN2
sw_2_in[25] => Mux54.IN2
sw_2_in[26] => Mux5.IN2
sw_2_in[26] => Mux21.IN2
sw_2_in[26] => Mux37.IN2
sw_2_in[26] => Mux53.IN2
sw_2_in[27] => Mux4.IN2
sw_2_in[27] => Mux20.IN2
sw_2_in[27] => Mux36.IN2
sw_2_in[27] => Mux52.IN2
sw_2_in[28] => Mux3.IN2
sw_2_in[28] => Mux19.IN2
sw_2_in[28] => Mux35.IN2
sw_2_in[28] => Mux51.IN2
sw_2_in[29] => Mux2.IN2
sw_2_in[29] => Mux18.IN2
sw_2_in[29] => Mux34.IN2
sw_2_in[29] => Mux50.IN2
sw_2_in[30] => Mux1.IN2
sw_2_in[30] => Mux17.IN2
sw_2_in[30] => Mux33.IN2
sw_2_in[30] => Mux49.IN2
sw_2_in[31] => Mux0.IN2
sw_2_in[31] => Mux16.IN2
sw_2_in[31] => Mux32.IN2
sw_2_in[31] => Mux48.IN2
sw_3_in[0] => Mux79.IN3
sw_3_in[0] => Mux95.IN3
sw_3_in[0] => Mux111.IN3
sw_3_in[0] => Mux127.IN3
sw_3_in[1] => Mux78.IN3
sw_3_in[1] => Mux94.IN3
sw_3_in[1] => Mux110.IN3
sw_3_in[1] => Mux126.IN3
sw_3_in[2] => Mux77.IN3
sw_3_in[2] => Mux93.IN3
sw_3_in[2] => Mux109.IN3
sw_3_in[2] => Mux125.IN3
sw_3_in[3] => Mux76.IN3
sw_3_in[3] => Mux92.IN3
sw_3_in[3] => Mux108.IN3
sw_3_in[3] => Mux124.IN3
sw_3_in[4] => Mux75.IN3
sw_3_in[4] => Mux91.IN3
sw_3_in[4] => Mux107.IN3
sw_3_in[4] => Mux123.IN3
sw_3_in[5] => Mux74.IN3
sw_3_in[5] => Mux90.IN3
sw_3_in[5] => Mux106.IN3
sw_3_in[5] => Mux122.IN3
sw_3_in[6] => Mux73.IN3
sw_3_in[6] => Mux89.IN3
sw_3_in[6] => Mux105.IN3
sw_3_in[6] => Mux121.IN3
sw_3_in[7] => Mux72.IN3
sw_3_in[7] => Mux88.IN3
sw_3_in[7] => Mux104.IN3
sw_3_in[7] => Mux120.IN3
sw_3_in[8] => Mux71.IN3
sw_3_in[8] => Mux87.IN3
sw_3_in[8] => Mux103.IN3
sw_3_in[8] => Mux119.IN3
sw_3_in[9] => Mux70.IN3
sw_3_in[9] => Mux86.IN3
sw_3_in[9] => Mux102.IN3
sw_3_in[9] => Mux118.IN3
sw_3_in[10] => Mux69.IN3
sw_3_in[10] => Mux85.IN3
sw_3_in[10] => Mux101.IN3
sw_3_in[10] => Mux117.IN3
sw_3_in[11] => Mux68.IN3
sw_3_in[11] => Mux84.IN3
sw_3_in[11] => Mux100.IN3
sw_3_in[11] => Mux116.IN3
sw_3_in[12] => Mux67.IN3
sw_3_in[12] => Mux83.IN3
sw_3_in[12] => Mux99.IN3
sw_3_in[12] => Mux115.IN3
sw_3_in[13] => Mux66.IN3
sw_3_in[13] => Mux82.IN3
sw_3_in[13] => Mux98.IN3
sw_3_in[13] => Mux114.IN3
sw_3_in[14] => Mux65.IN3
sw_3_in[14] => Mux81.IN3
sw_3_in[14] => Mux97.IN3
sw_3_in[14] => Mux113.IN3
sw_3_in[15] => Mux64.IN3
sw_3_in[15] => Mux80.IN3
sw_3_in[15] => Mux96.IN3
sw_3_in[15] => Mux112.IN3
sw_3_in[16] => Mux15.IN3
sw_3_in[16] => Mux31.IN3
sw_3_in[16] => Mux47.IN3
sw_3_in[16] => Mux63.IN3
sw_3_in[17] => Mux14.IN3
sw_3_in[17] => Mux30.IN3
sw_3_in[17] => Mux46.IN3
sw_3_in[17] => Mux62.IN3
sw_3_in[18] => Mux13.IN3
sw_3_in[18] => Mux29.IN3
sw_3_in[18] => Mux45.IN3
sw_3_in[18] => Mux61.IN3
sw_3_in[19] => Mux12.IN3
sw_3_in[19] => Mux28.IN3
sw_3_in[19] => Mux44.IN3
sw_3_in[19] => Mux60.IN3
sw_3_in[20] => Mux11.IN3
sw_3_in[20] => Mux27.IN3
sw_3_in[20] => Mux43.IN3
sw_3_in[20] => Mux59.IN3
sw_3_in[21] => Mux10.IN3
sw_3_in[21] => Mux26.IN3
sw_3_in[21] => Mux42.IN3
sw_3_in[21] => Mux58.IN3
sw_3_in[22] => Mux9.IN3
sw_3_in[22] => Mux25.IN3
sw_3_in[22] => Mux41.IN3
sw_3_in[22] => Mux57.IN3
sw_3_in[23] => Mux8.IN3
sw_3_in[23] => Mux24.IN3
sw_3_in[23] => Mux40.IN3
sw_3_in[23] => Mux56.IN3
sw_3_in[24] => Mux7.IN3
sw_3_in[24] => Mux23.IN3
sw_3_in[24] => Mux39.IN3
sw_3_in[24] => Mux55.IN3
sw_3_in[25] => Mux6.IN3
sw_3_in[25] => Mux22.IN3
sw_3_in[25] => Mux38.IN3
sw_3_in[25] => Mux54.IN3
sw_3_in[26] => Mux5.IN3
sw_3_in[26] => Mux21.IN3
sw_3_in[26] => Mux37.IN3
sw_3_in[26] => Mux53.IN3
sw_3_in[27] => Mux4.IN3
sw_3_in[27] => Mux20.IN3
sw_3_in[27] => Mux36.IN3
sw_3_in[27] => Mux52.IN3
sw_3_in[28] => Mux3.IN3
sw_3_in[28] => Mux19.IN3
sw_3_in[28] => Mux35.IN3
sw_3_in[28] => Mux51.IN3
sw_3_in[29] => Mux2.IN3
sw_3_in[29] => Mux18.IN3
sw_3_in[29] => Mux34.IN3
sw_3_in[29] => Mux50.IN3
sw_3_in[30] => Mux1.IN3
sw_3_in[30] => Mux17.IN3
sw_3_in[30] => Mux33.IN3
sw_3_in[30] => Mux49.IN3
sw_3_in[31] => Mux0.IN3
sw_3_in[31] => Mux16.IN3
sw_3_in[31] => Mux32.IN3
sw_3_in[31] => Mux48.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[0] => Mux64.IN5
ram_sel[0] => Mux65.IN5
ram_sel[0] => Mux66.IN5
ram_sel[0] => Mux67.IN5
ram_sel[0] => Mux68.IN5
ram_sel[0] => Mux69.IN5
ram_sel[0] => Mux70.IN5
ram_sel[0] => Mux71.IN5
ram_sel[0] => Mux72.IN5
ram_sel[0] => Mux73.IN5
ram_sel[0] => Mux74.IN5
ram_sel[0] => Mux75.IN5
ram_sel[0] => Mux76.IN5
ram_sel[0] => Mux77.IN5
ram_sel[0] => Mux78.IN5
ram_sel[0] => Mux79.IN5
ram_sel[0] => Mux80.IN5
ram_sel[0] => Mux81.IN5
ram_sel[0] => Mux82.IN5
ram_sel[0] => Mux83.IN5
ram_sel[0] => Mux84.IN5
ram_sel[0] => Mux85.IN5
ram_sel[0] => Mux86.IN5
ram_sel[0] => Mux87.IN5
ram_sel[0] => Mux88.IN5
ram_sel[0] => Mux89.IN5
ram_sel[0] => Mux90.IN5
ram_sel[0] => Mux91.IN5
ram_sel[0] => Mux92.IN5
ram_sel[0] => Mux93.IN5
ram_sel[0] => Mux94.IN5
ram_sel[0] => Mux95.IN5
ram_sel[0] => Mux96.IN5
ram_sel[0] => Mux97.IN5
ram_sel[0] => Mux98.IN5
ram_sel[0] => Mux99.IN5
ram_sel[0] => Mux100.IN5
ram_sel[0] => Mux101.IN5
ram_sel[0] => Mux102.IN5
ram_sel[0] => Mux103.IN5
ram_sel[0] => Mux104.IN5
ram_sel[0] => Mux105.IN5
ram_sel[0] => Mux106.IN5
ram_sel[0] => Mux107.IN5
ram_sel[0] => Mux108.IN5
ram_sel[0] => Mux109.IN5
ram_sel[0] => Mux110.IN5
ram_sel[0] => Mux111.IN5
ram_sel[0] => Mux112.IN5
ram_sel[0] => Mux113.IN5
ram_sel[0] => Mux114.IN5
ram_sel[0] => Mux115.IN5
ram_sel[0] => Mux116.IN5
ram_sel[0] => Mux117.IN5
ram_sel[0] => Mux118.IN5
ram_sel[0] => Mux119.IN5
ram_sel[0] => Mux120.IN5
ram_sel[0] => Mux121.IN5
ram_sel[0] => Mux122.IN5
ram_sel[0] => Mux123.IN5
ram_sel[0] => Mux124.IN5
ram_sel[0] => Mux125.IN5
ram_sel[0] => Mux126.IN5
ram_sel[0] => Mux127.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
ram_sel[1] => Mux64.IN4
ram_sel[1] => Mux65.IN4
ram_sel[1] => Mux66.IN4
ram_sel[1] => Mux67.IN4
ram_sel[1] => Mux68.IN4
ram_sel[1] => Mux69.IN4
ram_sel[1] => Mux70.IN4
ram_sel[1] => Mux71.IN4
ram_sel[1] => Mux72.IN4
ram_sel[1] => Mux73.IN4
ram_sel[1] => Mux74.IN4
ram_sel[1] => Mux75.IN4
ram_sel[1] => Mux76.IN4
ram_sel[1] => Mux77.IN4
ram_sel[1] => Mux78.IN4
ram_sel[1] => Mux79.IN4
ram_sel[1] => Mux80.IN4
ram_sel[1] => Mux81.IN4
ram_sel[1] => Mux82.IN4
ram_sel[1] => Mux83.IN4
ram_sel[1] => Mux84.IN4
ram_sel[1] => Mux85.IN4
ram_sel[1] => Mux86.IN4
ram_sel[1] => Mux87.IN4
ram_sel[1] => Mux88.IN4
ram_sel[1] => Mux89.IN4
ram_sel[1] => Mux90.IN4
ram_sel[1] => Mux91.IN4
ram_sel[1] => Mux92.IN4
ram_sel[1] => Mux93.IN4
ram_sel[1] => Mux94.IN4
ram_sel[1] => Mux95.IN4
ram_sel[1] => Mux96.IN4
ram_sel[1] => Mux97.IN4
ram_sel[1] => Mux98.IN4
ram_sel[1] => Mux99.IN4
ram_sel[1] => Mux100.IN4
ram_sel[1] => Mux101.IN4
ram_sel[1] => Mux102.IN4
ram_sel[1] => Mux103.IN4
ram_sel[1] => Mux104.IN4
ram_sel[1] => Mux105.IN4
ram_sel[1] => Mux106.IN4
ram_sel[1] => Mux107.IN4
ram_sel[1] => Mux108.IN4
ram_sel[1] => Mux109.IN4
ram_sel[1] => Mux110.IN4
ram_sel[1] => Mux111.IN4
ram_sel[1] => Mux112.IN4
ram_sel[1] => Mux113.IN4
ram_sel[1] => Mux114.IN4
ram_sel[1] => Mux115.IN4
ram_sel[1] => Mux116.IN4
ram_sel[1] => Mux117.IN4
ram_sel[1] => Mux118.IN4
ram_sel[1] => Mux119.IN4
ram_sel[1] => Mux120.IN4
ram_sel[1] => Mux121.IN4
ram_sel[1] => Mux122.IN4
ram_sel[1] => Mux123.IN4
ram_sel[1] => Mux124.IN4
ram_sel[1] => Mux125.IN4
ram_sel[1] => Mux126.IN4
ram_sel[1] => Mux127.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[16] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[17] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[18] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[19] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[20] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[21] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[22] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[23] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[24] <= ram_in_reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[25] <= ram_in_reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[26] <= ram_in_reg[0][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[27] <= ram_in_reg[0][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[28] <= ram_in_reg[0][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[29] <= ram_in_reg[0][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[30] <= ram_in_reg[0][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[31] <= ram_in_reg[0][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[5][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[5][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[5][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[5][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[5][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[5][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[16] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[17] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[18] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[19] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[20] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[21] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[22] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[23] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[24] <= ram_in_reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[25] <= ram_in_reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[26] <= ram_in_reg[1][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[27] <= ram_in_reg[1][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[28] <= ram_in_reg[1][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[29] <= ram_in_reg[1][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[30] <= ram_in_reg[1][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[31] <= ram_in_reg[1][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[6][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[6][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[6][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[6][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[6][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[6][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[16] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[17] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[18] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[19] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[20] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[21] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[22] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[23] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[24] <= ram_in_reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[25] <= ram_in_reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[26] <= ram_in_reg[2][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[27] <= ram_in_reg[2][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[28] <= ram_in_reg[2][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[29] <= ram_in_reg[2][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[30] <= ram_in_reg[2][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[31] <= ram_in_reg[2][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[7][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[7][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[7][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[7][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[7][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[7][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[16] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[17] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[18] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[19] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[20] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[21] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[22] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[23] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[24] <= ram_in_reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[25] <= ram_in_reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[26] <= ram_in_reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[27] <= ram_in_reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[28] <= ram_in_reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[29] <= ram_in_reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[30] <= ram_in_reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[31] <= ram_in_reg[3][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_cxb_data_r_fft_130:\gen_bfly_input_sw:1:ram_cxb_bfp_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[7][8].CLK
clk => ram_in_reg[7][9].CLK
clk => ram_in_reg[7][10].CLK
clk => ram_in_reg[7][11].CLK
clk => ram_in_reg[7][12].CLK
clk => ram_in_reg[7][13].CLK
clk => ram_in_reg[7][14].CLK
clk => ram_in_reg[7][15].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[6][8].CLK
clk => ram_in_reg[6][9].CLK
clk => ram_in_reg[6][10].CLK
clk => ram_in_reg[6][11].CLK
clk => ram_in_reg[6][12].CLK
clk => ram_in_reg[6][13].CLK
clk => ram_in_reg[6][14].CLK
clk => ram_in_reg[6][15].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[5][8].CLK
clk => ram_in_reg[5][9].CLK
clk => ram_in_reg[5][10].CLK
clk => ram_in_reg[5][11].CLK
clk => ram_in_reg[5][12].CLK
clk => ram_in_reg[5][13].CLK
clk => ram_in_reg[5][14].CLK
clk => ram_in_reg[5][15].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[4][8].CLK
clk => ram_in_reg[4][9].CLK
clk => ram_in_reg[4][10].CLK
clk => ram_in_reg[4][11].CLK
clk => ram_in_reg[4][12].CLK
clk => ram_in_reg[4][13].CLK
clk => ram_in_reg[4][14].CLK
clk => ram_in_reg[4][15].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[3][8].CLK
clk => ram_in_reg[3][9].CLK
clk => ram_in_reg[3][10].CLK
clk => ram_in_reg[3][11].CLK
clk => ram_in_reg[3][12].CLK
clk => ram_in_reg[3][13].CLK
clk => ram_in_reg[3][14].CLK
clk => ram_in_reg[3][15].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[2][8].CLK
clk => ram_in_reg[2][9].CLK
clk => ram_in_reg[2][10].CLK
clk => ram_in_reg[2][11].CLK
clk => ram_in_reg[2][12].CLK
clk => ram_in_reg[2][13].CLK
clk => ram_in_reg[2][14].CLK
clk => ram_in_reg[2][15].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[1][8].CLK
clk => ram_in_reg[1][9].CLK
clk => ram_in_reg[1][10].CLK
clk => ram_in_reg[1][11].CLK
clk => ram_in_reg[1][12].CLK
clk => ram_in_reg[1][13].CLK
clk => ram_in_reg[1][14].CLK
clk => ram_in_reg[1][15].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
clk => ram_in_reg[0][8].CLK
clk => ram_in_reg[0][9].CLK
clk => ram_in_reg[0][10].CLK
clk => ram_in_reg[0][11].CLK
clk => ram_in_reg[0][12].CLK
clk => ram_in_reg[0][13].CLK
clk => ram_in_reg[0][14].CLK
clk => ram_in_reg[0][15].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[7][8].ENA
global_clock_enable => ram_in_reg[7][9].ENA
global_clock_enable => ram_in_reg[7][10].ENA
global_clock_enable => ram_in_reg[7][11].ENA
global_clock_enable => ram_in_reg[7][12].ENA
global_clock_enable => ram_in_reg[7][13].ENA
global_clock_enable => ram_in_reg[7][14].ENA
global_clock_enable => ram_in_reg[7][15].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[6][8].ENA
global_clock_enable => ram_in_reg[6][9].ENA
global_clock_enable => ram_in_reg[6][10].ENA
global_clock_enable => ram_in_reg[6][11].ENA
global_clock_enable => ram_in_reg[6][12].ENA
global_clock_enable => ram_in_reg[6][13].ENA
global_clock_enable => ram_in_reg[6][14].ENA
global_clock_enable => ram_in_reg[6][15].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[5][8].ENA
global_clock_enable => ram_in_reg[5][9].ENA
global_clock_enable => ram_in_reg[5][10].ENA
global_clock_enable => ram_in_reg[5][11].ENA
global_clock_enable => ram_in_reg[5][12].ENA
global_clock_enable => ram_in_reg[5][13].ENA
global_clock_enable => ram_in_reg[5][14].ENA
global_clock_enable => ram_in_reg[5][15].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[4][8].ENA
global_clock_enable => ram_in_reg[4][9].ENA
global_clock_enable => ram_in_reg[4][10].ENA
global_clock_enable => ram_in_reg[4][11].ENA
global_clock_enable => ram_in_reg[4][12].ENA
global_clock_enable => ram_in_reg[4][13].ENA
global_clock_enable => ram_in_reg[4][14].ENA
global_clock_enable => ram_in_reg[4][15].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[3][8].ENA
global_clock_enable => ram_in_reg[3][9].ENA
global_clock_enable => ram_in_reg[3][10].ENA
global_clock_enable => ram_in_reg[3][11].ENA
global_clock_enable => ram_in_reg[3][12].ENA
global_clock_enable => ram_in_reg[3][13].ENA
global_clock_enable => ram_in_reg[3][14].ENA
global_clock_enable => ram_in_reg[3][15].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[2][8].ENA
global_clock_enable => ram_in_reg[2][9].ENA
global_clock_enable => ram_in_reg[2][10].ENA
global_clock_enable => ram_in_reg[2][11].ENA
global_clock_enable => ram_in_reg[2][12].ENA
global_clock_enable => ram_in_reg[2][13].ENA
global_clock_enable => ram_in_reg[2][14].ENA
global_clock_enable => ram_in_reg[2][15].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[1][8].ENA
global_clock_enable => ram_in_reg[1][9].ENA
global_clock_enable => ram_in_reg[1][10].ENA
global_clock_enable => ram_in_reg[1][11].ENA
global_clock_enable => ram_in_reg[1][12].ENA
global_clock_enable => ram_in_reg[1][13].ENA
global_clock_enable => ram_in_reg[1][14].ENA
global_clock_enable => ram_in_reg[1][15].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
global_clock_enable => ram_in_reg[0][8].ENA
global_clock_enable => ram_in_reg[0][9].ENA
global_clock_enable => ram_in_reg[0][10].ENA
global_clock_enable => ram_in_reg[0][11].ENA
global_clock_enable => ram_in_reg[0][12].ENA
global_clock_enable => ram_in_reg[0][13].ENA
global_clock_enable => ram_in_reg[0][14].ENA
global_clock_enable => ram_in_reg[0][15].ENA
sw_0_in[0] => Mux79.IN0
sw_0_in[0] => Mux95.IN0
sw_0_in[0] => Mux111.IN0
sw_0_in[0] => Mux127.IN0
sw_0_in[1] => Mux78.IN0
sw_0_in[1] => Mux94.IN0
sw_0_in[1] => Mux110.IN0
sw_0_in[1] => Mux126.IN0
sw_0_in[2] => Mux77.IN0
sw_0_in[2] => Mux93.IN0
sw_0_in[2] => Mux109.IN0
sw_0_in[2] => Mux125.IN0
sw_0_in[3] => Mux76.IN0
sw_0_in[3] => Mux92.IN0
sw_0_in[3] => Mux108.IN0
sw_0_in[3] => Mux124.IN0
sw_0_in[4] => Mux75.IN0
sw_0_in[4] => Mux91.IN0
sw_0_in[4] => Mux107.IN0
sw_0_in[4] => Mux123.IN0
sw_0_in[5] => Mux74.IN0
sw_0_in[5] => Mux90.IN0
sw_0_in[5] => Mux106.IN0
sw_0_in[5] => Mux122.IN0
sw_0_in[6] => Mux73.IN0
sw_0_in[6] => Mux89.IN0
sw_0_in[6] => Mux105.IN0
sw_0_in[6] => Mux121.IN0
sw_0_in[7] => Mux72.IN0
sw_0_in[7] => Mux88.IN0
sw_0_in[7] => Mux104.IN0
sw_0_in[7] => Mux120.IN0
sw_0_in[8] => Mux71.IN0
sw_0_in[8] => Mux87.IN0
sw_0_in[8] => Mux103.IN0
sw_0_in[8] => Mux119.IN0
sw_0_in[9] => Mux70.IN0
sw_0_in[9] => Mux86.IN0
sw_0_in[9] => Mux102.IN0
sw_0_in[9] => Mux118.IN0
sw_0_in[10] => Mux69.IN0
sw_0_in[10] => Mux85.IN0
sw_0_in[10] => Mux101.IN0
sw_0_in[10] => Mux117.IN0
sw_0_in[11] => Mux68.IN0
sw_0_in[11] => Mux84.IN0
sw_0_in[11] => Mux100.IN0
sw_0_in[11] => Mux116.IN0
sw_0_in[12] => Mux67.IN0
sw_0_in[12] => Mux83.IN0
sw_0_in[12] => Mux99.IN0
sw_0_in[12] => Mux115.IN0
sw_0_in[13] => Mux66.IN0
sw_0_in[13] => Mux82.IN0
sw_0_in[13] => Mux98.IN0
sw_0_in[13] => Mux114.IN0
sw_0_in[14] => Mux65.IN0
sw_0_in[14] => Mux81.IN0
sw_0_in[14] => Mux97.IN0
sw_0_in[14] => Mux113.IN0
sw_0_in[15] => Mux64.IN0
sw_0_in[15] => Mux80.IN0
sw_0_in[15] => Mux96.IN0
sw_0_in[15] => Mux112.IN0
sw_0_in[16] => Mux15.IN0
sw_0_in[16] => Mux31.IN0
sw_0_in[16] => Mux47.IN0
sw_0_in[16] => Mux63.IN0
sw_0_in[17] => Mux14.IN0
sw_0_in[17] => Mux30.IN0
sw_0_in[17] => Mux46.IN0
sw_0_in[17] => Mux62.IN0
sw_0_in[18] => Mux13.IN0
sw_0_in[18] => Mux29.IN0
sw_0_in[18] => Mux45.IN0
sw_0_in[18] => Mux61.IN0
sw_0_in[19] => Mux12.IN0
sw_0_in[19] => Mux28.IN0
sw_0_in[19] => Mux44.IN0
sw_0_in[19] => Mux60.IN0
sw_0_in[20] => Mux11.IN0
sw_0_in[20] => Mux27.IN0
sw_0_in[20] => Mux43.IN0
sw_0_in[20] => Mux59.IN0
sw_0_in[21] => Mux10.IN0
sw_0_in[21] => Mux26.IN0
sw_0_in[21] => Mux42.IN0
sw_0_in[21] => Mux58.IN0
sw_0_in[22] => Mux9.IN0
sw_0_in[22] => Mux25.IN0
sw_0_in[22] => Mux41.IN0
sw_0_in[22] => Mux57.IN0
sw_0_in[23] => Mux8.IN0
sw_0_in[23] => Mux24.IN0
sw_0_in[23] => Mux40.IN0
sw_0_in[23] => Mux56.IN0
sw_0_in[24] => Mux7.IN0
sw_0_in[24] => Mux23.IN0
sw_0_in[24] => Mux39.IN0
sw_0_in[24] => Mux55.IN0
sw_0_in[25] => Mux6.IN0
sw_0_in[25] => Mux22.IN0
sw_0_in[25] => Mux38.IN0
sw_0_in[25] => Mux54.IN0
sw_0_in[26] => Mux5.IN0
sw_0_in[26] => Mux21.IN0
sw_0_in[26] => Mux37.IN0
sw_0_in[26] => Mux53.IN0
sw_0_in[27] => Mux4.IN0
sw_0_in[27] => Mux20.IN0
sw_0_in[27] => Mux36.IN0
sw_0_in[27] => Mux52.IN0
sw_0_in[28] => Mux3.IN0
sw_0_in[28] => Mux19.IN0
sw_0_in[28] => Mux35.IN0
sw_0_in[28] => Mux51.IN0
sw_0_in[29] => Mux2.IN0
sw_0_in[29] => Mux18.IN0
sw_0_in[29] => Mux34.IN0
sw_0_in[29] => Mux50.IN0
sw_0_in[30] => Mux1.IN0
sw_0_in[30] => Mux17.IN0
sw_0_in[30] => Mux33.IN0
sw_0_in[30] => Mux49.IN0
sw_0_in[31] => Mux0.IN0
sw_0_in[31] => Mux16.IN0
sw_0_in[31] => Mux32.IN0
sw_0_in[31] => Mux48.IN0
sw_1_in[0] => Mux79.IN1
sw_1_in[0] => Mux95.IN1
sw_1_in[0] => Mux111.IN1
sw_1_in[0] => Mux127.IN1
sw_1_in[1] => Mux78.IN1
sw_1_in[1] => Mux94.IN1
sw_1_in[1] => Mux110.IN1
sw_1_in[1] => Mux126.IN1
sw_1_in[2] => Mux77.IN1
sw_1_in[2] => Mux93.IN1
sw_1_in[2] => Mux109.IN1
sw_1_in[2] => Mux125.IN1
sw_1_in[3] => Mux76.IN1
sw_1_in[3] => Mux92.IN1
sw_1_in[3] => Mux108.IN1
sw_1_in[3] => Mux124.IN1
sw_1_in[4] => Mux75.IN1
sw_1_in[4] => Mux91.IN1
sw_1_in[4] => Mux107.IN1
sw_1_in[4] => Mux123.IN1
sw_1_in[5] => Mux74.IN1
sw_1_in[5] => Mux90.IN1
sw_1_in[5] => Mux106.IN1
sw_1_in[5] => Mux122.IN1
sw_1_in[6] => Mux73.IN1
sw_1_in[6] => Mux89.IN1
sw_1_in[6] => Mux105.IN1
sw_1_in[6] => Mux121.IN1
sw_1_in[7] => Mux72.IN1
sw_1_in[7] => Mux88.IN1
sw_1_in[7] => Mux104.IN1
sw_1_in[7] => Mux120.IN1
sw_1_in[8] => Mux71.IN1
sw_1_in[8] => Mux87.IN1
sw_1_in[8] => Mux103.IN1
sw_1_in[8] => Mux119.IN1
sw_1_in[9] => Mux70.IN1
sw_1_in[9] => Mux86.IN1
sw_1_in[9] => Mux102.IN1
sw_1_in[9] => Mux118.IN1
sw_1_in[10] => Mux69.IN1
sw_1_in[10] => Mux85.IN1
sw_1_in[10] => Mux101.IN1
sw_1_in[10] => Mux117.IN1
sw_1_in[11] => Mux68.IN1
sw_1_in[11] => Mux84.IN1
sw_1_in[11] => Mux100.IN1
sw_1_in[11] => Mux116.IN1
sw_1_in[12] => Mux67.IN1
sw_1_in[12] => Mux83.IN1
sw_1_in[12] => Mux99.IN1
sw_1_in[12] => Mux115.IN1
sw_1_in[13] => Mux66.IN1
sw_1_in[13] => Mux82.IN1
sw_1_in[13] => Mux98.IN1
sw_1_in[13] => Mux114.IN1
sw_1_in[14] => Mux65.IN1
sw_1_in[14] => Mux81.IN1
sw_1_in[14] => Mux97.IN1
sw_1_in[14] => Mux113.IN1
sw_1_in[15] => Mux64.IN1
sw_1_in[15] => Mux80.IN1
sw_1_in[15] => Mux96.IN1
sw_1_in[15] => Mux112.IN1
sw_1_in[16] => Mux15.IN1
sw_1_in[16] => Mux31.IN1
sw_1_in[16] => Mux47.IN1
sw_1_in[16] => Mux63.IN1
sw_1_in[17] => Mux14.IN1
sw_1_in[17] => Mux30.IN1
sw_1_in[17] => Mux46.IN1
sw_1_in[17] => Mux62.IN1
sw_1_in[18] => Mux13.IN1
sw_1_in[18] => Mux29.IN1
sw_1_in[18] => Mux45.IN1
sw_1_in[18] => Mux61.IN1
sw_1_in[19] => Mux12.IN1
sw_1_in[19] => Mux28.IN1
sw_1_in[19] => Mux44.IN1
sw_1_in[19] => Mux60.IN1
sw_1_in[20] => Mux11.IN1
sw_1_in[20] => Mux27.IN1
sw_1_in[20] => Mux43.IN1
sw_1_in[20] => Mux59.IN1
sw_1_in[21] => Mux10.IN1
sw_1_in[21] => Mux26.IN1
sw_1_in[21] => Mux42.IN1
sw_1_in[21] => Mux58.IN1
sw_1_in[22] => Mux9.IN1
sw_1_in[22] => Mux25.IN1
sw_1_in[22] => Mux41.IN1
sw_1_in[22] => Mux57.IN1
sw_1_in[23] => Mux8.IN1
sw_1_in[23] => Mux24.IN1
sw_1_in[23] => Mux40.IN1
sw_1_in[23] => Mux56.IN1
sw_1_in[24] => Mux7.IN1
sw_1_in[24] => Mux23.IN1
sw_1_in[24] => Mux39.IN1
sw_1_in[24] => Mux55.IN1
sw_1_in[25] => Mux6.IN1
sw_1_in[25] => Mux22.IN1
sw_1_in[25] => Mux38.IN1
sw_1_in[25] => Mux54.IN1
sw_1_in[26] => Mux5.IN1
sw_1_in[26] => Mux21.IN1
sw_1_in[26] => Mux37.IN1
sw_1_in[26] => Mux53.IN1
sw_1_in[27] => Mux4.IN1
sw_1_in[27] => Mux20.IN1
sw_1_in[27] => Mux36.IN1
sw_1_in[27] => Mux52.IN1
sw_1_in[28] => Mux3.IN1
sw_1_in[28] => Mux19.IN1
sw_1_in[28] => Mux35.IN1
sw_1_in[28] => Mux51.IN1
sw_1_in[29] => Mux2.IN1
sw_1_in[29] => Mux18.IN1
sw_1_in[29] => Mux34.IN1
sw_1_in[29] => Mux50.IN1
sw_1_in[30] => Mux1.IN1
sw_1_in[30] => Mux17.IN1
sw_1_in[30] => Mux33.IN1
sw_1_in[30] => Mux49.IN1
sw_1_in[31] => Mux0.IN1
sw_1_in[31] => Mux16.IN1
sw_1_in[31] => Mux32.IN1
sw_1_in[31] => Mux48.IN1
sw_2_in[0] => Mux79.IN2
sw_2_in[0] => Mux95.IN2
sw_2_in[0] => Mux111.IN2
sw_2_in[0] => Mux127.IN2
sw_2_in[1] => Mux78.IN2
sw_2_in[1] => Mux94.IN2
sw_2_in[1] => Mux110.IN2
sw_2_in[1] => Mux126.IN2
sw_2_in[2] => Mux77.IN2
sw_2_in[2] => Mux93.IN2
sw_2_in[2] => Mux109.IN2
sw_2_in[2] => Mux125.IN2
sw_2_in[3] => Mux76.IN2
sw_2_in[3] => Mux92.IN2
sw_2_in[3] => Mux108.IN2
sw_2_in[3] => Mux124.IN2
sw_2_in[4] => Mux75.IN2
sw_2_in[4] => Mux91.IN2
sw_2_in[4] => Mux107.IN2
sw_2_in[4] => Mux123.IN2
sw_2_in[5] => Mux74.IN2
sw_2_in[5] => Mux90.IN2
sw_2_in[5] => Mux106.IN2
sw_2_in[5] => Mux122.IN2
sw_2_in[6] => Mux73.IN2
sw_2_in[6] => Mux89.IN2
sw_2_in[6] => Mux105.IN2
sw_2_in[6] => Mux121.IN2
sw_2_in[7] => Mux72.IN2
sw_2_in[7] => Mux88.IN2
sw_2_in[7] => Mux104.IN2
sw_2_in[7] => Mux120.IN2
sw_2_in[8] => Mux71.IN2
sw_2_in[8] => Mux87.IN2
sw_2_in[8] => Mux103.IN2
sw_2_in[8] => Mux119.IN2
sw_2_in[9] => Mux70.IN2
sw_2_in[9] => Mux86.IN2
sw_2_in[9] => Mux102.IN2
sw_2_in[9] => Mux118.IN2
sw_2_in[10] => Mux69.IN2
sw_2_in[10] => Mux85.IN2
sw_2_in[10] => Mux101.IN2
sw_2_in[10] => Mux117.IN2
sw_2_in[11] => Mux68.IN2
sw_2_in[11] => Mux84.IN2
sw_2_in[11] => Mux100.IN2
sw_2_in[11] => Mux116.IN2
sw_2_in[12] => Mux67.IN2
sw_2_in[12] => Mux83.IN2
sw_2_in[12] => Mux99.IN2
sw_2_in[12] => Mux115.IN2
sw_2_in[13] => Mux66.IN2
sw_2_in[13] => Mux82.IN2
sw_2_in[13] => Mux98.IN2
sw_2_in[13] => Mux114.IN2
sw_2_in[14] => Mux65.IN2
sw_2_in[14] => Mux81.IN2
sw_2_in[14] => Mux97.IN2
sw_2_in[14] => Mux113.IN2
sw_2_in[15] => Mux64.IN2
sw_2_in[15] => Mux80.IN2
sw_2_in[15] => Mux96.IN2
sw_2_in[15] => Mux112.IN2
sw_2_in[16] => Mux15.IN2
sw_2_in[16] => Mux31.IN2
sw_2_in[16] => Mux47.IN2
sw_2_in[16] => Mux63.IN2
sw_2_in[17] => Mux14.IN2
sw_2_in[17] => Mux30.IN2
sw_2_in[17] => Mux46.IN2
sw_2_in[17] => Mux62.IN2
sw_2_in[18] => Mux13.IN2
sw_2_in[18] => Mux29.IN2
sw_2_in[18] => Mux45.IN2
sw_2_in[18] => Mux61.IN2
sw_2_in[19] => Mux12.IN2
sw_2_in[19] => Mux28.IN2
sw_2_in[19] => Mux44.IN2
sw_2_in[19] => Mux60.IN2
sw_2_in[20] => Mux11.IN2
sw_2_in[20] => Mux27.IN2
sw_2_in[20] => Mux43.IN2
sw_2_in[20] => Mux59.IN2
sw_2_in[21] => Mux10.IN2
sw_2_in[21] => Mux26.IN2
sw_2_in[21] => Mux42.IN2
sw_2_in[21] => Mux58.IN2
sw_2_in[22] => Mux9.IN2
sw_2_in[22] => Mux25.IN2
sw_2_in[22] => Mux41.IN2
sw_2_in[22] => Mux57.IN2
sw_2_in[23] => Mux8.IN2
sw_2_in[23] => Mux24.IN2
sw_2_in[23] => Mux40.IN2
sw_2_in[23] => Mux56.IN2
sw_2_in[24] => Mux7.IN2
sw_2_in[24] => Mux23.IN2
sw_2_in[24] => Mux39.IN2
sw_2_in[24] => Mux55.IN2
sw_2_in[25] => Mux6.IN2
sw_2_in[25] => Mux22.IN2
sw_2_in[25] => Mux38.IN2
sw_2_in[25] => Mux54.IN2
sw_2_in[26] => Mux5.IN2
sw_2_in[26] => Mux21.IN2
sw_2_in[26] => Mux37.IN2
sw_2_in[26] => Mux53.IN2
sw_2_in[27] => Mux4.IN2
sw_2_in[27] => Mux20.IN2
sw_2_in[27] => Mux36.IN2
sw_2_in[27] => Mux52.IN2
sw_2_in[28] => Mux3.IN2
sw_2_in[28] => Mux19.IN2
sw_2_in[28] => Mux35.IN2
sw_2_in[28] => Mux51.IN2
sw_2_in[29] => Mux2.IN2
sw_2_in[29] => Mux18.IN2
sw_2_in[29] => Mux34.IN2
sw_2_in[29] => Mux50.IN2
sw_2_in[30] => Mux1.IN2
sw_2_in[30] => Mux17.IN2
sw_2_in[30] => Mux33.IN2
sw_2_in[30] => Mux49.IN2
sw_2_in[31] => Mux0.IN2
sw_2_in[31] => Mux16.IN2
sw_2_in[31] => Mux32.IN2
sw_2_in[31] => Mux48.IN2
sw_3_in[0] => Mux79.IN3
sw_3_in[0] => Mux95.IN3
sw_3_in[0] => Mux111.IN3
sw_3_in[0] => Mux127.IN3
sw_3_in[1] => Mux78.IN3
sw_3_in[1] => Mux94.IN3
sw_3_in[1] => Mux110.IN3
sw_3_in[1] => Mux126.IN3
sw_3_in[2] => Mux77.IN3
sw_3_in[2] => Mux93.IN3
sw_3_in[2] => Mux109.IN3
sw_3_in[2] => Mux125.IN3
sw_3_in[3] => Mux76.IN3
sw_3_in[3] => Mux92.IN3
sw_3_in[3] => Mux108.IN3
sw_3_in[3] => Mux124.IN3
sw_3_in[4] => Mux75.IN3
sw_3_in[4] => Mux91.IN3
sw_3_in[4] => Mux107.IN3
sw_3_in[4] => Mux123.IN3
sw_3_in[5] => Mux74.IN3
sw_3_in[5] => Mux90.IN3
sw_3_in[5] => Mux106.IN3
sw_3_in[5] => Mux122.IN3
sw_3_in[6] => Mux73.IN3
sw_3_in[6] => Mux89.IN3
sw_3_in[6] => Mux105.IN3
sw_3_in[6] => Mux121.IN3
sw_3_in[7] => Mux72.IN3
sw_3_in[7] => Mux88.IN3
sw_3_in[7] => Mux104.IN3
sw_3_in[7] => Mux120.IN3
sw_3_in[8] => Mux71.IN3
sw_3_in[8] => Mux87.IN3
sw_3_in[8] => Mux103.IN3
sw_3_in[8] => Mux119.IN3
sw_3_in[9] => Mux70.IN3
sw_3_in[9] => Mux86.IN3
sw_3_in[9] => Mux102.IN3
sw_3_in[9] => Mux118.IN3
sw_3_in[10] => Mux69.IN3
sw_3_in[10] => Mux85.IN3
sw_3_in[10] => Mux101.IN3
sw_3_in[10] => Mux117.IN3
sw_3_in[11] => Mux68.IN3
sw_3_in[11] => Mux84.IN3
sw_3_in[11] => Mux100.IN3
sw_3_in[11] => Mux116.IN3
sw_3_in[12] => Mux67.IN3
sw_3_in[12] => Mux83.IN3
sw_3_in[12] => Mux99.IN3
sw_3_in[12] => Mux115.IN3
sw_3_in[13] => Mux66.IN3
sw_3_in[13] => Mux82.IN3
sw_3_in[13] => Mux98.IN3
sw_3_in[13] => Mux114.IN3
sw_3_in[14] => Mux65.IN3
sw_3_in[14] => Mux81.IN3
sw_3_in[14] => Mux97.IN3
sw_3_in[14] => Mux113.IN3
sw_3_in[15] => Mux64.IN3
sw_3_in[15] => Mux80.IN3
sw_3_in[15] => Mux96.IN3
sw_3_in[15] => Mux112.IN3
sw_3_in[16] => Mux15.IN3
sw_3_in[16] => Mux31.IN3
sw_3_in[16] => Mux47.IN3
sw_3_in[16] => Mux63.IN3
sw_3_in[17] => Mux14.IN3
sw_3_in[17] => Mux30.IN3
sw_3_in[17] => Mux46.IN3
sw_3_in[17] => Mux62.IN3
sw_3_in[18] => Mux13.IN3
sw_3_in[18] => Mux29.IN3
sw_3_in[18] => Mux45.IN3
sw_3_in[18] => Mux61.IN3
sw_3_in[19] => Mux12.IN3
sw_3_in[19] => Mux28.IN3
sw_3_in[19] => Mux44.IN3
sw_3_in[19] => Mux60.IN3
sw_3_in[20] => Mux11.IN3
sw_3_in[20] => Mux27.IN3
sw_3_in[20] => Mux43.IN3
sw_3_in[20] => Mux59.IN3
sw_3_in[21] => Mux10.IN3
sw_3_in[21] => Mux26.IN3
sw_3_in[21] => Mux42.IN3
sw_3_in[21] => Mux58.IN3
sw_3_in[22] => Mux9.IN3
sw_3_in[22] => Mux25.IN3
sw_3_in[22] => Mux41.IN3
sw_3_in[22] => Mux57.IN3
sw_3_in[23] => Mux8.IN3
sw_3_in[23] => Mux24.IN3
sw_3_in[23] => Mux40.IN3
sw_3_in[23] => Mux56.IN3
sw_3_in[24] => Mux7.IN3
sw_3_in[24] => Mux23.IN3
sw_3_in[24] => Mux39.IN3
sw_3_in[24] => Mux55.IN3
sw_3_in[25] => Mux6.IN3
sw_3_in[25] => Mux22.IN3
sw_3_in[25] => Mux38.IN3
sw_3_in[25] => Mux54.IN3
sw_3_in[26] => Mux5.IN3
sw_3_in[26] => Mux21.IN3
sw_3_in[26] => Mux37.IN3
sw_3_in[26] => Mux53.IN3
sw_3_in[27] => Mux4.IN3
sw_3_in[27] => Mux20.IN3
sw_3_in[27] => Mux36.IN3
sw_3_in[27] => Mux52.IN3
sw_3_in[28] => Mux3.IN3
sw_3_in[28] => Mux19.IN3
sw_3_in[28] => Mux35.IN3
sw_3_in[28] => Mux51.IN3
sw_3_in[29] => Mux2.IN3
sw_3_in[29] => Mux18.IN3
sw_3_in[29] => Mux34.IN3
sw_3_in[29] => Mux50.IN3
sw_3_in[30] => Mux1.IN3
sw_3_in[30] => Mux17.IN3
sw_3_in[30] => Mux33.IN3
sw_3_in[30] => Mux49.IN3
sw_3_in[31] => Mux0.IN3
sw_3_in[31] => Mux16.IN3
sw_3_in[31] => Mux32.IN3
sw_3_in[31] => Mux48.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[0] => Mux64.IN5
ram_sel[0] => Mux65.IN5
ram_sel[0] => Mux66.IN5
ram_sel[0] => Mux67.IN5
ram_sel[0] => Mux68.IN5
ram_sel[0] => Mux69.IN5
ram_sel[0] => Mux70.IN5
ram_sel[0] => Mux71.IN5
ram_sel[0] => Mux72.IN5
ram_sel[0] => Mux73.IN5
ram_sel[0] => Mux74.IN5
ram_sel[0] => Mux75.IN5
ram_sel[0] => Mux76.IN5
ram_sel[0] => Mux77.IN5
ram_sel[0] => Mux78.IN5
ram_sel[0] => Mux79.IN5
ram_sel[0] => Mux80.IN5
ram_sel[0] => Mux81.IN5
ram_sel[0] => Mux82.IN5
ram_sel[0] => Mux83.IN5
ram_sel[0] => Mux84.IN5
ram_sel[0] => Mux85.IN5
ram_sel[0] => Mux86.IN5
ram_sel[0] => Mux87.IN5
ram_sel[0] => Mux88.IN5
ram_sel[0] => Mux89.IN5
ram_sel[0] => Mux90.IN5
ram_sel[0] => Mux91.IN5
ram_sel[0] => Mux92.IN5
ram_sel[0] => Mux93.IN5
ram_sel[0] => Mux94.IN5
ram_sel[0] => Mux95.IN5
ram_sel[0] => Mux96.IN5
ram_sel[0] => Mux97.IN5
ram_sel[0] => Mux98.IN5
ram_sel[0] => Mux99.IN5
ram_sel[0] => Mux100.IN5
ram_sel[0] => Mux101.IN5
ram_sel[0] => Mux102.IN5
ram_sel[0] => Mux103.IN5
ram_sel[0] => Mux104.IN5
ram_sel[0] => Mux105.IN5
ram_sel[0] => Mux106.IN5
ram_sel[0] => Mux107.IN5
ram_sel[0] => Mux108.IN5
ram_sel[0] => Mux109.IN5
ram_sel[0] => Mux110.IN5
ram_sel[0] => Mux111.IN5
ram_sel[0] => Mux112.IN5
ram_sel[0] => Mux113.IN5
ram_sel[0] => Mux114.IN5
ram_sel[0] => Mux115.IN5
ram_sel[0] => Mux116.IN5
ram_sel[0] => Mux117.IN5
ram_sel[0] => Mux118.IN5
ram_sel[0] => Mux119.IN5
ram_sel[0] => Mux120.IN5
ram_sel[0] => Mux121.IN5
ram_sel[0] => Mux122.IN5
ram_sel[0] => Mux123.IN5
ram_sel[0] => Mux124.IN5
ram_sel[0] => Mux125.IN5
ram_sel[0] => Mux126.IN5
ram_sel[0] => Mux127.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
ram_sel[1] => Mux64.IN4
ram_sel[1] => Mux65.IN4
ram_sel[1] => Mux66.IN4
ram_sel[1] => Mux67.IN4
ram_sel[1] => Mux68.IN4
ram_sel[1] => Mux69.IN4
ram_sel[1] => Mux70.IN4
ram_sel[1] => Mux71.IN4
ram_sel[1] => Mux72.IN4
ram_sel[1] => Mux73.IN4
ram_sel[1] => Mux74.IN4
ram_sel[1] => Mux75.IN4
ram_sel[1] => Mux76.IN4
ram_sel[1] => Mux77.IN4
ram_sel[1] => Mux78.IN4
ram_sel[1] => Mux79.IN4
ram_sel[1] => Mux80.IN4
ram_sel[1] => Mux81.IN4
ram_sel[1] => Mux82.IN4
ram_sel[1] => Mux83.IN4
ram_sel[1] => Mux84.IN4
ram_sel[1] => Mux85.IN4
ram_sel[1] => Mux86.IN4
ram_sel[1] => Mux87.IN4
ram_sel[1] => Mux88.IN4
ram_sel[1] => Mux89.IN4
ram_sel[1] => Mux90.IN4
ram_sel[1] => Mux91.IN4
ram_sel[1] => Mux92.IN4
ram_sel[1] => Mux93.IN4
ram_sel[1] => Mux94.IN4
ram_sel[1] => Mux95.IN4
ram_sel[1] => Mux96.IN4
ram_sel[1] => Mux97.IN4
ram_sel[1] => Mux98.IN4
ram_sel[1] => Mux99.IN4
ram_sel[1] => Mux100.IN4
ram_sel[1] => Mux101.IN4
ram_sel[1] => Mux102.IN4
ram_sel[1] => Mux103.IN4
ram_sel[1] => Mux104.IN4
ram_sel[1] => Mux105.IN4
ram_sel[1] => Mux106.IN4
ram_sel[1] => Mux107.IN4
ram_sel[1] => Mux108.IN4
ram_sel[1] => Mux109.IN4
ram_sel[1] => Mux110.IN4
ram_sel[1] => Mux111.IN4
ram_sel[1] => Mux112.IN4
ram_sel[1] => Mux113.IN4
ram_sel[1] => Mux114.IN4
ram_sel[1] => Mux115.IN4
ram_sel[1] => Mux116.IN4
ram_sel[1] => Mux117.IN4
ram_sel[1] => Mux118.IN4
ram_sel[1] => Mux119.IN4
ram_sel[1] => Mux120.IN4
ram_sel[1] => Mux121.IN4
ram_sel[1] => Mux122.IN4
ram_sel[1] => Mux123.IN4
ram_sel[1] => Mux124.IN4
ram_sel[1] => Mux125.IN4
ram_sel[1] => Mux126.IN4
ram_sel[1] => Mux127.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[16] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[17] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[18] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[19] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[20] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[21] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[22] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[23] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[24] <= ram_in_reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[25] <= ram_in_reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[26] <= ram_in_reg[0][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[27] <= ram_in_reg[0][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[28] <= ram_in_reg[0][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[29] <= ram_in_reg[0][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[30] <= ram_in_reg[0][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[31] <= ram_in_reg[0][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[5][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[5][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[5][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[5][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[5][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[5][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[16] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[17] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[18] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[19] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[20] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[21] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[22] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[23] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[24] <= ram_in_reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[25] <= ram_in_reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[26] <= ram_in_reg[1][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[27] <= ram_in_reg[1][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[28] <= ram_in_reg[1][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[29] <= ram_in_reg[1][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[30] <= ram_in_reg[1][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[31] <= ram_in_reg[1][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[6][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[6][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[6][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[6][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[6][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[6][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[16] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[17] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[18] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[19] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[20] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[21] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[22] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[23] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[24] <= ram_in_reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[25] <= ram_in_reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[26] <= ram_in_reg[2][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[27] <= ram_in_reg[2][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[28] <= ram_in_reg[2][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[29] <= ram_in_reg[2][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[30] <= ram_in_reg[2][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[31] <= ram_in_reg[2][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[7][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[7][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[7][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[7][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[7][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[7][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[16] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[17] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[18] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[19] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[20] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[21] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[22] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[23] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[24] <= ram_in_reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[25] <= ram_in_reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[26] <= ram_in_reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[27] <= ram_in_reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[28] <= ram_in_reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[29] <= ram_in_reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[30] <= ram_in_reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[31] <= ram_in_reg[3][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:0:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:0:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:1:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:1:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:2:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:2:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:3:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:3:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_fft_130:gen_disc:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.global_clock_enable
global_clock_enable => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.global_clock_enable
global_clock_enable => reg_no_twiddle[6][1][7].ENA
global_clock_enable => reg_no_twiddle[6][1][6].ENA
global_clock_enable => reg_no_twiddle[6][1][5].ENA
global_clock_enable => reg_no_twiddle[6][1][4].ENA
global_clock_enable => reg_no_twiddle[6][1][3].ENA
global_clock_enable => reg_no_twiddle[6][1][2].ENA
global_clock_enable => reg_no_twiddle[6][1][1].ENA
global_clock_enable => reg_no_twiddle[6][1][0].ENA
global_clock_enable => reg_no_twiddle[6][1][8].ENA
global_clock_enable => reg_no_twiddle[6][1][9].ENA
global_clock_enable => reg_no_twiddle[6][1][10].ENA
global_clock_enable => reg_no_twiddle[6][1][11].ENA
global_clock_enable => reg_no_twiddle[6][1][12].ENA
global_clock_enable => reg_no_twiddle[6][1][13].ENA
global_clock_enable => reg_no_twiddle[6][1][14].ENA
global_clock_enable => reg_no_twiddle[6][1][15].ENA
global_clock_enable => reg_no_twiddle[6][0][0].ENA
global_clock_enable => reg_no_twiddle[6][0][1].ENA
global_clock_enable => reg_no_twiddle[6][0][2].ENA
global_clock_enable => reg_no_twiddle[6][0][3].ENA
global_clock_enable => reg_no_twiddle[6][0][4].ENA
global_clock_enable => reg_no_twiddle[6][0][5].ENA
global_clock_enable => reg_no_twiddle[6][0][6].ENA
global_clock_enable => reg_no_twiddle[6][0][7].ENA
global_clock_enable => reg_no_twiddle[6][0][8].ENA
global_clock_enable => reg_no_twiddle[6][0][9].ENA
global_clock_enable => reg_no_twiddle[6][0][10].ENA
global_clock_enable => reg_no_twiddle[6][0][11].ENA
global_clock_enable => reg_no_twiddle[6][0][12].ENA
global_clock_enable => reg_no_twiddle[6][0][13].ENA
global_clock_enable => reg_no_twiddle[6][0][14].ENA
global_clock_enable => reg_no_twiddle[6][0][15].ENA
global_clock_enable => reg_no_twiddle[5][1][0].ENA
global_clock_enable => reg_no_twiddle[5][1][1].ENA
global_clock_enable => reg_no_twiddle[5][1][2].ENA
global_clock_enable => reg_no_twiddle[5][1][3].ENA
global_clock_enable => reg_no_twiddle[5][1][4].ENA
global_clock_enable => reg_no_twiddle[5][1][5].ENA
global_clock_enable => reg_no_twiddle[5][1][6].ENA
global_clock_enable => reg_no_twiddle[5][1][7].ENA
global_clock_enable => reg_no_twiddle[5][1][8].ENA
global_clock_enable => reg_no_twiddle[5][1][9].ENA
global_clock_enable => reg_no_twiddle[5][1][10].ENA
global_clock_enable => reg_no_twiddle[5][1][11].ENA
global_clock_enable => reg_no_twiddle[5][1][12].ENA
global_clock_enable => reg_no_twiddle[5][1][13].ENA
global_clock_enable => reg_no_twiddle[5][1][14].ENA
global_clock_enable => reg_no_twiddle[5][1][15].ENA
global_clock_enable => reg_no_twiddle[5][0][0].ENA
global_clock_enable => reg_no_twiddle[5][0][1].ENA
global_clock_enable => reg_no_twiddle[5][0][2].ENA
global_clock_enable => reg_no_twiddle[5][0][3].ENA
global_clock_enable => reg_no_twiddle[5][0][4].ENA
global_clock_enable => reg_no_twiddle[5][0][5].ENA
global_clock_enable => reg_no_twiddle[5][0][6].ENA
global_clock_enable => reg_no_twiddle[5][0][7].ENA
global_clock_enable => reg_no_twiddle[5][0][8].ENA
global_clock_enable => reg_no_twiddle[5][0][9].ENA
global_clock_enable => reg_no_twiddle[5][0][10].ENA
global_clock_enable => reg_no_twiddle[5][0][11].ENA
global_clock_enable => reg_no_twiddle[5][0][12].ENA
global_clock_enable => reg_no_twiddle[5][0][13].ENA
global_clock_enable => reg_no_twiddle[5][0][14].ENA
global_clock_enable => reg_no_twiddle[5][0][15].ENA
global_clock_enable => reg_no_twiddle[4][1][0].ENA
global_clock_enable => reg_no_twiddle[4][1][1].ENA
global_clock_enable => reg_no_twiddle[4][1][2].ENA
global_clock_enable => reg_no_twiddle[4][1][3].ENA
global_clock_enable => reg_no_twiddle[4][1][4].ENA
global_clock_enable => reg_no_twiddle[4][1][5].ENA
global_clock_enable => reg_no_twiddle[4][1][6].ENA
global_clock_enable => reg_no_twiddle[4][1][7].ENA
global_clock_enable => reg_no_twiddle[4][1][8].ENA
global_clock_enable => reg_no_twiddle[4][1][9].ENA
global_clock_enable => reg_no_twiddle[4][1][10].ENA
global_clock_enable => reg_no_twiddle[4][1][11].ENA
global_clock_enable => reg_no_twiddle[4][1][12].ENA
global_clock_enable => reg_no_twiddle[4][1][13].ENA
global_clock_enable => reg_no_twiddle[4][1][14].ENA
global_clock_enable => reg_no_twiddle[4][1][15].ENA
global_clock_enable => reg_no_twiddle[4][0][0].ENA
global_clock_enable => reg_no_twiddle[4][0][1].ENA
global_clock_enable => reg_no_twiddle[4][0][2].ENA
global_clock_enable => reg_no_twiddle[4][0][3].ENA
global_clock_enable => reg_no_twiddle[4][0][4].ENA
global_clock_enable => reg_no_twiddle[4][0][5].ENA
global_clock_enable => reg_no_twiddle[4][0][6].ENA
global_clock_enable => reg_no_twiddle[4][0][7].ENA
global_clock_enable => reg_no_twiddle[4][0][8].ENA
global_clock_enable => reg_no_twiddle[4][0][9].ENA
global_clock_enable => reg_no_twiddle[4][0][10].ENA
global_clock_enable => reg_no_twiddle[4][0][11].ENA
global_clock_enable => reg_no_twiddle[4][0][12].ENA
global_clock_enable => reg_no_twiddle[4][0][13].ENA
global_clock_enable => reg_no_twiddle[4][0][14].ENA
global_clock_enable => reg_no_twiddle[4][0][15].ENA
global_clock_enable => reg_no_twiddle[3][1][0].ENA
global_clock_enable => reg_no_twiddle[3][1][1].ENA
global_clock_enable => reg_no_twiddle[3][1][2].ENA
global_clock_enable => reg_no_twiddle[3][1][3].ENA
global_clock_enable => reg_no_twiddle[3][1][4].ENA
global_clock_enable => reg_no_twiddle[3][1][5].ENA
global_clock_enable => reg_no_twiddle[3][1][6].ENA
global_clock_enable => reg_no_twiddle[3][1][7].ENA
global_clock_enable => reg_no_twiddle[3][1][8].ENA
global_clock_enable => reg_no_twiddle[3][1][9].ENA
global_clock_enable => reg_no_twiddle[3][1][10].ENA
global_clock_enable => reg_no_twiddle[3][1][11].ENA
global_clock_enable => reg_no_twiddle[3][1][12].ENA
global_clock_enable => reg_no_twiddle[3][1][13].ENA
global_clock_enable => reg_no_twiddle[3][1][14].ENA
global_clock_enable => reg_no_twiddle[3][1][15].ENA
global_clock_enable => reg_no_twiddle[3][0][0].ENA
global_clock_enable => reg_no_twiddle[3][0][1].ENA
global_clock_enable => reg_no_twiddle[3][0][2].ENA
global_clock_enable => reg_no_twiddle[3][0][3].ENA
global_clock_enable => reg_no_twiddle[3][0][4].ENA
global_clock_enable => reg_no_twiddle[3][0][5].ENA
global_clock_enable => reg_no_twiddle[3][0][6].ENA
global_clock_enable => reg_no_twiddle[3][0][7].ENA
global_clock_enable => reg_no_twiddle[3][0][8].ENA
global_clock_enable => reg_no_twiddle[3][0][9].ENA
global_clock_enable => reg_no_twiddle[3][0][10].ENA
global_clock_enable => reg_no_twiddle[3][0][11].ENA
global_clock_enable => reg_no_twiddle[3][0][12].ENA
global_clock_enable => reg_no_twiddle[3][0][13].ENA
global_clock_enable => reg_no_twiddle[3][0][14].ENA
global_clock_enable => reg_no_twiddle[3][0][15].ENA
global_clock_enable => reg_no_twiddle[2][1][0].ENA
global_clock_enable => reg_no_twiddle[2][1][1].ENA
global_clock_enable => reg_no_twiddle[2][1][2].ENA
global_clock_enable => reg_no_twiddle[2][1][3].ENA
global_clock_enable => reg_no_twiddle[2][1][4].ENA
global_clock_enable => reg_no_twiddle[2][1][5].ENA
global_clock_enable => reg_no_twiddle[2][1][6].ENA
global_clock_enable => reg_no_twiddle[2][1][7].ENA
global_clock_enable => reg_no_twiddle[2][1][8].ENA
global_clock_enable => reg_no_twiddle[2][1][9].ENA
global_clock_enable => reg_no_twiddle[2][1][10].ENA
global_clock_enable => reg_no_twiddle[2][1][11].ENA
global_clock_enable => reg_no_twiddle[2][1][12].ENA
global_clock_enable => reg_no_twiddle[2][1][13].ENA
global_clock_enable => reg_no_twiddle[2][1][14].ENA
global_clock_enable => reg_no_twiddle[2][1][15].ENA
global_clock_enable => reg_no_twiddle[2][0][0].ENA
global_clock_enable => reg_no_twiddle[2][0][1].ENA
global_clock_enable => reg_no_twiddle[2][0][2].ENA
global_clock_enable => reg_no_twiddle[2][0][3].ENA
global_clock_enable => reg_no_twiddle[2][0][4].ENA
global_clock_enable => reg_no_twiddle[2][0][5].ENA
global_clock_enable => reg_no_twiddle[2][0][6].ENA
global_clock_enable => reg_no_twiddle[2][0][7].ENA
global_clock_enable => reg_no_twiddle[2][0][8].ENA
global_clock_enable => reg_no_twiddle[2][0][9].ENA
global_clock_enable => reg_no_twiddle[2][0][10].ENA
global_clock_enable => reg_no_twiddle[2][0][11].ENA
global_clock_enable => reg_no_twiddle[2][0][12].ENA
global_clock_enable => reg_no_twiddle[2][0][13].ENA
global_clock_enable => reg_no_twiddle[2][0][14].ENA
global_clock_enable => reg_no_twiddle[2][0][15].ENA
global_clock_enable => reg_no_twiddle[1][1][0].ENA
global_clock_enable => reg_no_twiddle[1][1][1].ENA
global_clock_enable => reg_no_twiddle[1][1][2].ENA
global_clock_enable => reg_no_twiddle[1][1][3].ENA
global_clock_enable => reg_no_twiddle[1][1][4].ENA
global_clock_enable => reg_no_twiddle[1][1][5].ENA
global_clock_enable => reg_no_twiddle[1][1][6].ENA
global_clock_enable => reg_no_twiddle[1][1][7].ENA
global_clock_enable => reg_no_twiddle[1][1][8].ENA
global_clock_enable => reg_no_twiddle[1][1][9].ENA
global_clock_enable => reg_no_twiddle[1][1][10].ENA
global_clock_enable => reg_no_twiddle[1][1][11].ENA
global_clock_enable => reg_no_twiddle[1][1][12].ENA
global_clock_enable => reg_no_twiddle[1][1][13].ENA
global_clock_enable => reg_no_twiddle[1][1][14].ENA
global_clock_enable => reg_no_twiddle[1][1][15].ENA
global_clock_enable => reg_no_twiddle[1][0][0].ENA
global_clock_enable => reg_no_twiddle[1][0][1].ENA
global_clock_enable => reg_no_twiddle[1][0][2].ENA
global_clock_enable => reg_no_twiddle[1][0][3].ENA
global_clock_enable => reg_no_twiddle[1][0][4].ENA
global_clock_enable => reg_no_twiddle[1][0][5].ENA
global_clock_enable => reg_no_twiddle[1][0][6].ENA
global_clock_enable => reg_no_twiddle[1][0][7].ENA
global_clock_enable => reg_no_twiddle[1][0][8].ENA
global_clock_enable => reg_no_twiddle[1][0][9].ENA
global_clock_enable => reg_no_twiddle[1][0][10].ENA
global_clock_enable => reg_no_twiddle[1][0][11].ENA
global_clock_enable => reg_no_twiddle[1][0][12].ENA
global_clock_enable => reg_no_twiddle[1][0][13].ENA
global_clock_enable => reg_no_twiddle[1][0][14].ENA
global_clock_enable => reg_no_twiddle[1][0][15].ENA
global_clock_enable => reg_no_twiddle[0][1][0].ENA
global_clock_enable => reg_no_twiddle[0][1][1].ENA
global_clock_enable => reg_no_twiddle[0][1][2].ENA
global_clock_enable => reg_no_twiddle[0][1][3].ENA
global_clock_enable => reg_no_twiddle[0][1][4].ENA
global_clock_enable => reg_no_twiddle[0][1][5].ENA
global_clock_enable => reg_no_twiddle[0][1][6].ENA
global_clock_enable => reg_no_twiddle[0][1][7].ENA
global_clock_enable => reg_no_twiddle[0][1][8].ENA
global_clock_enable => reg_no_twiddle[0][1][9].ENA
global_clock_enable => reg_no_twiddle[0][1][10].ENA
global_clock_enable => reg_no_twiddle[0][1][11].ENA
global_clock_enable => reg_no_twiddle[0][1][12].ENA
global_clock_enable => reg_no_twiddle[0][1][13].ENA
global_clock_enable => reg_no_twiddle[0][1][14].ENA
global_clock_enable => reg_no_twiddle[0][1][15].ENA
global_clock_enable => reg_no_twiddle[0][0][0].ENA
global_clock_enable => reg_no_twiddle[0][0][1].ENA
global_clock_enable => reg_no_twiddle[0][0][2].ENA
global_clock_enable => reg_no_twiddle[0][0][3].ENA
global_clock_enable => reg_no_twiddle[0][0][4].ENA
global_clock_enable => reg_no_twiddle[0][0][5].ENA
global_clock_enable => reg_no_twiddle[0][0][6].ENA
global_clock_enable => reg_no_twiddle[0][0][7].ENA
global_clock_enable => reg_no_twiddle[0][0][8].ENA
global_clock_enable => reg_no_twiddle[0][0][9].ENA
global_clock_enable => reg_no_twiddle[0][0][10].ENA
global_clock_enable => reg_no_twiddle[0][0][11].ENA
global_clock_enable => reg_no_twiddle[0][0][12].ENA
global_clock_enable => reg_no_twiddle[0][0][13].ENA
global_clock_enable => reg_no_twiddle[0][0][14].ENA
global_clock_enable => reg_no_twiddle[0][0][15].ENA
global_clock_enable => butterfly_st2[3][1][0].ENA
global_clock_enable => butterfly_st2[3][1][1].ENA
global_clock_enable => butterfly_st2[3][1][2].ENA
global_clock_enable => butterfly_st2[3][1][3].ENA
global_clock_enable => butterfly_st2[3][1][4].ENA
global_clock_enable => butterfly_st2[3][1][5].ENA
global_clock_enable => butterfly_st2[3][1][6].ENA
global_clock_enable => butterfly_st2[3][1][7].ENA
global_clock_enable => butterfly_st2[3][1][8].ENA
global_clock_enable => butterfly_st2[3][1][9].ENA
global_clock_enable => butterfly_st2[3][1][10].ENA
global_clock_enable => butterfly_st2[3][1][11].ENA
global_clock_enable => butterfly_st2[3][1][12].ENA
global_clock_enable => butterfly_st2[3][1][13].ENA
global_clock_enable => butterfly_st2[3][1][14].ENA
global_clock_enable => butterfly_st2[3][1][15].ENA
global_clock_enable => butterfly_st2[3][1][16].ENA
global_clock_enable => butterfly_st2[3][1][17].ENA
global_clock_enable => butterfly_st2[3][0][0].ENA
global_clock_enable => butterfly_st2[3][0][1].ENA
global_clock_enable => butterfly_st2[3][0][2].ENA
global_clock_enable => butterfly_st2[3][0][3].ENA
global_clock_enable => butterfly_st2[3][0][4].ENA
global_clock_enable => butterfly_st2[3][0][5].ENA
global_clock_enable => butterfly_st2[3][0][6].ENA
global_clock_enable => butterfly_st2[3][0][7].ENA
global_clock_enable => butterfly_st2[3][0][8].ENA
global_clock_enable => butterfly_st2[3][0][9].ENA
global_clock_enable => butterfly_st2[3][0][10].ENA
global_clock_enable => butterfly_st2[3][0][11].ENA
global_clock_enable => butterfly_st2[3][0][12].ENA
global_clock_enable => butterfly_st2[3][0][13].ENA
global_clock_enable => butterfly_st2[3][0][14].ENA
global_clock_enable => butterfly_st2[3][0][15].ENA
global_clock_enable => butterfly_st2[3][0][16].ENA
global_clock_enable => butterfly_st2[3][0][17].ENA
global_clock_enable => butterfly_st2[2][1][0].ENA
global_clock_enable => butterfly_st2[2][1][1].ENA
global_clock_enable => butterfly_st2[2][1][2].ENA
global_clock_enable => butterfly_st2[2][1][3].ENA
global_clock_enable => butterfly_st2[2][1][4].ENA
global_clock_enable => butterfly_st2[2][1][5].ENA
global_clock_enable => butterfly_st2[2][1][6].ENA
global_clock_enable => butterfly_st2[2][1][7].ENA
global_clock_enable => butterfly_st2[2][1][8].ENA
global_clock_enable => butterfly_st2[2][1][9].ENA
global_clock_enable => butterfly_st2[2][1][10].ENA
global_clock_enable => butterfly_st2[2][1][11].ENA
global_clock_enable => butterfly_st2[2][1][12].ENA
global_clock_enable => butterfly_st2[2][1][13].ENA
global_clock_enable => butterfly_st2[2][1][14].ENA
global_clock_enable => butterfly_st2[2][1][15].ENA
global_clock_enable => butterfly_st2[2][1][16].ENA
global_clock_enable => butterfly_st2[2][1][17].ENA
global_clock_enable => butterfly_st2[2][0][0].ENA
global_clock_enable => butterfly_st2[2][0][1].ENA
global_clock_enable => butterfly_st2[2][0][2].ENA
global_clock_enable => butterfly_st2[2][0][3].ENA
global_clock_enable => butterfly_st2[2][0][4].ENA
global_clock_enable => butterfly_st2[2][0][5].ENA
global_clock_enable => butterfly_st2[2][0][6].ENA
global_clock_enable => butterfly_st2[2][0][7].ENA
global_clock_enable => butterfly_st2[2][0][8].ENA
global_clock_enable => butterfly_st2[2][0][9].ENA
global_clock_enable => butterfly_st2[2][0][10].ENA
global_clock_enable => butterfly_st2[2][0][11].ENA
global_clock_enable => butterfly_st2[2][0][12].ENA
global_clock_enable => butterfly_st2[2][0][13].ENA
global_clock_enable => butterfly_st2[2][0][14].ENA
global_clock_enable => butterfly_st2[2][0][15].ENA
global_clock_enable => butterfly_st2[2][0][16].ENA
global_clock_enable => butterfly_st2[2][0][17].ENA
global_clock_enable => butterfly_st2[1][1][0].ENA
global_clock_enable => butterfly_st2[1][1][1].ENA
global_clock_enable => butterfly_st2[1][1][2].ENA
global_clock_enable => butterfly_st2[1][1][3].ENA
global_clock_enable => butterfly_st2[1][1][4].ENA
global_clock_enable => butterfly_st2[1][1][5].ENA
global_clock_enable => butterfly_st2[1][1][6].ENA
global_clock_enable => butterfly_st2[1][1][7].ENA
global_clock_enable => butterfly_st2[1][1][8].ENA
global_clock_enable => butterfly_st2[1][1][9].ENA
global_clock_enable => butterfly_st2[1][1][10].ENA
global_clock_enable => butterfly_st2[1][1][11].ENA
global_clock_enable => butterfly_st2[1][1][12].ENA
global_clock_enable => butterfly_st2[1][1][13].ENA
global_clock_enable => butterfly_st2[1][1][14].ENA
global_clock_enable => butterfly_st2[1][1][15].ENA
global_clock_enable => butterfly_st2[1][1][16].ENA
global_clock_enable => butterfly_st2[1][1][17].ENA
global_clock_enable => butterfly_st2[1][0][0].ENA
global_clock_enable => butterfly_st2[1][0][1].ENA
global_clock_enable => butterfly_st2[1][0][2].ENA
global_clock_enable => butterfly_st2[1][0][3].ENA
global_clock_enable => butterfly_st2[1][0][4].ENA
global_clock_enable => butterfly_st2[1][0][5].ENA
global_clock_enable => butterfly_st2[1][0][6].ENA
global_clock_enable => butterfly_st2[1][0][7].ENA
global_clock_enable => butterfly_st2[1][0][8].ENA
global_clock_enable => butterfly_st2[1][0][9].ENA
global_clock_enable => butterfly_st2[1][0][10].ENA
global_clock_enable => butterfly_st2[1][0][11].ENA
global_clock_enable => butterfly_st2[1][0][12].ENA
global_clock_enable => butterfly_st2[1][0][13].ENA
global_clock_enable => butterfly_st2[1][0][14].ENA
global_clock_enable => butterfly_st2[1][0][15].ENA
global_clock_enable => butterfly_st2[1][0][16].ENA
global_clock_enable => butterfly_st2[1][0][17].ENA
global_clock_enable => butterfly_st2[0][1][0].ENA
global_clock_enable => butterfly_st2[0][1][1].ENA
global_clock_enable => butterfly_st2[0][1][2].ENA
global_clock_enable => butterfly_st2[0][1][3].ENA
global_clock_enable => butterfly_st2[0][1][4].ENA
global_clock_enable => butterfly_st2[0][1][5].ENA
global_clock_enable => butterfly_st2[0][1][6].ENA
global_clock_enable => butterfly_st2[0][1][7].ENA
global_clock_enable => butterfly_st2[0][1][8].ENA
global_clock_enable => butterfly_st2[0][1][9].ENA
global_clock_enable => butterfly_st2[0][1][10].ENA
global_clock_enable => butterfly_st2[0][1][11].ENA
global_clock_enable => butterfly_st2[0][1][12].ENA
global_clock_enable => butterfly_st2[0][1][13].ENA
global_clock_enable => butterfly_st2[0][1][14].ENA
global_clock_enable => butterfly_st2[0][1][15].ENA
global_clock_enable => butterfly_st2[0][1][16].ENA
global_clock_enable => butterfly_st2[0][1][17].ENA
global_clock_enable => butterfly_st2[0][0][0].ENA
global_clock_enable => butterfly_st2[0][0][1].ENA
global_clock_enable => butterfly_st2[0][0][2].ENA
global_clock_enable => butterfly_st2[0][0][3].ENA
global_clock_enable => butterfly_st2[0][0][4].ENA
global_clock_enable => butterfly_st2[0][0][5].ENA
global_clock_enable => butterfly_st2[0][0][6].ENA
global_clock_enable => butterfly_st2[0][0][7].ENA
global_clock_enable => butterfly_st2[0][0][8].ENA
global_clock_enable => butterfly_st2[0][0][9].ENA
global_clock_enable => butterfly_st2[0][0][10].ENA
global_clock_enable => butterfly_st2[0][0][11].ENA
global_clock_enable => butterfly_st2[0][0][12].ENA
global_clock_enable => butterfly_st2[0][0][13].ENA
global_clock_enable => butterfly_st2[0][0][14].ENA
global_clock_enable => butterfly_st2[0][0][15].ENA
global_clock_enable => butterfly_st2[0][0][16].ENA
global_clock_enable => butterfly_st2[0][0][17].ENA
global_clock_enable => butterfly_st1[3][1][0].ENA
global_clock_enable => butterfly_st1[3][1][1].ENA
global_clock_enable => butterfly_st1[3][1][2].ENA
global_clock_enable => butterfly_st1[3][1][3].ENA
global_clock_enable => butterfly_st1[3][1][4].ENA
global_clock_enable => butterfly_st1[3][1][5].ENA
global_clock_enable => butterfly_st1[3][1][6].ENA
global_clock_enable => butterfly_st1[3][1][7].ENA
global_clock_enable => butterfly_st1[3][1][8].ENA
global_clock_enable => butterfly_st1[3][1][9].ENA
global_clock_enable => butterfly_st1[3][1][10].ENA
global_clock_enable => butterfly_st1[3][1][11].ENA
global_clock_enable => butterfly_st1[3][1][12].ENA
global_clock_enable => butterfly_st1[3][1][13].ENA
global_clock_enable => butterfly_st1[3][1][14].ENA
global_clock_enable => butterfly_st1[3][1][15].ENA
global_clock_enable => butterfly_st1[3][1][16].ENA
global_clock_enable => butterfly_st1[3][0][0].ENA
global_clock_enable => butterfly_st1[3][0][1].ENA
global_clock_enable => butterfly_st1[3][0][2].ENA
global_clock_enable => butterfly_st1[3][0][3].ENA
global_clock_enable => butterfly_st1[3][0][4].ENA
global_clock_enable => butterfly_st1[3][0][5].ENA
global_clock_enable => butterfly_st1[3][0][6].ENA
global_clock_enable => butterfly_st1[3][0][7].ENA
global_clock_enable => butterfly_st1[3][0][8].ENA
global_clock_enable => butterfly_st1[3][0][9].ENA
global_clock_enable => butterfly_st1[3][0][10].ENA
global_clock_enable => butterfly_st1[3][0][11].ENA
global_clock_enable => butterfly_st1[3][0][12].ENA
global_clock_enable => butterfly_st1[3][0][13].ENA
global_clock_enable => butterfly_st1[3][0][14].ENA
global_clock_enable => butterfly_st1[3][0][15].ENA
global_clock_enable => butterfly_st1[3][0][16].ENA
global_clock_enable => butterfly_st1[2][1][0].ENA
global_clock_enable => butterfly_st1[2][1][1].ENA
global_clock_enable => butterfly_st1[2][1][2].ENA
global_clock_enable => butterfly_st1[2][1][3].ENA
global_clock_enable => butterfly_st1[2][1][4].ENA
global_clock_enable => butterfly_st1[2][1][5].ENA
global_clock_enable => butterfly_st1[2][1][6].ENA
global_clock_enable => butterfly_st1[2][1][7].ENA
global_clock_enable => butterfly_st1[2][1][8].ENA
global_clock_enable => butterfly_st1[2][1][9].ENA
global_clock_enable => butterfly_st1[2][1][10].ENA
global_clock_enable => butterfly_st1[2][1][11].ENA
global_clock_enable => butterfly_st1[2][1][12].ENA
global_clock_enable => butterfly_st1[2][1][13].ENA
global_clock_enable => butterfly_st1[2][1][14].ENA
global_clock_enable => butterfly_st1[2][1][15].ENA
global_clock_enable => butterfly_st1[2][1][16].ENA
global_clock_enable => butterfly_st1[2][0][0].ENA
global_clock_enable => butterfly_st1[2][0][1].ENA
global_clock_enable => butterfly_st1[2][0][2].ENA
global_clock_enable => butterfly_st1[2][0][3].ENA
global_clock_enable => butterfly_st1[2][0][4].ENA
global_clock_enable => butterfly_st1[2][0][5].ENA
global_clock_enable => butterfly_st1[2][0][6].ENA
global_clock_enable => butterfly_st1[2][0][7].ENA
global_clock_enable => butterfly_st1[2][0][8].ENA
global_clock_enable => butterfly_st1[2][0][9].ENA
global_clock_enable => butterfly_st1[2][0][10].ENA
global_clock_enable => butterfly_st1[2][0][11].ENA
global_clock_enable => butterfly_st1[2][0][12].ENA
global_clock_enable => butterfly_st1[2][0][13].ENA
global_clock_enable => butterfly_st1[2][0][14].ENA
global_clock_enable => butterfly_st1[2][0][15].ENA
global_clock_enable => butterfly_st1[2][0][16].ENA
global_clock_enable => butterfly_st1[1][1][0].ENA
global_clock_enable => butterfly_st1[1][1][1].ENA
global_clock_enable => butterfly_st1[1][1][2].ENA
global_clock_enable => butterfly_st1[1][1][3].ENA
global_clock_enable => butterfly_st1[1][1][4].ENA
global_clock_enable => butterfly_st1[1][1][5].ENA
global_clock_enable => butterfly_st1[1][1][6].ENA
global_clock_enable => butterfly_st1[1][1][7].ENA
global_clock_enable => butterfly_st1[1][1][8].ENA
global_clock_enable => butterfly_st1[1][1][9].ENA
global_clock_enable => butterfly_st1[1][1][10].ENA
global_clock_enable => butterfly_st1[1][1][11].ENA
global_clock_enable => butterfly_st1[1][1][12].ENA
global_clock_enable => butterfly_st1[1][1][13].ENA
global_clock_enable => butterfly_st1[1][1][14].ENA
global_clock_enable => butterfly_st1[1][1][15].ENA
global_clock_enable => butterfly_st1[1][1][16].ENA
global_clock_enable => butterfly_st1[1][0][0].ENA
global_clock_enable => butterfly_st1[1][0][1].ENA
global_clock_enable => butterfly_st1[1][0][2].ENA
global_clock_enable => butterfly_st1[1][0][3].ENA
global_clock_enable => butterfly_st1[1][0][4].ENA
global_clock_enable => butterfly_st1[1][0][5].ENA
global_clock_enable => butterfly_st1[1][0][6].ENA
global_clock_enable => butterfly_st1[1][0][7].ENA
global_clock_enable => butterfly_st1[1][0][8].ENA
global_clock_enable => butterfly_st1[1][0][9].ENA
global_clock_enable => butterfly_st1[1][0][10].ENA
global_clock_enable => butterfly_st1[1][0][11].ENA
global_clock_enable => butterfly_st1[1][0][12].ENA
global_clock_enable => butterfly_st1[1][0][13].ENA
global_clock_enable => butterfly_st1[1][0][14].ENA
global_clock_enable => butterfly_st1[1][0][15].ENA
global_clock_enable => butterfly_st1[1][0][16].ENA
global_clock_enable => butterfly_st1[0][1][0].ENA
global_clock_enable => butterfly_st1[0][1][1].ENA
global_clock_enable => butterfly_st1[0][1][2].ENA
global_clock_enable => butterfly_st1[0][1][3].ENA
global_clock_enable => butterfly_st1[0][1][4].ENA
global_clock_enable => butterfly_st1[0][1][5].ENA
global_clock_enable => butterfly_st1[0][1][6].ENA
global_clock_enable => butterfly_st1[0][1][7].ENA
global_clock_enable => butterfly_st1[0][1][8].ENA
global_clock_enable => butterfly_st1[0][1][9].ENA
global_clock_enable => butterfly_st1[0][1][10].ENA
global_clock_enable => butterfly_st1[0][1][11].ENA
global_clock_enable => butterfly_st1[0][1][12].ENA
global_clock_enable => butterfly_st1[0][1][13].ENA
global_clock_enable => butterfly_st1[0][1][14].ENA
global_clock_enable => butterfly_st1[0][1][15].ENA
global_clock_enable => butterfly_st1[0][1][16].ENA
global_clock_enable => butterfly_st1[0][0][0].ENA
global_clock_enable => butterfly_st1[0][0][1].ENA
global_clock_enable => butterfly_st1[0][0][2].ENA
global_clock_enable => butterfly_st1[0][0][3].ENA
global_clock_enable => butterfly_st1[0][0][4].ENA
global_clock_enable => butterfly_st1[0][0][5].ENA
global_clock_enable => butterfly_st1[0][0][6].ENA
global_clock_enable => butterfly_st1[0][0][7].ENA
global_clock_enable => butterfly_st1[0][0][8].ENA
global_clock_enable => butterfly_st1[0][0][9].ENA
global_clock_enable => butterfly_st1[0][0][10].ENA
global_clock_enable => butterfly_st1[0][0][11].ENA
global_clock_enable => butterfly_st1[0][0][12].ENA
global_clock_enable => butterfly_st1[0][0][13].ENA
global_clock_enable => butterfly_st1[0][0][14].ENA
global_clock_enable => butterfly_st1[0][0][15].ENA
global_clock_enable => butterfly_st1[0][0][16].ENA
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:0:u0.clk
clk => reg_no_twiddle[6][1][0].CLK
clk => reg_no_twiddle[6][1][1].CLK
clk => reg_no_twiddle[6][1][2].CLK
clk => reg_no_twiddle[6][1][3].CLK
clk => reg_no_twiddle[6][1][4].CLK
clk => reg_no_twiddle[6][1][5].CLK
clk => reg_no_twiddle[6][1][6].CLK
clk => reg_no_twiddle[6][1][7].CLK
clk => reg_no_twiddle[6][1][8].CLK
clk => reg_no_twiddle[6][1][9].CLK
clk => reg_no_twiddle[6][1][10].CLK
clk => reg_no_twiddle[6][1][11].CLK
clk => reg_no_twiddle[6][1][12].CLK
clk => reg_no_twiddle[6][1][13].CLK
clk => reg_no_twiddle[6][1][14].CLK
clk => reg_no_twiddle[6][1][15].CLK
clk => reg_no_twiddle[6][0][0].CLK
clk => reg_no_twiddle[6][0][1].CLK
clk => reg_no_twiddle[6][0][2].CLK
clk => reg_no_twiddle[6][0][3].CLK
clk => reg_no_twiddle[6][0][4].CLK
clk => reg_no_twiddle[6][0][5].CLK
clk => reg_no_twiddle[6][0][6].CLK
clk => reg_no_twiddle[6][0][7].CLK
clk => reg_no_twiddle[6][0][8].CLK
clk => reg_no_twiddle[6][0][9].CLK
clk => reg_no_twiddle[6][0][10].CLK
clk => reg_no_twiddle[6][0][11].CLK
clk => reg_no_twiddle[6][0][12].CLK
clk => reg_no_twiddle[6][0][13].CLK
clk => reg_no_twiddle[6][0][14].CLK
clk => reg_no_twiddle[6][0][15].CLK
clk => reg_no_twiddle[5][1][0].CLK
clk => reg_no_twiddle[5][1][1].CLK
clk => reg_no_twiddle[5][1][2].CLK
clk => reg_no_twiddle[5][1][3].CLK
clk => reg_no_twiddle[5][1][4].CLK
clk => reg_no_twiddle[5][1][5].CLK
clk => reg_no_twiddle[5][1][6].CLK
clk => reg_no_twiddle[5][1][7].CLK
clk => reg_no_twiddle[5][1][8].CLK
clk => reg_no_twiddle[5][1][9].CLK
clk => reg_no_twiddle[5][1][10].CLK
clk => reg_no_twiddle[5][1][11].CLK
clk => reg_no_twiddle[5][1][12].CLK
clk => reg_no_twiddle[5][1][13].CLK
clk => reg_no_twiddle[5][1][14].CLK
clk => reg_no_twiddle[5][1][15].CLK
clk => reg_no_twiddle[5][0][0].CLK
clk => reg_no_twiddle[5][0][1].CLK
clk => reg_no_twiddle[5][0][2].CLK
clk => reg_no_twiddle[5][0][3].CLK
clk => reg_no_twiddle[5][0][4].CLK
clk => reg_no_twiddle[5][0][5].CLK
clk => reg_no_twiddle[5][0][6].CLK
clk => reg_no_twiddle[5][0][7].CLK
clk => reg_no_twiddle[5][0][8].CLK
clk => reg_no_twiddle[5][0][9].CLK
clk => reg_no_twiddle[5][0][10].CLK
clk => reg_no_twiddle[5][0][11].CLK
clk => reg_no_twiddle[5][0][12].CLK
clk => reg_no_twiddle[5][0][13].CLK
clk => reg_no_twiddle[5][0][14].CLK
clk => reg_no_twiddle[5][0][15].CLK
clk => reg_no_twiddle[4][1][0].CLK
clk => reg_no_twiddle[4][1][1].CLK
clk => reg_no_twiddle[4][1][2].CLK
clk => reg_no_twiddle[4][1][3].CLK
clk => reg_no_twiddle[4][1][4].CLK
clk => reg_no_twiddle[4][1][5].CLK
clk => reg_no_twiddle[4][1][6].CLK
clk => reg_no_twiddle[4][1][7].CLK
clk => reg_no_twiddle[4][1][8].CLK
clk => reg_no_twiddle[4][1][9].CLK
clk => reg_no_twiddle[4][1][10].CLK
clk => reg_no_twiddle[4][1][11].CLK
clk => reg_no_twiddle[4][1][12].CLK
clk => reg_no_twiddle[4][1][13].CLK
clk => reg_no_twiddle[4][1][14].CLK
clk => reg_no_twiddle[4][1][15].CLK
clk => reg_no_twiddle[4][0][0].CLK
clk => reg_no_twiddle[4][0][1].CLK
clk => reg_no_twiddle[4][0][2].CLK
clk => reg_no_twiddle[4][0][3].CLK
clk => reg_no_twiddle[4][0][4].CLK
clk => reg_no_twiddle[4][0][5].CLK
clk => reg_no_twiddle[4][0][6].CLK
clk => reg_no_twiddle[4][0][7].CLK
clk => reg_no_twiddle[4][0][8].CLK
clk => reg_no_twiddle[4][0][9].CLK
clk => reg_no_twiddle[4][0][10].CLK
clk => reg_no_twiddle[4][0][11].CLK
clk => reg_no_twiddle[4][0][12].CLK
clk => reg_no_twiddle[4][0][13].CLK
clk => reg_no_twiddle[4][0][14].CLK
clk => reg_no_twiddle[4][0][15].CLK
clk => reg_no_twiddle[3][1][0].CLK
clk => reg_no_twiddle[3][1][1].CLK
clk => reg_no_twiddle[3][1][2].CLK
clk => reg_no_twiddle[3][1][3].CLK
clk => reg_no_twiddle[3][1][4].CLK
clk => reg_no_twiddle[3][1][5].CLK
clk => reg_no_twiddle[3][1][6].CLK
clk => reg_no_twiddle[3][1][7].CLK
clk => reg_no_twiddle[3][1][8].CLK
clk => reg_no_twiddle[3][1][9].CLK
clk => reg_no_twiddle[3][1][10].CLK
clk => reg_no_twiddle[3][1][11].CLK
clk => reg_no_twiddle[3][1][12].CLK
clk => reg_no_twiddle[3][1][13].CLK
clk => reg_no_twiddle[3][1][14].CLK
clk => reg_no_twiddle[3][1][15].CLK
clk => reg_no_twiddle[3][0][0].CLK
clk => reg_no_twiddle[3][0][1].CLK
clk => reg_no_twiddle[3][0][2].CLK
clk => reg_no_twiddle[3][0][3].CLK
clk => reg_no_twiddle[3][0][4].CLK
clk => reg_no_twiddle[3][0][5].CLK
clk => reg_no_twiddle[3][0][6].CLK
clk => reg_no_twiddle[3][0][7].CLK
clk => reg_no_twiddle[3][0][8].CLK
clk => reg_no_twiddle[3][0][9].CLK
clk => reg_no_twiddle[3][0][10].CLK
clk => reg_no_twiddle[3][0][11].CLK
clk => reg_no_twiddle[3][0][12].CLK
clk => reg_no_twiddle[3][0][13].CLK
clk => reg_no_twiddle[3][0][14].CLK
clk => reg_no_twiddle[3][0][15].CLK
clk => reg_no_twiddle[2][1][0].CLK
clk => reg_no_twiddle[2][1][1].CLK
clk => reg_no_twiddle[2][1][2].CLK
clk => reg_no_twiddle[2][1][3].CLK
clk => reg_no_twiddle[2][1][4].CLK
clk => reg_no_twiddle[2][1][5].CLK
clk => reg_no_twiddle[2][1][6].CLK
clk => reg_no_twiddle[2][1][7].CLK
clk => reg_no_twiddle[2][1][8].CLK
clk => reg_no_twiddle[2][1][9].CLK
clk => reg_no_twiddle[2][1][10].CLK
clk => reg_no_twiddle[2][1][11].CLK
clk => reg_no_twiddle[2][1][12].CLK
clk => reg_no_twiddle[2][1][13].CLK
clk => reg_no_twiddle[2][1][14].CLK
clk => reg_no_twiddle[2][1][15].CLK
clk => reg_no_twiddle[2][0][0].CLK
clk => reg_no_twiddle[2][0][1].CLK
clk => reg_no_twiddle[2][0][2].CLK
clk => reg_no_twiddle[2][0][3].CLK
clk => reg_no_twiddle[2][0][4].CLK
clk => reg_no_twiddle[2][0][5].CLK
clk => reg_no_twiddle[2][0][6].CLK
clk => reg_no_twiddle[2][0][7].CLK
clk => reg_no_twiddle[2][0][8].CLK
clk => reg_no_twiddle[2][0][9].CLK
clk => reg_no_twiddle[2][0][10].CLK
clk => reg_no_twiddle[2][0][11].CLK
clk => reg_no_twiddle[2][0][12].CLK
clk => reg_no_twiddle[2][0][13].CLK
clk => reg_no_twiddle[2][0][14].CLK
clk => reg_no_twiddle[2][0][15].CLK
clk => reg_no_twiddle[1][1][0].CLK
clk => reg_no_twiddle[1][1][1].CLK
clk => reg_no_twiddle[1][1][2].CLK
clk => reg_no_twiddle[1][1][3].CLK
clk => reg_no_twiddle[1][1][4].CLK
clk => reg_no_twiddle[1][1][5].CLK
clk => reg_no_twiddle[1][1][6].CLK
clk => reg_no_twiddle[1][1][7].CLK
clk => reg_no_twiddle[1][1][8].CLK
clk => reg_no_twiddle[1][1][9].CLK
clk => reg_no_twiddle[1][1][10].CLK
clk => reg_no_twiddle[1][1][11].CLK
clk => reg_no_twiddle[1][1][12].CLK
clk => reg_no_twiddle[1][1][13].CLK
clk => reg_no_twiddle[1][1][14].CLK
clk => reg_no_twiddle[1][1][15].CLK
clk => reg_no_twiddle[1][0][0].CLK
clk => reg_no_twiddle[1][0][1].CLK
clk => reg_no_twiddle[1][0][2].CLK
clk => reg_no_twiddle[1][0][3].CLK
clk => reg_no_twiddle[1][0][4].CLK
clk => reg_no_twiddle[1][0][5].CLK
clk => reg_no_twiddle[1][0][6].CLK
clk => reg_no_twiddle[1][0][7].CLK
clk => reg_no_twiddle[1][0][8].CLK
clk => reg_no_twiddle[1][0][9].CLK
clk => reg_no_twiddle[1][0][10].CLK
clk => reg_no_twiddle[1][0][11].CLK
clk => reg_no_twiddle[1][0][12].CLK
clk => reg_no_twiddle[1][0][13].CLK
clk => reg_no_twiddle[1][0][14].CLK
clk => reg_no_twiddle[1][0][15].CLK
clk => reg_no_twiddle[0][1][0].CLK
clk => reg_no_twiddle[0][1][1].CLK
clk => reg_no_twiddle[0][1][2].CLK
clk => reg_no_twiddle[0][1][3].CLK
clk => reg_no_twiddle[0][1][4].CLK
clk => reg_no_twiddle[0][1][5].CLK
clk => reg_no_twiddle[0][1][6].CLK
clk => reg_no_twiddle[0][1][7].CLK
clk => reg_no_twiddle[0][1][8].CLK
clk => reg_no_twiddle[0][1][9].CLK
clk => reg_no_twiddle[0][1][10].CLK
clk => reg_no_twiddle[0][1][11].CLK
clk => reg_no_twiddle[0][1][12].CLK
clk => reg_no_twiddle[0][1][13].CLK
clk => reg_no_twiddle[0][1][14].CLK
clk => reg_no_twiddle[0][1][15].CLK
clk => reg_no_twiddle[0][0][0].CLK
clk => reg_no_twiddle[0][0][1].CLK
clk => reg_no_twiddle[0][0][2].CLK
clk => reg_no_twiddle[0][0][3].CLK
clk => reg_no_twiddle[0][0][4].CLK
clk => reg_no_twiddle[0][0][5].CLK
clk => reg_no_twiddle[0][0][6].CLK
clk => reg_no_twiddle[0][0][7].CLK
clk => reg_no_twiddle[0][0][8].CLK
clk => reg_no_twiddle[0][0][9].CLK
clk => reg_no_twiddle[0][0][10].CLK
clk => reg_no_twiddle[0][0][11].CLK
clk => reg_no_twiddle[0][0][12].CLK
clk => reg_no_twiddle[0][0][13].CLK
clk => reg_no_twiddle[0][0][14].CLK
clk => reg_no_twiddle[0][0][15].CLK
clk => butterfly_st2[3][1][0].CLK
clk => butterfly_st2[3][1][1].CLK
clk => butterfly_st2[3][1][2].CLK
clk => butterfly_st2[3][1][3].CLK
clk => butterfly_st2[3][1][4].CLK
clk => butterfly_st2[3][1][5].CLK
clk => butterfly_st2[3][1][6].CLK
clk => butterfly_st2[3][1][7].CLK
clk => butterfly_st2[3][1][8].CLK
clk => butterfly_st2[3][1][9].CLK
clk => butterfly_st2[3][1][10].CLK
clk => butterfly_st2[3][1][11].CLK
clk => butterfly_st2[3][1][12].CLK
clk => butterfly_st2[3][1][13].CLK
clk => butterfly_st2[3][1][14].CLK
clk => butterfly_st2[3][1][15].CLK
clk => butterfly_st2[3][1][16].CLK
clk => butterfly_st2[3][1][17].CLK
clk => butterfly_st2[3][0][0].CLK
clk => butterfly_st2[3][0][1].CLK
clk => butterfly_st2[3][0][2].CLK
clk => butterfly_st2[3][0][3].CLK
clk => butterfly_st2[3][0][4].CLK
clk => butterfly_st2[3][0][5].CLK
clk => butterfly_st2[3][0][6].CLK
clk => butterfly_st2[3][0][7].CLK
clk => butterfly_st2[3][0][8].CLK
clk => butterfly_st2[3][0][9].CLK
clk => butterfly_st2[3][0][10].CLK
clk => butterfly_st2[3][0][11].CLK
clk => butterfly_st2[3][0][12].CLK
clk => butterfly_st2[3][0][13].CLK
clk => butterfly_st2[3][0][14].CLK
clk => butterfly_st2[3][0][15].CLK
clk => butterfly_st2[3][0][16].CLK
clk => butterfly_st2[3][0][17].CLK
clk => butterfly_st2[2][1][0].CLK
clk => butterfly_st2[2][1][1].CLK
clk => butterfly_st2[2][1][2].CLK
clk => butterfly_st2[2][1][3].CLK
clk => butterfly_st2[2][1][4].CLK
clk => butterfly_st2[2][1][5].CLK
clk => butterfly_st2[2][1][6].CLK
clk => butterfly_st2[2][1][7].CLK
clk => butterfly_st2[2][1][8].CLK
clk => butterfly_st2[2][1][9].CLK
clk => butterfly_st2[2][1][10].CLK
clk => butterfly_st2[2][1][11].CLK
clk => butterfly_st2[2][1][12].CLK
clk => butterfly_st2[2][1][13].CLK
clk => butterfly_st2[2][1][14].CLK
clk => butterfly_st2[2][1][15].CLK
clk => butterfly_st2[2][1][16].CLK
clk => butterfly_st2[2][1][17].CLK
clk => butterfly_st2[2][0][0].CLK
clk => butterfly_st2[2][0][1].CLK
clk => butterfly_st2[2][0][2].CLK
clk => butterfly_st2[2][0][3].CLK
clk => butterfly_st2[2][0][4].CLK
clk => butterfly_st2[2][0][5].CLK
clk => butterfly_st2[2][0][6].CLK
clk => butterfly_st2[2][0][7].CLK
clk => butterfly_st2[2][0][8].CLK
clk => butterfly_st2[2][0][9].CLK
clk => butterfly_st2[2][0][10].CLK
clk => butterfly_st2[2][0][11].CLK
clk => butterfly_st2[2][0][12].CLK
clk => butterfly_st2[2][0][13].CLK
clk => butterfly_st2[2][0][14].CLK
clk => butterfly_st2[2][0][15].CLK
clk => butterfly_st2[2][0][16].CLK
clk => butterfly_st2[2][0][17].CLK
clk => butterfly_st2[1][1][0].CLK
clk => butterfly_st2[1][1][1].CLK
clk => butterfly_st2[1][1][2].CLK
clk => butterfly_st2[1][1][3].CLK
clk => butterfly_st2[1][1][4].CLK
clk => butterfly_st2[1][1][5].CLK
clk => butterfly_st2[1][1][6].CLK
clk => butterfly_st2[1][1][7].CLK
clk => butterfly_st2[1][1][8].CLK
clk => butterfly_st2[1][1][9].CLK
clk => butterfly_st2[1][1][10].CLK
clk => butterfly_st2[1][1][11].CLK
clk => butterfly_st2[1][1][12].CLK
clk => butterfly_st2[1][1][13].CLK
clk => butterfly_st2[1][1][14].CLK
clk => butterfly_st2[1][1][15].CLK
clk => butterfly_st2[1][1][16].CLK
clk => butterfly_st2[1][1][17].CLK
clk => butterfly_st2[1][0][0].CLK
clk => butterfly_st2[1][0][1].CLK
clk => butterfly_st2[1][0][2].CLK
clk => butterfly_st2[1][0][3].CLK
clk => butterfly_st2[1][0][4].CLK
clk => butterfly_st2[1][0][5].CLK
clk => butterfly_st2[1][0][6].CLK
clk => butterfly_st2[1][0][7].CLK
clk => butterfly_st2[1][0][8].CLK
clk => butterfly_st2[1][0][9].CLK
clk => butterfly_st2[1][0][10].CLK
clk => butterfly_st2[1][0][11].CLK
clk => butterfly_st2[1][0][12].CLK
clk => butterfly_st2[1][0][13].CLK
clk => butterfly_st2[1][0][14].CLK
clk => butterfly_st2[1][0][15].CLK
clk => butterfly_st2[1][0][16].CLK
clk => butterfly_st2[1][0][17].CLK
clk => butterfly_st2[0][1][0].CLK
clk => butterfly_st2[0][1][1].CLK
clk => butterfly_st2[0][1][2].CLK
clk => butterfly_st2[0][1][3].CLK
clk => butterfly_st2[0][1][4].CLK
clk => butterfly_st2[0][1][5].CLK
clk => butterfly_st2[0][1][6].CLK
clk => butterfly_st2[0][1][7].CLK
clk => butterfly_st2[0][1][8].CLK
clk => butterfly_st2[0][1][9].CLK
clk => butterfly_st2[0][1][10].CLK
clk => butterfly_st2[0][1][11].CLK
clk => butterfly_st2[0][1][12].CLK
clk => butterfly_st2[0][1][13].CLK
clk => butterfly_st2[0][1][14].CLK
clk => butterfly_st2[0][1][15].CLK
clk => butterfly_st2[0][1][16].CLK
clk => butterfly_st2[0][1][17].CLK
clk => butterfly_st2[0][0][0].CLK
clk => butterfly_st2[0][0][1].CLK
clk => butterfly_st2[0][0][2].CLK
clk => butterfly_st2[0][0][3].CLK
clk => butterfly_st2[0][0][4].CLK
clk => butterfly_st2[0][0][5].CLK
clk => butterfly_st2[0][0][6].CLK
clk => butterfly_st2[0][0][7].CLK
clk => butterfly_st2[0][0][8].CLK
clk => butterfly_st2[0][0][9].CLK
clk => butterfly_st2[0][0][10].CLK
clk => butterfly_st2[0][0][11].CLK
clk => butterfly_st2[0][0][12].CLK
clk => butterfly_st2[0][0][13].CLK
clk => butterfly_st2[0][0][14].CLK
clk => butterfly_st2[0][0][15].CLK
clk => butterfly_st2[0][0][16].CLK
clk => butterfly_st2[0][0][17].CLK
clk => butterfly_st1[3][1][0].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][1][8].CLK
clk => butterfly_st1[3][1][9].CLK
clk => butterfly_st1[3][1][10].CLK
clk => butterfly_st1[3][1][11].CLK
clk => butterfly_st1[3][1][12].CLK
clk => butterfly_st1[3][1][13].CLK
clk => butterfly_st1[3][1][14].CLK
clk => butterfly_st1[3][1][15].CLK
clk => butterfly_st1[3][1][16].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[3][0][8].CLK
clk => butterfly_st1[3][0][9].CLK
clk => butterfly_st1[3][0][10].CLK
clk => butterfly_st1[3][0][11].CLK
clk => butterfly_st1[3][0][12].CLK
clk => butterfly_st1[3][0][13].CLK
clk => butterfly_st1[3][0][14].CLK
clk => butterfly_st1[3][0][15].CLK
clk => butterfly_st1[3][0][16].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][1][8].CLK
clk => butterfly_st1[2][1][9].CLK
clk => butterfly_st1[2][1][10].CLK
clk => butterfly_st1[2][1][11].CLK
clk => butterfly_st1[2][1][12].CLK
clk => butterfly_st1[2][1][13].CLK
clk => butterfly_st1[2][1][14].CLK
clk => butterfly_st1[2][1][15].CLK
clk => butterfly_st1[2][1][16].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[2][0][8].CLK
clk => butterfly_st1[2][0][9].CLK
clk => butterfly_st1[2][0][10].CLK
clk => butterfly_st1[2][0][11].CLK
clk => butterfly_st1[2][0][12].CLK
clk => butterfly_st1[2][0][13].CLK
clk => butterfly_st1[2][0][14].CLK
clk => butterfly_st1[2][0][15].CLK
clk => butterfly_st1[2][0][16].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][1][8].CLK
clk => butterfly_st1[1][1][9].CLK
clk => butterfly_st1[1][1][10].CLK
clk => butterfly_st1[1][1][11].CLK
clk => butterfly_st1[1][1][12].CLK
clk => butterfly_st1[1][1][13].CLK
clk => butterfly_st1[1][1][14].CLK
clk => butterfly_st1[1][1][15].CLK
clk => butterfly_st1[1][1][16].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[1][0][8].CLK
clk => butterfly_st1[1][0][9].CLK
clk => butterfly_st1[1][0][10].CLK
clk => butterfly_st1[1][0][11].CLK
clk => butterfly_st1[1][0][12].CLK
clk => butterfly_st1[1][0][13].CLK
clk => butterfly_st1[1][0][14].CLK
clk => butterfly_st1[1][0][15].CLK
clk => butterfly_st1[1][0][16].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][1][8].CLK
clk => butterfly_st1[0][1][9].CLK
clk => butterfly_st1[0][1][10].CLK
clk => butterfly_st1[0][1][11].CLK
clk => butterfly_st1[0][1][12].CLK
clk => butterfly_st1[0][1][13].CLK
clk => butterfly_st1[0][1][14].CLK
clk => butterfly_st1[0][1][15].CLK
clk => butterfly_st1[0][1][16].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][7].CLK
clk => butterfly_st1[0][0][8].CLK
clk => butterfly_st1[0][0][9].CLK
clk => butterfly_st1[0][0][10].CLK
clk => butterfly_st1[0][0][11].CLK
clk => butterfly_st1[0][0][12].CLK
clk => butterfly_st1[0][0][13].CLK
clk => butterfly_st1[0][0][14].CLK
clk => butterfly_st1[0][0][15].CLK
clk => butterfly_st1[0][0][16].CLK
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:0:u1.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:1:u0.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:1:u1.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:2:u0.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:2:u1.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:3:u0.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:3:u1.clk
clk => asj_fft_tdl_bit_fft_130:gen_disc:delay_next_pass.clk
clk => asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.clk
clk => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.clk
clk => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.clk
clk => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.clk
clk => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.clk
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:0:u0.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:0:u1.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:1:u0.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:1:u1.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:2:u0.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:2:u1.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:3:u0.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:3:u1.clken
clken => asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.data_rdy
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.reset
reset => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.reset
reset => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.reset
reset => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.reset
next_pass => asj_fft_tdl_bit_fft_130:gen_disc:delay_next_pass.data_in
next_pass => asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.next_pass
next_blk => asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.next_blk
blk_done => ~NO_FANOUT~
alt_slb_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.bfp_factor[0]
alt_slb_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.bfp_factor[1]
alt_slb_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.bfp_factor[2]
data_1_real_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[0]
data_1_real_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[1]
data_1_real_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[2]
data_1_real_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[3]
data_1_real_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[4]
data_1_real_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[5]
data_1_real_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[6]
data_1_real_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[7]
data_1_real_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[8]
data_1_real_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[9]
data_1_real_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[10]
data_1_real_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[11]
data_1_real_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[12]
data_1_real_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[13]
data_1_real_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[14]
data_1_real_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[15]
data_2_real_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[0]
data_2_real_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[1]
data_2_real_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[2]
data_2_real_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[3]
data_2_real_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[4]
data_2_real_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[5]
data_2_real_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[6]
data_2_real_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[7]
data_2_real_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[8]
data_2_real_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[9]
data_2_real_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[10]
data_2_real_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[11]
data_2_real_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[12]
data_2_real_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[13]
data_2_real_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[14]
data_2_real_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[15]
data_3_real_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[0]
data_3_real_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[1]
data_3_real_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[2]
data_3_real_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[3]
data_3_real_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[4]
data_3_real_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[5]
data_3_real_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[6]
data_3_real_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[7]
data_3_real_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[8]
data_3_real_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[9]
data_3_real_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[10]
data_3_real_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[11]
data_3_real_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[12]
data_3_real_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[13]
data_3_real_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[14]
data_3_real_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[15]
data_4_real_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[0]
data_4_real_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[1]
data_4_real_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[2]
data_4_real_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[3]
data_4_real_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[4]
data_4_real_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[5]
data_4_real_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[6]
data_4_real_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[7]
data_4_real_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[8]
data_4_real_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[9]
data_4_real_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[10]
data_4_real_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[11]
data_4_real_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[12]
data_4_real_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[13]
data_4_real_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[14]
data_4_real_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[15]
data_1_imag_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[0]
data_1_imag_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[1]
data_1_imag_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[2]
data_1_imag_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[3]
data_1_imag_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[4]
data_1_imag_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[5]
data_1_imag_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[6]
data_1_imag_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[7]
data_1_imag_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[8]
data_1_imag_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[9]
data_1_imag_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[10]
data_1_imag_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[11]
data_1_imag_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[12]
data_1_imag_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[13]
data_1_imag_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[14]
data_1_imag_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[15]
data_2_imag_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[0]
data_2_imag_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[1]
data_2_imag_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[2]
data_2_imag_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[3]
data_2_imag_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[4]
data_2_imag_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[5]
data_2_imag_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[6]
data_2_imag_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[7]
data_2_imag_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[8]
data_2_imag_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[9]
data_2_imag_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[10]
data_2_imag_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[11]
data_2_imag_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[12]
data_2_imag_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[13]
data_2_imag_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[14]
data_2_imag_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[15]
data_3_imag_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[0]
data_3_imag_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[1]
data_3_imag_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[2]
data_3_imag_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[3]
data_3_imag_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[4]
data_3_imag_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[5]
data_3_imag_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[6]
data_3_imag_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[7]
data_3_imag_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[8]
data_3_imag_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[9]
data_3_imag_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[10]
data_3_imag_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[11]
data_3_imag_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[12]
data_3_imag_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[13]
data_3_imag_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[14]
data_3_imag_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[15]
data_4_imag_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[0]
data_4_imag_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[1]
data_4_imag_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[2]
data_4_imag_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[3]
data_4_imag_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[4]
data_4_imag_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[5]
data_4_imag_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[6]
data_4_imag_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[7]
data_4_imag_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[8]
data_4_imag_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[9]
data_4_imag_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[10]
data_4_imag_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[11]
data_4_imag_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[12]
data_4_imag_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[13]
data_4_imag_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[14]
data_4_imag_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[15]
twid_1_real[0] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[0]
twid_1_real[1] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[1]
twid_1_real[2] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[2]
twid_1_real[3] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[3]
twid_1_real[4] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[4]
twid_1_real[5] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[5]
twid_1_real[6] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[6]
twid_1_real[7] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[7]
twid_1_real[8] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[8]
twid_1_real[9] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[9]
twid_1_real[10] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[10]
twid_1_real[11] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[11]
twid_1_real[12] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[12]
twid_1_real[13] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[13]
twid_1_real[14] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[14]
twid_1_real[15] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[15]
twid_2_real[0] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[0]
twid_2_real[1] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[1]
twid_2_real[2] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[2]
twid_2_real[3] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[3]
twid_2_real[4] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[4]
twid_2_real[5] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[5]
twid_2_real[6] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[6]
twid_2_real[7] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[7]
twid_2_real[8] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[8]
twid_2_real[9] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[9]
twid_2_real[10] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[10]
twid_2_real[11] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[11]
twid_2_real[12] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[12]
twid_2_real[13] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[13]
twid_2_real[14] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[14]
twid_2_real[15] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[15]
twid_3_real[0] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[0]
twid_3_real[1] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[1]
twid_3_real[2] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[2]
twid_3_real[3] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[3]
twid_3_real[4] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[4]
twid_3_real[5] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[5]
twid_3_real[6] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[6]
twid_3_real[7] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[7]
twid_3_real[8] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[8]
twid_3_real[9] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[9]
twid_3_real[10] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[10]
twid_3_real[11] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[11]
twid_3_real[12] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[12]
twid_3_real[13] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[13]
twid_3_real[14] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[14]
twid_3_real[15] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[15]
twid_1_imag[0] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[0]
twid_1_imag[1] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[1]
twid_1_imag[2] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[2]
twid_1_imag[3] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[3]
twid_1_imag[4] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[4]
twid_1_imag[5] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[5]
twid_1_imag[6] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[6]
twid_1_imag[7] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[7]
twid_1_imag[8] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[8]
twid_1_imag[9] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[9]
twid_1_imag[10] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[10]
twid_1_imag[11] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[11]
twid_1_imag[12] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[12]
twid_1_imag[13] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[13]
twid_1_imag[14] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[14]
twid_1_imag[15] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[15]
twid_2_imag[0] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[0]
twid_2_imag[1] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[1]
twid_2_imag[2] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[2]
twid_2_imag[3] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[3]
twid_2_imag[4] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[4]
twid_2_imag[5] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[5]
twid_2_imag[6] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[6]
twid_2_imag[7] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[7]
twid_2_imag[8] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[8]
twid_2_imag[9] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[9]
twid_2_imag[10] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[10]
twid_2_imag[11] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[11]
twid_2_imag[12] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[12]
twid_2_imag[13] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[13]
twid_2_imag[14] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[14]
twid_2_imag[15] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[15]
twid_3_imag[0] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[0]
twid_3_imag[1] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[1]
twid_3_imag[2] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[2]
twid_3_imag[3] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[3]
twid_3_imag[4] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[4]
twid_3_imag[5] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[5]
twid_3_imag[6] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[6]
twid_3_imag[7] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[7]
twid_3_imag[8] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[8]
twid_3_imag[9] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[9]
twid_3_imag[10] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[10]
twid_3_imag[11] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[11]
twid_3_imag[12] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[12]
twid_3_imag[13] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[13]
twid_3_imag[14] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[14]
twid_3_imag[15] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[15]
data_1_real_o[0] <= reg_no_twiddle[6][0][0].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[1] <= reg_no_twiddle[6][0][1].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[2] <= reg_no_twiddle[6][0][2].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[3] <= reg_no_twiddle[6][0][3].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[4] <= reg_no_twiddle[6][0][4].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[5] <= reg_no_twiddle[6][0][5].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[6] <= reg_no_twiddle[6][0][6].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[7] <= reg_no_twiddle[6][0][7].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[8] <= reg_no_twiddle[6][0][8].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[9] <= reg_no_twiddle[6][0][9].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[10] <= reg_no_twiddle[6][0][10].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[11] <= reg_no_twiddle[6][0][11].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[12] <= reg_no_twiddle[6][0][12].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[13] <= reg_no_twiddle[6][0][13].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[14] <= reg_no_twiddle[6][0][14].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[15] <= reg_no_twiddle[6][0][15].DB_MAX_OUTPUT_PORT_TYPE
data_2_real_o[0] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[0]
data_2_real_o[1] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[1]
data_2_real_o[2] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[2]
data_2_real_o[3] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[3]
data_2_real_o[4] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[4]
data_2_real_o[5] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[5]
data_2_real_o[6] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[6]
data_2_real_o[7] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[7]
data_2_real_o[8] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[8]
data_2_real_o[9] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[9]
data_2_real_o[10] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[10]
data_2_real_o[11] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[11]
data_2_real_o[12] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[12]
data_2_real_o[13] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[13]
data_2_real_o[14] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[14]
data_2_real_o[15] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[15]
data_3_real_o[0] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[0]
data_3_real_o[1] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[1]
data_3_real_o[2] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[2]
data_3_real_o[3] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[3]
data_3_real_o[4] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[4]
data_3_real_o[5] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[5]
data_3_real_o[6] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[6]
data_3_real_o[7] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[7]
data_3_real_o[8] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[8]
data_3_real_o[9] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[9]
data_3_real_o[10] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[10]
data_3_real_o[11] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[11]
data_3_real_o[12] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[12]
data_3_real_o[13] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[13]
data_3_real_o[14] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[14]
data_3_real_o[15] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[15]
data_4_real_o[0] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[0]
data_4_real_o[1] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[1]
data_4_real_o[2] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[2]
data_4_real_o[3] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[3]
data_4_real_o[4] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[4]
data_4_real_o[5] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[5]
data_4_real_o[6] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[6]
data_4_real_o[7] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[7]
data_4_real_o[8] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[8]
data_4_real_o[9] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[9]
data_4_real_o[10] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[10]
data_4_real_o[11] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[11]
data_4_real_o[12] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[12]
data_4_real_o[13] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[13]
data_4_real_o[14] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[14]
data_4_real_o[15] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[15]
data_1_imag_o[0] <= reg_no_twiddle[6][1][0].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[1] <= reg_no_twiddle[6][1][1].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[2] <= reg_no_twiddle[6][1][2].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[3] <= reg_no_twiddle[6][1][3].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[4] <= reg_no_twiddle[6][1][4].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[5] <= reg_no_twiddle[6][1][5].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[6] <= reg_no_twiddle[6][1][6].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[7] <= reg_no_twiddle[6][1][7].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[8] <= reg_no_twiddle[6][1][8].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[9] <= reg_no_twiddle[6][1][9].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[10] <= reg_no_twiddle[6][1][10].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[11] <= reg_no_twiddle[6][1][11].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[12] <= reg_no_twiddle[6][1][12].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[13] <= reg_no_twiddle[6][1][13].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[14] <= reg_no_twiddle[6][1][14].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[15] <= reg_no_twiddle[6][1][15].DB_MAX_OUTPUT_PORT_TYPE
data_2_imag_o[0] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[0]
data_2_imag_o[1] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[1]
data_2_imag_o[2] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[2]
data_2_imag_o[3] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[3]
data_2_imag_o[4] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[4]
data_2_imag_o[5] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[5]
data_2_imag_o[6] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[6]
data_2_imag_o[7] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[7]
data_2_imag_o[8] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[8]
data_2_imag_o[9] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[9]
data_2_imag_o[10] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[10]
data_2_imag_o[11] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[11]
data_2_imag_o[12] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[12]
data_2_imag_o[13] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[13]
data_2_imag_o[14] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[14]
data_2_imag_o[15] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[15]
data_3_imag_o[0] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[0]
data_3_imag_o[1] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[1]
data_3_imag_o[2] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[2]
data_3_imag_o[3] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[3]
data_3_imag_o[4] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[4]
data_3_imag_o[5] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[5]
data_3_imag_o[6] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[6]
data_3_imag_o[7] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[7]
data_3_imag_o[8] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[8]
data_3_imag_o[9] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[9]
data_3_imag_o[10] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[10]
data_3_imag_o[11] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[11]
data_3_imag_o[12] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[12]
data_3_imag_o[13] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[13]
data_3_imag_o[14] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[14]
data_3_imag_o[15] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[15]
data_4_imag_o[0] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[0]
data_4_imag_o[1] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[1]
data_4_imag_o[2] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[2]
data_4_imag_o[3] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[3]
data_4_imag_o[4] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[4]
data_4_imag_o[5] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[5]
data_4_imag_o[6] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[6]
data_4_imag_o[7] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[7]
data_4_imag_o[8] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[8]
data_4_imag_o[9] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[9]
data_4_imag_o[10] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[10]
data_4_imag_o[11] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[11]
data_4_imag_o[12] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[12]
data_4_imag_o[13] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[13]
data_4_imag_o[14] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[14]
data_4_imag_o[15] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[15]
alt_slb_o[0] <= asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.lut_out[0]
alt_slb_o[1] <= asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.lut_out[1]
alt_slb_o[2] <= asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.lut_out[2]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_tdl_bit_fft_130:\gen_disc:delay_next_pass
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect
global_clock_enable => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_pass.global_clock_enable
global_clock_enable => sdetd.DISABLE.OUTPUTSELECT
global_clock_enable => sdetd.SLBI.OUTPUTSELECT
global_clock_enable => sdetd.GBLK.OUTPUTSELECT
global_clock_enable => sdetd.ENABLE.OUTPUTSELECT
global_clock_enable => sdetd.BLOCK_READY.OUTPUTSELECT
global_clock_enable => sdetd.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_blk.global_clock_enable
global_clock_enable => del_np_cnt[4].ENA
global_clock_enable => del_np_cnt[3].ENA
global_clock_enable => del_np_cnt[2].ENA
global_clock_enable => del_np_cnt[1].ENA
global_clock_enable => del_np_cnt[0].ENA
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
global_clock_enable => gain_lut_blk[3].ENA
global_clock_enable => gain_lut_blk[2].ENA
global_clock_enable => gain_lut_blk[1].ENA
global_clock_enable => gain_lut_blk[0].ENA
global_clock_enable => slb_i[3].ENA
global_clock_enable => slb_i[2].ENA
global_clock_enable => slb_i[1].ENA
global_clock_enable => slb_i[0].ENA
clk => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_pass.clk
clk => slb_i[0].CLK
clk => slb_i[1].CLK
clk => slb_i[2].CLK
clk => slb_i[3].CLK
clk => gain_lut_blk[0].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[3].CLK
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
clk => del_np_cnt[0].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[4].CLK
clk => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_blk.clk
clk => sdetd~1.DATAIN
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_pass.reset
reset => sdetd.IDLE.DATAB
reset => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_blk.reset
next_pass => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_blk.data_in
blk_done => ~NO_FANOUT~
gain_in_1pt[0] => ~NO_FANOUT~
gain_in_1pt[1] => ~NO_FANOUT~
gain_in_1pt[2] => ~NO_FANOUT~
gain_in_1pt[3] => ~NO_FANOUT~
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => ~NO_FANOUT~
real_bfp_0_in[4] => ~NO_FANOUT~
real_bfp_0_in[5] => ~NO_FANOUT~
real_bfp_0_in[6] => ~NO_FANOUT~
real_bfp_0_in[7] => ~NO_FANOUT~
real_bfp_0_in[8] => ~NO_FANOUT~
real_bfp_0_in[9] => ~NO_FANOUT~
real_bfp_0_in[10] => ~NO_FANOUT~
real_bfp_0_in[11] => rail_p_r[0][0].IN0
real_bfp_0_in[11] => rail_n_r[0][0].IN0
real_bfp_0_in[12] => rail_p_r[0][1].IN0
real_bfp_0_in[12] => rail_n_r[0][1].IN0
real_bfp_0_in[13] => rail_p_r[0][2].IN0
real_bfp_0_in[13] => rail_n_r[0][2].IN0
real_bfp_0_in[14] => rail_p_r[0][3].IN0
real_bfp_0_in[14] => rail_n_r[0][3].IN0
real_bfp_0_in[15] => rail_p_r[0][3].IN1
real_bfp_0_in[15] => rail_n_r[0][3].IN1
real_bfp_0_in[15] => rail_p_r[0][2].IN1
real_bfp_0_in[15] => rail_n_r[0][2].IN1
real_bfp_0_in[15] => rail_p_r[0][1].IN1
real_bfp_0_in[15] => rail_n_r[0][1].IN1
real_bfp_0_in[15] => rail_p_r[0][0].IN1
real_bfp_0_in[15] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_1_in[8] => ~NO_FANOUT~
real_bfp_1_in[9] => ~NO_FANOUT~
real_bfp_1_in[10] => ~NO_FANOUT~
real_bfp_1_in[11] => rail_p_r[1][0].IN0
real_bfp_1_in[11] => rail_n_r[1][0].IN0
real_bfp_1_in[12] => rail_p_r[1][1].IN0
real_bfp_1_in[12] => rail_n_r[1][1].IN0
real_bfp_1_in[13] => rail_p_r[1][2].IN0
real_bfp_1_in[13] => rail_n_r[1][2].IN0
real_bfp_1_in[14] => rail_p_r[1][3].IN0
real_bfp_1_in[14] => rail_n_r[1][3].IN0
real_bfp_1_in[15] => rail_p_r[1][3].IN1
real_bfp_1_in[15] => rail_n_r[1][3].IN1
real_bfp_1_in[15] => rail_p_r[1][2].IN1
real_bfp_1_in[15] => rail_n_r[1][2].IN1
real_bfp_1_in[15] => rail_p_r[1][1].IN1
real_bfp_1_in[15] => rail_n_r[1][1].IN1
real_bfp_1_in[15] => rail_p_r[1][0].IN1
real_bfp_1_in[15] => rail_n_r[1][0].IN1
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_2_in[8] => ~NO_FANOUT~
real_bfp_2_in[9] => ~NO_FANOUT~
real_bfp_2_in[10] => ~NO_FANOUT~
real_bfp_2_in[11] => rail_p_r[2][0].IN0
real_bfp_2_in[11] => rail_n_r[2][0].IN0
real_bfp_2_in[12] => rail_p_r[2][1].IN0
real_bfp_2_in[12] => rail_n_r[2][1].IN0
real_bfp_2_in[13] => rail_p_r[2][2].IN0
real_bfp_2_in[13] => rail_n_r[2][2].IN0
real_bfp_2_in[14] => rail_p_r[2][3].IN0
real_bfp_2_in[14] => rail_n_r[2][3].IN0
real_bfp_2_in[15] => rail_p_r[2][3].IN1
real_bfp_2_in[15] => rail_n_r[2][3].IN1
real_bfp_2_in[15] => rail_p_r[2][2].IN1
real_bfp_2_in[15] => rail_n_r[2][2].IN1
real_bfp_2_in[15] => rail_p_r[2][1].IN1
real_bfp_2_in[15] => rail_n_r[2][1].IN1
real_bfp_2_in[15] => rail_p_r[2][0].IN1
real_bfp_2_in[15] => rail_n_r[2][0].IN1
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
real_bfp_3_in[8] => ~NO_FANOUT~
real_bfp_3_in[9] => ~NO_FANOUT~
real_bfp_3_in[10] => ~NO_FANOUT~
real_bfp_3_in[11] => rail_p_r[3][0].IN0
real_bfp_3_in[11] => rail_n_r[3][0].IN0
real_bfp_3_in[12] => rail_p_r[3][1].IN0
real_bfp_3_in[12] => rail_n_r[3][1].IN0
real_bfp_3_in[13] => rail_p_r[3][2].IN0
real_bfp_3_in[13] => rail_n_r[3][2].IN0
real_bfp_3_in[14] => rail_p_r[3][3].IN0
real_bfp_3_in[14] => rail_n_r[3][3].IN0
real_bfp_3_in[15] => rail_p_r[3][3].IN1
real_bfp_3_in[15] => rail_n_r[3][3].IN1
real_bfp_3_in[15] => rail_p_r[3][2].IN1
real_bfp_3_in[15] => rail_n_r[3][2].IN1
real_bfp_3_in[15] => rail_p_r[3][1].IN1
real_bfp_3_in[15] => rail_n_r[3][1].IN1
real_bfp_3_in[15] => rail_p_r[3][0].IN1
real_bfp_3_in[15] => rail_n_r[3][0].IN1
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => ~NO_FANOUT~
imag_bfp_0_in[4] => ~NO_FANOUT~
imag_bfp_0_in[5] => ~NO_FANOUT~
imag_bfp_0_in[6] => ~NO_FANOUT~
imag_bfp_0_in[7] => ~NO_FANOUT~
imag_bfp_0_in[8] => ~NO_FANOUT~
imag_bfp_0_in[9] => ~NO_FANOUT~
imag_bfp_0_in[10] => ~NO_FANOUT~
imag_bfp_0_in[11] => rail_p_i[0][0].IN0
imag_bfp_0_in[11] => rail_n_i[0][0].IN0
imag_bfp_0_in[12] => rail_p_i[0][1].IN0
imag_bfp_0_in[12] => rail_n_i[0][1].IN0
imag_bfp_0_in[13] => rail_p_i[0][2].IN0
imag_bfp_0_in[13] => rail_n_i[0][2].IN0
imag_bfp_0_in[14] => rail_p_i[0][3].IN0
imag_bfp_0_in[14] => rail_n_i[0][3].IN0
imag_bfp_0_in[15] => rail_p_i[0][3].IN1
imag_bfp_0_in[15] => rail_n_i[0][3].IN1
imag_bfp_0_in[15] => rail_p_i[0][2].IN1
imag_bfp_0_in[15] => rail_n_i[0][2].IN1
imag_bfp_0_in[15] => rail_p_i[0][1].IN1
imag_bfp_0_in[15] => rail_n_i[0][1].IN1
imag_bfp_0_in[15] => rail_p_i[0][0].IN1
imag_bfp_0_in[15] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_1_in[8] => ~NO_FANOUT~
imag_bfp_1_in[9] => ~NO_FANOUT~
imag_bfp_1_in[10] => ~NO_FANOUT~
imag_bfp_1_in[11] => rail_p_i[1][0].IN0
imag_bfp_1_in[11] => rail_n_i[1][0].IN0
imag_bfp_1_in[12] => rail_p_i[1][1].IN0
imag_bfp_1_in[12] => rail_n_i[1][1].IN0
imag_bfp_1_in[13] => rail_p_i[1][2].IN0
imag_bfp_1_in[13] => rail_n_i[1][2].IN0
imag_bfp_1_in[14] => rail_p_i[1][3].IN0
imag_bfp_1_in[14] => rail_n_i[1][3].IN0
imag_bfp_1_in[15] => rail_p_i[1][3].IN1
imag_bfp_1_in[15] => rail_n_i[1][3].IN1
imag_bfp_1_in[15] => rail_p_i[1][2].IN1
imag_bfp_1_in[15] => rail_n_i[1][2].IN1
imag_bfp_1_in[15] => rail_p_i[1][1].IN1
imag_bfp_1_in[15] => rail_n_i[1][1].IN1
imag_bfp_1_in[15] => rail_p_i[1][0].IN1
imag_bfp_1_in[15] => rail_n_i[1][0].IN1
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_2_in[8] => ~NO_FANOUT~
imag_bfp_2_in[9] => ~NO_FANOUT~
imag_bfp_2_in[10] => ~NO_FANOUT~
imag_bfp_2_in[11] => rail_p_i[2][0].IN0
imag_bfp_2_in[11] => rail_n_i[2][0].IN0
imag_bfp_2_in[12] => rail_p_i[2][1].IN0
imag_bfp_2_in[12] => rail_n_i[2][1].IN0
imag_bfp_2_in[13] => rail_p_i[2][2].IN0
imag_bfp_2_in[13] => rail_n_i[2][2].IN0
imag_bfp_2_in[14] => rail_p_i[2][3].IN0
imag_bfp_2_in[14] => rail_n_i[2][3].IN0
imag_bfp_2_in[15] => rail_p_i[2][3].IN1
imag_bfp_2_in[15] => rail_n_i[2][3].IN1
imag_bfp_2_in[15] => rail_p_i[2][2].IN1
imag_bfp_2_in[15] => rail_n_i[2][2].IN1
imag_bfp_2_in[15] => rail_p_i[2][1].IN1
imag_bfp_2_in[15] => rail_n_i[2][1].IN1
imag_bfp_2_in[15] => rail_p_i[2][0].IN1
imag_bfp_2_in[15] => rail_n_i[2][0].IN1
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_3_in[8] => ~NO_FANOUT~
imag_bfp_3_in[9] => ~NO_FANOUT~
imag_bfp_3_in[10] => ~NO_FANOUT~
imag_bfp_3_in[11] => rail_p_i[3][0].IN0
imag_bfp_3_in[11] => rail_n_i[3][0].IN0
imag_bfp_3_in[12] => rail_p_i[3][1].IN0
imag_bfp_3_in[12] => rail_n_i[3][1].IN0
imag_bfp_3_in[13] => rail_p_i[3][2].IN0
imag_bfp_3_in[13] => rail_n_i[3][2].IN0
imag_bfp_3_in[14] => rail_p_i[3][3].IN0
imag_bfp_3_in[14] => rail_n_i[3][3].IN0
imag_bfp_3_in[15] => rail_p_i[3][3].IN1
imag_bfp_3_in[15] => rail_n_i[3][3].IN1
imag_bfp_3_in[15] => rail_p_i[3][2].IN1
imag_bfp_3_in[15] => rail_n_i[3][2].IN1
imag_bfp_3_in[15] => rail_p_i[3][1].IN1
imag_bfp_3_in[15] => rail_n_i[3][1].IN1
imag_bfp_3_in[15] => rail_p_i[3][0].IN1
imag_bfp_3_in[15] => rail_n_i[3][0].IN1
lut_out[0] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[1] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[2] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_130:\gen_blk_float:gen_b:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[6].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_130:\gen_blk_float:gen_b:delay_next_blk
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_bfp_i_fft_130:\gen_disc:bfp_scale
global_clock_enable => i_array_out[3][0].ENA
global_clock_enable => i_array_out[3][1].ENA
global_clock_enable => i_array_out[3][2].ENA
global_clock_enable => i_array_out[3][3].ENA
global_clock_enable => i_array_out[3][4].ENA
global_clock_enable => i_array_out[3][5].ENA
global_clock_enable => i_array_out[3][6].ENA
global_clock_enable => i_array_out[3][7].ENA
global_clock_enable => i_array_out[3][8].ENA
global_clock_enable => i_array_out[3][9].ENA
global_clock_enable => i_array_out[3][10].ENA
global_clock_enable => i_array_out[3][11].ENA
global_clock_enable => i_array_out[3][12].ENA
global_clock_enable => i_array_out[3][13].ENA
global_clock_enable => i_array_out[3][14].ENA
global_clock_enable => i_array_out[3][15].ENA
global_clock_enable => i_array_out[2][0].ENA
global_clock_enable => i_array_out[2][1].ENA
global_clock_enable => i_array_out[2][2].ENA
global_clock_enable => i_array_out[2][3].ENA
global_clock_enable => i_array_out[2][4].ENA
global_clock_enable => i_array_out[2][5].ENA
global_clock_enable => i_array_out[2][6].ENA
global_clock_enable => i_array_out[2][7].ENA
global_clock_enable => i_array_out[2][8].ENA
global_clock_enable => i_array_out[2][9].ENA
global_clock_enable => i_array_out[2][10].ENA
global_clock_enable => i_array_out[2][11].ENA
global_clock_enable => i_array_out[2][12].ENA
global_clock_enable => i_array_out[2][13].ENA
global_clock_enable => i_array_out[2][14].ENA
global_clock_enable => i_array_out[2][15].ENA
global_clock_enable => i_array_out[1][0].ENA
global_clock_enable => i_array_out[1][1].ENA
global_clock_enable => i_array_out[1][2].ENA
global_clock_enable => i_array_out[1][3].ENA
global_clock_enable => i_array_out[1][4].ENA
global_clock_enable => i_array_out[1][5].ENA
global_clock_enable => i_array_out[1][6].ENA
global_clock_enable => i_array_out[1][7].ENA
global_clock_enable => i_array_out[1][8].ENA
global_clock_enable => i_array_out[1][9].ENA
global_clock_enable => i_array_out[1][10].ENA
global_clock_enable => i_array_out[1][11].ENA
global_clock_enable => i_array_out[1][12].ENA
global_clock_enable => i_array_out[1][13].ENA
global_clock_enable => i_array_out[1][14].ENA
global_clock_enable => i_array_out[1][15].ENA
global_clock_enable => i_array_out[0][0].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => i_array_out[0][8].ENA
global_clock_enable => i_array_out[0][9].ENA
global_clock_enable => i_array_out[0][10].ENA
global_clock_enable => i_array_out[0][11].ENA
global_clock_enable => i_array_out[0][12].ENA
global_clock_enable => i_array_out[0][13].ENA
global_clock_enable => i_array_out[0][14].ENA
global_clock_enable => i_array_out[0][15].ENA
global_clock_enable => r_array_out[3][0].ENA
global_clock_enable => r_array_out[3][1].ENA
global_clock_enable => r_array_out[3][2].ENA
global_clock_enable => r_array_out[3][3].ENA
global_clock_enable => r_array_out[3][4].ENA
global_clock_enable => r_array_out[3][5].ENA
global_clock_enable => r_array_out[3][6].ENA
global_clock_enable => r_array_out[3][7].ENA
global_clock_enable => r_array_out[3][8].ENA
global_clock_enable => r_array_out[3][9].ENA
global_clock_enable => r_array_out[3][10].ENA
global_clock_enable => r_array_out[3][11].ENA
global_clock_enable => r_array_out[3][12].ENA
global_clock_enable => r_array_out[3][13].ENA
global_clock_enable => r_array_out[3][14].ENA
global_clock_enable => r_array_out[3][15].ENA
global_clock_enable => r_array_out[2][0].ENA
global_clock_enable => r_array_out[2][1].ENA
global_clock_enable => r_array_out[2][2].ENA
global_clock_enable => r_array_out[2][3].ENA
global_clock_enable => r_array_out[2][4].ENA
global_clock_enable => r_array_out[2][5].ENA
global_clock_enable => r_array_out[2][6].ENA
global_clock_enable => r_array_out[2][7].ENA
global_clock_enable => r_array_out[2][8].ENA
global_clock_enable => r_array_out[2][9].ENA
global_clock_enable => r_array_out[2][10].ENA
global_clock_enable => r_array_out[2][11].ENA
global_clock_enable => r_array_out[2][12].ENA
global_clock_enable => r_array_out[2][13].ENA
global_clock_enable => r_array_out[2][14].ENA
global_clock_enable => r_array_out[2][15].ENA
global_clock_enable => r_array_out[1][0].ENA
global_clock_enable => r_array_out[1][1].ENA
global_clock_enable => r_array_out[1][2].ENA
global_clock_enable => r_array_out[1][3].ENA
global_clock_enable => r_array_out[1][4].ENA
global_clock_enable => r_array_out[1][5].ENA
global_clock_enable => r_array_out[1][6].ENA
global_clock_enable => r_array_out[1][7].ENA
global_clock_enable => r_array_out[1][8].ENA
global_clock_enable => r_array_out[1][9].ENA
global_clock_enable => r_array_out[1][10].ENA
global_clock_enable => r_array_out[1][11].ENA
global_clock_enable => r_array_out[1][12].ENA
global_clock_enable => r_array_out[1][13].ENA
global_clock_enable => r_array_out[1][14].ENA
global_clock_enable => r_array_out[1][15].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][7].ENA
global_clock_enable => r_array_out[0][8].ENA
global_clock_enable => r_array_out[0][9].ENA
global_clock_enable => r_array_out[0][10].ENA
global_clock_enable => r_array_out[0][11].ENA
global_clock_enable => r_array_out[0][12].ENA
global_clock_enable => r_array_out[0][13].ENA
global_clock_enable => r_array_out[0][14].ENA
global_clock_enable => r_array_out[0][15].ENA
clk => i_array_out[3][0].CLK
clk => i_array_out[3][1].CLK
clk => i_array_out[3][2].CLK
clk => i_array_out[3][3].CLK
clk => i_array_out[3][4].CLK
clk => i_array_out[3][5].CLK
clk => i_array_out[3][6].CLK
clk => i_array_out[3][7].CLK
clk => i_array_out[3][8].CLK
clk => i_array_out[3][9].CLK
clk => i_array_out[3][10].CLK
clk => i_array_out[3][11].CLK
clk => i_array_out[3][12].CLK
clk => i_array_out[3][13].CLK
clk => i_array_out[3][14].CLK
clk => i_array_out[3][15].CLK
clk => i_array_out[2][0].CLK
clk => i_array_out[2][1].CLK
clk => i_array_out[2][2].CLK
clk => i_array_out[2][3].CLK
clk => i_array_out[2][4].CLK
clk => i_array_out[2][5].CLK
clk => i_array_out[2][6].CLK
clk => i_array_out[2][7].CLK
clk => i_array_out[2][8].CLK
clk => i_array_out[2][9].CLK
clk => i_array_out[2][10].CLK
clk => i_array_out[2][11].CLK
clk => i_array_out[2][12].CLK
clk => i_array_out[2][13].CLK
clk => i_array_out[2][14].CLK
clk => i_array_out[2][15].CLK
clk => i_array_out[1][0].CLK
clk => i_array_out[1][1].CLK
clk => i_array_out[1][2].CLK
clk => i_array_out[1][3].CLK
clk => i_array_out[1][4].CLK
clk => i_array_out[1][5].CLK
clk => i_array_out[1][6].CLK
clk => i_array_out[1][7].CLK
clk => i_array_out[1][8].CLK
clk => i_array_out[1][9].CLK
clk => i_array_out[1][10].CLK
clk => i_array_out[1][11].CLK
clk => i_array_out[1][12].CLK
clk => i_array_out[1][13].CLK
clk => i_array_out[1][14].CLK
clk => i_array_out[1][15].CLK
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => i_array_out[0][8].CLK
clk => i_array_out[0][9].CLK
clk => i_array_out[0][10].CLK
clk => i_array_out[0][11].CLK
clk => i_array_out[0][12].CLK
clk => i_array_out[0][13].CLK
clk => i_array_out[0][14].CLK
clk => i_array_out[0][15].CLK
clk => r_array_out[3][0].CLK
clk => r_array_out[3][1].CLK
clk => r_array_out[3][2].CLK
clk => r_array_out[3][3].CLK
clk => r_array_out[3][4].CLK
clk => r_array_out[3][5].CLK
clk => r_array_out[3][6].CLK
clk => r_array_out[3][7].CLK
clk => r_array_out[3][8].CLK
clk => r_array_out[3][9].CLK
clk => r_array_out[3][10].CLK
clk => r_array_out[3][11].CLK
clk => r_array_out[3][12].CLK
clk => r_array_out[3][13].CLK
clk => r_array_out[3][14].CLK
clk => r_array_out[3][15].CLK
clk => r_array_out[2][0].CLK
clk => r_array_out[2][1].CLK
clk => r_array_out[2][2].CLK
clk => r_array_out[2][3].CLK
clk => r_array_out[2][4].CLK
clk => r_array_out[2][5].CLK
clk => r_array_out[2][6].CLK
clk => r_array_out[2][7].CLK
clk => r_array_out[2][8].CLK
clk => r_array_out[2][9].CLK
clk => r_array_out[2][10].CLK
clk => r_array_out[2][11].CLK
clk => r_array_out[2][12].CLK
clk => r_array_out[2][13].CLK
clk => r_array_out[2][14].CLK
clk => r_array_out[2][15].CLK
clk => r_array_out[1][0].CLK
clk => r_array_out[1][1].CLK
clk => r_array_out[1][2].CLK
clk => r_array_out[1][3].CLK
clk => r_array_out[1][4].CLK
clk => r_array_out[1][5].CLK
clk => r_array_out[1][6].CLK
clk => r_array_out[1][7].CLK
clk => r_array_out[1][8].CLK
clk => r_array_out[1][9].CLK
clk => r_array_out[1][10].CLK
clk => r_array_out[1][11].CLK
clk => r_array_out[1][12].CLK
clk => r_array_out[1][13].CLK
clk => r_array_out[1][14].CLK
clk => r_array_out[1][15].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
clk => r_array_out[0][8].CLK
clk => r_array_out[0][9].CLK
clk => r_array_out[0][10].CLK
clk => r_array_out[0][11].CLK
clk => r_array_out[0][12].CLK
clk => r_array_out[0][13].CLK
clk => r_array_out[0][14].CLK
clk => r_array_out[0][15].CLK
real_bfp_0_in[0] => Mux11.IN10
real_bfp_0_in[0] => Mux12.IN10
real_bfp_0_in[0] => Mux13.IN10
real_bfp_0_in[0] => Mux14.IN10
real_bfp_0_in[0] => Mux15.IN10
real_bfp_0_in[1] => Mux10.IN10
real_bfp_0_in[1] => Mux11.IN9
real_bfp_0_in[1] => Mux12.IN9
real_bfp_0_in[1] => Mux13.IN9
real_bfp_0_in[1] => Mux14.IN9
real_bfp_0_in[2] => Mux9.IN10
real_bfp_0_in[2] => Mux10.IN9
real_bfp_0_in[2] => Mux11.IN8
real_bfp_0_in[2] => Mux12.IN8
real_bfp_0_in[2] => Mux13.IN8
real_bfp_0_in[3] => Mux8.IN10
real_bfp_0_in[3] => Mux9.IN9
real_bfp_0_in[3] => Mux10.IN8
real_bfp_0_in[3] => Mux11.IN7
real_bfp_0_in[3] => Mux12.IN7
real_bfp_0_in[4] => Mux7.IN10
real_bfp_0_in[4] => Mux8.IN9
real_bfp_0_in[4] => Mux9.IN8
real_bfp_0_in[4] => Mux10.IN7
real_bfp_0_in[4] => Mux11.IN6
real_bfp_0_in[5] => Mux6.IN10
real_bfp_0_in[5] => Mux7.IN9
real_bfp_0_in[5] => Mux8.IN8
real_bfp_0_in[5] => Mux9.IN7
real_bfp_0_in[5] => Mux10.IN6
real_bfp_0_in[6] => Mux5.IN10
real_bfp_0_in[6] => Mux6.IN9
real_bfp_0_in[6] => Mux7.IN8
real_bfp_0_in[6] => Mux8.IN7
real_bfp_0_in[6] => Mux9.IN6
real_bfp_0_in[7] => Mux4.IN10
real_bfp_0_in[7] => Mux5.IN9
real_bfp_0_in[7] => Mux6.IN8
real_bfp_0_in[7] => Mux7.IN7
real_bfp_0_in[7] => Mux8.IN6
real_bfp_0_in[8] => Mux3.IN10
real_bfp_0_in[8] => Mux4.IN9
real_bfp_0_in[8] => Mux5.IN8
real_bfp_0_in[8] => Mux6.IN7
real_bfp_0_in[8] => Mux7.IN6
real_bfp_0_in[9] => Mux2.IN10
real_bfp_0_in[9] => Mux3.IN9
real_bfp_0_in[9] => Mux4.IN8
real_bfp_0_in[9] => Mux5.IN7
real_bfp_0_in[9] => Mux6.IN6
real_bfp_0_in[10] => Mux1.IN10
real_bfp_0_in[10] => Mux2.IN9
real_bfp_0_in[10] => Mux3.IN8
real_bfp_0_in[10] => Mux4.IN7
real_bfp_0_in[10] => Mux5.IN6
real_bfp_0_in[11] => Mux0.IN10
real_bfp_0_in[11] => Mux1.IN9
real_bfp_0_in[11] => Mux2.IN8
real_bfp_0_in[11] => Mux3.IN7
real_bfp_0_in[11] => Mux4.IN6
real_bfp_0_in[12] => Mux0.IN9
real_bfp_0_in[12] => Mux1.IN8
real_bfp_0_in[12] => Mux2.IN7
real_bfp_0_in[12] => Mux3.IN6
real_bfp_0_in[13] => Mux0.IN8
real_bfp_0_in[13] => Mux1.IN7
real_bfp_0_in[13] => Mux2.IN6
real_bfp_0_in[14] => Mux0.IN7
real_bfp_0_in[14] => Mux1.IN6
real_bfp_0_in[15] => Mux0.IN6
real_bfp_1_in[0] => Mux27.IN10
real_bfp_1_in[0] => Mux28.IN10
real_bfp_1_in[0] => Mux29.IN10
real_bfp_1_in[0] => Mux30.IN10
real_bfp_1_in[0] => Mux31.IN10
real_bfp_1_in[1] => Mux26.IN10
real_bfp_1_in[1] => Mux27.IN9
real_bfp_1_in[1] => Mux28.IN9
real_bfp_1_in[1] => Mux29.IN9
real_bfp_1_in[1] => Mux30.IN9
real_bfp_1_in[2] => Mux25.IN10
real_bfp_1_in[2] => Mux26.IN9
real_bfp_1_in[2] => Mux27.IN8
real_bfp_1_in[2] => Mux28.IN8
real_bfp_1_in[2] => Mux29.IN8
real_bfp_1_in[3] => Mux24.IN10
real_bfp_1_in[3] => Mux25.IN9
real_bfp_1_in[3] => Mux26.IN8
real_bfp_1_in[3] => Mux27.IN7
real_bfp_1_in[3] => Mux28.IN7
real_bfp_1_in[4] => Mux23.IN10
real_bfp_1_in[4] => Mux24.IN9
real_bfp_1_in[4] => Mux25.IN8
real_bfp_1_in[4] => Mux26.IN7
real_bfp_1_in[4] => Mux27.IN6
real_bfp_1_in[5] => Mux22.IN10
real_bfp_1_in[5] => Mux23.IN9
real_bfp_1_in[5] => Mux24.IN8
real_bfp_1_in[5] => Mux25.IN7
real_bfp_1_in[5] => Mux26.IN6
real_bfp_1_in[6] => Mux21.IN10
real_bfp_1_in[6] => Mux22.IN9
real_bfp_1_in[6] => Mux23.IN8
real_bfp_1_in[6] => Mux24.IN7
real_bfp_1_in[6] => Mux25.IN6
real_bfp_1_in[7] => Mux20.IN10
real_bfp_1_in[7] => Mux21.IN9
real_bfp_1_in[7] => Mux22.IN8
real_bfp_1_in[7] => Mux23.IN7
real_bfp_1_in[7] => Mux24.IN6
real_bfp_1_in[8] => Mux19.IN10
real_bfp_1_in[8] => Mux20.IN9
real_bfp_1_in[8] => Mux21.IN8
real_bfp_1_in[8] => Mux22.IN7
real_bfp_1_in[8] => Mux23.IN6
real_bfp_1_in[9] => Mux18.IN10
real_bfp_1_in[9] => Mux19.IN9
real_bfp_1_in[9] => Mux20.IN8
real_bfp_1_in[9] => Mux21.IN7
real_bfp_1_in[9] => Mux22.IN6
real_bfp_1_in[10] => Mux17.IN10
real_bfp_1_in[10] => Mux18.IN9
real_bfp_1_in[10] => Mux19.IN8
real_bfp_1_in[10] => Mux20.IN7
real_bfp_1_in[10] => Mux21.IN6
real_bfp_1_in[11] => Mux16.IN10
real_bfp_1_in[11] => Mux17.IN9
real_bfp_1_in[11] => Mux18.IN8
real_bfp_1_in[11] => Mux19.IN7
real_bfp_1_in[11] => Mux20.IN6
real_bfp_1_in[12] => Mux16.IN9
real_bfp_1_in[12] => Mux17.IN8
real_bfp_1_in[12] => Mux18.IN7
real_bfp_1_in[12] => Mux19.IN6
real_bfp_1_in[13] => Mux16.IN8
real_bfp_1_in[13] => Mux17.IN7
real_bfp_1_in[13] => Mux18.IN6
real_bfp_1_in[14] => Mux16.IN7
real_bfp_1_in[14] => Mux17.IN6
real_bfp_1_in[15] => Mux16.IN6
real_bfp_2_in[0] => Mux43.IN10
real_bfp_2_in[0] => Mux44.IN10
real_bfp_2_in[0] => Mux45.IN10
real_bfp_2_in[0] => Mux46.IN10
real_bfp_2_in[0] => Mux47.IN10
real_bfp_2_in[1] => Mux42.IN10
real_bfp_2_in[1] => Mux43.IN9
real_bfp_2_in[1] => Mux44.IN9
real_bfp_2_in[1] => Mux45.IN9
real_bfp_2_in[1] => Mux46.IN9
real_bfp_2_in[2] => Mux41.IN10
real_bfp_2_in[2] => Mux42.IN9
real_bfp_2_in[2] => Mux43.IN8
real_bfp_2_in[2] => Mux44.IN8
real_bfp_2_in[2] => Mux45.IN8
real_bfp_2_in[3] => Mux40.IN10
real_bfp_2_in[3] => Mux41.IN9
real_bfp_2_in[3] => Mux42.IN8
real_bfp_2_in[3] => Mux43.IN7
real_bfp_2_in[3] => Mux44.IN7
real_bfp_2_in[4] => Mux39.IN10
real_bfp_2_in[4] => Mux40.IN9
real_bfp_2_in[4] => Mux41.IN8
real_bfp_2_in[4] => Mux42.IN7
real_bfp_2_in[4] => Mux43.IN6
real_bfp_2_in[5] => Mux38.IN10
real_bfp_2_in[5] => Mux39.IN9
real_bfp_2_in[5] => Mux40.IN8
real_bfp_2_in[5] => Mux41.IN7
real_bfp_2_in[5] => Mux42.IN6
real_bfp_2_in[6] => Mux37.IN10
real_bfp_2_in[6] => Mux38.IN9
real_bfp_2_in[6] => Mux39.IN8
real_bfp_2_in[6] => Mux40.IN7
real_bfp_2_in[6] => Mux41.IN6
real_bfp_2_in[7] => Mux36.IN10
real_bfp_2_in[7] => Mux37.IN9
real_bfp_2_in[7] => Mux38.IN8
real_bfp_2_in[7] => Mux39.IN7
real_bfp_2_in[7] => Mux40.IN6
real_bfp_2_in[8] => Mux35.IN10
real_bfp_2_in[8] => Mux36.IN9
real_bfp_2_in[8] => Mux37.IN8
real_bfp_2_in[8] => Mux38.IN7
real_bfp_2_in[8] => Mux39.IN6
real_bfp_2_in[9] => Mux34.IN10
real_bfp_2_in[9] => Mux35.IN9
real_bfp_2_in[9] => Mux36.IN8
real_bfp_2_in[9] => Mux37.IN7
real_bfp_2_in[9] => Mux38.IN6
real_bfp_2_in[10] => Mux33.IN10
real_bfp_2_in[10] => Mux34.IN9
real_bfp_2_in[10] => Mux35.IN8
real_bfp_2_in[10] => Mux36.IN7
real_bfp_2_in[10] => Mux37.IN6
real_bfp_2_in[11] => Mux32.IN10
real_bfp_2_in[11] => Mux33.IN9
real_bfp_2_in[11] => Mux34.IN8
real_bfp_2_in[11] => Mux35.IN7
real_bfp_2_in[11] => Mux36.IN6
real_bfp_2_in[12] => Mux32.IN9
real_bfp_2_in[12] => Mux33.IN8
real_bfp_2_in[12] => Mux34.IN7
real_bfp_2_in[12] => Mux35.IN6
real_bfp_2_in[13] => Mux32.IN8
real_bfp_2_in[13] => Mux33.IN7
real_bfp_2_in[13] => Mux34.IN6
real_bfp_2_in[14] => Mux32.IN7
real_bfp_2_in[14] => Mux33.IN6
real_bfp_2_in[15] => Mux32.IN6
real_bfp_3_in[0] => Mux59.IN10
real_bfp_3_in[0] => Mux60.IN10
real_bfp_3_in[0] => Mux61.IN10
real_bfp_3_in[0] => Mux62.IN10
real_bfp_3_in[0] => Mux63.IN10
real_bfp_3_in[1] => Mux58.IN10
real_bfp_3_in[1] => Mux59.IN9
real_bfp_3_in[1] => Mux60.IN9
real_bfp_3_in[1] => Mux61.IN9
real_bfp_3_in[1] => Mux62.IN9
real_bfp_3_in[2] => Mux57.IN10
real_bfp_3_in[2] => Mux58.IN9
real_bfp_3_in[2] => Mux59.IN8
real_bfp_3_in[2] => Mux60.IN8
real_bfp_3_in[2] => Mux61.IN8
real_bfp_3_in[3] => Mux56.IN10
real_bfp_3_in[3] => Mux57.IN9
real_bfp_3_in[3] => Mux58.IN8
real_bfp_3_in[3] => Mux59.IN7
real_bfp_3_in[3] => Mux60.IN7
real_bfp_3_in[4] => Mux55.IN10
real_bfp_3_in[4] => Mux56.IN9
real_bfp_3_in[4] => Mux57.IN8
real_bfp_3_in[4] => Mux58.IN7
real_bfp_3_in[4] => Mux59.IN6
real_bfp_3_in[5] => Mux54.IN10
real_bfp_3_in[5] => Mux55.IN9
real_bfp_3_in[5] => Mux56.IN8
real_bfp_3_in[5] => Mux57.IN7
real_bfp_3_in[5] => Mux58.IN6
real_bfp_3_in[6] => Mux53.IN10
real_bfp_3_in[6] => Mux54.IN9
real_bfp_3_in[6] => Mux55.IN8
real_bfp_3_in[6] => Mux56.IN7
real_bfp_3_in[6] => Mux57.IN6
real_bfp_3_in[7] => Mux52.IN10
real_bfp_3_in[7] => Mux53.IN9
real_bfp_3_in[7] => Mux54.IN8
real_bfp_3_in[7] => Mux55.IN7
real_bfp_3_in[7] => Mux56.IN6
real_bfp_3_in[8] => Mux51.IN10
real_bfp_3_in[8] => Mux52.IN9
real_bfp_3_in[8] => Mux53.IN8
real_bfp_3_in[8] => Mux54.IN7
real_bfp_3_in[8] => Mux55.IN6
real_bfp_3_in[9] => Mux50.IN10
real_bfp_3_in[9] => Mux51.IN9
real_bfp_3_in[9] => Mux52.IN8
real_bfp_3_in[9] => Mux53.IN7
real_bfp_3_in[9] => Mux54.IN6
real_bfp_3_in[10] => Mux49.IN10
real_bfp_3_in[10] => Mux50.IN9
real_bfp_3_in[10] => Mux51.IN8
real_bfp_3_in[10] => Mux52.IN7
real_bfp_3_in[10] => Mux53.IN6
real_bfp_3_in[11] => Mux48.IN10
real_bfp_3_in[11] => Mux49.IN9
real_bfp_3_in[11] => Mux50.IN8
real_bfp_3_in[11] => Mux51.IN7
real_bfp_3_in[11] => Mux52.IN6
real_bfp_3_in[12] => Mux48.IN9
real_bfp_3_in[12] => Mux49.IN8
real_bfp_3_in[12] => Mux50.IN7
real_bfp_3_in[12] => Mux51.IN6
real_bfp_3_in[13] => Mux48.IN8
real_bfp_3_in[13] => Mux49.IN7
real_bfp_3_in[13] => Mux50.IN6
real_bfp_3_in[14] => Mux48.IN7
real_bfp_3_in[14] => Mux49.IN6
real_bfp_3_in[15] => Mux48.IN6
imag_bfp_0_in[0] => Mux75.IN10
imag_bfp_0_in[0] => Mux76.IN10
imag_bfp_0_in[0] => Mux77.IN10
imag_bfp_0_in[0] => Mux78.IN10
imag_bfp_0_in[0] => Mux79.IN10
imag_bfp_0_in[1] => Mux74.IN10
imag_bfp_0_in[1] => Mux75.IN9
imag_bfp_0_in[1] => Mux76.IN9
imag_bfp_0_in[1] => Mux77.IN9
imag_bfp_0_in[1] => Mux78.IN9
imag_bfp_0_in[2] => Mux73.IN10
imag_bfp_0_in[2] => Mux74.IN9
imag_bfp_0_in[2] => Mux75.IN8
imag_bfp_0_in[2] => Mux76.IN8
imag_bfp_0_in[2] => Mux77.IN8
imag_bfp_0_in[3] => Mux72.IN10
imag_bfp_0_in[3] => Mux73.IN9
imag_bfp_0_in[3] => Mux74.IN8
imag_bfp_0_in[3] => Mux75.IN7
imag_bfp_0_in[3] => Mux76.IN7
imag_bfp_0_in[4] => Mux71.IN10
imag_bfp_0_in[4] => Mux72.IN9
imag_bfp_0_in[4] => Mux73.IN8
imag_bfp_0_in[4] => Mux74.IN7
imag_bfp_0_in[4] => Mux75.IN6
imag_bfp_0_in[5] => Mux70.IN10
imag_bfp_0_in[5] => Mux71.IN9
imag_bfp_0_in[5] => Mux72.IN8
imag_bfp_0_in[5] => Mux73.IN7
imag_bfp_0_in[5] => Mux74.IN6
imag_bfp_0_in[6] => Mux69.IN10
imag_bfp_0_in[6] => Mux70.IN9
imag_bfp_0_in[6] => Mux71.IN8
imag_bfp_0_in[6] => Mux72.IN7
imag_bfp_0_in[6] => Mux73.IN6
imag_bfp_0_in[7] => Mux68.IN10
imag_bfp_0_in[7] => Mux69.IN9
imag_bfp_0_in[7] => Mux70.IN8
imag_bfp_0_in[7] => Mux71.IN7
imag_bfp_0_in[7] => Mux72.IN6
imag_bfp_0_in[8] => Mux67.IN10
imag_bfp_0_in[8] => Mux68.IN9
imag_bfp_0_in[8] => Mux69.IN8
imag_bfp_0_in[8] => Mux70.IN7
imag_bfp_0_in[8] => Mux71.IN6
imag_bfp_0_in[9] => Mux66.IN10
imag_bfp_0_in[9] => Mux67.IN9
imag_bfp_0_in[9] => Mux68.IN8
imag_bfp_0_in[9] => Mux69.IN7
imag_bfp_0_in[9] => Mux70.IN6
imag_bfp_0_in[10] => Mux65.IN10
imag_bfp_0_in[10] => Mux66.IN9
imag_bfp_0_in[10] => Mux67.IN8
imag_bfp_0_in[10] => Mux68.IN7
imag_bfp_0_in[10] => Mux69.IN6
imag_bfp_0_in[11] => Mux64.IN10
imag_bfp_0_in[11] => Mux65.IN9
imag_bfp_0_in[11] => Mux66.IN8
imag_bfp_0_in[11] => Mux67.IN7
imag_bfp_0_in[11] => Mux68.IN6
imag_bfp_0_in[12] => Mux64.IN9
imag_bfp_0_in[12] => Mux65.IN8
imag_bfp_0_in[12] => Mux66.IN7
imag_bfp_0_in[12] => Mux67.IN6
imag_bfp_0_in[13] => Mux64.IN8
imag_bfp_0_in[13] => Mux65.IN7
imag_bfp_0_in[13] => Mux66.IN6
imag_bfp_0_in[14] => Mux64.IN7
imag_bfp_0_in[14] => Mux65.IN6
imag_bfp_0_in[15] => Mux64.IN6
imag_bfp_1_in[0] => Mux91.IN10
imag_bfp_1_in[0] => Mux92.IN10
imag_bfp_1_in[0] => Mux93.IN10
imag_bfp_1_in[0] => Mux94.IN10
imag_bfp_1_in[0] => Mux95.IN10
imag_bfp_1_in[1] => Mux90.IN10
imag_bfp_1_in[1] => Mux91.IN9
imag_bfp_1_in[1] => Mux92.IN9
imag_bfp_1_in[1] => Mux93.IN9
imag_bfp_1_in[1] => Mux94.IN9
imag_bfp_1_in[2] => Mux89.IN10
imag_bfp_1_in[2] => Mux90.IN9
imag_bfp_1_in[2] => Mux91.IN8
imag_bfp_1_in[2] => Mux92.IN8
imag_bfp_1_in[2] => Mux93.IN8
imag_bfp_1_in[3] => Mux88.IN10
imag_bfp_1_in[3] => Mux89.IN9
imag_bfp_1_in[3] => Mux90.IN8
imag_bfp_1_in[3] => Mux91.IN7
imag_bfp_1_in[3] => Mux92.IN7
imag_bfp_1_in[4] => Mux87.IN10
imag_bfp_1_in[4] => Mux88.IN9
imag_bfp_1_in[4] => Mux89.IN8
imag_bfp_1_in[4] => Mux90.IN7
imag_bfp_1_in[4] => Mux91.IN6
imag_bfp_1_in[5] => Mux86.IN10
imag_bfp_1_in[5] => Mux87.IN9
imag_bfp_1_in[5] => Mux88.IN8
imag_bfp_1_in[5] => Mux89.IN7
imag_bfp_1_in[5] => Mux90.IN6
imag_bfp_1_in[6] => Mux85.IN10
imag_bfp_1_in[6] => Mux86.IN9
imag_bfp_1_in[6] => Mux87.IN8
imag_bfp_1_in[6] => Mux88.IN7
imag_bfp_1_in[6] => Mux89.IN6
imag_bfp_1_in[7] => Mux84.IN10
imag_bfp_1_in[7] => Mux85.IN9
imag_bfp_1_in[7] => Mux86.IN8
imag_bfp_1_in[7] => Mux87.IN7
imag_bfp_1_in[7] => Mux88.IN6
imag_bfp_1_in[8] => Mux83.IN10
imag_bfp_1_in[8] => Mux84.IN9
imag_bfp_1_in[8] => Mux85.IN8
imag_bfp_1_in[8] => Mux86.IN7
imag_bfp_1_in[8] => Mux87.IN6
imag_bfp_1_in[9] => Mux82.IN10
imag_bfp_1_in[9] => Mux83.IN9
imag_bfp_1_in[9] => Mux84.IN8
imag_bfp_1_in[9] => Mux85.IN7
imag_bfp_1_in[9] => Mux86.IN6
imag_bfp_1_in[10] => Mux81.IN10
imag_bfp_1_in[10] => Mux82.IN9
imag_bfp_1_in[10] => Mux83.IN8
imag_bfp_1_in[10] => Mux84.IN7
imag_bfp_1_in[10] => Mux85.IN6
imag_bfp_1_in[11] => Mux80.IN10
imag_bfp_1_in[11] => Mux81.IN9
imag_bfp_1_in[11] => Mux82.IN8
imag_bfp_1_in[11] => Mux83.IN7
imag_bfp_1_in[11] => Mux84.IN6
imag_bfp_1_in[12] => Mux80.IN9
imag_bfp_1_in[12] => Mux81.IN8
imag_bfp_1_in[12] => Mux82.IN7
imag_bfp_1_in[12] => Mux83.IN6
imag_bfp_1_in[13] => Mux80.IN8
imag_bfp_1_in[13] => Mux81.IN7
imag_bfp_1_in[13] => Mux82.IN6
imag_bfp_1_in[14] => Mux80.IN7
imag_bfp_1_in[14] => Mux81.IN6
imag_bfp_1_in[15] => Mux80.IN6
imag_bfp_2_in[0] => Mux107.IN10
imag_bfp_2_in[0] => Mux108.IN10
imag_bfp_2_in[0] => Mux109.IN10
imag_bfp_2_in[0] => Mux110.IN10
imag_bfp_2_in[0] => Mux111.IN10
imag_bfp_2_in[1] => Mux106.IN10
imag_bfp_2_in[1] => Mux107.IN9
imag_bfp_2_in[1] => Mux108.IN9
imag_bfp_2_in[1] => Mux109.IN9
imag_bfp_2_in[1] => Mux110.IN9
imag_bfp_2_in[2] => Mux105.IN10
imag_bfp_2_in[2] => Mux106.IN9
imag_bfp_2_in[2] => Mux107.IN8
imag_bfp_2_in[2] => Mux108.IN8
imag_bfp_2_in[2] => Mux109.IN8
imag_bfp_2_in[3] => Mux104.IN10
imag_bfp_2_in[3] => Mux105.IN9
imag_bfp_2_in[3] => Mux106.IN8
imag_bfp_2_in[3] => Mux107.IN7
imag_bfp_2_in[3] => Mux108.IN7
imag_bfp_2_in[4] => Mux103.IN10
imag_bfp_2_in[4] => Mux104.IN9
imag_bfp_2_in[4] => Mux105.IN8
imag_bfp_2_in[4] => Mux106.IN7
imag_bfp_2_in[4] => Mux107.IN6
imag_bfp_2_in[5] => Mux102.IN10
imag_bfp_2_in[5] => Mux103.IN9
imag_bfp_2_in[5] => Mux104.IN8
imag_bfp_2_in[5] => Mux105.IN7
imag_bfp_2_in[5] => Mux106.IN6
imag_bfp_2_in[6] => Mux101.IN10
imag_bfp_2_in[6] => Mux102.IN9
imag_bfp_2_in[6] => Mux103.IN8
imag_bfp_2_in[6] => Mux104.IN7
imag_bfp_2_in[6] => Mux105.IN6
imag_bfp_2_in[7] => Mux100.IN10
imag_bfp_2_in[7] => Mux101.IN9
imag_bfp_2_in[7] => Mux102.IN8
imag_bfp_2_in[7] => Mux103.IN7
imag_bfp_2_in[7] => Mux104.IN6
imag_bfp_2_in[8] => Mux99.IN10
imag_bfp_2_in[8] => Mux100.IN9
imag_bfp_2_in[8] => Mux101.IN8
imag_bfp_2_in[8] => Mux102.IN7
imag_bfp_2_in[8] => Mux103.IN6
imag_bfp_2_in[9] => Mux98.IN10
imag_bfp_2_in[9] => Mux99.IN9
imag_bfp_2_in[9] => Mux100.IN8
imag_bfp_2_in[9] => Mux101.IN7
imag_bfp_2_in[9] => Mux102.IN6
imag_bfp_2_in[10] => Mux97.IN10
imag_bfp_2_in[10] => Mux98.IN9
imag_bfp_2_in[10] => Mux99.IN8
imag_bfp_2_in[10] => Mux100.IN7
imag_bfp_2_in[10] => Mux101.IN6
imag_bfp_2_in[11] => Mux96.IN10
imag_bfp_2_in[11] => Mux97.IN9
imag_bfp_2_in[11] => Mux98.IN8
imag_bfp_2_in[11] => Mux99.IN7
imag_bfp_2_in[11] => Mux100.IN6
imag_bfp_2_in[12] => Mux96.IN9
imag_bfp_2_in[12] => Mux97.IN8
imag_bfp_2_in[12] => Mux98.IN7
imag_bfp_2_in[12] => Mux99.IN6
imag_bfp_2_in[13] => Mux96.IN8
imag_bfp_2_in[13] => Mux97.IN7
imag_bfp_2_in[13] => Mux98.IN6
imag_bfp_2_in[14] => Mux96.IN7
imag_bfp_2_in[14] => Mux97.IN6
imag_bfp_2_in[15] => Mux96.IN6
imag_bfp_3_in[0] => Mux123.IN10
imag_bfp_3_in[0] => Mux124.IN10
imag_bfp_3_in[0] => Mux125.IN10
imag_bfp_3_in[0] => Mux126.IN10
imag_bfp_3_in[0] => Mux127.IN10
imag_bfp_3_in[1] => Mux122.IN10
imag_bfp_3_in[1] => Mux123.IN9
imag_bfp_3_in[1] => Mux124.IN9
imag_bfp_3_in[1] => Mux125.IN9
imag_bfp_3_in[1] => Mux126.IN9
imag_bfp_3_in[2] => Mux121.IN10
imag_bfp_3_in[2] => Mux122.IN9
imag_bfp_3_in[2] => Mux123.IN8
imag_bfp_3_in[2] => Mux124.IN8
imag_bfp_3_in[2] => Mux125.IN8
imag_bfp_3_in[3] => Mux120.IN10
imag_bfp_3_in[3] => Mux121.IN9
imag_bfp_3_in[3] => Mux122.IN8
imag_bfp_3_in[3] => Mux123.IN7
imag_bfp_3_in[3] => Mux124.IN7
imag_bfp_3_in[4] => Mux119.IN10
imag_bfp_3_in[4] => Mux120.IN9
imag_bfp_3_in[4] => Mux121.IN8
imag_bfp_3_in[4] => Mux122.IN7
imag_bfp_3_in[4] => Mux123.IN6
imag_bfp_3_in[5] => Mux118.IN10
imag_bfp_3_in[5] => Mux119.IN9
imag_bfp_3_in[5] => Mux120.IN8
imag_bfp_3_in[5] => Mux121.IN7
imag_bfp_3_in[5] => Mux122.IN6
imag_bfp_3_in[6] => Mux117.IN10
imag_bfp_3_in[6] => Mux118.IN9
imag_bfp_3_in[6] => Mux119.IN8
imag_bfp_3_in[6] => Mux120.IN7
imag_bfp_3_in[6] => Mux121.IN6
imag_bfp_3_in[7] => Mux116.IN10
imag_bfp_3_in[7] => Mux117.IN9
imag_bfp_3_in[7] => Mux118.IN8
imag_bfp_3_in[7] => Mux119.IN7
imag_bfp_3_in[7] => Mux120.IN6
imag_bfp_3_in[8] => Mux115.IN10
imag_bfp_3_in[8] => Mux116.IN9
imag_bfp_3_in[8] => Mux117.IN8
imag_bfp_3_in[8] => Mux118.IN7
imag_bfp_3_in[8] => Mux119.IN6
imag_bfp_3_in[9] => Mux114.IN10
imag_bfp_3_in[9] => Mux115.IN9
imag_bfp_3_in[9] => Mux116.IN8
imag_bfp_3_in[9] => Mux117.IN7
imag_bfp_3_in[9] => Mux118.IN6
imag_bfp_3_in[10] => Mux113.IN10
imag_bfp_3_in[10] => Mux114.IN9
imag_bfp_3_in[10] => Mux115.IN8
imag_bfp_3_in[10] => Mux116.IN7
imag_bfp_3_in[10] => Mux117.IN6
imag_bfp_3_in[11] => Mux112.IN10
imag_bfp_3_in[11] => Mux113.IN9
imag_bfp_3_in[11] => Mux114.IN8
imag_bfp_3_in[11] => Mux115.IN7
imag_bfp_3_in[11] => Mux116.IN6
imag_bfp_3_in[12] => Mux112.IN9
imag_bfp_3_in[12] => Mux113.IN8
imag_bfp_3_in[12] => Mux114.IN7
imag_bfp_3_in[12] => Mux115.IN6
imag_bfp_3_in[13] => Mux112.IN8
imag_bfp_3_in[13] => Mux113.IN7
imag_bfp_3_in[13] => Mux114.IN6
imag_bfp_3_in[14] => Mux112.IN7
imag_bfp_3_in[14] => Mux113.IN6
imag_bfp_3_in[15] => Mux112.IN6
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN5
bfp_factor[0] => Mux5.IN5
bfp_factor[0] => Mux6.IN5
bfp_factor[0] => Mux7.IN5
bfp_factor[0] => Mux8.IN5
bfp_factor[0] => Mux9.IN5
bfp_factor[0] => Mux10.IN5
bfp_factor[0] => Mux11.IN5
bfp_factor[0] => Mux12.IN6
bfp_factor[0] => Mux13.IN7
bfp_factor[0] => Mux14.IN8
bfp_factor[0] => Mux15.IN9
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN5
bfp_factor[0] => Mux21.IN5
bfp_factor[0] => Mux22.IN5
bfp_factor[0] => Mux23.IN5
bfp_factor[0] => Mux24.IN5
bfp_factor[0] => Mux25.IN5
bfp_factor[0] => Mux26.IN5
bfp_factor[0] => Mux27.IN5
bfp_factor[0] => Mux28.IN6
bfp_factor[0] => Mux29.IN7
bfp_factor[0] => Mux30.IN8
bfp_factor[0] => Mux31.IN9
bfp_factor[0] => Mux32.IN5
bfp_factor[0] => Mux33.IN5
bfp_factor[0] => Mux34.IN5
bfp_factor[0] => Mux35.IN5
bfp_factor[0] => Mux36.IN5
bfp_factor[0] => Mux37.IN5
bfp_factor[0] => Mux38.IN5
bfp_factor[0] => Mux39.IN5
bfp_factor[0] => Mux40.IN5
bfp_factor[0] => Mux41.IN5
bfp_factor[0] => Mux42.IN5
bfp_factor[0] => Mux43.IN5
bfp_factor[0] => Mux44.IN6
bfp_factor[0] => Mux45.IN7
bfp_factor[0] => Mux46.IN8
bfp_factor[0] => Mux47.IN9
bfp_factor[0] => Mux48.IN5
bfp_factor[0] => Mux49.IN5
bfp_factor[0] => Mux50.IN5
bfp_factor[0] => Mux51.IN5
bfp_factor[0] => Mux52.IN5
bfp_factor[0] => Mux53.IN5
bfp_factor[0] => Mux54.IN5
bfp_factor[0] => Mux55.IN5
bfp_factor[0] => Mux56.IN5
bfp_factor[0] => Mux57.IN5
bfp_factor[0] => Mux58.IN5
bfp_factor[0] => Mux59.IN5
bfp_factor[0] => Mux60.IN6
bfp_factor[0] => Mux61.IN7
bfp_factor[0] => Mux62.IN8
bfp_factor[0] => Mux63.IN9
bfp_factor[0] => Mux64.IN5
bfp_factor[0] => Mux65.IN5
bfp_factor[0] => Mux66.IN5
bfp_factor[0] => Mux67.IN5
bfp_factor[0] => Mux68.IN5
bfp_factor[0] => Mux69.IN5
bfp_factor[0] => Mux70.IN5
bfp_factor[0] => Mux71.IN5
bfp_factor[0] => Mux72.IN5
bfp_factor[0] => Mux73.IN5
bfp_factor[0] => Mux74.IN5
bfp_factor[0] => Mux75.IN5
bfp_factor[0] => Mux76.IN6
bfp_factor[0] => Mux77.IN7
bfp_factor[0] => Mux78.IN8
bfp_factor[0] => Mux79.IN9
bfp_factor[0] => Mux80.IN5
bfp_factor[0] => Mux81.IN5
bfp_factor[0] => Mux82.IN5
bfp_factor[0] => Mux83.IN5
bfp_factor[0] => Mux84.IN5
bfp_factor[0] => Mux85.IN5
bfp_factor[0] => Mux86.IN5
bfp_factor[0] => Mux87.IN5
bfp_factor[0] => Mux88.IN5
bfp_factor[0] => Mux89.IN5
bfp_factor[0] => Mux90.IN5
bfp_factor[0] => Mux91.IN5
bfp_factor[0] => Mux92.IN6
bfp_factor[0] => Mux93.IN7
bfp_factor[0] => Mux94.IN8
bfp_factor[0] => Mux95.IN9
bfp_factor[0] => Mux96.IN5
bfp_factor[0] => Mux97.IN5
bfp_factor[0] => Mux98.IN5
bfp_factor[0] => Mux99.IN5
bfp_factor[0] => Mux100.IN5
bfp_factor[0] => Mux101.IN5
bfp_factor[0] => Mux102.IN5
bfp_factor[0] => Mux103.IN5
bfp_factor[0] => Mux104.IN5
bfp_factor[0] => Mux105.IN5
bfp_factor[0] => Mux106.IN5
bfp_factor[0] => Mux107.IN5
bfp_factor[0] => Mux108.IN6
bfp_factor[0] => Mux109.IN7
bfp_factor[0] => Mux110.IN8
bfp_factor[0] => Mux111.IN9
bfp_factor[0] => Mux112.IN5
bfp_factor[0] => Mux113.IN5
bfp_factor[0] => Mux114.IN5
bfp_factor[0] => Mux115.IN5
bfp_factor[0] => Mux116.IN5
bfp_factor[0] => Mux117.IN5
bfp_factor[0] => Mux118.IN5
bfp_factor[0] => Mux119.IN5
bfp_factor[0] => Mux120.IN5
bfp_factor[0] => Mux121.IN5
bfp_factor[0] => Mux122.IN5
bfp_factor[0] => Mux123.IN5
bfp_factor[0] => Mux124.IN6
bfp_factor[0] => Mux125.IN7
bfp_factor[0] => Mux126.IN8
bfp_factor[0] => Mux127.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN4
bfp_factor[1] => Mux5.IN4
bfp_factor[1] => Mux6.IN4
bfp_factor[1] => Mux7.IN4
bfp_factor[1] => Mux8.IN4
bfp_factor[1] => Mux9.IN4
bfp_factor[1] => Mux10.IN4
bfp_factor[1] => Mux11.IN4
bfp_factor[1] => Mux12.IN5
bfp_factor[1] => Mux13.IN6
bfp_factor[1] => Mux14.IN7
bfp_factor[1] => Mux15.IN8
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN4
bfp_factor[1] => Mux21.IN4
bfp_factor[1] => Mux22.IN4
bfp_factor[1] => Mux23.IN4
bfp_factor[1] => Mux24.IN4
bfp_factor[1] => Mux25.IN4
bfp_factor[1] => Mux26.IN4
bfp_factor[1] => Mux27.IN4
bfp_factor[1] => Mux28.IN5
bfp_factor[1] => Mux29.IN6
bfp_factor[1] => Mux30.IN7
bfp_factor[1] => Mux31.IN8
bfp_factor[1] => Mux32.IN4
bfp_factor[1] => Mux33.IN4
bfp_factor[1] => Mux34.IN4
bfp_factor[1] => Mux35.IN4
bfp_factor[1] => Mux36.IN4
bfp_factor[1] => Mux37.IN4
bfp_factor[1] => Mux38.IN4
bfp_factor[1] => Mux39.IN4
bfp_factor[1] => Mux40.IN4
bfp_factor[1] => Mux41.IN4
bfp_factor[1] => Mux42.IN4
bfp_factor[1] => Mux43.IN4
bfp_factor[1] => Mux44.IN5
bfp_factor[1] => Mux45.IN6
bfp_factor[1] => Mux46.IN7
bfp_factor[1] => Mux47.IN8
bfp_factor[1] => Mux48.IN4
bfp_factor[1] => Mux49.IN4
bfp_factor[1] => Mux50.IN4
bfp_factor[1] => Mux51.IN4
bfp_factor[1] => Mux52.IN4
bfp_factor[1] => Mux53.IN4
bfp_factor[1] => Mux54.IN4
bfp_factor[1] => Mux55.IN4
bfp_factor[1] => Mux56.IN4
bfp_factor[1] => Mux57.IN4
bfp_factor[1] => Mux58.IN4
bfp_factor[1] => Mux59.IN4
bfp_factor[1] => Mux60.IN5
bfp_factor[1] => Mux61.IN6
bfp_factor[1] => Mux62.IN7
bfp_factor[1] => Mux63.IN8
bfp_factor[1] => Mux64.IN4
bfp_factor[1] => Mux65.IN4
bfp_factor[1] => Mux66.IN4
bfp_factor[1] => Mux67.IN4
bfp_factor[1] => Mux68.IN4
bfp_factor[1] => Mux69.IN4
bfp_factor[1] => Mux70.IN4
bfp_factor[1] => Mux71.IN4
bfp_factor[1] => Mux72.IN4
bfp_factor[1] => Mux73.IN4
bfp_factor[1] => Mux74.IN4
bfp_factor[1] => Mux75.IN4
bfp_factor[1] => Mux76.IN5
bfp_factor[1] => Mux77.IN6
bfp_factor[1] => Mux78.IN7
bfp_factor[1] => Mux79.IN8
bfp_factor[1] => Mux80.IN4
bfp_factor[1] => Mux81.IN4
bfp_factor[1] => Mux82.IN4
bfp_factor[1] => Mux83.IN4
bfp_factor[1] => Mux84.IN4
bfp_factor[1] => Mux85.IN4
bfp_factor[1] => Mux86.IN4
bfp_factor[1] => Mux87.IN4
bfp_factor[1] => Mux88.IN4
bfp_factor[1] => Mux89.IN4
bfp_factor[1] => Mux90.IN4
bfp_factor[1] => Mux91.IN4
bfp_factor[1] => Mux92.IN5
bfp_factor[1] => Mux93.IN6
bfp_factor[1] => Mux94.IN7
bfp_factor[1] => Mux95.IN8
bfp_factor[1] => Mux96.IN4
bfp_factor[1] => Mux97.IN4
bfp_factor[1] => Mux98.IN4
bfp_factor[1] => Mux99.IN4
bfp_factor[1] => Mux100.IN4
bfp_factor[1] => Mux101.IN4
bfp_factor[1] => Mux102.IN4
bfp_factor[1] => Mux103.IN4
bfp_factor[1] => Mux104.IN4
bfp_factor[1] => Mux105.IN4
bfp_factor[1] => Mux106.IN4
bfp_factor[1] => Mux107.IN4
bfp_factor[1] => Mux108.IN5
bfp_factor[1] => Mux109.IN6
bfp_factor[1] => Mux110.IN7
bfp_factor[1] => Mux111.IN8
bfp_factor[1] => Mux112.IN4
bfp_factor[1] => Mux113.IN4
bfp_factor[1] => Mux114.IN4
bfp_factor[1] => Mux115.IN4
bfp_factor[1] => Mux116.IN4
bfp_factor[1] => Mux117.IN4
bfp_factor[1] => Mux118.IN4
bfp_factor[1] => Mux119.IN4
bfp_factor[1] => Mux120.IN4
bfp_factor[1] => Mux121.IN4
bfp_factor[1] => Mux122.IN4
bfp_factor[1] => Mux123.IN4
bfp_factor[1] => Mux124.IN5
bfp_factor[1] => Mux125.IN6
bfp_factor[1] => Mux126.IN7
bfp_factor[1] => Mux127.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN3
bfp_factor[2] => Mux5.IN3
bfp_factor[2] => Mux6.IN3
bfp_factor[2] => Mux7.IN3
bfp_factor[2] => Mux8.IN3
bfp_factor[2] => Mux9.IN3
bfp_factor[2] => Mux10.IN3
bfp_factor[2] => Mux11.IN3
bfp_factor[2] => Mux12.IN4
bfp_factor[2] => Mux13.IN5
bfp_factor[2] => Mux14.IN6
bfp_factor[2] => Mux15.IN7
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN3
bfp_factor[2] => Mux21.IN3
bfp_factor[2] => Mux22.IN3
bfp_factor[2] => Mux23.IN3
bfp_factor[2] => Mux24.IN3
bfp_factor[2] => Mux25.IN3
bfp_factor[2] => Mux26.IN3
bfp_factor[2] => Mux27.IN3
bfp_factor[2] => Mux28.IN4
bfp_factor[2] => Mux29.IN5
bfp_factor[2] => Mux30.IN6
bfp_factor[2] => Mux31.IN7
bfp_factor[2] => Mux32.IN3
bfp_factor[2] => Mux33.IN3
bfp_factor[2] => Mux34.IN3
bfp_factor[2] => Mux35.IN3
bfp_factor[2] => Mux36.IN3
bfp_factor[2] => Mux37.IN3
bfp_factor[2] => Mux38.IN3
bfp_factor[2] => Mux39.IN3
bfp_factor[2] => Mux40.IN3
bfp_factor[2] => Mux41.IN3
bfp_factor[2] => Mux42.IN3
bfp_factor[2] => Mux43.IN3
bfp_factor[2] => Mux44.IN4
bfp_factor[2] => Mux45.IN5
bfp_factor[2] => Mux46.IN6
bfp_factor[2] => Mux47.IN7
bfp_factor[2] => Mux48.IN3
bfp_factor[2] => Mux49.IN3
bfp_factor[2] => Mux50.IN3
bfp_factor[2] => Mux51.IN3
bfp_factor[2] => Mux52.IN3
bfp_factor[2] => Mux53.IN3
bfp_factor[2] => Mux54.IN3
bfp_factor[2] => Mux55.IN3
bfp_factor[2] => Mux56.IN3
bfp_factor[2] => Mux57.IN3
bfp_factor[2] => Mux58.IN3
bfp_factor[2] => Mux59.IN3
bfp_factor[2] => Mux60.IN4
bfp_factor[2] => Mux61.IN5
bfp_factor[2] => Mux62.IN6
bfp_factor[2] => Mux63.IN7
bfp_factor[2] => Mux64.IN3
bfp_factor[2] => Mux65.IN3
bfp_factor[2] => Mux66.IN3
bfp_factor[2] => Mux67.IN3
bfp_factor[2] => Mux68.IN3
bfp_factor[2] => Mux69.IN3
bfp_factor[2] => Mux70.IN3
bfp_factor[2] => Mux71.IN3
bfp_factor[2] => Mux72.IN3
bfp_factor[2] => Mux73.IN3
bfp_factor[2] => Mux74.IN3
bfp_factor[2] => Mux75.IN3
bfp_factor[2] => Mux76.IN4
bfp_factor[2] => Mux77.IN5
bfp_factor[2] => Mux78.IN6
bfp_factor[2] => Mux79.IN7
bfp_factor[2] => Mux80.IN3
bfp_factor[2] => Mux81.IN3
bfp_factor[2] => Mux82.IN3
bfp_factor[2] => Mux83.IN3
bfp_factor[2] => Mux84.IN3
bfp_factor[2] => Mux85.IN3
bfp_factor[2] => Mux86.IN3
bfp_factor[2] => Mux87.IN3
bfp_factor[2] => Mux88.IN3
bfp_factor[2] => Mux89.IN3
bfp_factor[2] => Mux90.IN3
bfp_factor[2] => Mux91.IN3
bfp_factor[2] => Mux92.IN4
bfp_factor[2] => Mux93.IN5
bfp_factor[2] => Mux94.IN6
bfp_factor[2] => Mux95.IN7
bfp_factor[2] => Mux96.IN3
bfp_factor[2] => Mux97.IN3
bfp_factor[2] => Mux98.IN3
bfp_factor[2] => Mux99.IN3
bfp_factor[2] => Mux100.IN3
bfp_factor[2] => Mux101.IN3
bfp_factor[2] => Mux102.IN3
bfp_factor[2] => Mux103.IN3
bfp_factor[2] => Mux104.IN3
bfp_factor[2] => Mux105.IN3
bfp_factor[2] => Mux106.IN3
bfp_factor[2] => Mux107.IN3
bfp_factor[2] => Mux108.IN4
bfp_factor[2] => Mux109.IN5
bfp_factor[2] => Mux110.IN6
bfp_factor[2] => Mux111.IN7
bfp_factor[2] => Mux112.IN3
bfp_factor[2] => Mux113.IN3
bfp_factor[2] => Mux114.IN3
bfp_factor[2] => Mux115.IN3
bfp_factor[2] => Mux116.IN3
bfp_factor[2] => Mux117.IN3
bfp_factor[2] => Mux118.IN3
bfp_factor[2] => Mux119.IN3
bfp_factor[2] => Mux120.IN3
bfp_factor[2] => Mux121.IN3
bfp_factor[2] => Mux122.IN3
bfp_factor[2] => Mux123.IN3
bfp_factor[2] => Mux124.IN4
bfp_factor[2] => Mux125.IN5
bfp_factor[2] => Mux126.IN6
bfp_factor[2] => Mux127.IN7
real_bfp_0_out[0] <= r_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[1] <= r_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[2] <= r_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[3] <= r_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[4] <= r_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[5] <= r_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[6] <= r_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[7] <= r_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[8] <= r_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[9] <= r_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[10] <= r_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[11] <= r_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[12] <= r_array_out[0][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[13] <= r_array_out[0][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[14] <= r_array_out[0][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[15] <= r_array_out[0][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[0] <= r_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[1] <= r_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[2] <= r_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[3] <= r_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[4] <= r_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[5] <= r_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[6] <= r_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[7] <= r_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[8] <= r_array_out[1][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[9] <= r_array_out[1][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[10] <= r_array_out[1][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[11] <= r_array_out[1][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[12] <= r_array_out[1][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[13] <= r_array_out[1][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[14] <= r_array_out[1][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[15] <= r_array_out[1][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[0] <= r_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[1] <= r_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[2] <= r_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[3] <= r_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[4] <= r_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[5] <= r_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[6] <= r_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[7] <= r_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[8] <= r_array_out[2][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[9] <= r_array_out[2][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[10] <= r_array_out[2][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[11] <= r_array_out[2][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[12] <= r_array_out[2][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[13] <= r_array_out[2][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[14] <= r_array_out[2][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[15] <= r_array_out[2][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[0] <= r_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[1] <= r_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[2] <= r_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[3] <= r_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[4] <= r_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[5] <= r_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[6] <= r_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[7] <= r_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[8] <= r_array_out[3][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[9] <= r_array_out[3][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[10] <= r_array_out[3][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[11] <= r_array_out[3][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[12] <= r_array_out[3][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[13] <= r_array_out[3][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[14] <= r_array_out[3][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[15] <= r_array_out[3][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[0] <= i_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[1] <= i_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[2] <= i_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[3] <= i_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[4] <= i_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[5] <= i_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[6] <= i_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[7] <= i_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[8] <= i_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[9] <= i_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[10] <= i_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[11] <= i_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[12] <= i_array_out[0][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[13] <= i_array_out[0][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[14] <= i_array_out[0][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[15] <= i_array_out[0][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[0] <= i_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[1] <= i_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[2] <= i_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[3] <= i_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[4] <= i_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[5] <= i_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[6] <= i_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[7] <= i_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[8] <= i_array_out[1][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[9] <= i_array_out[1][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[10] <= i_array_out[1][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[11] <= i_array_out[1][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[12] <= i_array_out[1][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[13] <= i_array_out[1][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[14] <= i_array_out[1][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[15] <= i_array_out[1][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[0] <= i_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[1] <= i_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[2] <= i_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[3] <= i_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[4] <= i_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[5] <= i_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[6] <= i_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[7] <= i_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[8] <= i_array_out[2][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[9] <= i_array_out[2][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[10] <= i_array_out[2][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[11] <= i_array_out[2][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[12] <= i_array_out[2][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[13] <= i_array_out[2][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[14] <= i_array_out[2][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[15] <= i_array_out[2][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[0] <= i_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[1] <= i_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[2] <= i_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[3] <= i_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[4] <= i_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[5] <= i_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[6] <= i_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[7] <= i_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[8] <= i_array_out[3][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[9] <= i_array_out[3][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[10] <= i_array_out[3][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[11] <= i_array_out[3][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[12] <= i_array_out[3][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[13] <= i_array_out[3][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[14] <= i_array_out[3][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[15] <= i_array_out[3][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1
clk => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_i_tmp[24].CLK
clk => result_i_tmp[25].CLK
clk => result_i_tmp[26].CLK
clk => result_i_tmp[27].CLK
clk => result_i_tmp[28].CLK
clk => result_i_tmp[29].CLK
clk => result_i_tmp[30].CLK
clk => result_i_tmp[31].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => result_r_tmp[24].CLK
clk => result_r_tmp[25].CLK
clk => result_r_tmp[26].CLK
clk => result_r_tmp[27].CLK
clk => result_r_tmp[28].CLK
clk => result_r_tmp[29].CLK
clk => result_r_tmp[30].CLK
clk => result_r_tmp[31].CLK
clk => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_i_tmp[24].ENA
global_clock_enable => result_i_tmp[25].ENA
global_clock_enable => result_i_tmp[26].ENA
global_clock_enable => result_i_tmp[27].ENA
global_clock_enable => result_i_tmp[28].ENA
global_clock_enable => result_i_tmp[29].ENA
global_clock_enable => result_i_tmp[30].ENA
global_clock_enable => result_i_tmp[31].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
global_clock_enable => result_r_tmp[24].ENA
global_clock_enable => result_r_tmp[25].ENA
global_clock_enable => result_r_tmp[26].ENA
global_clock_enable => result_r_tmp[27].ENA
global_clock_enable => result_r_tmp[28].ENA
global_clock_enable => result_r_tmp[29].ENA
global_clock_enable => result_r_tmp[30].ENA
global_clock_enable => result_r_tmp[31].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[7]
dataa[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[8]
dataa[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[8]
dataa[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[9]
dataa[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[9]
dataa[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[10]
dataa[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[10]
dataa[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[11]
dataa[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[11]
dataa[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[12]
dataa[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[12]
dataa[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[13]
dataa[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[13]
dataa[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[14]
dataa[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[14]
dataa[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[15]
dataa[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[15]
datab[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[7]
datab[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[8]
datab[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[8]
datab[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[9]
datab[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[9]
datab[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[10]
datab[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[10]
datab[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[11]
datab[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[11]
datab[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[12]
datab[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[12]
datab[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[13]
datab[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[13]
datab[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[14]
datab[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[14]
datab[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[15]
datab[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[15]
datac[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[7]
datac[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[8]
datac[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[8]
datac[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[9]
datac[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[9]
datac[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[10]
datac[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[10]
datac[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[11]
datac[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[11]
datac[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[12]
datac[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[12]
datac[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[13]
datac[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[13]
datac[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[14]
datac[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[14]
datac[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[15]
datac[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[15]
datad[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[7]
datad[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[8]
datad[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[8]
datad[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[9]
datad[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[9]
datad[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[10]
datad[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[10]
datad[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[11]
datad[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[11]
datad[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[12]
datad[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[12]
datad[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[13]
datad[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[13]
datad[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[14]
datad[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[14]
datad[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[15]
datad[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[15]
real_out[0] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[11]
real_out[12] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[12]
real_out[13] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[13]
real_out[14] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[14]
real_out[15] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[15]
imag_out[0] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[11]
imag_out[12] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[12]
imag_out[13] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[13]
imag_out[14] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[14]
imag_out[15] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_0[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_0[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_0[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_0[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_0[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_0[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_0[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_0[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[16]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[17]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[18]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[19]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[20]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[21]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[22]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[23]
datab_1[8] => altmult_add:ALTMULT_ADD_component.datab[24]
datab_1[9] => altmult_add:ALTMULT_ADD_component.datab[25]
datab_1[10] => altmult_add:ALTMULT_ADD_component.datab[26]
datab_1[11] => altmult_add:ALTMULT_ADD_component.datab[27]
datab_1[12] => altmult_add:ALTMULT_ADD_component.datab[28]
datab_1[13] => altmult_add:ALTMULT_ADD_component.datab[29]
datab_1[14] => altmult_add:ALTMULT_ADD_component.datab[30]
datab_1[15] => altmult_add:ALTMULT_ADD_component.datab[31]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_2jq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_2jq2:auto_generated.dataa[0]
dataa[1] => mult_add_2jq2:auto_generated.dataa[1]
dataa[2] => mult_add_2jq2:auto_generated.dataa[2]
dataa[3] => mult_add_2jq2:auto_generated.dataa[3]
dataa[4] => mult_add_2jq2:auto_generated.dataa[4]
dataa[5] => mult_add_2jq2:auto_generated.dataa[5]
dataa[6] => mult_add_2jq2:auto_generated.dataa[6]
dataa[7] => mult_add_2jq2:auto_generated.dataa[7]
dataa[8] => mult_add_2jq2:auto_generated.dataa[8]
dataa[9] => mult_add_2jq2:auto_generated.dataa[9]
dataa[10] => mult_add_2jq2:auto_generated.dataa[10]
dataa[11] => mult_add_2jq2:auto_generated.dataa[11]
dataa[12] => mult_add_2jq2:auto_generated.dataa[12]
dataa[13] => mult_add_2jq2:auto_generated.dataa[13]
dataa[14] => mult_add_2jq2:auto_generated.dataa[14]
dataa[15] => mult_add_2jq2:auto_generated.dataa[15]
dataa[16] => mult_add_2jq2:auto_generated.dataa[16]
dataa[17] => mult_add_2jq2:auto_generated.dataa[17]
dataa[18] => mult_add_2jq2:auto_generated.dataa[18]
dataa[19] => mult_add_2jq2:auto_generated.dataa[19]
dataa[20] => mult_add_2jq2:auto_generated.dataa[20]
dataa[21] => mult_add_2jq2:auto_generated.dataa[21]
dataa[22] => mult_add_2jq2:auto_generated.dataa[22]
dataa[23] => mult_add_2jq2:auto_generated.dataa[23]
dataa[24] => mult_add_2jq2:auto_generated.dataa[24]
dataa[25] => mult_add_2jq2:auto_generated.dataa[25]
dataa[26] => mult_add_2jq2:auto_generated.dataa[26]
dataa[27] => mult_add_2jq2:auto_generated.dataa[27]
dataa[28] => mult_add_2jq2:auto_generated.dataa[28]
dataa[29] => mult_add_2jq2:auto_generated.dataa[29]
dataa[30] => mult_add_2jq2:auto_generated.dataa[30]
dataa[31] => mult_add_2jq2:auto_generated.dataa[31]
datab[0] => mult_add_2jq2:auto_generated.datab[0]
datab[1] => mult_add_2jq2:auto_generated.datab[1]
datab[2] => mult_add_2jq2:auto_generated.datab[2]
datab[3] => mult_add_2jq2:auto_generated.datab[3]
datab[4] => mult_add_2jq2:auto_generated.datab[4]
datab[5] => mult_add_2jq2:auto_generated.datab[5]
datab[6] => mult_add_2jq2:auto_generated.datab[6]
datab[7] => mult_add_2jq2:auto_generated.datab[7]
datab[8] => mult_add_2jq2:auto_generated.datab[8]
datab[9] => mult_add_2jq2:auto_generated.datab[9]
datab[10] => mult_add_2jq2:auto_generated.datab[10]
datab[11] => mult_add_2jq2:auto_generated.datab[11]
datab[12] => mult_add_2jq2:auto_generated.datab[12]
datab[13] => mult_add_2jq2:auto_generated.datab[13]
datab[14] => mult_add_2jq2:auto_generated.datab[14]
datab[15] => mult_add_2jq2:auto_generated.datab[15]
datab[16] => mult_add_2jq2:auto_generated.datab[16]
datab[17] => mult_add_2jq2:auto_generated.datab[17]
datab[18] => mult_add_2jq2:auto_generated.datab[18]
datab[19] => mult_add_2jq2:auto_generated.datab[19]
datab[20] => mult_add_2jq2:auto_generated.datab[20]
datab[21] => mult_add_2jq2:auto_generated.datab[21]
datab[22] => mult_add_2jq2:auto_generated.datab[22]
datab[23] => mult_add_2jq2:auto_generated.datab[23]
datab[24] => mult_add_2jq2:auto_generated.datab[24]
datab[25] => mult_add_2jq2:auto_generated.datab[25]
datab[26] => mult_add_2jq2:auto_generated.datab[26]
datab[27] => mult_add_2jq2:auto_generated.datab[27]
datab[28] => mult_add_2jq2:auto_generated.datab[28]
datab[29] => mult_add_2jq2:auto_generated.datab[29]
datab[30] => mult_add_2jq2:auto_generated.datab[30]
datab[31] => mult_add_2jq2:auto_generated.datab[31]
ena0 => mult_add_2jq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_2jq2:auto_generated.result[0]
result[1] <= mult_add_2jq2:auto_generated.result[1]
result[2] <= mult_add_2jq2:auto_generated.result[2]
result[3] <= mult_add_2jq2:auto_generated.result[3]
result[4] <= mult_add_2jq2:auto_generated.result[4]
result[5] <= mult_add_2jq2:auto_generated.result[5]
result[6] <= mult_add_2jq2:auto_generated.result[6]
result[7] <= mult_add_2jq2:auto_generated.result[7]
result[8] <= mult_add_2jq2:auto_generated.result[8]
result[9] <= mult_add_2jq2:auto_generated.result[9]
result[10] <= mult_add_2jq2:auto_generated.result[10]
result[11] <= mult_add_2jq2:auto_generated.result[11]
result[12] <= mult_add_2jq2:auto_generated.result[12]
result[13] <= mult_add_2jq2:auto_generated.result[13]
result[14] <= mult_add_2jq2:auto_generated.result[14]
result[15] <= mult_add_2jq2:auto_generated.result[15]
result[16] <= mult_add_2jq2:auto_generated.result[16]
result[17] <= mult_add_2jq2:auto_generated.result[17]
result[18] <= mult_add_2jq2:auto_generated.result[18]
result[19] <= mult_add_2jq2:auto_generated.result[19]
result[20] <= mult_add_2jq2:auto_generated.result[20]
result[21] <= mult_add_2jq2:auto_generated.result[21]
result[22] <= mult_add_2jq2:auto_generated.result[22]
result[23] <= mult_add_2jq2:auto_generated.result[23]
result[24] <= mult_add_2jq2:auto_generated.result[24]
result[25] <= mult_add_2jq2:auto_generated.result[25]
result[26] <= mult_add_2jq2:auto_generated.result[26]
result[27] <= mult_add_2jq2:auto_generated.result[27]
result[28] <= mult_add_2jq2:auto_generated.result[28]
result[29] <= mult_add_2jq2:auto_generated.result[29]
result[30] <= mult_add_2jq2:auto_generated.result[30]
result[31] <= mult_add_2jq2:auto_generated.result[31]
result[32] <= mult_add_2jq2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated
clock0 => ded_mult_n691:ded_mult1.clock[0]
clock0 => ded_mult_n691:ded_mult2.clock[0]
clock0 => dffe7a[33].CLK
clock0 => dffe7a[32].CLK
clock0 => dffe7a[31].CLK
clock0 => dffe7a[30].CLK
clock0 => dffe7a[29].CLK
clock0 => dffe7a[28].CLK
clock0 => dffe7a[27].CLK
clock0 => dffe7a[26].CLK
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_n691:ded_mult1.dataa[0]
dataa[1] => ded_mult_n691:ded_mult1.dataa[1]
dataa[2] => ded_mult_n691:ded_mult1.dataa[2]
dataa[3] => ded_mult_n691:ded_mult1.dataa[3]
dataa[4] => ded_mult_n691:ded_mult1.dataa[4]
dataa[5] => ded_mult_n691:ded_mult1.dataa[5]
dataa[6] => ded_mult_n691:ded_mult1.dataa[6]
dataa[7] => ded_mult_n691:ded_mult1.dataa[7]
dataa[8] => ded_mult_n691:ded_mult1.dataa[8]
dataa[9] => ded_mult_n691:ded_mult1.dataa[9]
dataa[10] => ded_mult_n691:ded_mult1.dataa[10]
dataa[11] => ded_mult_n691:ded_mult1.dataa[11]
dataa[12] => ded_mult_n691:ded_mult1.dataa[12]
dataa[13] => ded_mult_n691:ded_mult1.dataa[13]
dataa[14] => ded_mult_n691:ded_mult1.dataa[14]
dataa[15] => ded_mult_n691:ded_mult1.dataa[15]
dataa[16] => ded_mult_n691:ded_mult2.dataa[0]
dataa[17] => ded_mult_n691:ded_mult2.dataa[1]
dataa[18] => ded_mult_n691:ded_mult2.dataa[2]
dataa[19] => ded_mult_n691:ded_mult2.dataa[3]
dataa[20] => ded_mult_n691:ded_mult2.dataa[4]
dataa[21] => ded_mult_n691:ded_mult2.dataa[5]
dataa[22] => ded_mult_n691:ded_mult2.dataa[6]
dataa[23] => ded_mult_n691:ded_mult2.dataa[7]
dataa[24] => ded_mult_n691:ded_mult2.dataa[8]
dataa[25] => ded_mult_n691:ded_mult2.dataa[9]
dataa[26] => ded_mult_n691:ded_mult2.dataa[10]
dataa[27] => ded_mult_n691:ded_mult2.dataa[11]
dataa[28] => ded_mult_n691:ded_mult2.dataa[12]
dataa[29] => ded_mult_n691:ded_mult2.dataa[13]
dataa[30] => ded_mult_n691:ded_mult2.dataa[14]
dataa[31] => ded_mult_n691:ded_mult2.dataa[15]
datab[0] => ded_mult_n691:ded_mult1.datab[0]
datab[1] => ded_mult_n691:ded_mult1.datab[1]
datab[2] => ded_mult_n691:ded_mult1.datab[2]
datab[3] => ded_mult_n691:ded_mult1.datab[3]
datab[4] => ded_mult_n691:ded_mult1.datab[4]
datab[5] => ded_mult_n691:ded_mult1.datab[5]
datab[6] => ded_mult_n691:ded_mult1.datab[6]
datab[7] => ded_mult_n691:ded_mult1.datab[7]
datab[8] => ded_mult_n691:ded_mult1.datab[8]
datab[9] => ded_mult_n691:ded_mult1.datab[9]
datab[10] => ded_mult_n691:ded_mult1.datab[10]
datab[11] => ded_mult_n691:ded_mult1.datab[11]
datab[12] => ded_mult_n691:ded_mult1.datab[12]
datab[13] => ded_mult_n691:ded_mult1.datab[13]
datab[14] => ded_mult_n691:ded_mult1.datab[14]
datab[15] => ded_mult_n691:ded_mult1.datab[15]
datab[16] => ded_mult_n691:ded_mult2.datab[0]
datab[17] => ded_mult_n691:ded_mult2.datab[1]
datab[18] => ded_mult_n691:ded_mult2.datab[2]
datab[19] => ded_mult_n691:ded_mult2.datab[3]
datab[20] => ded_mult_n691:ded_mult2.datab[4]
datab[21] => ded_mult_n691:ded_mult2.datab[5]
datab[22] => ded_mult_n691:ded_mult2.datab[6]
datab[23] => ded_mult_n691:ded_mult2.datab[7]
datab[24] => ded_mult_n691:ded_mult2.datab[8]
datab[25] => ded_mult_n691:ded_mult2.datab[9]
datab[26] => ded_mult_n691:ded_mult2.datab[10]
datab[27] => ded_mult_n691:ded_mult2.datab[11]
datab[28] => ded_mult_n691:ded_mult2.datab[12]
datab[29] => ded_mult_n691:ded_mult2.datab[13]
datab[30] => ded_mult_n691:ded_mult2.datab[14]
datab[31] => ded_mult_n691:ded_mult2.datab[15]
ena0 => ded_mult_n691:ded_mult1.ena[0]
ena0 => ded_mult_n691:ded_mult2.ena[0]
ena0 => dffe7a[33].ENA
ena0 => dffe7a[32].ENA
ena0 => dffe7a[31].ENA
ena0 => dffe7a[30].ENA
ena0 => dffe7a[29].ENA
ena0 => dffe7a[28].ENA
ena0 => dffe7a[27].ENA
ena0 => dffe7a[26].ENA
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe7a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe7a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe7a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe7a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe7a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe7a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe7a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe7a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_0[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_0[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_0[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_0[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_0[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_0[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_0[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_0[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[16]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[17]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[18]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[19]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[20]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[21]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[22]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[23]
datab_1[8] => altmult_add:ALTMULT_ADD_component.datab[24]
datab_1[9] => altmult_add:ALTMULT_ADD_component.datab[25]
datab_1[10] => altmult_add:ALTMULT_ADD_component.datab[26]
datab_1[11] => altmult_add:ALTMULT_ADD_component.datab[27]
datab_1[12] => altmult_add:ALTMULT_ADD_component.datab[28]
datab_1[13] => altmult_add:ALTMULT_ADD_component.datab[29]
datab_1[14] => altmult_add:ALTMULT_ADD_component.datab[30]
datab_1[15] => altmult_add:ALTMULT_ADD_component.datab[31]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_1iq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_1iq2:auto_generated.dataa[0]
dataa[1] => mult_add_1iq2:auto_generated.dataa[1]
dataa[2] => mult_add_1iq2:auto_generated.dataa[2]
dataa[3] => mult_add_1iq2:auto_generated.dataa[3]
dataa[4] => mult_add_1iq2:auto_generated.dataa[4]
dataa[5] => mult_add_1iq2:auto_generated.dataa[5]
dataa[6] => mult_add_1iq2:auto_generated.dataa[6]
dataa[7] => mult_add_1iq2:auto_generated.dataa[7]
dataa[8] => mult_add_1iq2:auto_generated.dataa[8]
dataa[9] => mult_add_1iq2:auto_generated.dataa[9]
dataa[10] => mult_add_1iq2:auto_generated.dataa[10]
dataa[11] => mult_add_1iq2:auto_generated.dataa[11]
dataa[12] => mult_add_1iq2:auto_generated.dataa[12]
dataa[13] => mult_add_1iq2:auto_generated.dataa[13]
dataa[14] => mult_add_1iq2:auto_generated.dataa[14]
dataa[15] => mult_add_1iq2:auto_generated.dataa[15]
dataa[16] => mult_add_1iq2:auto_generated.dataa[16]
dataa[17] => mult_add_1iq2:auto_generated.dataa[17]
dataa[18] => mult_add_1iq2:auto_generated.dataa[18]
dataa[19] => mult_add_1iq2:auto_generated.dataa[19]
dataa[20] => mult_add_1iq2:auto_generated.dataa[20]
dataa[21] => mult_add_1iq2:auto_generated.dataa[21]
dataa[22] => mult_add_1iq2:auto_generated.dataa[22]
dataa[23] => mult_add_1iq2:auto_generated.dataa[23]
dataa[24] => mult_add_1iq2:auto_generated.dataa[24]
dataa[25] => mult_add_1iq2:auto_generated.dataa[25]
dataa[26] => mult_add_1iq2:auto_generated.dataa[26]
dataa[27] => mult_add_1iq2:auto_generated.dataa[27]
dataa[28] => mult_add_1iq2:auto_generated.dataa[28]
dataa[29] => mult_add_1iq2:auto_generated.dataa[29]
dataa[30] => mult_add_1iq2:auto_generated.dataa[30]
dataa[31] => mult_add_1iq2:auto_generated.dataa[31]
datab[0] => mult_add_1iq2:auto_generated.datab[0]
datab[1] => mult_add_1iq2:auto_generated.datab[1]
datab[2] => mult_add_1iq2:auto_generated.datab[2]
datab[3] => mult_add_1iq2:auto_generated.datab[3]
datab[4] => mult_add_1iq2:auto_generated.datab[4]
datab[5] => mult_add_1iq2:auto_generated.datab[5]
datab[6] => mult_add_1iq2:auto_generated.datab[6]
datab[7] => mult_add_1iq2:auto_generated.datab[7]
datab[8] => mult_add_1iq2:auto_generated.datab[8]
datab[9] => mult_add_1iq2:auto_generated.datab[9]
datab[10] => mult_add_1iq2:auto_generated.datab[10]
datab[11] => mult_add_1iq2:auto_generated.datab[11]
datab[12] => mult_add_1iq2:auto_generated.datab[12]
datab[13] => mult_add_1iq2:auto_generated.datab[13]
datab[14] => mult_add_1iq2:auto_generated.datab[14]
datab[15] => mult_add_1iq2:auto_generated.datab[15]
datab[16] => mult_add_1iq2:auto_generated.datab[16]
datab[17] => mult_add_1iq2:auto_generated.datab[17]
datab[18] => mult_add_1iq2:auto_generated.datab[18]
datab[19] => mult_add_1iq2:auto_generated.datab[19]
datab[20] => mult_add_1iq2:auto_generated.datab[20]
datab[21] => mult_add_1iq2:auto_generated.datab[21]
datab[22] => mult_add_1iq2:auto_generated.datab[22]
datab[23] => mult_add_1iq2:auto_generated.datab[23]
datab[24] => mult_add_1iq2:auto_generated.datab[24]
datab[25] => mult_add_1iq2:auto_generated.datab[25]
datab[26] => mult_add_1iq2:auto_generated.datab[26]
datab[27] => mult_add_1iq2:auto_generated.datab[27]
datab[28] => mult_add_1iq2:auto_generated.datab[28]
datab[29] => mult_add_1iq2:auto_generated.datab[29]
datab[30] => mult_add_1iq2:auto_generated.datab[30]
datab[31] => mult_add_1iq2:auto_generated.datab[31]
ena0 => mult_add_1iq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_1iq2:auto_generated.result[0]
result[1] <= mult_add_1iq2:auto_generated.result[1]
result[2] <= mult_add_1iq2:auto_generated.result[2]
result[3] <= mult_add_1iq2:auto_generated.result[3]
result[4] <= mult_add_1iq2:auto_generated.result[4]
result[5] <= mult_add_1iq2:auto_generated.result[5]
result[6] <= mult_add_1iq2:auto_generated.result[6]
result[7] <= mult_add_1iq2:auto_generated.result[7]
result[8] <= mult_add_1iq2:auto_generated.result[8]
result[9] <= mult_add_1iq2:auto_generated.result[9]
result[10] <= mult_add_1iq2:auto_generated.result[10]
result[11] <= mult_add_1iq2:auto_generated.result[11]
result[12] <= mult_add_1iq2:auto_generated.result[12]
result[13] <= mult_add_1iq2:auto_generated.result[13]
result[14] <= mult_add_1iq2:auto_generated.result[14]
result[15] <= mult_add_1iq2:auto_generated.result[15]
result[16] <= mult_add_1iq2:auto_generated.result[16]
result[17] <= mult_add_1iq2:auto_generated.result[17]
result[18] <= mult_add_1iq2:auto_generated.result[18]
result[19] <= mult_add_1iq2:auto_generated.result[19]
result[20] <= mult_add_1iq2:auto_generated.result[20]
result[21] <= mult_add_1iq2:auto_generated.result[21]
result[22] <= mult_add_1iq2:auto_generated.result[22]
result[23] <= mult_add_1iq2:auto_generated.result[23]
result[24] <= mult_add_1iq2:auto_generated.result[24]
result[25] <= mult_add_1iq2:auto_generated.result[25]
result[26] <= mult_add_1iq2:auto_generated.result[26]
result[27] <= mult_add_1iq2:auto_generated.result[27]
result[28] <= mult_add_1iq2:auto_generated.result[28]
result[29] <= mult_add_1iq2:auto_generated.result[29]
result[30] <= mult_add_1iq2:auto_generated.result[30]
result[31] <= mult_add_1iq2:auto_generated.result[31]
result[32] <= mult_add_1iq2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated
clock0 => ded_mult_n691:ded_mult1.clock[0]
clock0 => ded_mult_n691:ded_mult2.clock[0]
clock0 => dffe5a[32].CLK
clock0 => dffe5a[31].CLK
clock0 => dffe5a[30].CLK
clock0 => dffe5a[29].CLK
clock0 => dffe5a[28].CLK
clock0 => dffe5a[27].CLK
clock0 => dffe5a[26].CLK
clock0 => dffe5a[25].CLK
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_n691:ded_mult1.dataa[0]
dataa[1] => ded_mult_n691:ded_mult1.dataa[1]
dataa[2] => ded_mult_n691:ded_mult1.dataa[2]
dataa[3] => ded_mult_n691:ded_mult1.dataa[3]
dataa[4] => ded_mult_n691:ded_mult1.dataa[4]
dataa[5] => ded_mult_n691:ded_mult1.dataa[5]
dataa[6] => ded_mult_n691:ded_mult1.dataa[6]
dataa[7] => ded_mult_n691:ded_mult1.dataa[7]
dataa[8] => ded_mult_n691:ded_mult1.dataa[8]
dataa[9] => ded_mult_n691:ded_mult1.dataa[9]
dataa[10] => ded_mult_n691:ded_mult1.dataa[10]
dataa[11] => ded_mult_n691:ded_mult1.dataa[11]
dataa[12] => ded_mult_n691:ded_mult1.dataa[12]
dataa[13] => ded_mult_n691:ded_mult1.dataa[13]
dataa[14] => ded_mult_n691:ded_mult1.dataa[14]
dataa[15] => ded_mult_n691:ded_mult1.dataa[15]
dataa[16] => ded_mult_n691:ded_mult2.dataa[0]
dataa[17] => ded_mult_n691:ded_mult2.dataa[1]
dataa[18] => ded_mult_n691:ded_mult2.dataa[2]
dataa[19] => ded_mult_n691:ded_mult2.dataa[3]
dataa[20] => ded_mult_n691:ded_mult2.dataa[4]
dataa[21] => ded_mult_n691:ded_mult2.dataa[5]
dataa[22] => ded_mult_n691:ded_mult2.dataa[6]
dataa[23] => ded_mult_n691:ded_mult2.dataa[7]
dataa[24] => ded_mult_n691:ded_mult2.dataa[8]
dataa[25] => ded_mult_n691:ded_mult2.dataa[9]
dataa[26] => ded_mult_n691:ded_mult2.dataa[10]
dataa[27] => ded_mult_n691:ded_mult2.dataa[11]
dataa[28] => ded_mult_n691:ded_mult2.dataa[12]
dataa[29] => ded_mult_n691:ded_mult2.dataa[13]
dataa[30] => ded_mult_n691:ded_mult2.dataa[14]
dataa[31] => ded_mult_n691:ded_mult2.dataa[15]
datab[0] => ded_mult_n691:ded_mult1.datab[0]
datab[1] => ded_mult_n691:ded_mult1.datab[1]
datab[2] => ded_mult_n691:ded_mult1.datab[2]
datab[3] => ded_mult_n691:ded_mult1.datab[3]
datab[4] => ded_mult_n691:ded_mult1.datab[4]
datab[5] => ded_mult_n691:ded_mult1.datab[5]
datab[6] => ded_mult_n691:ded_mult1.datab[6]
datab[7] => ded_mult_n691:ded_mult1.datab[7]
datab[8] => ded_mult_n691:ded_mult1.datab[8]
datab[9] => ded_mult_n691:ded_mult1.datab[9]
datab[10] => ded_mult_n691:ded_mult1.datab[10]
datab[11] => ded_mult_n691:ded_mult1.datab[11]
datab[12] => ded_mult_n691:ded_mult1.datab[12]
datab[13] => ded_mult_n691:ded_mult1.datab[13]
datab[14] => ded_mult_n691:ded_mult1.datab[14]
datab[15] => ded_mult_n691:ded_mult1.datab[15]
datab[16] => ded_mult_n691:ded_mult2.datab[0]
datab[17] => ded_mult_n691:ded_mult2.datab[1]
datab[18] => ded_mult_n691:ded_mult2.datab[2]
datab[19] => ded_mult_n691:ded_mult2.datab[3]
datab[20] => ded_mult_n691:ded_mult2.datab[4]
datab[21] => ded_mult_n691:ded_mult2.datab[5]
datab[22] => ded_mult_n691:ded_mult2.datab[6]
datab[23] => ded_mult_n691:ded_mult2.datab[7]
datab[24] => ded_mult_n691:ded_mult2.datab[8]
datab[25] => ded_mult_n691:ded_mult2.datab[9]
datab[26] => ded_mult_n691:ded_mult2.datab[10]
datab[27] => ded_mult_n691:ded_mult2.datab[11]
datab[28] => ded_mult_n691:ded_mult2.datab[12]
datab[29] => ded_mult_n691:ded_mult2.datab[13]
datab[30] => ded_mult_n691:ded_mult2.datab[14]
datab[31] => ded_mult_n691:ded_mult2.datab[15]
ena0 => ded_mult_n691:ded_mult1.ena[0]
ena0 => ded_mult_n691:ded_mult2.ena[0]
ena0 => dffe5a[32].ENA
ena0 => dffe5a[31].ENA
ena0 => dffe5a[30].ENA
ena0 => dffe5a[29].ENA
ena0 => dffe5a[28].ENA
ena0 => dffe5a[27].ENA
ena0 => dffe5a[26].ENA
ena0 => dffe5a[25].ENA
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe5a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe5a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe5a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe5a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe5a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe5a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe5a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe5a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
dataa[15] => add_sub_knj:auto_generated.dataa[15]
dataa[16] => add_sub_knj:auto_generated.dataa[16]
dataa[17] => add_sub_knj:auto_generated.dataa[17]
dataa[18] => add_sub_knj:auto_generated.dataa[18]
dataa[19] => add_sub_knj:auto_generated.dataa[19]
dataa[20] => add_sub_knj:auto_generated.dataa[20]
dataa[21] => add_sub_knj:auto_generated.dataa[21]
dataa[22] => add_sub_knj:auto_generated.dataa[22]
dataa[23] => add_sub_knj:auto_generated.dataa[23]
dataa[24] => add_sub_knj:auto_generated.dataa[24]
dataa[25] => add_sub_knj:auto_generated.dataa[25]
dataa[26] => add_sub_knj:auto_generated.dataa[26]
dataa[27] => add_sub_knj:auto_generated.dataa[27]
dataa[28] => add_sub_knj:auto_generated.dataa[28]
dataa[29] => add_sub_knj:auto_generated.dataa[29]
dataa[30] => add_sub_knj:auto_generated.dataa[30]
dataa[31] => add_sub_knj:auto_generated.dataa[31]
dataa[32] => add_sub_knj:auto_generated.dataa[32]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
datab[15] => add_sub_knj:auto_generated.datab[15]
datab[16] => add_sub_knj:auto_generated.datab[16]
datab[17] => add_sub_knj:auto_generated.datab[17]
datab[18] => add_sub_knj:auto_generated.datab[18]
datab[19] => add_sub_knj:auto_generated.datab[19]
datab[20] => add_sub_knj:auto_generated.datab[20]
datab[21] => add_sub_knj:auto_generated.datab[21]
datab[22] => add_sub_knj:auto_generated.datab[22]
datab[23] => add_sub_knj:auto_generated.datab[23]
datab[24] => add_sub_knj:auto_generated.datab[24]
datab[25] => add_sub_knj:auto_generated.datab[25]
datab[26] => add_sub_knj:auto_generated.datab[26]
datab[27] => add_sub_knj:auto_generated.datab[27]
datab[28] => add_sub_knj:auto_generated.datab[28]
datab[29] => add_sub_knj:auto_generated.datab[29]
datab[30] => add_sub_knj:auto_generated.datab[30]
datab[31] => add_sub_knj:auto_generated.datab[31]
datab[32] => add_sub_knj:auto_generated.datab[32]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
result[15] <= add_sub_knj:auto_generated.result[15]
result[16] <= add_sub_knj:auto_generated.result[16]
result[17] <= add_sub_knj:auto_generated.result[17]
result[18] <= add_sub_knj:auto_generated.result[18]
result[19] <= add_sub_knj:auto_generated.result[19]
result[20] <= add_sub_knj:auto_generated.result[20]
result[21] <= add_sub_knj:auto_generated.result[21]
result[22] <= add_sub_knj:auto_generated.result[22]
result[23] <= add_sub_knj:auto_generated.result[23]
result[24] <= add_sub_knj:auto_generated.result[24]
result[25] <= add_sub_knj:auto_generated.result[25]
result[26] <= add_sub_knj:auto_generated.result[26]
result[27] <= add_sub_knj:auto_generated.result[27]
result[28] <= add_sub_knj:auto_generated.result[28]
result[29] <= add_sub_knj:auto_generated.result[29]
result[30] <= add_sub_knj:auto_generated.result[30]
result[31] <= add_sub_knj:auto_generated.result[31]
result[32] <= add_sub_knj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
dataa[15] => add_sub_knj:auto_generated.dataa[15]
dataa[16] => add_sub_knj:auto_generated.dataa[16]
dataa[17] => add_sub_knj:auto_generated.dataa[17]
dataa[18] => add_sub_knj:auto_generated.dataa[18]
dataa[19] => add_sub_knj:auto_generated.dataa[19]
dataa[20] => add_sub_knj:auto_generated.dataa[20]
dataa[21] => add_sub_knj:auto_generated.dataa[21]
dataa[22] => add_sub_knj:auto_generated.dataa[22]
dataa[23] => add_sub_knj:auto_generated.dataa[23]
dataa[24] => add_sub_knj:auto_generated.dataa[24]
dataa[25] => add_sub_knj:auto_generated.dataa[25]
dataa[26] => add_sub_knj:auto_generated.dataa[26]
dataa[27] => add_sub_knj:auto_generated.dataa[27]
dataa[28] => add_sub_knj:auto_generated.dataa[28]
dataa[29] => add_sub_knj:auto_generated.dataa[29]
dataa[30] => add_sub_knj:auto_generated.dataa[30]
dataa[31] => add_sub_knj:auto_generated.dataa[31]
dataa[32] => add_sub_knj:auto_generated.dataa[32]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
datab[15] => add_sub_knj:auto_generated.datab[15]
datab[16] => add_sub_knj:auto_generated.datab[16]
datab[17] => add_sub_knj:auto_generated.datab[17]
datab[18] => add_sub_knj:auto_generated.datab[18]
datab[19] => add_sub_knj:auto_generated.datab[19]
datab[20] => add_sub_knj:auto_generated.datab[20]
datab[21] => add_sub_knj:auto_generated.datab[21]
datab[22] => add_sub_knj:auto_generated.datab[22]
datab[23] => add_sub_knj:auto_generated.datab[23]
datab[24] => add_sub_knj:auto_generated.datab[24]
datab[25] => add_sub_knj:auto_generated.datab[25]
datab[26] => add_sub_knj:auto_generated.datab[26]
datab[27] => add_sub_knj:auto_generated.datab[27]
datab[28] => add_sub_knj:auto_generated.datab[28]
datab[29] => add_sub_knj:auto_generated.datab[29]
datab[30] => add_sub_knj:auto_generated.datab[30]
datab[31] => add_sub_knj:auto_generated.datab[31]
datab[32] => add_sub_knj:auto_generated.datab[32]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
result[15] <= add_sub_knj:auto_generated.result[15]
result[16] <= add_sub_knj:auto_generated.result[16]
result[17] <= add_sub_knj:auto_generated.result[17]
result[18] <= add_sub_knj:auto_generated.result[18]
result[19] <= add_sub_knj:auto_generated.result[19]
result[20] <= add_sub_knj:auto_generated.result[20]
result[21] <= add_sub_knj:auto_generated.result[21]
result[22] <= add_sub_knj:auto_generated.result[22]
result[23] <= add_sub_knj:auto_generated.result[23]
result[24] <= add_sub_knj:auto_generated.result[24]
result[25] <= add_sub_knj:auto_generated.result[25]
result[26] <= add_sub_knj:auto_generated.result[26]
result[27] <= add_sub_knj:auto_generated.result[27]
result[28] <= add_sub_knj:auto_generated.result[28]
result[29] <= add_sub_knj:auto_generated.result[29]
result[30] <= add_sub_knj:auto_generated.result[30]
result[31] <= add_sub_knj:auto_generated.result[31]
result[32] <= add_sub_knj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2
clk => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_i_tmp[24].CLK
clk => result_i_tmp[25].CLK
clk => result_i_tmp[26].CLK
clk => result_i_tmp[27].CLK
clk => result_i_tmp[28].CLK
clk => result_i_tmp[29].CLK
clk => result_i_tmp[30].CLK
clk => result_i_tmp[31].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => result_r_tmp[24].CLK
clk => result_r_tmp[25].CLK
clk => result_r_tmp[26].CLK
clk => result_r_tmp[27].CLK
clk => result_r_tmp[28].CLK
clk => result_r_tmp[29].CLK
clk => result_r_tmp[30].CLK
clk => result_r_tmp[31].CLK
clk => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_i_tmp[24].ENA
global_clock_enable => result_i_tmp[25].ENA
global_clock_enable => result_i_tmp[26].ENA
global_clock_enable => result_i_tmp[27].ENA
global_clock_enable => result_i_tmp[28].ENA
global_clock_enable => result_i_tmp[29].ENA
global_clock_enable => result_i_tmp[30].ENA
global_clock_enable => result_i_tmp[31].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
global_clock_enable => result_r_tmp[24].ENA
global_clock_enable => result_r_tmp[25].ENA
global_clock_enable => result_r_tmp[26].ENA
global_clock_enable => result_r_tmp[27].ENA
global_clock_enable => result_r_tmp[28].ENA
global_clock_enable => result_r_tmp[29].ENA
global_clock_enable => result_r_tmp[30].ENA
global_clock_enable => result_r_tmp[31].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[7]
dataa[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[8]
dataa[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[8]
dataa[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[9]
dataa[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[9]
dataa[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[10]
dataa[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[10]
dataa[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[11]
dataa[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[11]
dataa[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[12]
dataa[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[12]
dataa[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[13]
dataa[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[13]
dataa[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[14]
dataa[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[14]
dataa[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[15]
dataa[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[15]
datab[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[7]
datab[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[8]
datab[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[8]
datab[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[9]
datab[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[9]
datab[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[10]
datab[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[10]
datab[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[11]
datab[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[11]
datab[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[12]
datab[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[12]
datab[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[13]
datab[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[13]
datab[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[14]
datab[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[14]
datab[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[15]
datab[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[15]
datac[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[7]
datac[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[8]
datac[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[8]
datac[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[9]
datac[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[9]
datac[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[10]
datac[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[10]
datac[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[11]
datac[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[11]
datac[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[12]
datac[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[12]
datac[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[13]
datac[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[13]
datac[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[14]
datac[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[14]
datac[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[15]
datac[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[15]
datad[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[7]
datad[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[8]
datad[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[8]
datad[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[9]
datad[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[9]
datad[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[10]
datad[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[10]
datad[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[11]
datad[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[11]
datad[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[12]
datad[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[12]
datad[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[13]
datad[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[13]
datad[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[14]
datad[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[14]
datad[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[15]
datad[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[15]
real_out[0] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[11]
real_out[12] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[12]
real_out[13] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[13]
real_out[14] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[14]
real_out[15] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[15]
imag_out[0] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[11]
imag_out[12] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[12]
imag_out[13] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[13]
imag_out[14] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[14]
imag_out[15] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_0[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_0[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_0[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_0[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_0[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_0[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_0[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_0[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[16]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[17]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[18]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[19]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[20]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[21]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[22]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[23]
datab_1[8] => altmult_add:ALTMULT_ADD_component.datab[24]
datab_1[9] => altmult_add:ALTMULT_ADD_component.datab[25]
datab_1[10] => altmult_add:ALTMULT_ADD_component.datab[26]
datab_1[11] => altmult_add:ALTMULT_ADD_component.datab[27]
datab_1[12] => altmult_add:ALTMULT_ADD_component.datab[28]
datab_1[13] => altmult_add:ALTMULT_ADD_component.datab[29]
datab_1[14] => altmult_add:ALTMULT_ADD_component.datab[30]
datab_1[15] => altmult_add:ALTMULT_ADD_component.datab[31]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_2jq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_2jq2:auto_generated.dataa[0]
dataa[1] => mult_add_2jq2:auto_generated.dataa[1]
dataa[2] => mult_add_2jq2:auto_generated.dataa[2]
dataa[3] => mult_add_2jq2:auto_generated.dataa[3]
dataa[4] => mult_add_2jq2:auto_generated.dataa[4]
dataa[5] => mult_add_2jq2:auto_generated.dataa[5]
dataa[6] => mult_add_2jq2:auto_generated.dataa[6]
dataa[7] => mult_add_2jq2:auto_generated.dataa[7]
dataa[8] => mult_add_2jq2:auto_generated.dataa[8]
dataa[9] => mult_add_2jq2:auto_generated.dataa[9]
dataa[10] => mult_add_2jq2:auto_generated.dataa[10]
dataa[11] => mult_add_2jq2:auto_generated.dataa[11]
dataa[12] => mult_add_2jq2:auto_generated.dataa[12]
dataa[13] => mult_add_2jq2:auto_generated.dataa[13]
dataa[14] => mult_add_2jq2:auto_generated.dataa[14]
dataa[15] => mult_add_2jq2:auto_generated.dataa[15]
dataa[16] => mult_add_2jq2:auto_generated.dataa[16]
dataa[17] => mult_add_2jq2:auto_generated.dataa[17]
dataa[18] => mult_add_2jq2:auto_generated.dataa[18]
dataa[19] => mult_add_2jq2:auto_generated.dataa[19]
dataa[20] => mult_add_2jq2:auto_generated.dataa[20]
dataa[21] => mult_add_2jq2:auto_generated.dataa[21]
dataa[22] => mult_add_2jq2:auto_generated.dataa[22]
dataa[23] => mult_add_2jq2:auto_generated.dataa[23]
dataa[24] => mult_add_2jq2:auto_generated.dataa[24]
dataa[25] => mult_add_2jq2:auto_generated.dataa[25]
dataa[26] => mult_add_2jq2:auto_generated.dataa[26]
dataa[27] => mult_add_2jq2:auto_generated.dataa[27]
dataa[28] => mult_add_2jq2:auto_generated.dataa[28]
dataa[29] => mult_add_2jq2:auto_generated.dataa[29]
dataa[30] => mult_add_2jq2:auto_generated.dataa[30]
dataa[31] => mult_add_2jq2:auto_generated.dataa[31]
datab[0] => mult_add_2jq2:auto_generated.datab[0]
datab[1] => mult_add_2jq2:auto_generated.datab[1]
datab[2] => mult_add_2jq2:auto_generated.datab[2]
datab[3] => mult_add_2jq2:auto_generated.datab[3]
datab[4] => mult_add_2jq2:auto_generated.datab[4]
datab[5] => mult_add_2jq2:auto_generated.datab[5]
datab[6] => mult_add_2jq2:auto_generated.datab[6]
datab[7] => mult_add_2jq2:auto_generated.datab[7]
datab[8] => mult_add_2jq2:auto_generated.datab[8]
datab[9] => mult_add_2jq2:auto_generated.datab[9]
datab[10] => mult_add_2jq2:auto_generated.datab[10]
datab[11] => mult_add_2jq2:auto_generated.datab[11]
datab[12] => mult_add_2jq2:auto_generated.datab[12]
datab[13] => mult_add_2jq2:auto_generated.datab[13]
datab[14] => mult_add_2jq2:auto_generated.datab[14]
datab[15] => mult_add_2jq2:auto_generated.datab[15]
datab[16] => mult_add_2jq2:auto_generated.datab[16]
datab[17] => mult_add_2jq2:auto_generated.datab[17]
datab[18] => mult_add_2jq2:auto_generated.datab[18]
datab[19] => mult_add_2jq2:auto_generated.datab[19]
datab[20] => mult_add_2jq2:auto_generated.datab[20]
datab[21] => mult_add_2jq2:auto_generated.datab[21]
datab[22] => mult_add_2jq2:auto_generated.datab[22]
datab[23] => mult_add_2jq2:auto_generated.datab[23]
datab[24] => mult_add_2jq2:auto_generated.datab[24]
datab[25] => mult_add_2jq2:auto_generated.datab[25]
datab[26] => mult_add_2jq2:auto_generated.datab[26]
datab[27] => mult_add_2jq2:auto_generated.datab[27]
datab[28] => mult_add_2jq2:auto_generated.datab[28]
datab[29] => mult_add_2jq2:auto_generated.datab[29]
datab[30] => mult_add_2jq2:auto_generated.datab[30]
datab[31] => mult_add_2jq2:auto_generated.datab[31]
ena0 => mult_add_2jq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_2jq2:auto_generated.result[0]
result[1] <= mult_add_2jq2:auto_generated.result[1]
result[2] <= mult_add_2jq2:auto_generated.result[2]
result[3] <= mult_add_2jq2:auto_generated.result[3]
result[4] <= mult_add_2jq2:auto_generated.result[4]
result[5] <= mult_add_2jq2:auto_generated.result[5]
result[6] <= mult_add_2jq2:auto_generated.result[6]
result[7] <= mult_add_2jq2:auto_generated.result[7]
result[8] <= mult_add_2jq2:auto_generated.result[8]
result[9] <= mult_add_2jq2:auto_generated.result[9]
result[10] <= mult_add_2jq2:auto_generated.result[10]
result[11] <= mult_add_2jq2:auto_generated.result[11]
result[12] <= mult_add_2jq2:auto_generated.result[12]
result[13] <= mult_add_2jq2:auto_generated.result[13]
result[14] <= mult_add_2jq2:auto_generated.result[14]
result[15] <= mult_add_2jq2:auto_generated.result[15]
result[16] <= mult_add_2jq2:auto_generated.result[16]
result[17] <= mult_add_2jq2:auto_generated.result[17]
result[18] <= mult_add_2jq2:auto_generated.result[18]
result[19] <= mult_add_2jq2:auto_generated.result[19]
result[20] <= mult_add_2jq2:auto_generated.result[20]
result[21] <= mult_add_2jq2:auto_generated.result[21]
result[22] <= mult_add_2jq2:auto_generated.result[22]
result[23] <= mult_add_2jq2:auto_generated.result[23]
result[24] <= mult_add_2jq2:auto_generated.result[24]
result[25] <= mult_add_2jq2:auto_generated.result[25]
result[26] <= mult_add_2jq2:auto_generated.result[26]
result[27] <= mult_add_2jq2:auto_generated.result[27]
result[28] <= mult_add_2jq2:auto_generated.result[28]
result[29] <= mult_add_2jq2:auto_generated.result[29]
result[30] <= mult_add_2jq2:auto_generated.result[30]
result[31] <= mult_add_2jq2:auto_generated.result[31]
result[32] <= mult_add_2jq2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated
clock0 => ded_mult_n691:ded_mult1.clock[0]
clock0 => ded_mult_n691:ded_mult2.clock[0]
clock0 => dffe7a[33].CLK
clock0 => dffe7a[32].CLK
clock0 => dffe7a[31].CLK
clock0 => dffe7a[30].CLK
clock0 => dffe7a[29].CLK
clock0 => dffe7a[28].CLK
clock0 => dffe7a[27].CLK
clock0 => dffe7a[26].CLK
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_n691:ded_mult1.dataa[0]
dataa[1] => ded_mult_n691:ded_mult1.dataa[1]
dataa[2] => ded_mult_n691:ded_mult1.dataa[2]
dataa[3] => ded_mult_n691:ded_mult1.dataa[3]
dataa[4] => ded_mult_n691:ded_mult1.dataa[4]
dataa[5] => ded_mult_n691:ded_mult1.dataa[5]
dataa[6] => ded_mult_n691:ded_mult1.dataa[6]
dataa[7] => ded_mult_n691:ded_mult1.dataa[7]
dataa[8] => ded_mult_n691:ded_mult1.dataa[8]
dataa[9] => ded_mult_n691:ded_mult1.dataa[9]
dataa[10] => ded_mult_n691:ded_mult1.dataa[10]
dataa[11] => ded_mult_n691:ded_mult1.dataa[11]
dataa[12] => ded_mult_n691:ded_mult1.dataa[12]
dataa[13] => ded_mult_n691:ded_mult1.dataa[13]
dataa[14] => ded_mult_n691:ded_mult1.dataa[14]
dataa[15] => ded_mult_n691:ded_mult1.dataa[15]
dataa[16] => ded_mult_n691:ded_mult2.dataa[0]
dataa[17] => ded_mult_n691:ded_mult2.dataa[1]
dataa[18] => ded_mult_n691:ded_mult2.dataa[2]
dataa[19] => ded_mult_n691:ded_mult2.dataa[3]
dataa[20] => ded_mult_n691:ded_mult2.dataa[4]
dataa[21] => ded_mult_n691:ded_mult2.dataa[5]
dataa[22] => ded_mult_n691:ded_mult2.dataa[6]
dataa[23] => ded_mult_n691:ded_mult2.dataa[7]
dataa[24] => ded_mult_n691:ded_mult2.dataa[8]
dataa[25] => ded_mult_n691:ded_mult2.dataa[9]
dataa[26] => ded_mult_n691:ded_mult2.dataa[10]
dataa[27] => ded_mult_n691:ded_mult2.dataa[11]
dataa[28] => ded_mult_n691:ded_mult2.dataa[12]
dataa[29] => ded_mult_n691:ded_mult2.dataa[13]
dataa[30] => ded_mult_n691:ded_mult2.dataa[14]
dataa[31] => ded_mult_n691:ded_mult2.dataa[15]
datab[0] => ded_mult_n691:ded_mult1.datab[0]
datab[1] => ded_mult_n691:ded_mult1.datab[1]
datab[2] => ded_mult_n691:ded_mult1.datab[2]
datab[3] => ded_mult_n691:ded_mult1.datab[3]
datab[4] => ded_mult_n691:ded_mult1.datab[4]
datab[5] => ded_mult_n691:ded_mult1.datab[5]
datab[6] => ded_mult_n691:ded_mult1.datab[6]
datab[7] => ded_mult_n691:ded_mult1.datab[7]
datab[8] => ded_mult_n691:ded_mult1.datab[8]
datab[9] => ded_mult_n691:ded_mult1.datab[9]
datab[10] => ded_mult_n691:ded_mult1.datab[10]
datab[11] => ded_mult_n691:ded_mult1.datab[11]
datab[12] => ded_mult_n691:ded_mult1.datab[12]
datab[13] => ded_mult_n691:ded_mult1.datab[13]
datab[14] => ded_mult_n691:ded_mult1.datab[14]
datab[15] => ded_mult_n691:ded_mult1.datab[15]
datab[16] => ded_mult_n691:ded_mult2.datab[0]
datab[17] => ded_mult_n691:ded_mult2.datab[1]
datab[18] => ded_mult_n691:ded_mult2.datab[2]
datab[19] => ded_mult_n691:ded_mult2.datab[3]
datab[20] => ded_mult_n691:ded_mult2.datab[4]
datab[21] => ded_mult_n691:ded_mult2.datab[5]
datab[22] => ded_mult_n691:ded_mult2.datab[6]
datab[23] => ded_mult_n691:ded_mult2.datab[7]
datab[24] => ded_mult_n691:ded_mult2.datab[8]
datab[25] => ded_mult_n691:ded_mult2.datab[9]
datab[26] => ded_mult_n691:ded_mult2.datab[10]
datab[27] => ded_mult_n691:ded_mult2.datab[11]
datab[28] => ded_mult_n691:ded_mult2.datab[12]
datab[29] => ded_mult_n691:ded_mult2.datab[13]
datab[30] => ded_mult_n691:ded_mult2.datab[14]
datab[31] => ded_mult_n691:ded_mult2.datab[15]
ena0 => ded_mult_n691:ded_mult1.ena[0]
ena0 => ded_mult_n691:ded_mult2.ena[0]
ena0 => dffe7a[33].ENA
ena0 => dffe7a[32].ENA
ena0 => dffe7a[31].ENA
ena0 => dffe7a[30].ENA
ena0 => dffe7a[29].ENA
ena0 => dffe7a[28].ENA
ena0 => dffe7a[27].ENA
ena0 => dffe7a[26].ENA
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe7a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe7a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe7a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe7a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe7a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe7a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe7a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe7a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_0[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_0[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_0[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_0[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_0[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_0[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_0[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_0[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[16]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[17]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[18]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[19]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[20]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[21]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[22]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[23]
datab_1[8] => altmult_add:ALTMULT_ADD_component.datab[24]
datab_1[9] => altmult_add:ALTMULT_ADD_component.datab[25]
datab_1[10] => altmult_add:ALTMULT_ADD_component.datab[26]
datab_1[11] => altmult_add:ALTMULT_ADD_component.datab[27]
datab_1[12] => altmult_add:ALTMULT_ADD_component.datab[28]
datab_1[13] => altmult_add:ALTMULT_ADD_component.datab[29]
datab_1[14] => altmult_add:ALTMULT_ADD_component.datab[30]
datab_1[15] => altmult_add:ALTMULT_ADD_component.datab[31]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_1iq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_1iq2:auto_generated.dataa[0]
dataa[1] => mult_add_1iq2:auto_generated.dataa[1]
dataa[2] => mult_add_1iq2:auto_generated.dataa[2]
dataa[3] => mult_add_1iq2:auto_generated.dataa[3]
dataa[4] => mult_add_1iq2:auto_generated.dataa[4]
dataa[5] => mult_add_1iq2:auto_generated.dataa[5]
dataa[6] => mult_add_1iq2:auto_generated.dataa[6]
dataa[7] => mult_add_1iq2:auto_generated.dataa[7]
dataa[8] => mult_add_1iq2:auto_generated.dataa[8]
dataa[9] => mult_add_1iq2:auto_generated.dataa[9]
dataa[10] => mult_add_1iq2:auto_generated.dataa[10]
dataa[11] => mult_add_1iq2:auto_generated.dataa[11]
dataa[12] => mult_add_1iq2:auto_generated.dataa[12]
dataa[13] => mult_add_1iq2:auto_generated.dataa[13]
dataa[14] => mult_add_1iq2:auto_generated.dataa[14]
dataa[15] => mult_add_1iq2:auto_generated.dataa[15]
dataa[16] => mult_add_1iq2:auto_generated.dataa[16]
dataa[17] => mult_add_1iq2:auto_generated.dataa[17]
dataa[18] => mult_add_1iq2:auto_generated.dataa[18]
dataa[19] => mult_add_1iq2:auto_generated.dataa[19]
dataa[20] => mult_add_1iq2:auto_generated.dataa[20]
dataa[21] => mult_add_1iq2:auto_generated.dataa[21]
dataa[22] => mult_add_1iq2:auto_generated.dataa[22]
dataa[23] => mult_add_1iq2:auto_generated.dataa[23]
dataa[24] => mult_add_1iq2:auto_generated.dataa[24]
dataa[25] => mult_add_1iq2:auto_generated.dataa[25]
dataa[26] => mult_add_1iq2:auto_generated.dataa[26]
dataa[27] => mult_add_1iq2:auto_generated.dataa[27]
dataa[28] => mult_add_1iq2:auto_generated.dataa[28]
dataa[29] => mult_add_1iq2:auto_generated.dataa[29]
dataa[30] => mult_add_1iq2:auto_generated.dataa[30]
dataa[31] => mult_add_1iq2:auto_generated.dataa[31]
datab[0] => mult_add_1iq2:auto_generated.datab[0]
datab[1] => mult_add_1iq2:auto_generated.datab[1]
datab[2] => mult_add_1iq2:auto_generated.datab[2]
datab[3] => mult_add_1iq2:auto_generated.datab[3]
datab[4] => mult_add_1iq2:auto_generated.datab[4]
datab[5] => mult_add_1iq2:auto_generated.datab[5]
datab[6] => mult_add_1iq2:auto_generated.datab[6]
datab[7] => mult_add_1iq2:auto_generated.datab[7]
datab[8] => mult_add_1iq2:auto_generated.datab[8]
datab[9] => mult_add_1iq2:auto_generated.datab[9]
datab[10] => mult_add_1iq2:auto_generated.datab[10]
datab[11] => mult_add_1iq2:auto_generated.datab[11]
datab[12] => mult_add_1iq2:auto_generated.datab[12]
datab[13] => mult_add_1iq2:auto_generated.datab[13]
datab[14] => mult_add_1iq2:auto_generated.datab[14]
datab[15] => mult_add_1iq2:auto_generated.datab[15]
datab[16] => mult_add_1iq2:auto_generated.datab[16]
datab[17] => mult_add_1iq2:auto_generated.datab[17]
datab[18] => mult_add_1iq2:auto_generated.datab[18]
datab[19] => mult_add_1iq2:auto_generated.datab[19]
datab[20] => mult_add_1iq2:auto_generated.datab[20]
datab[21] => mult_add_1iq2:auto_generated.datab[21]
datab[22] => mult_add_1iq2:auto_generated.datab[22]
datab[23] => mult_add_1iq2:auto_generated.datab[23]
datab[24] => mult_add_1iq2:auto_generated.datab[24]
datab[25] => mult_add_1iq2:auto_generated.datab[25]
datab[26] => mult_add_1iq2:auto_generated.datab[26]
datab[27] => mult_add_1iq2:auto_generated.datab[27]
datab[28] => mult_add_1iq2:auto_generated.datab[28]
datab[29] => mult_add_1iq2:auto_generated.datab[29]
datab[30] => mult_add_1iq2:auto_generated.datab[30]
datab[31] => mult_add_1iq2:auto_generated.datab[31]
ena0 => mult_add_1iq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_1iq2:auto_generated.result[0]
result[1] <= mult_add_1iq2:auto_generated.result[1]
result[2] <= mult_add_1iq2:auto_generated.result[2]
result[3] <= mult_add_1iq2:auto_generated.result[3]
result[4] <= mult_add_1iq2:auto_generated.result[4]
result[5] <= mult_add_1iq2:auto_generated.result[5]
result[6] <= mult_add_1iq2:auto_generated.result[6]
result[7] <= mult_add_1iq2:auto_generated.result[7]
result[8] <= mult_add_1iq2:auto_generated.result[8]
result[9] <= mult_add_1iq2:auto_generated.result[9]
result[10] <= mult_add_1iq2:auto_generated.result[10]
result[11] <= mult_add_1iq2:auto_generated.result[11]
result[12] <= mult_add_1iq2:auto_generated.result[12]
result[13] <= mult_add_1iq2:auto_generated.result[13]
result[14] <= mult_add_1iq2:auto_generated.result[14]
result[15] <= mult_add_1iq2:auto_generated.result[15]
result[16] <= mult_add_1iq2:auto_generated.result[16]
result[17] <= mult_add_1iq2:auto_generated.result[17]
result[18] <= mult_add_1iq2:auto_generated.result[18]
result[19] <= mult_add_1iq2:auto_generated.result[19]
result[20] <= mult_add_1iq2:auto_generated.result[20]
result[21] <= mult_add_1iq2:auto_generated.result[21]
result[22] <= mult_add_1iq2:auto_generated.result[22]
result[23] <= mult_add_1iq2:auto_generated.result[23]
result[24] <= mult_add_1iq2:auto_generated.result[24]
result[25] <= mult_add_1iq2:auto_generated.result[25]
result[26] <= mult_add_1iq2:auto_generated.result[26]
result[27] <= mult_add_1iq2:auto_generated.result[27]
result[28] <= mult_add_1iq2:auto_generated.result[28]
result[29] <= mult_add_1iq2:auto_generated.result[29]
result[30] <= mult_add_1iq2:auto_generated.result[30]
result[31] <= mult_add_1iq2:auto_generated.result[31]
result[32] <= mult_add_1iq2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated
clock0 => ded_mult_n691:ded_mult1.clock[0]
clock0 => ded_mult_n691:ded_mult2.clock[0]
clock0 => dffe5a[32].CLK
clock0 => dffe5a[31].CLK
clock0 => dffe5a[30].CLK
clock0 => dffe5a[29].CLK
clock0 => dffe5a[28].CLK
clock0 => dffe5a[27].CLK
clock0 => dffe5a[26].CLK
clock0 => dffe5a[25].CLK
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_n691:ded_mult1.dataa[0]
dataa[1] => ded_mult_n691:ded_mult1.dataa[1]
dataa[2] => ded_mult_n691:ded_mult1.dataa[2]
dataa[3] => ded_mult_n691:ded_mult1.dataa[3]
dataa[4] => ded_mult_n691:ded_mult1.dataa[4]
dataa[5] => ded_mult_n691:ded_mult1.dataa[5]
dataa[6] => ded_mult_n691:ded_mult1.dataa[6]
dataa[7] => ded_mult_n691:ded_mult1.dataa[7]
dataa[8] => ded_mult_n691:ded_mult1.dataa[8]
dataa[9] => ded_mult_n691:ded_mult1.dataa[9]
dataa[10] => ded_mult_n691:ded_mult1.dataa[10]
dataa[11] => ded_mult_n691:ded_mult1.dataa[11]
dataa[12] => ded_mult_n691:ded_mult1.dataa[12]
dataa[13] => ded_mult_n691:ded_mult1.dataa[13]
dataa[14] => ded_mult_n691:ded_mult1.dataa[14]
dataa[15] => ded_mult_n691:ded_mult1.dataa[15]
dataa[16] => ded_mult_n691:ded_mult2.dataa[0]
dataa[17] => ded_mult_n691:ded_mult2.dataa[1]
dataa[18] => ded_mult_n691:ded_mult2.dataa[2]
dataa[19] => ded_mult_n691:ded_mult2.dataa[3]
dataa[20] => ded_mult_n691:ded_mult2.dataa[4]
dataa[21] => ded_mult_n691:ded_mult2.dataa[5]
dataa[22] => ded_mult_n691:ded_mult2.dataa[6]
dataa[23] => ded_mult_n691:ded_mult2.dataa[7]
dataa[24] => ded_mult_n691:ded_mult2.dataa[8]
dataa[25] => ded_mult_n691:ded_mult2.dataa[9]
dataa[26] => ded_mult_n691:ded_mult2.dataa[10]
dataa[27] => ded_mult_n691:ded_mult2.dataa[11]
dataa[28] => ded_mult_n691:ded_mult2.dataa[12]
dataa[29] => ded_mult_n691:ded_mult2.dataa[13]
dataa[30] => ded_mult_n691:ded_mult2.dataa[14]
dataa[31] => ded_mult_n691:ded_mult2.dataa[15]
datab[0] => ded_mult_n691:ded_mult1.datab[0]
datab[1] => ded_mult_n691:ded_mult1.datab[1]
datab[2] => ded_mult_n691:ded_mult1.datab[2]
datab[3] => ded_mult_n691:ded_mult1.datab[3]
datab[4] => ded_mult_n691:ded_mult1.datab[4]
datab[5] => ded_mult_n691:ded_mult1.datab[5]
datab[6] => ded_mult_n691:ded_mult1.datab[6]
datab[7] => ded_mult_n691:ded_mult1.datab[7]
datab[8] => ded_mult_n691:ded_mult1.datab[8]
datab[9] => ded_mult_n691:ded_mult1.datab[9]
datab[10] => ded_mult_n691:ded_mult1.datab[10]
datab[11] => ded_mult_n691:ded_mult1.datab[11]
datab[12] => ded_mult_n691:ded_mult1.datab[12]
datab[13] => ded_mult_n691:ded_mult1.datab[13]
datab[14] => ded_mult_n691:ded_mult1.datab[14]
datab[15] => ded_mult_n691:ded_mult1.datab[15]
datab[16] => ded_mult_n691:ded_mult2.datab[0]
datab[17] => ded_mult_n691:ded_mult2.datab[1]
datab[18] => ded_mult_n691:ded_mult2.datab[2]
datab[19] => ded_mult_n691:ded_mult2.datab[3]
datab[20] => ded_mult_n691:ded_mult2.datab[4]
datab[21] => ded_mult_n691:ded_mult2.datab[5]
datab[22] => ded_mult_n691:ded_mult2.datab[6]
datab[23] => ded_mult_n691:ded_mult2.datab[7]
datab[24] => ded_mult_n691:ded_mult2.datab[8]
datab[25] => ded_mult_n691:ded_mult2.datab[9]
datab[26] => ded_mult_n691:ded_mult2.datab[10]
datab[27] => ded_mult_n691:ded_mult2.datab[11]
datab[28] => ded_mult_n691:ded_mult2.datab[12]
datab[29] => ded_mult_n691:ded_mult2.datab[13]
datab[30] => ded_mult_n691:ded_mult2.datab[14]
datab[31] => ded_mult_n691:ded_mult2.datab[15]
ena0 => ded_mult_n691:ded_mult1.ena[0]
ena0 => ded_mult_n691:ded_mult2.ena[0]
ena0 => dffe5a[32].ENA
ena0 => dffe5a[31].ENA
ena0 => dffe5a[30].ENA
ena0 => dffe5a[29].ENA
ena0 => dffe5a[28].ENA
ena0 => dffe5a[27].ENA
ena0 => dffe5a[26].ENA
ena0 => dffe5a[25].ENA
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe5a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe5a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe5a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe5a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe5a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe5a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe5a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe5a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
dataa[15] => add_sub_knj:auto_generated.dataa[15]
dataa[16] => add_sub_knj:auto_generated.dataa[16]
dataa[17] => add_sub_knj:auto_generated.dataa[17]
dataa[18] => add_sub_knj:auto_generated.dataa[18]
dataa[19] => add_sub_knj:auto_generated.dataa[19]
dataa[20] => add_sub_knj:auto_generated.dataa[20]
dataa[21] => add_sub_knj:auto_generated.dataa[21]
dataa[22] => add_sub_knj:auto_generated.dataa[22]
dataa[23] => add_sub_knj:auto_generated.dataa[23]
dataa[24] => add_sub_knj:auto_generated.dataa[24]
dataa[25] => add_sub_knj:auto_generated.dataa[25]
dataa[26] => add_sub_knj:auto_generated.dataa[26]
dataa[27] => add_sub_knj:auto_generated.dataa[27]
dataa[28] => add_sub_knj:auto_generated.dataa[28]
dataa[29] => add_sub_knj:auto_generated.dataa[29]
dataa[30] => add_sub_knj:auto_generated.dataa[30]
dataa[31] => add_sub_knj:auto_generated.dataa[31]
dataa[32] => add_sub_knj:auto_generated.dataa[32]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
datab[15] => add_sub_knj:auto_generated.datab[15]
datab[16] => add_sub_knj:auto_generated.datab[16]
datab[17] => add_sub_knj:auto_generated.datab[17]
datab[18] => add_sub_knj:auto_generated.datab[18]
datab[19] => add_sub_knj:auto_generated.datab[19]
datab[20] => add_sub_knj:auto_generated.datab[20]
datab[21] => add_sub_knj:auto_generated.datab[21]
datab[22] => add_sub_knj:auto_generated.datab[22]
datab[23] => add_sub_knj:auto_generated.datab[23]
datab[24] => add_sub_knj:auto_generated.datab[24]
datab[25] => add_sub_knj:auto_generated.datab[25]
datab[26] => add_sub_knj:auto_generated.datab[26]
datab[27] => add_sub_knj:auto_generated.datab[27]
datab[28] => add_sub_knj:auto_generated.datab[28]
datab[29] => add_sub_knj:auto_generated.datab[29]
datab[30] => add_sub_knj:auto_generated.datab[30]
datab[31] => add_sub_knj:auto_generated.datab[31]
datab[32] => add_sub_knj:auto_generated.datab[32]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
result[15] <= add_sub_knj:auto_generated.result[15]
result[16] <= add_sub_knj:auto_generated.result[16]
result[17] <= add_sub_knj:auto_generated.result[17]
result[18] <= add_sub_knj:auto_generated.result[18]
result[19] <= add_sub_knj:auto_generated.result[19]
result[20] <= add_sub_knj:auto_generated.result[20]
result[21] <= add_sub_knj:auto_generated.result[21]
result[22] <= add_sub_knj:auto_generated.result[22]
result[23] <= add_sub_knj:auto_generated.result[23]
result[24] <= add_sub_knj:auto_generated.result[24]
result[25] <= add_sub_knj:auto_generated.result[25]
result[26] <= add_sub_knj:auto_generated.result[26]
result[27] <= add_sub_knj:auto_generated.result[27]
result[28] <= add_sub_knj:auto_generated.result[28]
result[29] <= add_sub_knj:auto_generated.result[29]
result[30] <= add_sub_knj:auto_generated.result[30]
result[31] <= add_sub_knj:auto_generated.result[31]
result[32] <= add_sub_knj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
dataa[15] => add_sub_knj:auto_generated.dataa[15]
dataa[16] => add_sub_knj:auto_generated.dataa[16]
dataa[17] => add_sub_knj:auto_generated.dataa[17]
dataa[18] => add_sub_knj:auto_generated.dataa[18]
dataa[19] => add_sub_knj:auto_generated.dataa[19]
dataa[20] => add_sub_knj:auto_generated.dataa[20]
dataa[21] => add_sub_knj:auto_generated.dataa[21]
dataa[22] => add_sub_knj:auto_generated.dataa[22]
dataa[23] => add_sub_knj:auto_generated.dataa[23]
dataa[24] => add_sub_knj:auto_generated.dataa[24]
dataa[25] => add_sub_knj:auto_generated.dataa[25]
dataa[26] => add_sub_knj:auto_generated.dataa[26]
dataa[27] => add_sub_knj:auto_generated.dataa[27]
dataa[28] => add_sub_knj:auto_generated.dataa[28]
dataa[29] => add_sub_knj:auto_generated.dataa[29]
dataa[30] => add_sub_knj:auto_generated.dataa[30]
dataa[31] => add_sub_knj:auto_generated.dataa[31]
dataa[32] => add_sub_knj:auto_generated.dataa[32]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
datab[15] => add_sub_knj:auto_generated.datab[15]
datab[16] => add_sub_knj:auto_generated.datab[16]
datab[17] => add_sub_knj:auto_generated.datab[17]
datab[18] => add_sub_knj:auto_generated.datab[18]
datab[19] => add_sub_knj:auto_generated.datab[19]
datab[20] => add_sub_knj:auto_generated.datab[20]
datab[21] => add_sub_knj:auto_generated.datab[21]
datab[22] => add_sub_knj:auto_generated.datab[22]
datab[23] => add_sub_knj:auto_generated.datab[23]
datab[24] => add_sub_knj:auto_generated.datab[24]
datab[25] => add_sub_knj:auto_generated.datab[25]
datab[26] => add_sub_knj:auto_generated.datab[26]
datab[27] => add_sub_knj:auto_generated.datab[27]
datab[28] => add_sub_knj:auto_generated.datab[28]
datab[29] => add_sub_knj:auto_generated.datab[29]
datab[30] => add_sub_knj:auto_generated.datab[30]
datab[31] => add_sub_knj:auto_generated.datab[31]
datab[32] => add_sub_knj:auto_generated.datab[32]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
result[15] <= add_sub_knj:auto_generated.result[15]
result[16] <= add_sub_knj:auto_generated.result[16]
result[17] <= add_sub_knj:auto_generated.result[17]
result[18] <= add_sub_knj:auto_generated.result[18]
result[19] <= add_sub_knj:auto_generated.result[19]
result[20] <= add_sub_knj:auto_generated.result[20]
result[21] <= add_sub_knj:auto_generated.result[21]
result[22] <= add_sub_knj:auto_generated.result[22]
result[23] <= add_sub_knj:auto_generated.result[23]
result[24] <= add_sub_knj:auto_generated.result[24]
result[25] <= add_sub_knj:auto_generated.result[25]
result[26] <= add_sub_knj:auto_generated.result[26]
result[27] <= add_sub_knj:auto_generated.result[27]
result[28] <= add_sub_knj:auto_generated.result[28]
result[29] <= add_sub_knj:auto_generated.result[29]
result[30] <= add_sub_knj:auto_generated.result[30]
result[31] <= add_sub_knj:auto_generated.result[31]
result[32] <= add_sub_knj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3
clk => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_i_tmp[24].CLK
clk => result_i_tmp[25].CLK
clk => result_i_tmp[26].CLK
clk => result_i_tmp[27].CLK
clk => result_i_tmp[28].CLK
clk => result_i_tmp[29].CLK
clk => result_i_tmp[30].CLK
clk => result_i_tmp[31].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => result_r_tmp[24].CLK
clk => result_r_tmp[25].CLK
clk => result_r_tmp[26].CLK
clk => result_r_tmp[27].CLK
clk => result_r_tmp[28].CLK
clk => result_r_tmp[29].CLK
clk => result_r_tmp[30].CLK
clk => result_r_tmp[31].CLK
clk => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_i_tmp[24].ENA
global_clock_enable => result_i_tmp[25].ENA
global_clock_enable => result_i_tmp[26].ENA
global_clock_enable => result_i_tmp[27].ENA
global_clock_enable => result_i_tmp[28].ENA
global_clock_enable => result_i_tmp[29].ENA
global_clock_enable => result_i_tmp[30].ENA
global_clock_enable => result_i_tmp[31].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
global_clock_enable => result_r_tmp[24].ENA
global_clock_enable => result_r_tmp[25].ENA
global_clock_enable => result_r_tmp[26].ENA
global_clock_enable => result_r_tmp[27].ENA
global_clock_enable => result_r_tmp[28].ENA
global_clock_enable => result_r_tmp[29].ENA
global_clock_enable => result_r_tmp[30].ENA
global_clock_enable => result_r_tmp[31].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[7]
dataa[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[8]
dataa[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[8]
dataa[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[9]
dataa[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[9]
dataa[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[10]
dataa[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[10]
dataa[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[11]
dataa[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[11]
dataa[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[12]
dataa[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[12]
dataa[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[13]
dataa[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[13]
dataa[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[14]
dataa[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[14]
dataa[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[15]
dataa[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[15]
datab[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[7]
datab[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[8]
datab[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[8]
datab[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[9]
datab[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[9]
datab[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[10]
datab[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[10]
datab[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[11]
datab[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[11]
datab[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[12]
datab[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[12]
datab[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[13]
datab[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[13]
datab[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[14]
datab[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[14]
datab[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[15]
datab[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[15]
datac[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[7]
datac[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[8]
datac[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[8]
datac[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[9]
datac[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[9]
datac[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[10]
datac[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[10]
datac[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[11]
datac[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[11]
datac[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[12]
datac[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[12]
datac[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[13]
datac[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[13]
datac[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[14]
datac[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[14]
datac[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[15]
datac[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[15]
datad[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[7]
datad[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[8]
datad[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[8]
datad[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[9]
datad[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[9]
datad[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[10]
datad[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[10]
datad[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[11]
datad[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[11]
datad[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[12]
datad[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[12]
datad[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[13]
datad[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[13]
datad[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[14]
datad[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[14]
datad[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[15]
datad[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[15]
real_out[0] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[11]
real_out[12] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[12]
real_out[13] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[13]
real_out[14] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[14]
real_out[15] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[15]
imag_out[0] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[11]
imag_out[12] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[12]
imag_out[13] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[13]
imag_out[14] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[14]
imag_out[15] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_0[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_0[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_0[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_0[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_0[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_0[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_0[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_0[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[16]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[17]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[18]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[19]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[20]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[21]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[22]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[23]
datab_1[8] => altmult_add:ALTMULT_ADD_component.datab[24]
datab_1[9] => altmult_add:ALTMULT_ADD_component.datab[25]
datab_1[10] => altmult_add:ALTMULT_ADD_component.datab[26]
datab_1[11] => altmult_add:ALTMULT_ADD_component.datab[27]
datab_1[12] => altmult_add:ALTMULT_ADD_component.datab[28]
datab_1[13] => altmult_add:ALTMULT_ADD_component.datab[29]
datab_1[14] => altmult_add:ALTMULT_ADD_component.datab[30]
datab_1[15] => altmult_add:ALTMULT_ADD_component.datab[31]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_2jq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_2jq2:auto_generated.dataa[0]
dataa[1] => mult_add_2jq2:auto_generated.dataa[1]
dataa[2] => mult_add_2jq2:auto_generated.dataa[2]
dataa[3] => mult_add_2jq2:auto_generated.dataa[3]
dataa[4] => mult_add_2jq2:auto_generated.dataa[4]
dataa[5] => mult_add_2jq2:auto_generated.dataa[5]
dataa[6] => mult_add_2jq2:auto_generated.dataa[6]
dataa[7] => mult_add_2jq2:auto_generated.dataa[7]
dataa[8] => mult_add_2jq2:auto_generated.dataa[8]
dataa[9] => mult_add_2jq2:auto_generated.dataa[9]
dataa[10] => mult_add_2jq2:auto_generated.dataa[10]
dataa[11] => mult_add_2jq2:auto_generated.dataa[11]
dataa[12] => mult_add_2jq2:auto_generated.dataa[12]
dataa[13] => mult_add_2jq2:auto_generated.dataa[13]
dataa[14] => mult_add_2jq2:auto_generated.dataa[14]
dataa[15] => mult_add_2jq2:auto_generated.dataa[15]
dataa[16] => mult_add_2jq2:auto_generated.dataa[16]
dataa[17] => mult_add_2jq2:auto_generated.dataa[17]
dataa[18] => mult_add_2jq2:auto_generated.dataa[18]
dataa[19] => mult_add_2jq2:auto_generated.dataa[19]
dataa[20] => mult_add_2jq2:auto_generated.dataa[20]
dataa[21] => mult_add_2jq2:auto_generated.dataa[21]
dataa[22] => mult_add_2jq2:auto_generated.dataa[22]
dataa[23] => mult_add_2jq2:auto_generated.dataa[23]
dataa[24] => mult_add_2jq2:auto_generated.dataa[24]
dataa[25] => mult_add_2jq2:auto_generated.dataa[25]
dataa[26] => mult_add_2jq2:auto_generated.dataa[26]
dataa[27] => mult_add_2jq2:auto_generated.dataa[27]
dataa[28] => mult_add_2jq2:auto_generated.dataa[28]
dataa[29] => mult_add_2jq2:auto_generated.dataa[29]
dataa[30] => mult_add_2jq2:auto_generated.dataa[30]
dataa[31] => mult_add_2jq2:auto_generated.dataa[31]
datab[0] => mult_add_2jq2:auto_generated.datab[0]
datab[1] => mult_add_2jq2:auto_generated.datab[1]
datab[2] => mult_add_2jq2:auto_generated.datab[2]
datab[3] => mult_add_2jq2:auto_generated.datab[3]
datab[4] => mult_add_2jq2:auto_generated.datab[4]
datab[5] => mult_add_2jq2:auto_generated.datab[5]
datab[6] => mult_add_2jq2:auto_generated.datab[6]
datab[7] => mult_add_2jq2:auto_generated.datab[7]
datab[8] => mult_add_2jq2:auto_generated.datab[8]
datab[9] => mult_add_2jq2:auto_generated.datab[9]
datab[10] => mult_add_2jq2:auto_generated.datab[10]
datab[11] => mult_add_2jq2:auto_generated.datab[11]
datab[12] => mult_add_2jq2:auto_generated.datab[12]
datab[13] => mult_add_2jq2:auto_generated.datab[13]
datab[14] => mult_add_2jq2:auto_generated.datab[14]
datab[15] => mult_add_2jq2:auto_generated.datab[15]
datab[16] => mult_add_2jq2:auto_generated.datab[16]
datab[17] => mult_add_2jq2:auto_generated.datab[17]
datab[18] => mult_add_2jq2:auto_generated.datab[18]
datab[19] => mult_add_2jq2:auto_generated.datab[19]
datab[20] => mult_add_2jq2:auto_generated.datab[20]
datab[21] => mult_add_2jq2:auto_generated.datab[21]
datab[22] => mult_add_2jq2:auto_generated.datab[22]
datab[23] => mult_add_2jq2:auto_generated.datab[23]
datab[24] => mult_add_2jq2:auto_generated.datab[24]
datab[25] => mult_add_2jq2:auto_generated.datab[25]
datab[26] => mult_add_2jq2:auto_generated.datab[26]
datab[27] => mult_add_2jq2:auto_generated.datab[27]
datab[28] => mult_add_2jq2:auto_generated.datab[28]
datab[29] => mult_add_2jq2:auto_generated.datab[29]
datab[30] => mult_add_2jq2:auto_generated.datab[30]
datab[31] => mult_add_2jq2:auto_generated.datab[31]
ena0 => mult_add_2jq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_2jq2:auto_generated.result[0]
result[1] <= mult_add_2jq2:auto_generated.result[1]
result[2] <= mult_add_2jq2:auto_generated.result[2]
result[3] <= mult_add_2jq2:auto_generated.result[3]
result[4] <= mult_add_2jq2:auto_generated.result[4]
result[5] <= mult_add_2jq2:auto_generated.result[5]
result[6] <= mult_add_2jq2:auto_generated.result[6]
result[7] <= mult_add_2jq2:auto_generated.result[7]
result[8] <= mult_add_2jq2:auto_generated.result[8]
result[9] <= mult_add_2jq2:auto_generated.result[9]
result[10] <= mult_add_2jq2:auto_generated.result[10]
result[11] <= mult_add_2jq2:auto_generated.result[11]
result[12] <= mult_add_2jq2:auto_generated.result[12]
result[13] <= mult_add_2jq2:auto_generated.result[13]
result[14] <= mult_add_2jq2:auto_generated.result[14]
result[15] <= mult_add_2jq2:auto_generated.result[15]
result[16] <= mult_add_2jq2:auto_generated.result[16]
result[17] <= mult_add_2jq2:auto_generated.result[17]
result[18] <= mult_add_2jq2:auto_generated.result[18]
result[19] <= mult_add_2jq2:auto_generated.result[19]
result[20] <= mult_add_2jq2:auto_generated.result[20]
result[21] <= mult_add_2jq2:auto_generated.result[21]
result[22] <= mult_add_2jq2:auto_generated.result[22]
result[23] <= mult_add_2jq2:auto_generated.result[23]
result[24] <= mult_add_2jq2:auto_generated.result[24]
result[25] <= mult_add_2jq2:auto_generated.result[25]
result[26] <= mult_add_2jq2:auto_generated.result[26]
result[27] <= mult_add_2jq2:auto_generated.result[27]
result[28] <= mult_add_2jq2:auto_generated.result[28]
result[29] <= mult_add_2jq2:auto_generated.result[29]
result[30] <= mult_add_2jq2:auto_generated.result[30]
result[31] <= mult_add_2jq2:auto_generated.result[31]
result[32] <= mult_add_2jq2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated
clock0 => ded_mult_n691:ded_mult1.clock[0]
clock0 => ded_mult_n691:ded_mult2.clock[0]
clock0 => dffe7a[33].CLK
clock0 => dffe7a[32].CLK
clock0 => dffe7a[31].CLK
clock0 => dffe7a[30].CLK
clock0 => dffe7a[29].CLK
clock0 => dffe7a[28].CLK
clock0 => dffe7a[27].CLK
clock0 => dffe7a[26].CLK
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_n691:ded_mult1.dataa[0]
dataa[1] => ded_mult_n691:ded_mult1.dataa[1]
dataa[2] => ded_mult_n691:ded_mult1.dataa[2]
dataa[3] => ded_mult_n691:ded_mult1.dataa[3]
dataa[4] => ded_mult_n691:ded_mult1.dataa[4]
dataa[5] => ded_mult_n691:ded_mult1.dataa[5]
dataa[6] => ded_mult_n691:ded_mult1.dataa[6]
dataa[7] => ded_mult_n691:ded_mult1.dataa[7]
dataa[8] => ded_mult_n691:ded_mult1.dataa[8]
dataa[9] => ded_mult_n691:ded_mult1.dataa[9]
dataa[10] => ded_mult_n691:ded_mult1.dataa[10]
dataa[11] => ded_mult_n691:ded_mult1.dataa[11]
dataa[12] => ded_mult_n691:ded_mult1.dataa[12]
dataa[13] => ded_mult_n691:ded_mult1.dataa[13]
dataa[14] => ded_mult_n691:ded_mult1.dataa[14]
dataa[15] => ded_mult_n691:ded_mult1.dataa[15]
dataa[16] => ded_mult_n691:ded_mult2.dataa[0]
dataa[17] => ded_mult_n691:ded_mult2.dataa[1]
dataa[18] => ded_mult_n691:ded_mult2.dataa[2]
dataa[19] => ded_mult_n691:ded_mult2.dataa[3]
dataa[20] => ded_mult_n691:ded_mult2.dataa[4]
dataa[21] => ded_mult_n691:ded_mult2.dataa[5]
dataa[22] => ded_mult_n691:ded_mult2.dataa[6]
dataa[23] => ded_mult_n691:ded_mult2.dataa[7]
dataa[24] => ded_mult_n691:ded_mult2.dataa[8]
dataa[25] => ded_mult_n691:ded_mult2.dataa[9]
dataa[26] => ded_mult_n691:ded_mult2.dataa[10]
dataa[27] => ded_mult_n691:ded_mult2.dataa[11]
dataa[28] => ded_mult_n691:ded_mult2.dataa[12]
dataa[29] => ded_mult_n691:ded_mult2.dataa[13]
dataa[30] => ded_mult_n691:ded_mult2.dataa[14]
dataa[31] => ded_mult_n691:ded_mult2.dataa[15]
datab[0] => ded_mult_n691:ded_mult1.datab[0]
datab[1] => ded_mult_n691:ded_mult1.datab[1]
datab[2] => ded_mult_n691:ded_mult1.datab[2]
datab[3] => ded_mult_n691:ded_mult1.datab[3]
datab[4] => ded_mult_n691:ded_mult1.datab[4]
datab[5] => ded_mult_n691:ded_mult1.datab[5]
datab[6] => ded_mult_n691:ded_mult1.datab[6]
datab[7] => ded_mult_n691:ded_mult1.datab[7]
datab[8] => ded_mult_n691:ded_mult1.datab[8]
datab[9] => ded_mult_n691:ded_mult1.datab[9]
datab[10] => ded_mult_n691:ded_mult1.datab[10]
datab[11] => ded_mult_n691:ded_mult1.datab[11]
datab[12] => ded_mult_n691:ded_mult1.datab[12]
datab[13] => ded_mult_n691:ded_mult1.datab[13]
datab[14] => ded_mult_n691:ded_mult1.datab[14]
datab[15] => ded_mult_n691:ded_mult1.datab[15]
datab[16] => ded_mult_n691:ded_mult2.datab[0]
datab[17] => ded_mult_n691:ded_mult2.datab[1]
datab[18] => ded_mult_n691:ded_mult2.datab[2]
datab[19] => ded_mult_n691:ded_mult2.datab[3]
datab[20] => ded_mult_n691:ded_mult2.datab[4]
datab[21] => ded_mult_n691:ded_mult2.datab[5]
datab[22] => ded_mult_n691:ded_mult2.datab[6]
datab[23] => ded_mult_n691:ded_mult2.datab[7]
datab[24] => ded_mult_n691:ded_mult2.datab[8]
datab[25] => ded_mult_n691:ded_mult2.datab[9]
datab[26] => ded_mult_n691:ded_mult2.datab[10]
datab[27] => ded_mult_n691:ded_mult2.datab[11]
datab[28] => ded_mult_n691:ded_mult2.datab[12]
datab[29] => ded_mult_n691:ded_mult2.datab[13]
datab[30] => ded_mult_n691:ded_mult2.datab[14]
datab[31] => ded_mult_n691:ded_mult2.datab[15]
ena0 => ded_mult_n691:ded_mult1.ena[0]
ena0 => ded_mult_n691:ded_mult2.ena[0]
ena0 => dffe7a[33].ENA
ena0 => dffe7a[32].ENA
ena0 => dffe7a[31].ENA
ena0 => dffe7a[30].ENA
ena0 => dffe7a[29].ENA
ena0 => dffe7a[28].ENA
ena0 => dffe7a[27].ENA
ena0 => dffe7a[26].ENA
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe7a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe7a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe7a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe7a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe7a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe7a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe7a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe7a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_0[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_0[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_0[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_0[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_0[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_0[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_0[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_0[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[16]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[17]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[18]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[19]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[20]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[21]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[22]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[23]
datab_1[8] => altmult_add:ALTMULT_ADD_component.datab[24]
datab_1[9] => altmult_add:ALTMULT_ADD_component.datab[25]
datab_1[10] => altmult_add:ALTMULT_ADD_component.datab[26]
datab_1[11] => altmult_add:ALTMULT_ADD_component.datab[27]
datab_1[12] => altmult_add:ALTMULT_ADD_component.datab[28]
datab_1[13] => altmult_add:ALTMULT_ADD_component.datab[29]
datab_1[14] => altmult_add:ALTMULT_ADD_component.datab[30]
datab_1[15] => altmult_add:ALTMULT_ADD_component.datab[31]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_1iq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_1iq2:auto_generated.dataa[0]
dataa[1] => mult_add_1iq2:auto_generated.dataa[1]
dataa[2] => mult_add_1iq2:auto_generated.dataa[2]
dataa[3] => mult_add_1iq2:auto_generated.dataa[3]
dataa[4] => mult_add_1iq2:auto_generated.dataa[4]
dataa[5] => mult_add_1iq2:auto_generated.dataa[5]
dataa[6] => mult_add_1iq2:auto_generated.dataa[6]
dataa[7] => mult_add_1iq2:auto_generated.dataa[7]
dataa[8] => mult_add_1iq2:auto_generated.dataa[8]
dataa[9] => mult_add_1iq2:auto_generated.dataa[9]
dataa[10] => mult_add_1iq2:auto_generated.dataa[10]
dataa[11] => mult_add_1iq2:auto_generated.dataa[11]
dataa[12] => mult_add_1iq2:auto_generated.dataa[12]
dataa[13] => mult_add_1iq2:auto_generated.dataa[13]
dataa[14] => mult_add_1iq2:auto_generated.dataa[14]
dataa[15] => mult_add_1iq2:auto_generated.dataa[15]
dataa[16] => mult_add_1iq2:auto_generated.dataa[16]
dataa[17] => mult_add_1iq2:auto_generated.dataa[17]
dataa[18] => mult_add_1iq2:auto_generated.dataa[18]
dataa[19] => mult_add_1iq2:auto_generated.dataa[19]
dataa[20] => mult_add_1iq2:auto_generated.dataa[20]
dataa[21] => mult_add_1iq2:auto_generated.dataa[21]
dataa[22] => mult_add_1iq2:auto_generated.dataa[22]
dataa[23] => mult_add_1iq2:auto_generated.dataa[23]
dataa[24] => mult_add_1iq2:auto_generated.dataa[24]
dataa[25] => mult_add_1iq2:auto_generated.dataa[25]
dataa[26] => mult_add_1iq2:auto_generated.dataa[26]
dataa[27] => mult_add_1iq2:auto_generated.dataa[27]
dataa[28] => mult_add_1iq2:auto_generated.dataa[28]
dataa[29] => mult_add_1iq2:auto_generated.dataa[29]
dataa[30] => mult_add_1iq2:auto_generated.dataa[30]
dataa[31] => mult_add_1iq2:auto_generated.dataa[31]
datab[0] => mult_add_1iq2:auto_generated.datab[0]
datab[1] => mult_add_1iq2:auto_generated.datab[1]
datab[2] => mult_add_1iq2:auto_generated.datab[2]
datab[3] => mult_add_1iq2:auto_generated.datab[3]
datab[4] => mult_add_1iq2:auto_generated.datab[4]
datab[5] => mult_add_1iq2:auto_generated.datab[5]
datab[6] => mult_add_1iq2:auto_generated.datab[6]
datab[7] => mult_add_1iq2:auto_generated.datab[7]
datab[8] => mult_add_1iq2:auto_generated.datab[8]
datab[9] => mult_add_1iq2:auto_generated.datab[9]
datab[10] => mult_add_1iq2:auto_generated.datab[10]
datab[11] => mult_add_1iq2:auto_generated.datab[11]
datab[12] => mult_add_1iq2:auto_generated.datab[12]
datab[13] => mult_add_1iq2:auto_generated.datab[13]
datab[14] => mult_add_1iq2:auto_generated.datab[14]
datab[15] => mult_add_1iq2:auto_generated.datab[15]
datab[16] => mult_add_1iq2:auto_generated.datab[16]
datab[17] => mult_add_1iq2:auto_generated.datab[17]
datab[18] => mult_add_1iq2:auto_generated.datab[18]
datab[19] => mult_add_1iq2:auto_generated.datab[19]
datab[20] => mult_add_1iq2:auto_generated.datab[20]
datab[21] => mult_add_1iq2:auto_generated.datab[21]
datab[22] => mult_add_1iq2:auto_generated.datab[22]
datab[23] => mult_add_1iq2:auto_generated.datab[23]
datab[24] => mult_add_1iq2:auto_generated.datab[24]
datab[25] => mult_add_1iq2:auto_generated.datab[25]
datab[26] => mult_add_1iq2:auto_generated.datab[26]
datab[27] => mult_add_1iq2:auto_generated.datab[27]
datab[28] => mult_add_1iq2:auto_generated.datab[28]
datab[29] => mult_add_1iq2:auto_generated.datab[29]
datab[30] => mult_add_1iq2:auto_generated.datab[30]
datab[31] => mult_add_1iq2:auto_generated.datab[31]
ena0 => mult_add_1iq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_1iq2:auto_generated.result[0]
result[1] <= mult_add_1iq2:auto_generated.result[1]
result[2] <= mult_add_1iq2:auto_generated.result[2]
result[3] <= mult_add_1iq2:auto_generated.result[3]
result[4] <= mult_add_1iq2:auto_generated.result[4]
result[5] <= mult_add_1iq2:auto_generated.result[5]
result[6] <= mult_add_1iq2:auto_generated.result[6]
result[7] <= mult_add_1iq2:auto_generated.result[7]
result[8] <= mult_add_1iq2:auto_generated.result[8]
result[9] <= mult_add_1iq2:auto_generated.result[9]
result[10] <= mult_add_1iq2:auto_generated.result[10]
result[11] <= mult_add_1iq2:auto_generated.result[11]
result[12] <= mult_add_1iq2:auto_generated.result[12]
result[13] <= mult_add_1iq2:auto_generated.result[13]
result[14] <= mult_add_1iq2:auto_generated.result[14]
result[15] <= mult_add_1iq2:auto_generated.result[15]
result[16] <= mult_add_1iq2:auto_generated.result[16]
result[17] <= mult_add_1iq2:auto_generated.result[17]
result[18] <= mult_add_1iq2:auto_generated.result[18]
result[19] <= mult_add_1iq2:auto_generated.result[19]
result[20] <= mult_add_1iq2:auto_generated.result[20]
result[21] <= mult_add_1iq2:auto_generated.result[21]
result[22] <= mult_add_1iq2:auto_generated.result[22]
result[23] <= mult_add_1iq2:auto_generated.result[23]
result[24] <= mult_add_1iq2:auto_generated.result[24]
result[25] <= mult_add_1iq2:auto_generated.result[25]
result[26] <= mult_add_1iq2:auto_generated.result[26]
result[27] <= mult_add_1iq2:auto_generated.result[27]
result[28] <= mult_add_1iq2:auto_generated.result[28]
result[29] <= mult_add_1iq2:auto_generated.result[29]
result[30] <= mult_add_1iq2:auto_generated.result[30]
result[31] <= mult_add_1iq2:auto_generated.result[31]
result[32] <= mult_add_1iq2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated
clock0 => ded_mult_n691:ded_mult1.clock[0]
clock0 => ded_mult_n691:ded_mult2.clock[0]
clock0 => dffe5a[32].CLK
clock0 => dffe5a[31].CLK
clock0 => dffe5a[30].CLK
clock0 => dffe5a[29].CLK
clock0 => dffe5a[28].CLK
clock0 => dffe5a[27].CLK
clock0 => dffe5a[26].CLK
clock0 => dffe5a[25].CLK
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_n691:ded_mult1.dataa[0]
dataa[1] => ded_mult_n691:ded_mult1.dataa[1]
dataa[2] => ded_mult_n691:ded_mult1.dataa[2]
dataa[3] => ded_mult_n691:ded_mult1.dataa[3]
dataa[4] => ded_mult_n691:ded_mult1.dataa[4]
dataa[5] => ded_mult_n691:ded_mult1.dataa[5]
dataa[6] => ded_mult_n691:ded_mult1.dataa[6]
dataa[7] => ded_mult_n691:ded_mult1.dataa[7]
dataa[8] => ded_mult_n691:ded_mult1.dataa[8]
dataa[9] => ded_mult_n691:ded_mult1.dataa[9]
dataa[10] => ded_mult_n691:ded_mult1.dataa[10]
dataa[11] => ded_mult_n691:ded_mult1.dataa[11]
dataa[12] => ded_mult_n691:ded_mult1.dataa[12]
dataa[13] => ded_mult_n691:ded_mult1.dataa[13]
dataa[14] => ded_mult_n691:ded_mult1.dataa[14]
dataa[15] => ded_mult_n691:ded_mult1.dataa[15]
dataa[16] => ded_mult_n691:ded_mult2.dataa[0]
dataa[17] => ded_mult_n691:ded_mult2.dataa[1]
dataa[18] => ded_mult_n691:ded_mult2.dataa[2]
dataa[19] => ded_mult_n691:ded_mult2.dataa[3]
dataa[20] => ded_mult_n691:ded_mult2.dataa[4]
dataa[21] => ded_mult_n691:ded_mult2.dataa[5]
dataa[22] => ded_mult_n691:ded_mult2.dataa[6]
dataa[23] => ded_mult_n691:ded_mult2.dataa[7]
dataa[24] => ded_mult_n691:ded_mult2.dataa[8]
dataa[25] => ded_mult_n691:ded_mult2.dataa[9]
dataa[26] => ded_mult_n691:ded_mult2.dataa[10]
dataa[27] => ded_mult_n691:ded_mult2.dataa[11]
dataa[28] => ded_mult_n691:ded_mult2.dataa[12]
dataa[29] => ded_mult_n691:ded_mult2.dataa[13]
dataa[30] => ded_mult_n691:ded_mult2.dataa[14]
dataa[31] => ded_mult_n691:ded_mult2.dataa[15]
datab[0] => ded_mult_n691:ded_mult1.datab[0]
datab[1] => ded_mult_n691:ded_mult1.datab[1]
datab[2] => ded_mult_n691:ded_mult1.datab[2]
datab[3] => ded_mult_n691:ded_mult1.datab[3]
datab[4] => ded_mult_n691:ded_mult1.datab[4]
datab[5] => ded_mult_n691:ded_mult1.datab[5]
datab[6] => ded_mult_n691:ded_mult1.datab[6]
datab[7] => ded_mult_n691:ded_mult1.datab[7]
datab[8] => ded_mult_n691:ded_mult1.datab[8]
datab[9] => ded_mult_n691:ded_mult1.datab[9]
datab[10] => ded_mult_n691:ded_mult1.datab[10]
datab[11] => ded_mult_n691:ded_mult1.datab[11]
datab[12] => ded_mult_n691:ded_mult1.datab[12]
datab[13] => ded_mult_n691:ded_mult1.datab[13]
datab[14] => ded_mult_n691:ded_mult1.datab[14]
datab[15] => ded_mult_n691:ded_mult1.datab[15]
datab[16] => ded_mult_n691:ded_mult2.datab[0]
datab[17] => ded_mult_n691:ded_mult2.datab[1]
datab[18] => ded_mult_n691:ded_mult2.datab[2]
datab[19] => ded_mult_n691:ded_mult2.datab[3]
datab[20] => ded_mult_n691:ded_mult2.datab[4]
datab[21] => ded_mult_n691:ded_mult2.datab[5]
datab[22] => ded_mult_n691:ded_mult2.datab[6]
datab[23] => ded_mult_n691:ded_mult2.datab[7]
datab[24] => ded_mult_n691:ded_mult2.datab[8]
datab[25] => ded_mult_n691:ded_mult2.datab[9]
datab[26] => ded_mult_n691:ded_mult2.datab[10]
datab[27] => ded_mult_n691:ded_mult2.datab[11]
datab[28] => ded_mult_n691:ded_mult2.datab[12]
datab[29] => ded_mult_n691:ded_mult2.datab[13]
datab[30] => ded_mult_n691:ded_mult2.datab[14]
datab[31] => ded_mult_n691:ded_mult2.datab[15]
ena0 => ded_mult_n691:ded_mult1.ena[0]
ena0 => ded_mult_n691:ded_mult2.ena[0]
ena0 => dffe5a[32].ENA
ena0 => dffe5a[31].ENA
ena0 => dffe5a[30].ENA
ena0 => dffe5a[29].ENA
ena0 => dffe5a[28].ENA
ena0 => dffe5a[27].ENA
ena0 => dffe5a[26].ENA
ena0 => dffe5a[25].ENA
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe5a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe5a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe5a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe5a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe5a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe5a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe5a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe5a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
dataa[15] => add_sub_knj:auto_generated.dataa[15]
dataa[16] => add_sub_knj:auto_generated.dataa[16]
dataa[17] => add_sub_knj:auto_generated.dataa[17]
dataa[18] => add_sub_knj:auto_generated.dataa[18]
dataa[19] => add_sub_knj:auto_generated.dataa[19]
dataa[20] => add_sub_knj:auto_generated.dataa[20]
dataa[21] => add_sub_knj:auto_generated.dataa[21]
dataa[22] => add_sub_knj:auto_generated.dataa[22]
dataa[23] => add_sub_knj:auto_generated.dataa[23]
dataa[24] => add_sub_knj:auto_generated.dataa[24]
dataa[25] => add_sub_knj:auto_generated.dataa[25]
dataa[26] => add_sub_knj:auto_generated.dataa[26]
dataa[27] => add_sub_knj:auto_generated.dataa[27]
dataa[28] => add_sub_knj:auto_generated.dataa[28]
dataa[29] => add_sub_knj:auto_generated.dataa[29]
dataa[30] => add_sub_knj:auto_generated.dataa[30]
dataa[31] => add_sub_knj:auto_generated.dataa[31]
dataa[32] => add_sub_knj:auto_generated.dataa[32]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
datab[15] => add_sub_knj:auto_generated.datab[15]
datab[16] => add_sub_knj:auto_generated.datab[16]
datab[17] => add_sub_knj:auto_generated.datab[17]
datab[18] => add_sub_knj:auto_generated.datab[18]
datab[19] => add_sub_knj:auto_generated.datab[19]
datab[20] => add_sub_knj:auto_generated.datab[20]
datab[21] => add_sub_knj:auto_generated.datab[21]
datab[22] => add_sub_knj:auto_generated.datab[22]
datab[23] => add_sub_knj:auto_generated.datab[23]
datab[24] => add_sub_knj:auto_generated.datab[24]
datab[25] => add_sub_knj:auto_generated.datab[25]
datab[26] => add_sub_knj:auto_generated.datab[26]
datab[27] => add_sub_knj:auto_generated.datab[27]
datab[28] => add_sub_knj:auto_generated.datab[28]
datab[29] => add_sub_knj:auto_generated.datab[29]
datab[30] => add_sub_knj:auto_generated.datab[30]
datab[31] => add_sub_knj:auto_generated.datab[31]
datab[32] => add_sub_knj:auto_generated.datab[32]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
result[15] <= add_sub_knj:auto_generated.result[15]
result[16] <= add_sub_knj:auto_generated.result[16]
result[17] <= add_sub_knj:auto_generated.result[17]
result[18] <= add_sub_knj:auto_generated.result[18]
result[19] <= add_sub_knj:auto_generated.result[19]
result[20] <= add_sub_knj:auto_generated.result[20]
result[21] <= add_sub_knj:auto_generated.result[21]
result[22] <= add_sub_knj:auto_generated.result[22]
result[23] <= add_sub_knj:auto_generated.result[23]
result[24] <= add_sub_knj:auto_generated.result[24]
result[25] <= add_sub_knj:auto_generated.result[25]
result[26] <= add_sub_knj:auto_generated.result[26]
result[27] <= add_sub_knj:auto_generated.result[27]
result[28] <= add_sub_knj:auto_generated.result[28]
result[29] <= add_sub_knj:auto_generated.result[29]
result[30] <= add_sub_knj:auto_generated.result[30]
result[31] <= add_sub_knj:auto_generated.result[31]
result[32] <= add_sub_knj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
dataa[15] => add_sub_knj:auto_generated.dataa[15]
dataa[16] => add_sub_knj:auto_generated.dataa[16]
dataa[17] => add_sub_knj:auto_generated.dataa[17]
dataa[18] => add_sub_knj:auto_generated.dataa[18]
dataa[19] => add_sub_knj:auto_generated.dataa[19]
dataa[20] => add_sub_knj:auto_generated.dataa[20]
dataa[21] => add_sub_knj:auto_generated.dataa[21]
dataa[22] => add_sub_knj:auto_generated.dataa[22]
dataa[23] => add_sub_knj:auto_generated.dataa[23]
dataa[24] => add_sub_knj:auto_generated.dataa[24]
dataa[25] => add_sub_knj:auto_generated.dataa[25]
dataa[26] => add_sub_knj:auto_generated.dataa[26]
dataa[27] => add_sub_knj:auto_generated.dataa[27]
dataa[28] => add_sub_knj:auto_generated.dataa[28]
dataa[29] => add_sub_knj:auto_generated.dataa[29]
dataa[30] => add_sub_knj:auto_generated.dataa[30]
dataa[31] => add_sub_knj:auto_generated.dataa[31]
dataa[32] => add_sub_knj:auto_generated.dataa[32]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
datab[15] => add_sub_knj:auto_generated.datab[15]
datab[16] => add_sub_knj:auto_generated.datab[16]
datab[17] => add_sub_knj:auto_generated.datab[17]
datab[18] => add_sub_knj:auto_generated.datab[18]
datab[19] => add_sub_knj:auto_generated.datab[19]
datab[20] => add_sub_knj:auto_generated.datab[20]
datab[21] => add_sub_knj:auto_generated.datab[21]
datab[22] => add_sub_knj:auto_generated.datab[22]
datab[23] => add_sub_knj:auto_generated.datab[23]
datab[24] => add_sub_knj:auto_generated.datab[24]
datab[25] => add_sub_knj:auto_generated.datab[25]
datab[26] => add_sub_knj:auto_generated.datab[26]
datab[27] => add_sub_knj:auto_generated.datab[27]
datab[28] => add_sub_knj:auto_generated.datab[28]
datab[29] => add_sub_knj:auto_generated.datab[29]
datab[30] => add_sub_knj:auto_generated.datab[30]
datab[31] => add_sub_knj:auto_generated.datab[31]
datab[32] => add_sub_knj:auto_generated.datab[32]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
result[15] <= add_sub_knj:auto_generated.result[15]
result[16] <= add_sub_knj:auto_generated.result[16]
result[17] <= add_sub_knj:auto_generated.result[17]
result[18] <= add_sub_knj:auto_generated.result[18]
result[19] <= add_sub_knj:auto_generated.result[19]
result[20] <= add_sub_knj:auto_generated.result[20]
result[21] <= add_sub_knj:auto_generated.result[21]
result[22] <= add_sub_knj:auto_generated.result[22]
result[23] <= add_sub_knj:auto_generated.result[23]
result[24] <= add_sub_knj:auto_generated.result[24]
result[25] <= add_sub_knj:auto_generated.result[25]
result[26] <= add_sub_knj:auto_generated.result[26]
result[27] <= add_sub_knj:auto_generated.result[27]
result[28] <= add_sub_knj:auto_generated.result[28]
result[29] <= add_sub_knj:auto_generated.result[29]
result[30] <= add_sub_knj:auto_generated.result[30]
result[31] <= add_sub_knj:auto_generated.result[31]
result[32] <= add_sub_knj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_x|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:0:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:0:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:1:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:1:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:2:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:2:u1.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:3:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:3:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_bit_fft_130:gen_disc:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.global_clock_enable
global_clock_enable => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.global_clock_enable
global_clock_enable => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.global_clock_enable
global_clock_enable => reg_no_twiddle[6][1][7].ENA
global_clock_enable => reg_no_twiddle[6][1][6].ENA
global_clock_enable => reg_no_twiddle[6][1][5].ENA
global_clock_enable => reg_no_twiddle[6][1][4].ENA
global_clock_enable => reg_no_twiddle[6][1][3].ENA
global_clock_enable => reg_no_twiddle[6][1][2].ENA
global_clock_enable => reg_no_twiddle[6][1][1].ENA
global_clock_enable => reg_no_twiddle[6][1][0].ENA
global_clock_enable => reg_no_twiddle[6][1][8].ENA
global_clock_enable => reg_no_twiddle[6][1][9].ENA
global_clock_enable => reg_no_twiddle[6][1][10].ENA
global_clock_enable => reg_no_twiddle[6][1][11].ENA
global_clock_enable => reg_no_twiddle[6][1][12].ENA
global_clock_enable => reg_no_twiddle[6][1][13].ENA
global_clock_enable => reg_no_twiddle[6][1][14].ENA
global_clock_enable => reg_no_twiddle[6][1][15].ENA
global_clock_enable => reg_no_twiddle[6][0][0].ENA
global_clock_enable => reg_no_twiddle[6][0][1].ENA
global_clock_enable => reg_no_twiddle[6][0][2].ENA
global_clock_enable => reg_no_twiddle[6][0][3].ENA
global_clock_enable => reg_no_twiddle[6][0][4].ENA
global_clock_enable => reg_no_twiddle[6][0][5].ENA
global_clock_enable => reg_no_twiddle[6][0][6].ENA
global_clock_enable => reg_no_twiddle[6][0][7].ENA
global_clock_enable => reg_no_twiddle[6][0][8].ENA
global_clock_enable => reg_no_twiddle[6][0][9].ENA
global_clock_enable => reg_no_twiddle[6][0][10].ENA
global_clock_enable => reg_no_twiddle[6][0][11].ENA
global_clock_enable => reg_no_twiddle[6][0][12].ENA
global_clock_enable => reg_no_twiddle[6][0][13].ENA
global_clock_enable => reg_no_twiddle[6][0][14].ENA
global_clock_enable => reg_no_twiddle[6][0][15].ENA
global_clock_enable => reg_no_twiddle[5][1][0].ENA
global_clock_enable => reg_no_twiddle[5][1][1].ENA
global_clock_enable => reg_no_twiddle[5][1][2].ENA
global_clock_enable => reg_no_twiddle[5][1][3].ENA
global_clock_enable => reg_no_twiddle[5][1][4].ENA
global_clock_enable => reg_no_twiddle[5][1][5].ENA
global_clock_enable => reg_no_twiddle[5][1][6].ENA
global_clock_enable => reg_no_twiddle[5][1][7].ENA
global_clock_enable => reg_no_twiddle[5][1][8].ENA
global_clock_enable => reg_no_twiddle[5][1][9].ENA
global_clock_enable => reg_no_twiddle[5][1][10].ENA
global_clock_enable => reg_no_twiddle[5][1][11].ENA
global_clock_enable => reg_no_twiddle[5][1][12].ENA
global_clock_enable => reg_no_twiddle[5][1][13].ENA
global_clock_enable => reg_no_twiddle[5][1][14].ENA
global_clock_enable => reg_no_twiddle[5][1][15].ENA
global_clock_enable => reg_no_twiddle[5][0][0].ENA
global_clock_enable => reg_no_twiddle[5][0][1].ENA
global_clock_enable => reg_no_twiddle[5][0][2].ENA
global_clock_enable => reg_no_twiddle[5][0][3].ENA
global_clock_enable => reg_no_twiddle[5][0][4].ENA
global_clock_enable => reg_no_twiddle[5][0][5].ENA
global_clock_enable => reg_no_twiddle[5][0][6].ENA
global_clock_enable => reg_no_twiddle[5][0][7].ENA
global_clock_enable => reg_no_twiddle[5][0][8].ENA
global_clock_enable => reg_no_twiddle[5][0][9].ENA
global_clock_enable => reg_no_twiddle[5][0][10].ENA
global_clock_enable => reg_no_twiddle[5][0][11].ENA
global_clock_enable => reg_no_twiddle[5][0][12].ENA
global_clock_enable => reg_no_twiddle[5][0][13].ENA
global_clock_enable => reg_no_twiddle[5][0][14].ENA
global_clock_enable => reg_no_twiddle[5][0][15].ENA
global_clock_enable => reg_no_twiddle[4][1][0].ENA
global_clock_enable => reg_no_twiddle[4][1][1].ENA
global_clock_enable => reg_no_twiddle[4][1][2].ENA
global_clock_enable => reg_no_twiddle[4][1][3].ENA
global_clock_enable => reg_no_twiddle[4][1][4].ENA
global_clock_enable => reg_no_twiddle[4][1][5].ENA
global_clock_enable => reg_no_twiddle[4][1][6].ENA
global_clock_enable => reg_no_twiddle[4][1][7].ENA
global_clock_enable => reg_no_twiddle[4][1][8].ENA
global_clock_enable => reg_no_twiddle[4][1][9].ENA
global_clock_enable => reg_no_twiddle[4][1][10].ENA
global_clock_enable => reg_no_twiddle[4][1][11].ENA
global_clock_enable => reg_no_twiddle[4][1][12].ENA
global_clock_enable => reg_no_twiddle[4][1][13].ENA
global_clock_enable => reg_no_twiddle[4][1][14].ENA
global_clock_enable => reg_no_twiddle[4][1][15].ENA
global_clock_enable => reg_no_twiddle[4][0][0].ENA
global_clock_enable => reg_no_twiddle[4][0][1].ENA
global_clock_enable => reg_no_twiddle[4][0][2].ENA
global_clock_enable => reg_no_twiddle[4][0][3].ENA
global_clock_enable => reg_no_twiddle[4][0][4].ENA
global_clock_enable => reg_no_twiddle[4][0][5].ENA
global_clock_enable => reg_no_twiddle[4][0][6].ENA
global_clock_enable => reg_no_twiddle[4][0][7].ENA
global_clock_enable => reg_no_twiddle[4][0][8].ENA
global_clock_enable => reg_no_twiddle[4][0][9].ENA
global_clock_enable => reg_no_twiddle[4][0][10].ENA
global_clock_enable => reg_no_twiddle[4][0][11].ENA
global_clock_enable => reg_no_twiddle[4][0][12].ENA
global_clock_enable => reg_no_twiddle[4][0][13].ENA
global_clock_enable => reg_no_twiddle[4][0][14].ENA
global_clock_enable => reg_no_twiddle[4][0][15].ENA
global_clock_enable => reg_no_twiddle[3][1][0].ENA
global_clock_enable => reg_no_twiddle[3][1][1].ENA
global_clock_enable => reg_no_twiddle[3][1][2].ENA
global_clock_enable => reg_no_twiddle[3][1][3].ENA
global_clock_enable => reg_no_twiddle[3][1][4].ENA
global_clock_enable => reg_no_twiddle[3][1][5].ENA
global_clock_enable => reg_no_twiddle[3][1][6].ENA
global_clock_enable => reg_no_twiddle[3][1][7].ENA
global_clock_enable => reg_no_twiddle[3][1][8].ENA
global_clock_enable => reg_no_twiddle[3][1][9].ENA
global_clock_enable => reg_no_twiddle[3][1][10].ENA
global_clock_enable => reg_no_twiddle[3][1][11].ENA
global_clock_enable => reg_no_twiddle[3][1][12].ENA
global_clock_enable => reg_no_twiddle[3][1][13].ENA
global_clock_enable => reg_no_twiddle[3][1][14].ENA
global_clock_enable => reg_no_twiddle[3][1][15].ENA
global_clock_enable => reg_no_twiddle[3][0][0].ENA
global_clock_enable => reg_no_twiddle[3][0][1].ENA
global_clock_enable => reg_no_twiddle[3][0][2].ENA
global_clock_enable => reg_no_twiddle[3][0][3].ENA
global_clock_enable => reg_no_twiddle[3][0][4].ENA
global_clock_enable => reg_no_twiddle[3][0][5].ENA
global_clock_enable => reg_no_twiddle[3][0][6].ENA
global_clock_enable => reg_no_twiddle[3][0][7].ENA
global_clock_enable => reg_no_twiddle[3][0][8].ENA
global_clock_enable => reg_no_twiddle[3][0][9].ENA
global_clock_enable => reg_no_twiddle[3][0][10].ENA
global_clock_enable => reg_no_twiddle[3][0][11].ENA
global_clock_enable => reg_no_twiddle[3][0][12].ENA
global_clock_enable => reg_no_twiddle[3][0][13].ENA
global_clock_enable => reg_no_twiddle[3][0][14].ENA
global_clock_enable => reg_no_twiddle[3][0][15].ENA
global_clock_enable => reg_no_twiddle[2][1][0].ENA
global_clock_enable => reg_no_twiddle[2][1][1].ENA
global_clock_enable => reg_no_twiddle[2][1][2].ENA
global_clock_enable => reg_no_twiddle[2][1][3].ENA
global_clock_enable => reg_no_twiddle[2][1][4].ENA
global_clock_enable => reg_no_twiddle[2][1][5].ENA
global_clock_enable => reg_no_twiddle[2][1][6].ENA
global_clock_enable => reg_no_twiddle[2][1][7].ENA
global_clock_enable => reg_no_twiddle[2][1][8].ENA
global_clock_enable => reg_no_twiddle[2][1][9].ENA
global_clock_enable => reg_no_twiddle[2][1][10].ENA
global_clock_enable => reg_no_twiddle[2][1][11].ENA
global_clock_enable => reg_no_twiddle[2][1][12].ENA
global_clock_enable => reg_no_twiddle[2][1][13].ENA
global_clock_enable => reg_no_twiddle[2][1][14].ENA
global_clock_enable => reg_no_twiddle[2][1][15].ENA
global_clock_enable => reg_no_twiddle[2][0][0].ENA
global_clock_enable => reg_no_twiddle[2][0][1].ENA
global_clock_enable => reg_no_twiddle[2][0][2].ENA
global_clock_enable => reg_no_twiddle[2][0][3].ENA
global_clock_enable => reg_no_twiddle[2][0][4].ENA
global_clock_enable => reg_no_twiddle[2][0][5].ENA
global_clock_enable => reg_no_twiddle[2][0][6].ENA
global_clock_enable => reg_no_twiddle[2][0][7].ENA
global_clock_enable => reg_no_twiddle[2][0][8].ENA
global_clock_enable => reg_no_twiddle[2][0][9].ENA
global_clock_enable => reg_no_twiddle[2][0][10].ENA
global_clock_enable => reg_no_twiddle[2][0][11].ENA
global_clock_enable => reg_no_twiddle[2][0][12].ENA
global_clock_enable => reg_no_twiddle[2][0][13].ENA
global_clock_enable => reg_no_twiddle[2][0][14].ENA
global_clock_enable => reg_no_twiddle[2][0][15].ENA
global_clock_enable => reg_no_twiddle[1][1][0].ENA
global_clock_enable => reg_no_twiddle[1][1][1].ENA
global_clock_enable => reg_no_twiddle[1][1][2].ENA
global_clock_enable => reg_no_twiddle[1][1][3].ENA
global_clock_enable => reg_no_twiddle[1][1][4].ENA
global_clock_enable => reg_no_twiddle[1][1][5].ENA
global_clock_enable => reg_no_twiddle[1][1][6].ENA
global_clock_enable => reg_no_twiddle[1][1][7].ENA
global_clock_enable => reg_no_twiddle[1][1][8].ENA
global_clock_enable => reg_no_twiddle[1][1][9].ENA
global_clock_enable => reg_no_twiddle[1][1][10].ENA
global_clock_enable => reg_no_twiddle[1][1][11].ENA
global_clock_enable => reg_no_twiddle[1][1][12].ENA
global_clock_enable => reg_no_twiddle[1][1][13].ENA
global_clock_enable => reg_no_twiddle[1][1][14].ENA
global_clock_enable => reg_no_twiddle[1][1][15].ENA
global_clock_enable => reg_no_twiddle[1][0][0].ENA
global_clock_enable => reg_no_twiddle[1][0][1].ENA
global_clock_enable => reg_no_twiddle[1][0][2].ENA
global_clock_enable => reg_no_twiddle[1][0][3].ENA
global_clock_enable => reg_no_twiddle[1][0][4].ENA
global_clock_enable => reg_no_twiddle[1][0][5].ENA
global_clock_enable => reg_no_twiddle[1][0][6].ENA
global_clock_enable => reg_no_twiddle[1][0][7].ENA
global_clock_enable => reg_no_twiddle[1][0][8].ENA
global_clock_enable => reg_no_twiddle[1][0][9].ENA
global_clock_enable => reg_no_twiddle[1][0][10].ENA
global_clock_enable => reg_no_twiddle[1][0][11].ENA
global_clock_enable => reg_no_twiddle[1][0][12].ENA
global_clock_enable => reg_no_twiddle[1][0][13].ENA
global_clock_enable => reg_no_twiddle[1][0][14].ENA
global_clock_enable => reg_no_twiddle[1][0][15].ENA
global_clock_enable => reg_no_twiddle[0][1][0].ENA
global_clock_enable => reg_no_twiddle[0][1][1].ENA
global_clock_enable => reg_no_twiddle[0][1][2].ENA
global_clock_enable => reg_no_twiddle[0][1][3].ENA
global_clock_enable => reg_no_twiddle[0][1][4].ENA
global_clock_enable => reg_no_twiddle[0][1][5].ENA
global_clock_enable => reg_no_twiddle[0][1][6].ENA
global_clock_enable => reg_no_twiddle[0][1][7].ENA
global_clock_enable => reg_no_twiddle[0][1][8].ENA
global_clock_enable => reg_no_twiddle[0][1][9].ENA
global_clock_enable => reg_no_twiddle[0][1][10].ENA
global_clock_enable => reg_no_twiddle[0][1][11].ENA
global_clock_enable => reg_no_twiddle[0][1][12].ENA
global_clock_enable => reg_no_twiddle[0][1][13].ENA
global_clock_enable => reg_no_twiddle[0][1][14].ENA
global_clock_enable => reg_no_twiddle[0][1][15].ENA
global_clock_enable => reg_no_twiddle[0][0][0].ENA
global_clock_enable => reg_no_twiddle[0][0][1].ENA
global_clock_enable => reg_no_twiddle[0][0][2].ENA
global_clock_enable => reg_no_twiddle[0][0][3].ENA
global_clock_enable => reg_no_twiddle[0][0][4].ENA
global_clock_enable => reg_no_twiddle[0][0][5].ENA
global_clock_enable => reg_no_twiddle[0][0][6].ENA
global_clock_enable => reg_no_twiddle[0][0][7].ENA
global_clock_enable => reg_no_twiddle[0][0][8].ENA
global_clock_enable => reg_no_twiddle[0][0][9].ENA
global_clock_enable => reg_no_twiddle[0][0][10].ENA
global_clock_enable => reg_no_twiddle[0][0][11].ENA
global_clock_enable => reg_no_twiddle[0][0][12].ENA
global_clock_enable => reg_no_twiddle[0][0][13].ENA
global_clock_enable => reg_no_twiddle[0][0][14].ENA
global_clock_enable => reg_no_twiddle[0][0][15].ENA
global_clock_enable => butterfly_st2[3][1][0].ENA
global_clock_enable => butterfly_st2[3][1][1].ENA
global_clock_enable => butterfly_st2[3][1][2].ENA
global_clock_enable => butterfly_st2[3][1][3].ENA
global_clock_enable => butterfly_st2[3][1][4].ENA
global_clock_enable => butterfly_st2[3][1][5].ENA
global_clock_enable => butterfly_st2[3][1][6].ENA
global_clock_enable => butterfly_st2[3][1][7].ENA
global_clock_enable => butterfly_st2[3][1][8].ENA
global_clock_enable => butterfly_st2[3][1][9].ENA
global_clock_enable => butterfly_st2[3][1][10].ENA
global_clock_enable => butterfly_st2[3][1][11].ENA
global_clock_enable => butterfly_st2[3][1][12].ENA
global_clock_enable => butterfly_st2[3][1][13].ENA
global_clock_enable => butterfly_st2[3][1][14].ENA
global_clock_enable => butterfly_st2[3][1][15].ENA
global_clock_enable => butterfly_st2[3][1][16].ENA
global_clock_enable => butterfly_st2[3][1][17].ENA
global_clock_enable => butterfly_st2[3][0][0].ENA
global_clock_enable => butterfly_st2[3][0][1].ENA
global_clock_enable => butterfly_st2[3][0][2].ENA
global_clock_enable => butterfly_st2[3][0][3].ENA
global_clock_enable => butterfly_st2[3][0][4].ENA
global_clock_enable => butterfly_st2[3][0][5].ENA
global_clock_enable => butterfly_st2[3][0][6].ENA
global_clock_enable => butterfly_st2[3][0][7].ENA
global_clock_enable => butterfly_st2[3][0][8].ENA
global_clock_enable => butterfly_st2[3][0][9].ENA
global_clock_enable => butterfly_st2[3][0][10].ENA
global_clock_enable => butterfly_st2[3][0][11].ENA
global_clock_enable => butterfly_st2[3][0][12].ENA
global_clock_enable => butterfly_st2[3][0][13].ENA
global_clock_enable => butterfly_st2[3][0][14].ENA
global_clock_enable => butterfly_st2[3][0][15].ENA
global_clock_enable => butterfly_st2[3][0][16].ENA
global_clock_enable => butterfly_st2[3][0][17].ENA
global_clock_enable => butterfly_st2[2][1][0].ENA
global_clock_enable => butterfly_st2[2][1][1].ENA
global_clock_enable => butterfly_st2[2][1][2].ENA
global_clock_enable => butterfly_st2[2][1][3].ENA
global_clock_enable => butterfly_st2[2][1][4].ENA
global_clock_enable => butterfly_st2[2][1][5].ENA
global_clock_enable => butterfly_st2[2][1][6].ENA
global_clock_enable => butterfly_st2[2][1][7].ENA
global_clock_enable => butterfly_st2[2][1][8].ENA
global_clock_enable => butterfly_st2[2][1][9].ENA
global_clock_enable => butterfly_st2[2][1][10].ENA
global_clock_enable => butterfly_st2[2][1][11].ENA
global_clock_enable => butterfly_st2[2][1][12].ENA
global_clock_enable => butterfly_st2[2][1][13].ENA
global_clock_enable => butterfly_st2[2][1][14].ENA
global_clock_enable => butterfly_st2[2][1][15].ENA
global_clock_enable => butterfly_st2[2][1][16].ENA
global_clock_enable => butterfly_st2[2][1][17].ENA
global_clock_enable => butterfly_st2[2][0][0].ENA
global_clock_enable => butterfly_st2[2][0][1].ENA
global_clock_enable => butterfly_st2[2][0][2].ENA
global_clock_enable => butterfly_st2[2][0][3].ENA
global_clock_enable => butterfly_st2[2][0][4].ENA
global_clock_enable => butterfly_st2[2][0][5].ENA
global_clock_enable => butterfly_st2[2][0][6].ENA
global_clock_enable => butterfly_st2[2][0][7].ENA
global_clock_enable => butterfly_st2[2][0][8].ENA
global_clock_enable => butterfly_st2[2][0][9].ENA
global_clock_enable => butterfly_st2[2][0][10].ENA
global_clock_enable => butterfly_st2[2][0][11].ENA
global_clock_enable => butterfly_st2[2][0][12].ENA
global_clock_enable => butterfly_st2[2][0][13].ENA
global_clock_enable => butterfly_st2[2][0][14].ENA
global_clock_enable => butterfly_st2[2][0][15].ENA
global_clock_enable => butterfly_st2[2][0][16].ENA
global_clock_enable => butterfly_st2[2][0][17].ENA
global_clock_enable => butterfly_st2[1][1][0].ENA
global_clock_enable => butterfly_st2[1][1][1].ENA
global_clock_enable => butterfly_st2[1][1][2].ENA
global_clock_enable => butterfly_st2[1][1][3].ENA
global_clock_enable => butterfly_st2[1][1][4].ENA
global_clock_enable => butterfly_st2[1][1][5].ENA
global_clock_enable => butterfly_st2[1][1][6].ENA
global_clock_enable => butterfly_st2[1][1][7].ENA
global_clock_enable => butterfly_st2[1][1][8].ENA
global_clock_enable => butterfly_st2[1][1][9].ENA
global_clock_enable => butterfly_st2[1][1][10].ENA
global_clock_enable => butterfly_st2[1][1][11].ENA
global_clock_enable => butterfly_st2[1][1][12].ENA
global_clock_enable => butterfly_st2[1][1][13].ENA
global_clock_enable => butterfly_st2[1][1][14].ENA
global_clock_enable => butterfly_st2[1][1][15].ENA
global_clock_enable => butterfly_st2[1][1][16].ENA
global_clock_enable => butterfly_st2[1][1][17].ENA
global_clock_enable => butterfly_st2[1][0][0].ENA
global_clock_enable => butterfly_st2[1][0][1].ENA
global_clock_enable => butterfly_st2[1][0][2].ENA
global_clock_enable => butterfly_st2[1][0][3].ENA
global_clock_enable => butterfly_st2[1][0][4].ENA
global_clock_enable => butterfly_st2[1][0][5].ENA
global_clock_enable => butterfly_st2[1][0][6].ENA
global_clock_enable => butterfly_st2[1][0][7].ENA
global_clock_enable => butterfly_st2[1][0][8].ENA
global_clock_enable => butterfly_st2[1][0][9].ENA
global_clock_enable => butterfly_st2[1][0][10].ENA
global_clock_enable => butterfly_st2[1][0][11].ENA
global_clock_enable => butterfly_st2[1][0][12].ENA
global_clock_enable => butterfly_st2[1][0][13].ENA
global_clock_enable => butterfly_st2[1][0][14].ENA
global_clock_enable => butterfly_st2[1][0][15].ENA
global_clock_enable => butterfly_st2[1][0][16].ENA
global_clock_enable => butterfly_st2[1][0][17].ENA
global_clock_enable => butterfly_st2[0][1][0].ENA
global_clock_enable => butterfly_st2[0][1][1].ENA
global_clock_enable => butterfly_st2[0][1][2].ENA
global_clock_enable => butterfly_st2[0][1][3].ENA
global_clock_enable => butterfly_st2[0][1][4].ENA
global_clock_enable => butterfly_st2[0][1][5].ENA
global_clock_enable => butterfly_st2[0][1][6].ENA
global_clock_enable => butterfly_st2[0][1][7].ENA
global_clock_enable => butterfly_st2[0][1][8].ENA
global_clock_enable => butterfly_st2[0][1][9].ENA
global_clock_enable => butterfly_st2[0][1][10].ENA
global_clock_enable => butterfly_st2[0][1][11].ENA
global_clock_enable => butterfly_st2[0][1][12].ENA
global_clock_enable => butterfly_st2[0][1][13].ENA
global_clock_enable => butterfly_st2[0][1][14].ENA
global_clock_enable => butterfly_st2[0][1][15].ENA
global_clock_enable => butterfly_st2[0][1][16].ENA
global_clock_enable => butterfly_st2[0][1][17].ENA
global_clock_enable => butterfly_st2[0][0][0].ENA
global_clock_enable => butterfly_st2[0][0][1].ENA
global_clock_enable => butterfly_st2[0][0][2].ENA
global_clock_enable => butterfly_st2[0][0][3].ENA
global_clock_enable => butterfly_st2[0][0][4].ENA
global_clock_enable => butterfly_st2[0][0][5].ENA
global_clock_enable => butterfly_st2[0][0][6].ENA
global_clock_enable => butterfly_st2[0][0][7].ENA
global_clock_enable => butterfly_st2[0][0][8].ENA
global_clock_enable => butterfly_st2[0][0][9].ENA
global_clock_enable => butterfly_st2[0][0][10].ENA
global_clock_enable => butterfly_st2[0][0][11].ENA
global_clock_enable => butterfly_st2[0][0][12].ENA
global_clock_enable => butterfly_st2[0][0][13].ENA
global_clock_enable => butterfly_st2[0][0][14].ENA
global_clock_enable => butterfly_st2[0][0][15].ENA
global_clock_enable => butterfly_st2[0][0][16].ENA
global_clock_enable => butterfly_st2[0][0][17].ENA
global_clock_enable => butterfly_st1[3][1][0].ENA
global_clock_enable => butterfly_st1[3][1][1].ENA
global_clock_enable => butterfly_st1[3][1][2].ENA
global_clock_enable => butterfly_st1[3][1][3].ENA
global_clock_enable => butterfly_st1[3][1][4].ENA
global_clock_enable => butterfly_st1[3][1][5].ENA
global_clock_enable => butterfly_st1[3][1][6].ENA
global_clock_enable => butterfly_st1[3][1][7].ENA
global_clock_enable => butterfly_st1[3][1][8].ENA
global_clock_enable => butterfly_st1[3][1][9].ENA
global_clock_enable => butterfly_st1[3][1][10].ENA
global_clock_enable => butterfly_st1[3][1][11].ENA
global_clock_enable => butterfly_st1[3][1][12].ENA
global_clock_enable => butterfly_st1[3][1][13].ENA
global_clock_enable => butterfly_st1[3][1][14].ENA
global_clock_enable => butterfly_st1[3][1][15].ENA
global_clock_enable => butterfly_st1[3][1][16].ENA
global_clock_enable => butterfly_st1[3][0][0].ENA
global_clock_enable => butterfly_st1[3][0][1].ENA
global_clock_enable => butterfly_st1[3][0][2].ENA
global_clock_enable => butterfly_st1[3][0][3].ENA
global_clock_enable => butterfly_st1[3][0][4].ENA
global_clock_enable => butterfly_st1[3][0][5].ENA
global_clock_enable => butterfly_st1[3][0][6].ENA
global_clock_enable => butterfly_st1[3][0][7].ENA
global_clock_enable => butterfly_st1[3][0][8].ENA
global_clock_enable => butterfly_st1[3][0][9].ENA
global_clock_enable => butterfly_st1[3][0][10].ENA
global_clock_enable => butterfly_st1[3][0][11].ENA
global_clock_enable => butterfly_st1[3][0][12].ENA
global_clock_enable => butterfly_st1[3][0][13].ENA
global_clock_enable => butterfly_st1[3][0][14].ENA
global_clock_enable => butterfly_st1[3][0][15].ENA
global_clock_enable => butterfly_st1[3][0][16].ENA
global_clock_enable => butterfly_st1[2][1][0].ENA
global_clock_enable => butterfly_st1[2][1][1].ENA
global_clock_enable => butterfly_st1[2][1][2].ENA
global_clock_enable => butterfly_st1[2][1][3].ENA
global_clock_enable => butterfly_st1[2][1][4].ENA
global_clock_enable => butterfly_st1[2][1][5].ENA
global_clock_enable => butterfly_st1[2][1][6].ENA
global_clock_enable => butterfly_st1[2][1][7].ENA
global_clock_enable => butterfly_st1[2][1][8].ENA
global_clock_enable => butterfly_st1[2][1][9].ENA
global_clock_enable => butterfly_st1[2][1][10].ENA
global_clock_enable => butterfly_st1[2][1][11].ENA
global_clock_enable => butterfly_st1[2][1][12].ENA
global_clock_enable => butterfly_st1[2][1][13].ENA
global_clock_enable => butterfly_st1[2][1][14].ENA
global_clock_enable => butterfly_st1[2][1][15].ENA
global_clock_enable => butterfly_st1[2][1][16].ENA
global_clock_enable => butterfly_st1[2][0][0].ENA
global_clock_enable => butterfly_st1[2][0][1].ENA
global_clock_enable => butterfly_st1[2][0][2].ENA
global_clock_enable => butterfly_st1[2][0][3].ENA
global_clock_enable => butterfly_st1[2][0][4].ENA
global_clock_enable => butterfly_st1[2][0][5].ENA
global_clock_enable => butterfly_st1[2][0][6].ENA
global_clock_enable => butterfly_st1[2][0][7].ENA
global_clock_enable => butterfly_st1[2][0][8].ENA
global_clock_enable => butterfly_st1[2][0][9].ENA
global_clock_enable => butterfly_st1[2][0][10].ENA
global_clock_enable => butterfly_st1[2][0][11].ENA
global_clock_enable => butterfly_st1[2][0][12].ENA
global_clock_enable => butterfly_st1[2][0][13].ENA
global_clock_enable => butterfly_st1[2][0][14].ENA
global_clock_enable => butterfly_st1[2][0][15].ENA
global_clock_enable => butterfly_st1[2][0][16].ENA
global_clock_enable => butterfly_st1[1][1][0].ENA
global_clock_enable => butterfly_st1[1][1][1].ENA
global_clock_enable => butterfly_st1[1][1][2].ENA
global_clock_enable => butterfly_st1[1][1][3].ENA
global_clock_enable => butterfly_st1[1][1][4].ENA
global_clock_enable => butterfly_st1[1][1][5].ENA
global_clock_enable => butterfly_st1[1][1][6].ENA
global_clock_enable => butterfly_st1[1][1][7].ENA
global_clock_enable => butterfly_st1[1][1][8].ENA
global_clock_enable => butterfly_st1[1][1][9].ENA
global_clock_enable => butterfly_st1[1][1][10].ENA
global_clock_enable => butterfly_st1[1][1][11].ENA
global_clock_enable => butterfly_st1[1][1][12].ENA
global_clock_enable => butterfly_st1[1][1][13].ENA
global_clock_enable => butterfly_st1[1][1][14].ENA
global_clock_enable => butterfly_st1[1][1][15].ENA
global_clock_enable => butterfly_st1[1][1][16].ENA
global_clock_enable => butterfly_st1[1][0][0].ENA
global_clock_enable => butterfly_st1[1][0][1].ENA
global_clock_enable => butterfly_st1[1][0][2].ENA
global_clock_enable => butterfly_st1[1][0][3].ENA
global_clock_enable => butterfly_st1[1][0][4].ENA
global_clock_enable => butterfly_st1[1][0][5].ENA
global_clock_enable => butterfly_st1[1][0][6].ENA
global_clock_enable => butterfly_st1[1][0][7].ENA
global_clock_enable => butterfly_st1[1][0][8].ENA
global_clock_enable => butterfly_st1[1][0][9].ENA
global_clock_enable => butterfly_st1[1][0][10].ENA
global_clock_enable => butterfly_st1[1][0][11].ENA
global_clock_enable => butterfly_st1[1][0][12].ENA
global_clock_enable => butterfly_st1[1][0][13].ENA
global_clock_enable => butterfly_st1[1][0][14].ENA
global_clock_enable => butterfly_st1[1][0][15].ENA
global_clock_enable => butterfly_st1[1][0][16].ENA
global_clock_enable => butterfly_st1[0][1][0].ENA
global_clock_enable => butterfly_st1[0][1][1].ENA
global_clock_enable => butterfly_st1[0][1][2].ENA
global_clock_enable => butterfly_st1[0][1][3].ENA
global_clock_enable => butterfly_st1[0][1][4].ENA
global_clock_enable => butterfly_st1[0][1][5].ENA
global_clock_enable => butterfly_st1[0][1][6].ENA
global_clock_enable => butterfly_st1[0][1][7].ENA
global_clock_enable => butterfly_st1[0][1][8].ENA
global_clock_enable => butterfly_st1[0][1][9].ENA
global_clock_enable => butterfly_st1[0][1][10].ENA
global_clock_enable => butterfly_st1[0][1][11].ENA
global_clock_enable => butterfly_st1[0][1][12].ENA
global_clock_enable => butterfly_st1[0][1][13].ENA
global_clock_enable => butterfly_st1[0][1][14].ENA
global_clock_enable => butterfly_st1[0][1][15].ENA
global_clock_enable => butterfly_st1[0][1][16].ENA
global_clock_enable => butterfly_st1[0][0][0].ENA
global_clock_enable => butterfly_st1[0][0][1].ENA
global_clock_enable => butterfly_st1[0][0][2].ENA
global_clock_enable => butterfly_st1[0][0][3].ENA
global_clock_enable => butterfly_st1[0][0][4].ENA
global_clock_enable => butterfly_st1[0][0][5].ENA
global_clock_enable => butterfly_st1[0][0][6].ENA
global_clock_enable => butterfly_st1[0][0][7].ENA
global_clock_enable => butterfly_st1[0][0][8].ENA
global_clock_enable => butterfly_st1[0][0][9].ENA
global_clock_enable => butterfly_st1[0][0][10].ENA
global_clock_enable => butterfly_st1[0][0][11].ENA
global_clock_enable => butterfly_st1[0][0][12].ENA
global_clock_enable => butterfly_st1[0][0][13].ENA
global_clock_enable => butterfly_st1[0][0][14].ENA
global_clock_enable => butterfly_st1[0][0][15].ENA
global_clock_enable => butterfly_st1[0][0][16].ENA
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:0:u0.clk
clk => reg_no_twiddle[6][1][0].CLK
clk => reg_no_twiddle[6][1][1].CLK
clk => reg_no_twiddle[6][1][2].CLK
clk => reg_no_twiddle[6][1][3].CLK
clk => reg_no_twiddle[6][1][4].CLK
clk => reg_no_twiddle[6][1][5].CLK
clk => reg_no_twiddle[6][1][6].CLK
clk => reg_no_twiddle[6][1][7].CLK
clk => reg_no_twiddle[6][1][8].CLK
clk => reg_no_twiddle[6][1][9].CLK
clk => reg_no_twiddle[6][1][10].CLK
clk => reg_no_twiddle[6][1][11].CLK
clk => reg_no_twiddle[6][1][12].CLK
clk => reg_no_twiddle[6][1][13].CLK
clk => reg_no_twiddle[6][1][14].CLK
clk => reg_no_twiddle[6][1][15].CLK
clk => reg_no_twiddle[6][0][0].CLK
clk => reg_no_twiddle[6][0][1].CLK
clk => reg_no_twiddle[6][0][2].CLK
clk => reg_no_twiddle[6][0][3].CLK
clk => reg_no_twiddle[6][0][4].CLK
clk => reg_no_twiddle[6][0][5].CLK
clk => reg_no_twiddle[6][0][6].CLK
clk => reg_no_twiddle[6][0][7].CLK
clk => reg_no_twiddle[6][0][8].CLK
clk => reg_no_twiddle[6][0][9].CLK
clk => reg_no_twiddle[6][0][10].CLK
clk => reg_no_twiddle[6][0][11].CLK
clk => reg_no_twiddle[6][0][12].CLK
clk => reg_no_twiddle[6][0][13].CLK
clk => reg_no_twiddle[6][0][14].CLK
clk => reg_no_twiddle[6][0][15].CLK
clk => reg_no_twiddle[5][1][0].CLK
clk => reg_no_twiddle[5][1][1].CLK
clk => reg_no_twiddle[5][1][2].CLK
clk => reg_no_twiddle[5][1][3].CLK
clk => reg_no_twiddle[5][1][4].CLK
clk => reg_no_twiddle[5][1][5].CLK
clk => reg_no_twiddle[5][1][6].CLK
clk => reg_no_twiddle[5][1][7].CLK
clk => reg_no_twiddle[5][1][8].CLK
clk => reg_no_twiddle[5][1][9].CLK
clk => reg_no_twiddle[5][1][10].CLK
clk => reg_no_twiddle[5][1][11].CLK
clk => reg_no_twiddle[5][1][12].CLK
clk => reg_no_twiddle[5][1][13].CLK
clk => reg_no_twiddle[5][1][14].CLK
clk => reg_no_twiddle[5][1][15].CLK
clk => reg_no_twiddle[5][0][0].CLK
clk => reg_no_twiddle[5][0][1].CLK
clk => reg_no_twiddle[5][0][2].CLK
clk => reg_no_twiddle[5][0][3].CLK
clk => reg_no_twiddle[5][0][4].CLK
clk => reg_no_twiddle[5][0][5].CLK
clk => reg_no_twiddle[5][0][6].CLK
clk => reg_no_twiddle[5][0][7].CLK
clk => reg_no_twiddle[5][0][8].CLK
clk => reg_no_twiddle[5][0][9].CLK
clk => reg_no_twiddle[5][0][10].CLK
clk => reg_no_twiddle[5][0][11].CLK
clk => reg_no_twiddle[5][0][12].CLK
clk => reg_no_twiddle[5][0][13].CLK
clk => reg_no_twiddle[5][0][14].CLK
clk => reg_no_twiddle[5][0][15].CLK
clk => reg_no_twiddle[4][1][0].CLK
clk => reg_no_twiddle[4][1][1].CLK
clk => reg_no_twiddle[4][1][2].CLK
clk => reg_no_twiddle[4][1][3].CLK
clk => reg_no_twiddle[4][1][4].CLK
clk => reg_no_twiddle[4][1][5].CLK
clk => reg_no_twiddle[4][1][6].CLK
clk => reg_no_twiddle[4][1][7].CLK
clk => reg_no_twiddle[4][1][8].CLK
clk => reg_no_twiddle[4][1][9].CLK
clk => reg_no_twiddle[4][1][10].CLK
clk => reg_no_twiddle[4][1][11].CLK
clk => reg_no_twiddle[4][1][12].CLK
clk => reg_no_twiddle[4][1][13].CLK
clk => reg_no_twiddle[4][1][14].CLK
clk => reg_no_twiddle[4][1][15].CLK
clk => reg_no_twiddle[4][0][0].CLK
clk => reg_no_twiddle[4][0][1].CLK
clk => reg_no_twiddle[4][0][2].CLK
clk => reg_no_twiddle[4][0][3].CLK
clk => reg_no_twiddle[4][0][4].CLK
clk => reg_no_twiddle[4][0][5].CLK
clk => reg_no_twiddle[4][0][6].CLK
clk => reg_no_twiddle[4][0][7].CLK
clk => reg_no_twiddle[4][0][8].CLK
clk => reg_no_twiddle[4][0][9].CLK
clk => reg_no_twiddle[4][0][10].CLK
clk => reg_no_twiddle[4][0][11].CLK
clk => reg_no_twiddle[4][0][12].CLK
clk => reg_no_twiddle[4][0][13].CLK
clk => reg_no_twiddle[4][0][14].CLK
clk => reg_no_twiddle[4][0][15].CLK
clk => reg_no_twiddle[3][1][0].CLK
clk => reg_no_twiddle[3][1][1].CLK
clk => reg_no_twiddle[3][1][2].CLK
clk => reg_no_twiddle[3][1][3].CLK
clk => reg_no_twiddle[3][1][4].CLK
clk => reg_no_twiddle[3][1][5].CLK
clk => reg_no_twiddle[3][1][6].CLK
clk => reg_no_twiddle[3][1][7].CLK
clk => reg_no_twiddle[3][1][8].CLK
clk => reg_no_twiddle[3][1][9].CLK
clk => reg_no_twiddle[3][1][10].CLK
clk => reg_no_twiddle[3][1][11].CLK
clk => reg_no_twiddle[3][1][12].CLK
clk => reg_no_twiddle[3][1][13].CLK
clk => reg_no_twiddle[3][1][14].CLK
clk => reg_no_twiddle[3][1][15].CLK
clk => reg_no_twiddle[3][0][0].CLK
clk => reg_no_twiddle[3][0][1].CLK
clk => reg_no_twiddle[3][0][2].CLK
clk => reg_no_twiddle[3][0][3].CLK
clk => reg_no_twiddle[3][0][4].CLK
clk => reg_no_twiddle[3][0][5].CLK
clk => reg_no_twiddle[3][0][6].CLK
clk => reg_no_twiddle[3][0][7].CLK
clk => reg_no_twiddle[3][0][8].CLK
clk => reg_no_twiddle[3][0][9].CLK
clk => reg_no_twiddle[3][0][10].CLK
clk => reg_no_twiddle[3][0][11].CLK
clk => reg_no_twiddle[3][0][12].CLK
clk => reg_no_twiddle[3][0][13].CLK
clk => reg_no_twiddle[3][0][14].CLK
clk => reg_no_twiddle[3][0][15].CLK
clk => reg_no_twiddle[2][1][0].CLK
clk => reg_no_twiddle[2][1][1].CLK
clk => reg_no_twiddle[2][1][2].CLK
clk => reg_no_twiddle[2][1][3].CLK
clk => reg_no_twiddle[2][1][4].CLK
clk => reg_no_twiddle[2][1][5].CLK
clk => reg_no_twiddle[2][1][6].CLK
clk => reg_no_twiddle[2][1][7].CLK
clk => reg_no_twiddle[2][1][8].CLK
clk => reg_no_twiddle[2][1][9].CLK
clk => reg_no_twiddle[2][1][10].CLK
clk => reg_no_twiddle[2][1][11].CLK
clk => reg_no_twiddle[2][1][12].CLK
clk => reg_no_twiddle[2][1][13].CLK
clk => reg_no_twiddle[2][1][14].CLK
clk => reg_no_twiddle[2][1][15].CLK
clk => reg_no_twiddle[2][0][0].CLK
clk => reg_no_twiddle[2][0][1].CLK
clk => reg_no_twiddle[2][0][2].CLK
clk => reg_no_twiddle[2][0][3].CLK
clk => reg_no_twiddle[2][0][4].CLK
clk => reg_no_twiddle[2][0][5].CLK
clk => reg_no_twiddle[2][0][6].CLK
clk => reg_no_twiddle[2][0][7].CLK
clk => reg_no_twiddle[2][0][8].CLK
clk => reg_no_twiddle[2][0][9].CLK
clk => reg_no_twiddle[2][0][10].CLK
clk => reg_no_twiddle[2][0][11].CLK
clk => reg_no_twiddle[2][0][12].CLK
clk => reg_no_twiddle[2][0][13].CLK
clk => reg_no_twiddle[2][0][14].CLK
clk => reg_no_twiddle[2][0][15].CLK
clk => reg_no_twiddle[1][1][0].CLK
clk => reg_no_twiddle[1][1][1].CLK
clk => reg_no_twiddle[1][1][2].CLK
clk => reg_no_twiddle[1][1][3].CLK
clk => reg_no_twiddle[1][1][4].CLK
clk => reg_no_twiddle[1][1][5].CLK
clk => reg_no_twiddle[1][1][6].CLK
clk => reg_no_twiddle[1][1][7].CLK
clk => reg_no_twiddle[1][1][8].CLK
clk => reg_no_twiddle[1][1][9].CLK
clk => reg_no_twiddle[1][1][10].CLK
clk => reg_no_twiddle[1][1][11].CLK
clk => reg_no_twiddle[1][1][12].CLK
clk => reg_no_twiddle[1][1][13].CLK
clk => reg_no_twiddle[1][1][14].CLK
clk => reg_no_twiddle[1][1][15].CLK
clk => reg_no_twiddle[1][0][0].CLK
clk => reg_no_twiddle[1][0][1].CLK
clk => reg_no_twiddle[1][0][2].CLK
clk => reg_no_twiddle[1][0][3].CLK
clk => reg_no_twiddle[1][0][4].CLK
clk => reg_no_twiddle[1][0][5].CLK
clk => reg_no_twiddle[1][0][6].CLK
clk => reg_no_twiddle[1][0][7].CLK
clk => reg_no_twiddle[1][0][8].CLK
clk => reg_no_twiddle[1][0][9].CLK
clk => reg_no_twiddle[1][0][10].CLK
clk => reg_no_twiddle[1][0][11].CLK
clk => reg_no_twiddle[1][0][12].CLK
clk => reg_no_twiddle[1][0][13].CLK
clk => reg_no_twiddle[1][0][14].CLK
clk => reg_no_twiddle[1][0][15].CLK
clk => reg_no_twiddle[0][1][0].CLK
clk => reg_no_twiddle[0][1][1].CLK
clk => reg_no_twiddle[0][1][2].CLK
clk => reg_no_twiddle[0][1][3].CLK
clk => reg_no_twiddle[0][1][4].CLK
clk => reg_no_twiddle[0][1][5].CLK
clk => reg_no_twiddle[0][1][6].CLK
clk => reg_no_twiddle[0][1][7].CLK
clk => reg_no_twiddle[0][1][8].CLK
clk => reg_no_twiddle[0][1][9].CLK
clk => reg_no_twiddle[0][1][10].CLK
clk => reg_no_twiddle[0][1][11].CLK
clk => reg_no_twiddle[0][1][12].CLK
clk => reg_no_twiddle[0][1][13].CLK
clk => reg_no_twiddle[0][1][14].CLK
clk => reg_no_twiddle[0][1][15].CLK
clk => reg_no_twiddle[0][0][0].CLK
clk => reg_no_twiddle[0][0][1].CLK
clk => reg_no_twiddle[0][0][2].CLK
clk => reg_no_twiddle[0][0][3].CLK
clk => reg_no_twiddle[0][0][4].CLK
clk => reg_no_twiddle[0][0][5].CLK
clk => reg_no_twiddle[0][0][6].CLK
clk => reg_no_twiddle[0][0][7].CLK
clk => reg_no_twiddle[0][0][8].CLK
clk => reg_no_twiddle[0][0][9].CLK
clk => reg_no_twiddle[0][0][10].CLK
clk => reg_no_twiddle[0][0][11].CLK
clk => reg_no_twiddle[0][0][12].CLK
clk => reg_no_twiddle[0][0][13].CLK
clk => reg_no_twiddle[0][0][14].CLK
clk => reg_no_twiddle[0][0][15].CLK
clk => butterfly_st2[3][1][0].CLK
clk => butterfly_st2[3][1][1].CLK
clk => butterfly_st2[3][1][2].CLK
clk => butterfly_st2[3][1][3].CLK
clk => butterfly_st2[3][1][4].CLK
clk => butterfly_st2[3][1][5].CLK
clk => butterfly_st2[3][1][6].CLK
clk => butterfly_st2[3][1][7].CLK
clk => butterfly_st2[3][1][8].CLK
clk => butterfly_st2[3][1][9].CLK
clk => butterfly_st2[3][1][10].CLK
clk => butterfly_st2[3][1][11].CLK
clk => butterfly_st2[3][1][12].CLK
clk => butterfly_st2[3][1][13].CLK
clk => butterfly_st2[3][1][14].CLK
clk => butterfly_st2[3][1][15].CLK
clk => butterfly_st2[3][1][16].CLK
clk => butterfly_st2[3][1][17].CLK
clk => butterfly_st2[3][0][0].CLK
clk => butterfly_st2[3][0][1].CLK
clk => butterfly_st2[3][0][2].CLK
clk => butterfly_st2[3][0][3].CLK
clk => butterfly_st2[3][0][4].CLK
clk => butterfly_st2[3][0][5].CLK
clk => butterfly_st2[3][0][6].CLK
clk => butterfly_st2[3][0][7].CLK
clk => butterfly_st2[3][0][8].CLK
clk => butterfly_st2[3][0][9].CLK
clk => butterfly_st2[3][0][10].CLK
clk => butterfly_st2[3][0][11].CLK
clk => butterfly_st2[3][0][12].CLK
clk => butterfly_st2[3][0][13].CLK
clk => butterfly_st2[3][0][14].CLK
clk => butterfly_st2[3][0][15].CLK
clk => butterfly_st2[3][0][16].CLK
clk => butterfly_st2[3][0][17].CLK
clk => butterfly_st2[2][1][0].CLK
clk => butterfly_st2[2][1][1].CLK
clk => butterfly_st2[2][1][2].CLK
clk => butterfly_st2[2][1][3].CLK
clk => butterfly_st2[2][1][4].CLK
clk => butterfly_st2[2][1][5].CLK
clk => butterfly_st2[2][1][6].CLK
clk => butterfly_st2[2][1][7].CLK
clk => butterfly_st2[2][1][8].CLK
clk => butterfly_st2[2][1][9].CLK
clk => butterfly_st2[2][1][10].CLK
clk => butterfly_st2[2][1][11].CLK
clk => butterfly_st2[2][1][12].CLK
clk => butterfly_st2[2][1][13].CLK
clk => butterfly_st2[2][1][14].CLK
clk => butterfly_st2[2][1][15].CLK
clk => butterfly_st2[2][1][16].CLK
clk => butterfly_st2[2][1][17].CLK
clk => butterfly_st2[2][0][0].CLK
clk => butterfly_st2[2][0][1].CLK
clk => butterfly_st2[2][0][2].CLK
clk => butterfly_st2[2][0][3].CLK
clk => butterfly_st2[2][0][4].CLK
clk => butterfly_st2[2][0][5].CLK
clk => butterfly_st2[2][0][6].CLK
clk => butterfly_st2[2][0][7].CLK
clk => butterfly_st2[2][0][8].CLK
clk => butterfly_st2[2][0][9].CLK
clk => butterfly_st2[2][0][10].CLK
clk => butterfly_st2[2][0][11].CLK
clk => butterfly_st2[2][0][12].CLK
clk => butterfly_st2[2][0][13].CLK
clk => butterfly_st2[2][0][14].CLK
clk => butterfly_st2[2][0][15].CLK
clk => butterfly_st2[2][0][16].CLK
clk => butterfly_st2[2][0][17].CLK
clk => butterfly_st2[1][1][0].CLK
clk => butterfly_st2[1][1][1].CLK
clk => butterfly_st2[1][1][2].CLK
clk => butterfly_st2[1][1][3].CLK
clk => butterfly_st2[1][1][4].CLK
clk => butterfly_st2[1][1][5].CLK
clk => butterfly_st2[1][1][6].CLK
clk => butterfly_st2[1][1][7].CLK
clk => butterfly_st2[1][1][8].CLK
clk => butterfly_st2[1][1][9].CLK
clk => butterfly_st2[1][1][10].CLK
clk => butterfly_st2[1][1][11].CLK
clk => butterfly_st2[1][1][12].CLK
clk => butterfly_st2[1][1][13].CLK
clk => butterfly_st2[1][1][14].CLK
clk => butterfly_st2[1][1][15].CLK
clk => butterfly_st2[1][1][16].CLK
clk => butterfly_st2[1][1][17].CLK
clk => butterfly_st2[1][0][0].CLK
clk => butterfly_st2[1][0][1].CLK
clk => butterfly_st2[1][0][2].CLK
clk => butterfly_st2[1][0][3].CLK
clk => butterfly_st2[1][0][4].CLK
clk => butterfly_st2[1][0][5].CLK
clk => butterfly_st2[1][0][6].CLK
clk => butterfly_st2[1][0][7].CLK
clk => butterfly_st2[1][0][8].CLK
clk => butterfly_st2[1][0][9].CLK
clk => butterfly_st2[1][0][10].CLK
clk => butterfly_st2[1][0][11].CLK
clk => butterfly_st2[1][0][12].CLK
clk => butterfly_st2[1][0][13].CLK
clk => butterfly_st2[1][0][14].CLK
clk => butterfly_st2[1][0][15].CLK
clk => butterfly_st2[1][0][16].CLK
clk => butterfly_st2[1][0][17].CLK
clk => butterfly_st2[0][1][0].CLK
clk => butterfly_st2[0][1][1].CLK
clk => butterfly_st2[0][1][2].CLK
clk => butterfly_st2[0][1][3].CLK
clk => butterfly_st2[0][1][4].CLK
clk => butterfly_st2[0][1][5].CLK
clk => butterfly_st2[0][1][6].CLK
clk => butterfly_st2[0][1][7].CLK
clk => butterfly_st2[0][1][8].CLK
clk => butterfly_st2[0][1][9].CLK
clk => butterfly_st2[0][1][10].CLK
clk => butterfly_st2[0][1][11].CLK
clk => butterfly_st2[0][1][12].CLK
clk => butterfly_st2[0][1][13].CLK
clk => butterfly_st2[0][1][14].CLK
clk => butterfly_st2[0][1][15].CLK
clk => butterfly_st2[0][1][16].CLK
clk => butterfly_st2[0][1][17].CLK
clk => butterfly_st2[0][0][0].CLK
clk => butterfly_st2[0][0][1].CLK
clk => butterfly_st2[0][0][2].CLK
clk => butterfly_st2[0][0][3].CLK
clk => butterfly_st2[0][0][4].CLK
clk => butterfly_st2[0][0][5].CLK
clk => butterfly_st2[0][0][6].CLK
clk => butterfly_st2[0][0][7].CLK
clk => butterfly_st2[0][0][8].CLK
clk => butterfly_st2[0][0][9].CLK
clk => butterfly_st2[0][0][10].CLK
clk => butterfly_st2[0][0][11].CLK
clk => butterfly_st2[0][0][12].CLK
clk => butterfly_st2[0][0][13].CLK
clk => butterfly_st2[0][0][14].CLK
clk => butterfly_st2[0][0][15].CLK
clk => butterfly_st2[0][0][16].CLK
clk => butterfly_st2[0][0][17].CLK
clk => butterfly_st1[3][1][0].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][1][8].CLK
clk => butterfly_st1[3][1][9].CLK
clk => butterfly_st1[3][1][10].CLK
clk => butterfly_st1[3][1][11].CLK
clk => butterfly_st1[3][1][12].CLK
clk => butterfly_st1[3][1][13].CLK
clk => butterfly_st1[3][1][14].CLK
clk => butterfly_st1[3][1][15].CLK
clk => butterfly_st1[3][1][16].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[3][0][8].CLK
clk => butterfly_st1[3][0][9].CLK
clk => butterfly_st1[3][0][10].CLK
clk => butterfly_st1[3][0][11].CLK
clk => butterfly_st1[3][0][12].CLK
clk => butterfly_st1[3][0][13].CLK
clk => butterfly_st1[3][0][14].CLK
clk => butterfly_st1[3][0][15].CLK
clk => butterfly_st1[3][0][16].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][1][8].CLK
clk => butterfly_st1[2][1][9].CLK
clk => butterfly_st1[2][1][10].CLK
clk => butterfly_st1[2][1][11].CLK
clk => butterfly_st1[2][1][12].CLK
clk => butterfly_st1[2][1][13].CLK
clk => butterfly_st1[2][1][14].CLK
clk => butterfly_st1[2][1][15].CLK
clk => butterfly_st1[2][1][16].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[2][0][8].CLK
clk => butterfly_st1[2][0][9].CLK
clk => butterfly_st1[2][0][10].CLK
clk => butterfly_st1[2][0][11].CLK
clk => butterfly_st1[2][0][12].CLK
clk => butterfly_st1[2][0][13].CLK
clk => butterfly_st1[2][0][14].CLK
clk => butterfly_st1[2][0][15].CLK
clk => butterfly_st1[2][0][16].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][1][8].CLK
clk => butterfly_st1[1][1][9].CLK
clk => butterfly_st1[1][1][10].CLK
clk => butterfly_st1[1][1][11].CLK
clk => butterfly_st1[1][1][12].CLK
clk => butterfly_st1[1][1][13].CLK
clk => butterfly_st1[1][1][14].CLK
clk => butterfly_st1[1][1][15].CLK
clk => butterfly_st1[1][1][16].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[1][0][8].CLK
clk => butterfly_st1[1][0][9].CLK
clk => butterfly_st1[1][0][10].CLK
clk => butterfly_st1[1][0][11].CLK
clk => butterfly_st1[1][0][12].CLK
clk => butterfly_st1[1][0][13].CLK
clk => butterfly_st1[1][0][14].CLK
clk => butterfly_st1[1][0][15].CLK
clk => butterfly_st1[1][0][16].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][1][8].CLK
clk => butterfly_st1[0][1][9].CLK
clk => butterfly_st1[0][1][10].CLK
clk => butterfly_st1[0][1][11].CLK
clk => butterfly_st1[0][1][12].CLK
clk => butterfly_st1[0][1][13].CLK
clk => butterfly_st1[0][1][14].CLK
clk => butterfly_st1[0][1][15].CLK
clk => butterfly_st1[0][1][16].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][7].CLK
clk => butterfly_st1[0][0][8].CLK
clk => butterfly_st1[0][0][9].CLK
clk => butterfly_st1[0][0][10].CLK
clk => butterfly_st1[0][0][11].CLK
clk => butterfly_st1[0][0][12].CLK
clk => butterfly_st1[0][0][13].CLK
clk => butterfly_st1[0][0][14].CLK
clk => butterfly_st1[0][0][15].CLK
clk => butterfly_st1[0][0][16].CLK
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:0:u1.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:1:u0.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:1:u1.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:2:u0.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:2:u1.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:3:u0.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:3:u1.clk
clk => asj_fft_tdl_bit_fft_130:gen_disc:delay_next_pass.clk
clk => asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.clk
clk => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.clk
clk => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.clk
clk => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.clk
clk => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.clk
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:0:u0.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:0:u1.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:1:u0.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:1:u1.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:2:u0.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:2:u1.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:3:u0.clken
clken => asj_fft_pround_fft_130:gen_full_rnd:gen_rounding_blk:3:u1.clken
clken => asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.data_rdy
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.reset
reset => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.reset
reset => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.reset
reset => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.reset
next_pass => asj_fft_tdl_bit_fft_130:gen_disc:delay_next_pass.data_in
next_pass => asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.next_pass
next_blk => asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.next_blk
blk_done => ~NO_FANOUT~
alt_slb_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.bfp_factor[0]
alt_slb_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.bfp_factor[1]
alt_slb_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.bfp_factor[2]
data_1_real_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[0]
data_1_real_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[1]
data_1_real_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[2]
data_1_real_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[3]
data_1_real_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[4]
data_1_real_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[5]
data_1_real_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[6]
data_1_real_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[7]
data_1_real_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[8]
data_1_real_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[9]
data_1_real_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[10]
data_1_real_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[11]
data_1_real_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[12]
data_1_real_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[13]
data_1_real_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[14]
data_1_real_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_0_in[15]
data_2_real_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[0]
data_2_real_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[1]
data_2_real_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[2]
data_2_real_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[3]
data_2_real_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[4]
data_2_real_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[5]
data_2_real_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[6]
data_2_real_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[7]
data_2_real_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[8]
data_2_real_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[9]
data_2_real_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[10]
data_2_real_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[11]
data_2_real_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[12]
data_2_real_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[13]
data_2_real_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[14]
data_2_real_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_1_in[15]
data_3_real_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[0]
data_3_real_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[1]
data_3_real_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[2]
data_3_real_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[3]
data_3_real_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[4]
data_3_real_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[5]
data_3_real_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[6]
data_3_real_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[7]
data_3_real_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[8]
data_3_real_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[9]
data_3_real_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[10]
data_3_real_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[11]
data_3_real_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[12]
data_3_real_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[13]
data_3_real_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[14]
data_3_real_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_2_in[15]
data_4_real_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[0]
data_4_real_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[1]
data_4_real_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[2]
data_4_real_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[3]
data_4_real_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[4]
data_4_real_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[5]
data_4_real_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[6]
data_4_real_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[7]
data_4_real_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[8]
data_4_real_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[9]
data_4_real_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[10]
data_4_real_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[11]
data_4_real_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[12]
data_4_real_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[13]
data_4_real_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[14]
data_4_real_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.real_bfp_3_in[15]
data_1_imag_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[0]
data_1_imag_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[1]
data_1_imag_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[2]
data_1_imag_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[3]
data_1_imag_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[4]
data_1_imag_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[5]
data_1_imag_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[6]
data_1_imag_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[7]
data_1_imag_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[8]
data_1_imag_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[9]
data_1_imag_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[10]
data_1_imag_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[11]
data_1_imag_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[12]
data_1_imag_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[13]
data_1_imag_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[14]
data_1_imag_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_0_in[15]
data_2_imag_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[0]
data_2_imag_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[1]
data_2_imag_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[2]
data_2_imag_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[3]
data_2_imag_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[4]
data_2_imag_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[5]
data_2_imag_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[6]
data_2_imag_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[7]
data_2_imag_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[8]
data_2_imag_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[9]
data_2_imag_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[10]
data_2_imag_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[11]
data_2_imag_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[12]
data_2_imag_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[13]
data_2_imag_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[14]
data_2_imag_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_1_in[15]
data_3_imag_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[0]
data_3_imag_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[1]
data_3_imag_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[2]
data_3_imag_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[3]
data_3_imag_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[4]
data_3_imag_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[5]
data_3_imag_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[6]
data_3_imag_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[7]
data_3_imag_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[8]
data_3_imag_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[9]
data_3_imag_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[10]
data_3_imag_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[11]
data_3_imag_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[12]
data_3_imag_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[13]
data_3_imag_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[14]
data_3_imag_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_2_in[15]
data_4_imag_i[0] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[0]
data_4_imag_i[1] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[1]
data_4_imag_i[2] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[2]
data_4_imag_i[3] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[3]
data_4_imag_i[4] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[4]
data_4_imag_i[5] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[5]
data_4_imag_i[6] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[6]
data_4_imag_i[7] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[7]
data_4_imag_i[8] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[8]
data_4_imag_i[9] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[9]
data_4_imag_i[10] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[10]
data_4_imag_i[11] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[11]
data_4_imag_i[12] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[12]
data_4_imag_i[13] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[13]
data_4_imag_i[14] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[14]
data_4_imag_i[15] => asj_fft_bfp_i_fft_130:gen_disc:bfp_scale.imag_bfp_3_in[15]
twid_1_real[0] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[0]
twid_1_real[1] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[1]
twid_1_real[2] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[2]
twid_1_real[3] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[3]
twid_1_real[4] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[4]
twid_1_real[5] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[5]
twid_1_real[6] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[6]
twid_1_real[7] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[7]
twid_1_real[8] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[8]
twid_1_real[9] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[9]
twid_1_real[10] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[10]
twid_1_real[11] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[11]
twid_1_real[12] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[12]
twid_1_real[13] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[13]
twid_1_real[14] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[14]
twid_1_real[15] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datac[15]
twid_2_real[0] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[0]
twid_2_real[1] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[1]
twid_2_real[2] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[2]
twid_2_real[3] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[3]
twid_2_real[4] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[4]
twid_2_real[5] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[5]
twid_2_real[6] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[6]
twid_2_real[7] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[7]
twid_2_real[8] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[8]
twid_2_real[9] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[9]
twid_2_real[10] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[10]
twid_2_real[11] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[11]
twid_2_real[12] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[12]
twid_2_real[13] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[13]
twid_2_real[14] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[14]
twid_2_real[15] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datac[15]
twid_3_real[0] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[0]
twid_3_real[1] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[1]
twid_3_real[2] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[2]
twid_3_real[3] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[3]
twid_3_real[4] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[4]
twid_3_real[5] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[5]
twid_3_real[6] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[6]
twid_3_real[7] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[7]
twid_3_real[8] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[8]
twid_3_real[9] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[9]
twid_3_real[10] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[10]
twid_3_real[11] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[11]
twid_3_real[12] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[12]
twid_3_real[13] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[13]
twid_3_real[14] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[14]
twid_3_real[15] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datac[15]
twid_1_imag[0] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[0]
twid_1_imag[1] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[1]
twid_1_imag[2] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[2]
twid_1_imag[3] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[3]
twid_1_imag[4] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[4]
twid_1_imag[5] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[5]
twid_1_imag[6] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[6]
twid_1_imag[7] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[7]
twid_1_imag[8] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[8]
twid_1_imag[9] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[9]
twid_1_imag[10] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[10]
twid_1_imag[11] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[11]
twid_1_imag[12] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[12]
twid_1_imag[13] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[13]
twid_1_imag[14] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[14]
twid_1_imag[15] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.datad[15]
twid_2_imag[0] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[0]
twid_2_imag[1] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[1]
twid_2_imag[2] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[2]
twid_2_imag[3] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[3]
twid_2_imag[4] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[4]
twid_2_imag[5] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[5]
twid_2_imag[6] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[6]
twid_2_imag[7] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[7]
twid_2_imag[8] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[8]
twid_2_imag[9] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[9]
twid_2_imag[10] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[10]
twid_2_imag[11] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[11]
twid_2_imag[12] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[12]
twid_2_imag[13] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[13]
twid_2_imag[14] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[14]
twid_2_imag[15] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.datad[15]
twid_3_imag[0] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[0]
twid_3_imag[1] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[1]
twid_3_imag[2] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[2]
twid_3_imag[3] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[3]
twid_3_imag[4] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[4]
twid_3_imag[5] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[5]
twid_3_imag[6] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[6]
twid_3_imag[7] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[7]
twid_3_imag[8] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[8]
twid_3_imag[9] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[9]
twid_3_imag[10] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[10]
twid_3_imag[11] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[11]
twid_3_imag[12] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[12]
twid_3_imag[13] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[13]
twid_3_imag[14] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[14]
twid_3_imag[15] => asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.datad[15]
data_1_real_o[0] <= reg_no_twiddle[6][0][0].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[1] <= reg_no_twiddle[6][0][1].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[2] <= reg_no_twiddle[6][0][2].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[3] <= reg_no_twiddle[6][0][3].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[4] <= reg_no_twiddle[6][0][4].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[5] <= reg_no_twiddle[6][0][5].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[6] <= reg_no_twiddle[6][0][6].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[7] <= reg_no_twiddle[6][0][7].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[8] <= reg_no_twiddle[6][0][8].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[9] <= reg_no_twiddle[6][0][9].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[10] <= reg_no_twiddle[6][0][10].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[11] <= reg_no_twiddle[6][0][11].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[12] <= reg_no_twiddle[6][0][12].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[13] <= reg_no_twiddle[6][0][13].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[14] <= reg_no_twiddle[6][0][14].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[15] <= reg_no_twiddle[6][0][15].DB_MAX_OUTPUT_PORT_TYPE
data_2_real_o[0] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[0]
data_2_real_o[1] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[1]
data_2_real_o[2] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[2]
data_2_real_o[3] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[3]
data_2_real_o[4] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[4]
data_2_real_o[5] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[5]
data_2_real_o[6] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[6]
data_2_real_o[7] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[7]
data_2_real_o[8] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[8]
data_2_real_o[9] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[9]
data_2_real_o[10] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[10]
data_2_real_o[11] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[11]
data_2_real_o[12] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[12]
data_2_real_o[13] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[13]
data_2_real_o[14] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[14]
data_2_real_o[15] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.imag_out[15]
data_3_real_o[0] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[0]
data_3_real_o[1] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[1]
data_3_real_o[2] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[2]
data_3_real_o[3] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[3]
data_3_real_o[4] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[4]
data_3_real_o[5] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[5]
data_3_real_o[6] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[6]
data_3_real_o[7] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[7]
data_3_real_o[8] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[8]
data_3_real_o[9] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[9]
data_3_real_o[10] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[10]
data_3_real_o[11] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[11]
data_3_real_o[12] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[12]
data_3_real_o[13] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[13]
data_3_real_o[14] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[14]
data_3_real_o[15] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.imag_out[15]
data_4_real_o[0] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[0]
data_4_real_o[1] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[1]
data_4_real_o[2] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[2]
data_4_real_o[3] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[3]
data_4_real_o[4] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[4]
data_4_real_o[5] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[5]
data_4_real_o[6] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[6]
data_4_real_o[7] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[7]
data_4_real_o[8] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[8]
data_4_real_o[9] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[9]
data_4_real_o[10] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[10]
data_4_real_o[11] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[11]
data_4_real_o[12] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[12]
data_4_real_o[13] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[13]
data_4_real_o[14] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[14]
data_4_real_o[15] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.imag_out[15]
data_1_imag_o[0] <= reg_no_twiddle[6][1][0].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[1] <= reg_no_twiddle[6][1][1].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[2] <= reg_no_twiddle[6][1][2].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[3] <= reg_no_twiddle[6][1][3].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[4] <= reg_no_twiddle[6][1][4].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[5] <= reg_no_twiddle[6][1][5].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[6] <= reg_no_twiddle[6][1][6].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[7] <= reg_no_twiddle[6][1][7].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[8] <= reg_no_twiddle[6][1][8].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[9] <= reg_no_twiddle[6][1][9].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[10] <= reg_no_twiddle[6][1][10].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[11] <= reg_no_twiddle[6][1][11].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[12] <= reg_no_twiddle[6][1][12].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[13] <= reg_no_twiddle[6][1][13].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[14] <= reg_no_twiddle[6][1][14].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[15] <= reg_no_twiddle[6][1][15].DB_MAX_OUTPUT_PORT_TYPE
data_2_imag_o[0] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[0]
data_2_imag_o[1] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[1]
data_2_imag_o[2] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[2]
data_2_imag_o[3] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[3]
data_2_imag_o[4] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[4]
data_2_imag_o[5] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[5]
data_2_imag_o[6] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[6]
data_2_imag_o[7] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[7]
data_2_imag_o[8] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[8]
data_2_imag_o[9] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[9]
data_2_imag_o[10] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[10]
data_2_imag_o[11] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[11]
data_2_imag_o[12] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[12]
data_2_imag_o[13] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[13]
data_2_imag_o[14] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[14]
data_2_imag_o[15] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm1.real_out[15]
data_3_imag_o[0] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[0]
data_3_imag_o[1] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[1]
data_3_imag_o[2] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[2]
data_3_imag_o[3] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[3]
data_3_imag_o[4] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[4]
data_3_imag_o[5] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[5]
data_3_imag_o[6] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[6]
data_3_imag_o[7] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[7]
data_3_imag_o[8] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[8]
data_3_imag_o[9] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[9]
data_3_imag_o[10] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[10]
data_3_imag_o[11] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[11]
data_3_imag_o[12] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[12]
data_3_imag_o[13] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[13]
data_3_imag_o[14] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[14]
data_3_imag_o[15] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm2.real_out[15]
data_4_imag_o[0] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[0]
data_4_imag_o[1] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[1]
data_4_imag_o[2] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[2]
data_4_imag_o[3] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[3]
data_4_imag_o[4] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[4]
data_4_imag_o[5] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[5]
data_4_imag_o[6] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[6]
data_4_imag_o[7] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[7]
data_4_imag_o[8] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[8]
data_4_imag_o[9] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[9]
data_4_imag_o[10] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[10]
data_4_imag_o[11] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[11]
data_4_imag_o[12] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[12]
data_4_imag_o[13] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[13]
data_4_imag_o[14] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[14]
data_4_imag_o[15] <= asj_fft_cmult_std_fft_130:gen_da0:gen_std:cm3.real_out[15]
alt_slb_o[0] <= asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.lut_out[0]
alt_slb_o[1] <= asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.lut_out[1]
alt_slb_o[2] <= asj_fft_bfp_o_fft_130:gen_disc:bfp_detect.lut_out[2]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_pround_fft_130:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_tdl_bit_fft_130:\gen_disc:delay_next_pass
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect
global_clock_enable => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_pass.global_clock_enable
global_clock_enable => sdetd.DISABLE.OUTPUTSELECT
global_clock_enable => sdetd.SLBI.OUTPUTSELECT
global_clock_enable => sdetd.GBLK.OUTPUTSELECT
global_clock_enable => sdetd.ENABLE.OUTPUTSELECT
global_clock_enable => sdetd.BLOCK_READY.OUTPUTSELECT
global_clock_enable => sdetd.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_blk.global_clock_enable
global_clock_enable => del_np_cnt[4].ENA
global_clock_enable => del_np_cnt[3].ENA
global_clock_enable => del_np_cnt[2].ENA
global_clock_enable => del_np_cnt[1].ENA
global_clock_enable => del_np_cnt[0].ENA
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
global_clock_enable => gain_lut_blk[3].ENA
global_clock_enable => gain_lut_blk[2].ENA
global_clock_enable => gain_lut_blk[1].ENA
global_clock_enable => gain_lut_blk[0].ENA
global_clock_enable => slb_i[3].ENA
global_clock_enable => slb_i[2].ENA
global_clock_enable => slb_i[1].ENA
global_clock_enable => slb_i[0].ENA
clk => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_pass.clk
clk => slb_i[0].CLK
clk => slb_i[1].CLK
clk => slb_i[2].CLK
clk => slb_i[3].CLK
clk => gain_lut_blk[0].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[3].CLK
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
clk => del_np_cnt[0].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[4].CLK
clk => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_blk.clk
clk => sdetd~1.DATAIN
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_pass.reset
reset => sdetd.IDLE.DATAB
reset => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_blk.reset
next_pass => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => asj_fft_tdl_bit_rst_fft_130:gen_blk_float:gen_b:delay_next_blk.data_in
blk_done => ~NO_FANOUT~
gain_in_1pt[0] => ~NO_FANOUT~
gain_in_1pt[1] => ~NO_FANOUT~
gain_in_1pt[2] => ~NO_FANOUT~
gain_in_1pt[3] => ~NO_FANOUT~
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => ~NO_FANOUT~
real_bfp_0_in[4] => ~NO_FANOUT~
real_bfp_0_in[5] => ~NO_FANOUT~
real_bfp_0_in[6] => ~NO_FANOUT~
real_bfp_0_in[7] => ~NO_FANOUT~
real_bfp_0_in[8] => ~NO_FANOUT~
real_bfp_0_in[9] => ~NO_FANOUT~
real_bfp_0_in[10] => ~NO_FANOUT~
real_bfp_0_in[11] => rail_p_r[0][0].IN0
real_bfp_0_in[11] => rail_n_r[0][0].IN0
real_bfp_0_in[12] => rail_p_r[0][1].IN0
real_bfp_0_in[12] => rail_n_r[0][1].IN0
real_bfp_0_in[13] => rail_p_r[0][2].IN0
real_bfp_0_in[13] => rail_n_r[0][2].IN0
real_bfp_0_in[14] => rail_p_r[0][3].IN0
real_bfp_0_in[14] => rail_n_r[0][3].IN0
real_bfp_0_in[15] => rail_p_r[0][3].IN1
real_bfp_0_in[15] => rail_n_r[0][3].IN1
real_bfp_0_in[15] => rail_p_r[0][2].IN1
real_bfp_0_in[15] => rail_n_r[0][2].IN1
real_bfp_0_in[15] => rail_p_r[0][1].IN1
real_bfp_0_in[15] => rail_n_r[0][1].IN1
real_bfp_0_in[15] => rail_p_r[0][0].IN1
real_bfp_0_in[15] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_1_in[8] => ~NO_FANOUT~
real_bfp_1_in[9] => ~NO_FANOUT~
real_bfp_1_in[10] => ~NO_FANOUT~
real_bfp_1_in[11] => rail_p_r[1][0].IN0
real_bfp_1_in[11] => rail_n_r[1][0].IN0
real_bfp_1_in[12] => rail_p_r[1][1].IN0
real_bfp_1_in[12] => rail_n_r[1][1].IN0
real_bfp_1_in[13] => rail_p_r[1][2].IN0
real_bfp_1_in[13] => rail_n_r[1][2].IN0
real_bfp_1_in[14] => rail_p_r[1][3].IN0
real_bfp_1_in[14] => rail_n_r[1][3].IN0
real_bfp_1_in[15] => rail_p_r[1][3].IN1
real_bfp_1_in[15] => rail_n_r[1][3].IN1
real_bfp_1_in[15] => rail_p_r[1][2].IN1
real_bfp_1_in[15] => rail_n_r[1][2].IN1
real_bfp_1_in[15] => rail_p_r[1][1].IN1
real_bfp_1_in[15] => rail_n_r[1][1].IN1
real_bfp_1_in[15] => rail_p_r[1][0].IN1
real_bfp_1_in[15] => rail_n_r[1][0].IN1
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_2_in[8] => ~NO_FANOUT~
real_bfp_2_in[9] => ~NO_FANOUT~
real_bfp_2_in[10] => ~NO_FANOUT~
real_bfp_2_in[11] => rail_p_r[2][0].IN0
real_bfp_2_in[11] => rail_n_r[2][0].IN0
real_bfp_2_in[12] => rail_p_r[2][1].IN0
real_bfp_2_in[12] => rail_n_r[2][1].IN0
real_bfp_2_in[13] => rail_p_r[2][2].IN0
real_bfp_2_in[13] => rail_n_r[2][2].IN0
real_bfp_2_in[14] => rail_p_r[2][3].IN0
real_bfp_2_in[14] => rail_n_r[2][3].IN0
real_bfp_2_in[15] => rail_p_r[2][3].IN1
real_bfp_2_in[15] => rail_n_r[2][3].IN1
real_bfp_2_in[15] => rail_p_r[2][2].IN1
real_bfp_2_in[15] => rail_n_r[2][2].IN1
real_bfp_2_in[15] => rail_p_r[2][1].IN1
real_bfp_2_in[15] => rail_n_r[2][1].IN1
real_bfp_2_in[15] => rail_p_r[2][0].IN1
real_bfp_2_in[15] => rail_n_r[2][0].IN1
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
real_bfp_3_in[8] => ~NO_FANOUT~
real_bfp_3_in[9] => ~NO_FANOUT~
real_bfp_3_in[10] => ~NO_FANOUT~
real_bfp_3_in[11] => rail_p_r[3][0].IN0
real_bfp_3_in[11] => rail_n_r[3][0].IN0
real_bfp_3_in[12] => rail_p_r[3][1].IN0
real_bfp_3_in[12] => rail_n_r[3][1].IN0
real_bfp_3_in[13] => rail_p_r[3][2].IN0
real_bfp_3_in[13] => rail_n_r[3][2].IN0
real_bfp_3_in[14] => rail_p_r[3][3].IN0
real_bfp_3_in[14] => rail_n_r[3][3].IN0
real_bfp_3_in[15] => rail_p_r[3][3].IN1
real_bfp_3_in[15] => rail_n_r[3][3].IN1
real_bfp_3_in[15] => rail_p_r[3][2].IN1
real_bfp_3_in[15] => rail_n_r[3][2].IN1
real_bfp_3_in[15] => rail_p_r[3][1].IN1
real_bfp_3_in[15] => rail_n_r[3][1].IN1
real_bfp_3_in[15] => rail_p_r[3][0].IN1
real_bfp_3_in[15] => rail_n_r[3][0].IN1
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => ~NO_FANOUT~
imag_bfp_0_in[4] => ~NO_FANOUT~
imag_bfp_0_in[5] => ~NO_FANOUT~
imag_bfp_0_in[6] => ~NO_FANOUT~
imag_bfp_0_in[7] => ~NO_FANOUT~
imag_bfp_0_in[8] => ~NO_FANOUT~
imag_bfp_0_in[9] => ~NO_FANOUT~
imag_bfp_0_in[10] => ~NO_FANOUT~
imag_bfp_0_in[11] => rail_p_i[0][0].IN0
imag_bfp_0_in[11] => rail_n_i[0][0].IN0
imag_bfp_0_in[12] => rail_p_i[0][1].IN0
imag_bfp_0_in[12] => rail_n_i[0][1].IN0
imag_bfp_0_in[13] => rail_p_i[0][2].IN0
imag_bfp_0_in[13] => rail_n_i[0][2].IN0
imag_bfp_0_in[14] => rail_p_i[0][3].IN0
imag_bfp_0_in[14] => rail_n_i[0][3].IN0
imag_bfp_0_in[15] => rail_p_i[0][3].IN1
imag_bfp_0_in[15] => rail_n_i[0][3].IN1
imag_bfp_0_in[15] => rail_p_i[0][2].IN1
imag_bfp_0_in[15] => rail_n_i[0][2].IN1
imag_bfp_0_in[15] => rail_p_i[0][1].IN1
imag_bfp_0_in[15] => rail_n_i[0][1].IN1
imag_bfp_0_in[15] => rail_p_i[0][0].IN1
imag_bfp_0_in[15] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_1_in[8] => ~NO_FANOUT~
imag_bfp_1_in[9] => ~NO_FANOUT~
imag_bfp_1_in[10] => ~NO_FANOUT~
imag_bfp_1_in[11] => rail_p_i[1][0].IN0
imag_bfp_1_in[11] => rail_n_i[1][0].IN0
imag_bfp_1_in[12] => rail_p_i[1][1].IN0
imag_bfp_1_in[12] => rail_n_i[1][1].IN0
imag_bfp_1_in[13] => rail_p_i[1][2].IN0
imag_bfp_1_in[13] => rail_n_i[1][2].IN0
imag_bfp_1_in[14] => rail_p_i[1][3].IN0
imag_bfp_1_in[14] => rail_n_i[1][3].IN0
imag_bfp_1_in[15] => rail_p_i[1][3].IN1
imag_bfp_1_in[15] => rail_n_i[1][3].IN1
imag_bfp_1_in[15] => rail_p_i[1][2].IN1
imag_bfp_1_in[15] => rail_n_i[1][2].IN1
imag_bfp_1_in[15] => rail_p_i[1][1].IN1
imag_bfp_1_in[15] => rail_n_i[1][1].IN1
imag_bfp_1_in[15] => rail_p_i[1][0].IN1
imag_bfp_1_in[15] => rail_n_i[1][0].IN1
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_2_in[8] => ~NO_FANOUT~
imag_bfp_2_in[9] => ~NO_FANOUT~
imag_bfp_2_in[10] => ~NO_FANOUT~
imag_bfp_2_in[11] => rail_p_i[2][0].IN0
imag_bfp_2_in[11] => rail_n_i[2][0].IN0
imag_bfp_2_in[12] => rail_p_i[2][1].IN0
imag_bfp_2_in[12] => rail_n_i[2][1].IN0
imag_bfp_2_in[13] => rail_p_i[2][2].IN0
imag_bfp_2_in[13] => rail_n_i[2][2].IN0
imag_bfp_2_in[14] => rail_p_i[2][3].IN0
imag_bfp_2_in[14] => rail_n_i[2][3].IN0
imag_bfp_2_in[15] => rail_p_i[2][3].IN1
imag_bfp_2_in[15] => rail_n_i[2][3].IN1
imag_bfp_2_in[15] => rail_p_i[2][2].IN1
imag_bfp_2_in[15] => rail_n_i[2][2].IN1
imag_bfp_2_in[15] => rail_p_i[2][1].IN1
imag_bfp_2_in[15] => rail_n_i[2][1].IN1
imag_bfp_2_in[15] => rail_p_i[2][0].IN1
imag_bfp_2_in[15] => rail_n_i[2][0].IN1
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_3_in[8] => ~NO_FANOUT~
imag_bfp_3_in[9] => ~NO_FANOUT~
imag_bfp_3_in[10] => ~NO_FANOUT~
imag_bfp_3_in[11] => rail_p_i[3][0].IN0
imag_bfp_3_in[11] => rail_n_i[3][0].IN0
imag_bfp_3_in[12] => rail_p_i[3][1].IN0
imag_bfp_3_in[12] => rail_n_i[3][1].IN0
imag_bfp_3_in[13] => rail_p_i[3][2].IN0
imag_bfp_3_in[13] => rail_n_i[3][2].IN0
imag_bfp_3_in[14] => rail_p_i[3][3].IN0
imag_bfp_3_in[14] => rail_n_i[3][3].IN0
imag_bfp_3_in[15] => rail_p_i[3][3].IN1
imag_bfp_3_in[15] => rail_n_i[3][3].IN1
imag_bfp_3_in[15] => rail_p_i[3][2].IN1
imag_bfp_3_in[15] => rail_n_i[3][2].IN1
imag_bfp_3_in[15] => rail_p_i[3][1].IN1
imag_bfp_3_in[15] => rail_n_i[3][1].IN1
imag_bfp_3_in[15] => rail_p_i[3][0].IN1
imag_bfp_3_in[15] => rail_n_i[3][0].IN1
lut_out[0] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[1] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[2] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_130:\gen_blk_float:gen_b:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[6].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_bfp_o_fft_130:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst_fft_130:\gen_blk_float:gen_b:delay_next_blk
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_bfp_i_fft_130:\gen_disc:bfp_scale
global_clock_enable => i_array_out[3][0].ENA
global_clock_enable => i_array_out[3][1].ENA
global_clock_enable => i_array_out[3][2].ENA
global_clock_enable => i_array_out[3][3].ENA
global_clock_enable => i_array_out[3][4].ENA
global_clock_enable => i_array_out[3][5].ENA
global_clock_enable => i_array_out[3][6].ENA
global_clock_enable => i_array_out[3][7].ENA
global_clock_enable => i_array_out[3][8].ENA
global_clock_enable => i_array_out[3][9].ENA
global_clock_enable => i_array_out[3][10].ENA
global_clock_enable => i_array_out[3][11].ENA
global_clock_enable => i_array_out[3][12].ENA
global_clock_enable => i_array_out[3][13].ENA
global_clock_enable => i_array_out[3][14].ENA
global_clock_enable => i_array_out[3][15].ENA
global_clock_enable => i_array_out[2][0].ENA
global_clock_enable => i_array_out[2][1].ENA
global_clock_enable => i_array_out[2][2].ENA
global_clock_enable => i_array_out[2][3].ENA
global_clock_enable => i_array_out[2][4].ENA
global_clock_enable => i_array_out[2][5].ENA
global_clock_enable => i_array_out[2][6].ENA
global_clock_enable => i_array_out[2][7].ENA
global_clock_enable => i_array_out[2][8].ENA
global_clock_enable => i_array_out[2][9].ENA
global_clock_enable => i_array_out[2][10].ENA
global_clock_enable => i_array_out[2][11].ENA
global_clock_enable => i_array_out[2][12].ENA
global_clock_enable => i_array_out[2][13].ENA
global_clock_enable => i_array_out[2][14].ENA
global_clock_enable => i_array_out[2][15].ENA
global_clock_enable => i_array_out[1][0].ENA
global_clock_enable => i_array_out[1][1].ENA
global_clock_enable => i_array_out[1][2].ENA
global_clock_enable => i_array_out[1][3].ENA
global_clock_enable => i_array_out[1][4].ENA
global_clock_enable => i_array_out[1][5].ENA
global_clock_enable => i_array_out[1][6].ENA
global_clock_enable => i_array_out[1][7].ENA
global_clock_enable => i_array_out[1][8].ENA
global_clock_enable => i_array_out[1][9].ENA
global_clock_enable => i_array_out[1][10].ENA
global_clock_enable => i_array_out[1][11].ENA
global_clock_enable => i_array_out[1][12].ENA
global_clock_enable => i_array_out[1][13].ENA
global_clock_enable => i_array_out[1][14].ENA
global_clock_enable => i_array_out[1][15].ENA
global_clock_enable => i_array_out[0][0].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => i_array_out[0][8].ENA
global_clock_enable => i_array_out[0][9].ENA
global_clock_enable => i_array_out[0][10].ENA
global_clock_enable => i_array_out[0][11].ENA
global_clock_enable => i_array_out[0][12].ENA
global_clock_enable => i_array_out[0][13].ENA
global_clock_enable => i_array_out[0][14].ENA
global_clock_enable => i_array_out[0][15].ENA
global_clock_enable => r_array_out[3][0].ENA
global_clock_enable => r_array_out[3][1].ENA
global_clock_enable => r_array_out[3][2].ENA
global_clock_enable => r_array_out[3][3].ENA
global_clock_enable => r_array_out[3][4].ENA
global_clock_enable => r_array_out[3][5].ENA
global_clock_enable => r_array_out[3][6].ENA
global_clock_enable => r_array_out[3][7].ENA
global_clock_enable => r_array_out[3][8].ENA
global_clock_enable => r_array_out[3][9].ENA
global_clock_enable => r_array_out[3][10].ENA
global_clock_enable => r_array_out[3][11].ENA
global_clock_enable => r_array_out[3][12].ENA
global_clock_enable => r_array_out[3][13].ENA
global_clock_enable => r_array_out[3][14].ENA
global_clock_enable => r_array_out[3][15].ENA
global_clock_enable => r_array_out[2][0].ENA
global_clock_enable => r_array_out[2][1].ENA
global_clock_enable => r_array_out[2][2].ENA
global_clock_enable => r_array_out[2][3].ENA
global_clock_enable => r_array_out[2][4].ENA
global_clock_enable => r_array_out[2][5].ENA
global_clock_enable => r_array_out[2][6].ENA
global_clock_enable => r_array_out[2][7].ENA
global_clock_enable => r_array_out[2][8].ENA
global_clock_enable => r_array_out[2][9].ENA
global_clock_enable => r_array_out[2][10].ENA
global_clock_enable => r_array_out[2][11].ENA
global_clock_enable => r_array_out[2][12].ENA
global_clock_enable => r_array_out[2][13].ENA
global_clock_enable => r_array_out[2][14].ENA
global_clock_enable => r_array_out[2][15].ENA
global_clock_enable => r_array_out[1][0].ENA
global_clock_enable => r_array_out[1][1].ENA
global_clock_enable => r_array_out[1][2].ENA
global_clock_enable => r_array_out[1][3].ENA
global_clock_enable => r_array_out[1][4].ENA
global_clock_enable => r_array_out[1][5].ENA
global_clock_enable => r_array_out[1][6].ENA
global_clock_enable => r_array_out[1][7].ENA
global_clock_enable => r_array_out[1][8].ENA
global_clock_enable => r_array_out[1][9].ENA
global_clock_enable => r_array_out[1][10].ENA
global_clock_enable => r_array_out[1][11].ENA
global_clock_enable => r_array_out[1][12].ENA
global_clock_enable => r_array_out[1][13].ENA
global_clock_enable => r_array_out[1][14].ENA
global_clock_enable => r_array_out[1][15].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][7].ENA
global_clock_enable => r_array_out[0][8].ENA
global_clock_enable => r_array_out[0][9].ENA
global_clock_enable => r_array_out[0][10].ENA
global_clock_enable => r_array_out[0][11].ENA
global_clock_enable => r_array_out[0][12].ENA
global_clock_enable => r_array_out[0][13].ENA
global_clock_enable => r_array_out[0][14].ENA
global_clock_enable => r_array_out[0][15].ENA
clk => i_array_out[3][0].CLK
clk => i_array_out[3][1].CLK
clk => i_array_out[3][2].CLK
clk => i_array_out[3][3].CLK
clk => i_array_out[3][4].CLK
clk => i_array_out[3][5].CLK
clk => i_array_out[3][6].CLK
clk => i_array_out[3][7].CLK
clk => i_array_out[3][8].CLK
clk => i_array_out[3][9].CLK
clk => i_array_out[3][10].CLK
clk => i_array_out[3][11].CLK
clk => i_array_out[3][12].CLK
clk => i_array_out[3][13].CLK
clk => i_array_out[3][14].CLK
clk => i_array_out[3][15].CLK
clk => i_array_out[2][0].CLK
clk => i_array_out[2][1].CLK
clk => i_array_out[2][2].CLK
clk => i_array_out[2][3].CLK
clk => i_array_out[2][4].CLK
clk => i_array_out[2][5].CLK
clk => i_array_out[2][6].CLK
clk => i_array_out[2][7].CLK
clk => i_array_out[2][8].CLK
clk => i_array_out[2][9].CLK
clk => i_array_out[2][10].CLK
clk => i_array_out[2][11].CLK
clk => i_array_out[2][12].CLK
clk => i_array_out[2][13].CLK
clk => i_array_out[2][14].CLK
clk => i_array_out[2][15].CLK
clk => i_array_out[1][0].CLK
clk => i_array_out[1][1].CLK
clk => i_array_out[1][2].CLK
clk => i_array_out[1][3].CLK
clk => i_array_out[1][4].CLK
clk => i_array_out[1][5].CLK
clk => i_array_out[1][6].CLK
clk => i_array_out[1][7].CLK
clk => i_array_out[1][8].CLK
clk => i_array_out[1][9].CLK
clk => i_array_out[1][10].CLK
clk => i_array_out[1][11].CLK
clk => i_array_out[1][12].CLK
clk => i_array_out[1][13].CLK
clk => i_array_out[1][14].CLK
clk => i_array_out[1][15].CLK
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => i_array_out[0][8].CLK
clk => i_array_out[0][9].CLK
clk => i_array_out[0][10].CLK
clk => i_array_out[0][11].CLK
clk => i_array_out[0][12].CLK
clk => i_array_out[0][13].CLK
clk => i_array_out[0][14].CLK
clk => i_array_out[0][15].CLK
clk => r_array_out[3][0].CLK
clk => r_array_out[3][1].CLK
clk => r_array_out[3][2].CLK
clk => r_array_out[3][3].CLK
clk => r_array_out[3][4].CLK
clk => r_array_out[3][5].CLK
clk => r_array_out[3][6].CLK
clk => r_array_out[3][7].CLK
clk => r_array_out[3][8].CLK
clk => r_array_out[3][9].CLK
clk => r_array_out[3][10].CLK
clk => r_array_out[3][11].CLK
clk => r_array_out[3][12].CLK
clk => r_array_out[3][13].CLK
clk => r_array_out[3][14].CLK
clk => r_array_out[3][15].CLK
clk => r_array_out[2][0].CLK
clk => r_array_out[2][1].CLK
clk => r_array_out[2][2].CLK
clk => r_array_out[2][3].CLK
clk => r_array_out[2][4].CLK
clk => r_array_out[2][5].CLK
clk => r_array_out[2][6].CLK
clk => r_array_out[2][7].CLK
clk => r_array_out[2][8].CLK
clk => r_array_out[2][9].CLK
clk => r_array_out[2][10].CLK
clk => r_array_out[2][11].CLK
clk => r_array_out[2][12].CLK
clk => r_array_out[2][13].CLK
clk => r_array_out[2][14].CLK
clk => r_array_out[2][15].CLK
clk => r_array_out[1][0].CLK
clk => r_array_out[1][1].CLK
clk => r_array_out[1][2].CLK
clk => r_array_out[1][3].CLK
clk => r_array_out[1][4].CLK
clk => r_array_out[1][5].CLK
clk => r_array_out[1][6].CLK
clk => r_array_out[1][7].CLK
clk => r_array_out[1][8].CLK
clk => r_array_out[1][9].CLK
clk => r_array_out[1][10].CLK
clk => r_array_out[1][11].CLK
clk => r_array_out[1][12].CLK
clk => r_array_out[1][13].CLK
clk => r_array_out[1][14].CLK
clk => r_array_out[1][15].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
clk => r_array_out[0][8].CLK
clk => r_array_out[0][9].CLK
clk => r_array_out[0][10].CLK
clk => r_array_out[0][11].CLK
clk => r_array_out[0][12].CLK
clk => r_array_out[0][13].CLK
clk => r_array_out[0][14].CLK
clk => r_array_out[0][15].CLK
real_bfp_0_in[0] => Mux11.IN10
real_bfp_0_in[0] => Mux12.IN10
real_bfp_0_in[0] => Mux13.IN10
real_bfp_0_in[0] => Mux14.IN10
real_bfp_0_in[0] => Mux15.IN10
real_bfp_0_in[1] => Mux10.IN10
real_bfp_0_in[1] => Mux11.IN9
real_bfp_0_in[1] => Mux12.IN9
real_bfp_0_in[1] => Mux13.IN9
real_bfp_0_in[1] => Mux14.IN9
real_bfp_0_in[2] => Mux9.IN10
real_bfp_0_in[2] => Mux10.IN9
real_bfp_0_in[2] => Mux11.IN8
real_bfp_0_in[2] => Mux12.IN8
real_bfp_0_in[2] => Mux13.IN8
real_bfp_0_in[3] => Mux8.IN10
real_bfp_0_in[3] => Mux9.IN9
real_bfp_0_in[3] => Mux10.IN8
real_bfp_0_in[3] => Mux11.IN7
real_bfp_0_in[3] => Mux12.IN7
real_bfp_0_in[4] => Mux7.IN10
real_bfp_0_in[4] => Mux8.IN9
real_bfp_0_in[4] => Mux9.IN8
real_bfp_0_in[4] => Mux10.IN7
real_bfp_0_in[4] => Mux11.IN6
real_bfp_0_in[5] => Mux6.IN10
real_bfp_0_in[5] => Mux7.IN9
real_bfp_0_in[5] => Mux8.IN8
real_bfp_0_in[5] => Mux9.IN7
real_bfp_0_in[5] => Mux10.IN6
real_bfp_0_in[6] => Mux5.IN10
real_bfp_0_in[6] => Mux6.IN9
real_bfp_0_in[6] => Mux7.IN8
real_bfp_0_in[6] => Mux8.IN7
real_bfp_0_in[6] => Mux9.IN6
real_bfp_0_in[7] => Mux4.IN10
real_bfp_0_in[7] => Mux5.IN9
real_bfp_0_in[7] => Mux6.IN8
real_bfp_0_in[7] => Mux7.IN7
real_bfp_0_in[7] => Mux8.IN6
real_bfp_0_in[8] => Mux3.IN10
real_bfp_0_in[8] => Mux4.IN9
real_bfp_0_in[8] => Mux5.IN8
real_bfp_0_in[8] => Mux6.IN7
real_bfp_0_in[8] => Mux7.IN6
real_bfp_0_in[9] => Mux2.IN10
real_bfp_0_in[9] => Mux3.IN9
real_bfp_0_in[9] => Mux4.IN8
real_bfp_0_in[9] => Mux5.IN7
real_bfp_0_in[9] => Mux6.IN6
real_bfp_0_in[10] => Mux1.IN10
real_bfp_0_in[10] => Mux2.IN9
real_bfp_0_in[10] => Mux3.IN8
real_bfp_0_in[10] => Mux4.IN7
real_bfp_0_in[10] => Mux5.IN6
real_bfp_0_in[11] => Mux0.IN10
real_bfp_0_in[11] => Mux1.IN9
real_bfp_0_in[11] => Mux2.IN8
real_bfp_0_in[11] => Mux3.IN7
real_bfp_0_in[11] => Mux4.IN6
real_bfp_0_in[12] => Mux0.IN9
real_bfp_0_in[12] => Mux1.IN8
real_bfp_0_in[12] => Mux2.IN7
real_bfp_0_in[12] => Mux3.IN6
real_bfp_0_in[13] => Mux0.IN8
real_bfp_0_in[13] => Mux1.IN7
real_bfp_0_in[13] => Mux2.IN6
real_bfp_0_in[14] => Mux0.IN7
real_bfp_0_in[14] => Mux1.IN6
real_bfp_0_in[15] => Mux0.IN6
real_bfp_1_in[0] => Mux27.IN10
real_bfp_1_in[0] => Mux28.IN10
real_bfp_1_in[0] => Mux29.IN10
real_bfp_1_in[0] => Mux30.IN10
real_bfp_1_in[0] => Mux31.IN10
real_bfp_1_in[1] => Mux26.IN10
real_bfp_1_in[1] => Mux27.IN9
real_bfp_1_in[1] => Mux28.IN9
real_bfp_1_in[1] => Mux29.IN9
real_bfp_1_in[1] => Mux30.IN9
real_bfp_1_in[2] => Mux25.IN10
real_bfp_1_in[2] => Mux26.IN9
real_bfp_1_in[2] => Mux27.IN8
real_bfp_1_in[2] => Mux28.IN8
real_bfp_1_in[2] => Mux29.IN8
real_bfp_1_in[3] => Mux24.IN10
real_bfp_1_in[3] => Mux25.IN9
real_bfp_1_in[3] => Mux26.IN8
real_bfp_1_in[3] => Mux27.IN7
real_bfp_1_in[3] => Mux28.IN7
real_bfp_1_in[4] => Mux23.IN10
real_bfp_1_in[4] => Mux24.IN9
real_bfp_1_in[4] => Mux25.IN8
real_bfp_1_in[4] => Mux26.IN7
real_bfp_1_in[4] => Mux27.IN6
real_bfp_1_in[5] => Mux22.IN10
real_bfp_1_in[5] => Mux23.IN9
real_bfp_1_in[5] => Mux24.IN8
real_bfp_1_in[5] => Mux25.IN7
real_bfp_1_in[5] => Mux26.IN6
real_bfp_1_in[6] => Mux21.IN10
real_bfp_1_in[6] => Mux22.IN9
real_bfp_1_in[6] => Mux23.IN8
real_bfp_1_in[6] => Mux24.IN7
real_bfp_1_in[6] => Mux25.IN6
real_bfp_1_in[7] => Mux20.IN10
real_bfp_1_in[7] => Mux21.IN9
real_bfp_1_in[7] => Mux22.IN8
real_bfp_1_in[7] => Mux23.IN7
real_bfp_1_in[7] => Mux24.IN6
real_bfp_1_in[8] => Mux19.IN10
real_bfp_1_in[8] => Mux20.IN9
real_bfp_1_in[8] => Mux21.IN8
real_bfp_1_in[8] => Mux22.IN7
real_bfp_1_in[8] => Mux23.IN6
real_bfp_1_in[9] => Mux18.IN10
real_bfp_1_in[9] => Mux19.IN9
real_bfp_1_in[9] => Mux20.IN8
real_bfp_1_in[9] => Mux21.IN7
real_bfp_1_in[9] => Mux22.IN6
real_bfp_1_in[10] => Mux17.IN10
real_bfp_1_in[10] => Mux18.IN9
real_bfp_1_in[10] => Mux19.IN8
real_bfp_1_in[10] => Mux20.IN7
real_bfp_1_in[10] => Mux21.IN6
real_bfp_1_in[11] => Mux16.IN10
real_bfp_1_in[11] => Mux17.IN9
real_bfp_1_in[11] => Mux18.IN8
real_bfp_1_in[11] => Mux19.IN7
real_bfp_1_in[11] => Mux20.IN6
real_bfp_1_in[12] => Mux16.IN9
real_bfp_1_in[12] => Mux17.IN8
real_bfp_1_in[12] => Mux18.IN7
real_bfp_1_in[12] => Mux19.IN6
real_bfp_1_in[13] => Mux16.IN8
real_bfp_1_in[13] => Mux17.IN7
real_bfp_1_in[13] => Mux18.IN6
real_bfp_1_in[14] => Mux16.IN7
real_bfp_1_in[14] => Mux17.IN6
real_bfp_1_in[15] => Mux16.IN6
real_bfp_2_in[0] => Mux43.IN10
real_bfp_2_in[0] => Mux44.IN10
real_bfp_2_in[0] => Mux45.IN10
real_bfp_2_in[0] => Mux46.IN10
real_bfp_2_in[0] => Mux47.IN10
real_bfp_2_in[1] => Mux42.IN10
real_bfp_2_in[1] => Mux43.IN9
real_bfp_2_in[1] => Mux44.IN9
real_bfp_2_in[1] => Mux45.IN9
real_bfp_2_in[1] => Mux46.IN9
real_bfp_2_in[2] => Mux41.IN10
real_bfp_2_in[2] => Mux42.IN9
real_bfp_2_in[2] => Mux43.IN8
real_bfp_2_in[2] => Mux44.IN8
real_bfp_2_in[2] => Mux45.IN8
real_bfp_2_in[3] => Mux40.IN10
real_bfp_2_in[3] => Mux41.IN9
real_bfp_2_in[3] => Mux42.IN8
real_bfp_2_in[3] => Mux43.IN7
real_bfp_2_in[3] => Mux44.IN7
real_bfp_2_in[4] => Mux39.IN10
real_bfp_2_in[4] => Mux40.IN9
real_bfp_2_in[4] => Mux41.IN8
real_bfp_2_in[4] => Mux42.IN7
real_bfp_2_in[4] => Mux43.IN6
real_bfp_2_in[5] => Mux38.IN10
real_bfp_2_in[5] => Mux39.IN9
real_bfp_2_in[5] => Mux40.IN8
real_bfp_2_in[5] => Mux41.IN7
real_bfp_2_in[5] => Mux42.IN6
real_bfp_2_in[6] => Mux37.IN10
real_bfp_2_in[6] => Mux38.IN9
real_bfp_2_in[6] => Mux39.IN8
real_bfp_2_in[6] => Mux40.IN7
real_bfp_2_in[6] => Mux41.IN6
real_bfp_2_in[7] => Mux36.IN10
real_bfp_2_in[7] => Mux37.IN9
real_bfp_2_in[7] => Mux38.IN8
real_bfp_2_in[7] => Mux39.IN7
real_bfp_2_in[7] => Mux40.IN6
real_bfp_2_in[8] => Mux35.IN10
real_bfp_2_in[8] => Mux36.IN9
real_bfp_2_in[8] => Mux37.IN8
real_bfp_2_in[8] => Mux38.IN7
real_bfp_2_in[8] => Mux39.IN6
real_bfp_2_in[9] => Mux34.IN10
real_bfp_2_in[9] => Mux35.IN9
real_bfp_2_in[9] => Mux36.IN8
real_bfp_2_in[9] => Mux37.IN7
real_bfp_2_in[9] => Mux38.IN6
real_bfp_2_in[10] => Mux33.IN10
real_bfp_2_in[10] => Mux34.IN9
real_bfp_2_in[10] => Mux35.IN8
real_bfp_2_in[10] => Mux36.IN7
real_bfp_2_in[10] => Mux37.IN6
real_bfp_2_in[11] => Mux32.IN10
real_bfp_2_in[11] => Mux33.IN9
real_bfp_2_in[11] => Mux34.IN8
real_bfp_2_in[11] => Mux35.IN7
real_bfp_2_in[11] => Mux36.IN6
real_bfp_2_in[12] => Mux32.IN9
real_bfp_2_in[12] => Mux33.IN8
real_bfp_2_in[12] => Mux34.IN7
real_bfp_2_in[12] => Mux35.IN6
real_bfp_2_in[13] => Mux32.IN8
real_bfp_2_in[13] => Mux33.IN7
real_bfp_2_in[13] => Mux34.IN6
real_bfp_2_in[14] => Mux32.IN7
real_bfp_2_in[14] => Mux33.IN6
real_bfp_2_in[15] => Mux32.IN6
real_bfp_3_in[0] => Mux59.IN10
real_bfp_3_in[0] => Mux60.IN10
real_bfp_3_in[0] => Mux61.IN10
real_bfp_3_in[0] => Mux62.IN10
real_bfp_3_in[0] => Mux63.IN10
real_bfp_3_in[1] => Mux58.IN10
real_bfp_3_in[1] => Mux59.IN9
real_bfp_3_in[1] => Mux60.IN9
real_bfp_3_in[1] => Mux61.IN9
real_bfp_3_in[1] => Mux62.IN9
real_bfp_3_in[2] => Mux57.IN10
real_bfp_3_in[2] => Mux58.IN9
real_bfp_3_in[2] => Mux59.IN8
real_bfp_3_in[2] => Mux60.IN8
real_bfp_3_in[2] => Mux61.IN8
real_bfp_3_in[3] => Mux56.IN10
real_bfp_3_in[3] => Mux57.IN9
real_bfp_3_in[3] => Mux58.IN8
real_bfp_3_in[3] => Mux59.IN7
real_bfp_3_in[3] => Mux60.IN7
real_bfp_3_in[4] => Mux55.IN10
real_bfp_3_in[4] => Mux56.IN9
real_bfp_3_in[4] => Mux57.IN8
real_bfp_3_in[4] => Mux58.IN7
real_bfp_3_in[4] => Mux59.IN6
real_bfp_3_in[5] => Mux54.IN10
real_bfp_3_in[5] => Mux55.IN9
real_bfp_3_in[5] => Mux56.IN8
real_bfp_3_in[5] => Mux57.IN7
real_bfp_3_in[5] => Mux58.IN6
real_bfp_3_in[6] => Mux53.IN10
real_bfp_3_in[6] => Mux54.IN9
real_bfp_3_in[6] => Mux55.IN8
real_bfp_3_in[6] => Mux56.IN7
real_bfp_3_in[6] => Mux57.IN6
real_bfp_3_in[7] => Mux52.IN10
real_bfp_3_in[7] => Mux53.IN9
real_bfp_3_in[7] => Mux54.IN8
real_bfp_3_in[7] => Mux55.IN7
real_bfp_3_in[7] => Mux56.IN6
real_bfp_3_in[8] => Mux51.IN10
real_bfp_3_in[8] => Mux52.IN9
real_bfp_3_in[8] => Mux53.IN8
real_bfp_3_in[8] => Mux54.IN7
real_bfp_3_in[8] => Mux55.IN6
real_bfp_3_in[9] => Mux50.IN10
real_bfp_3_in[9] => Mux51.IN9
real_bfp_3_in[9] => Mux52.IN8
real_bfp_3_in[9] => Mux53.IN7
real_bfp_3_in[9] => Mux54.IN6
real_bfp_3_in[10] => Mux49.IN10
real_bfp_3_in[10] => Mux50.IN9
real_bfp_3_in[10] => Mux51.IN8
real_bfp_3_in[10] => Mux52.IN7
real_bfp_3_in[10] => Mux53.IN6
real_bfp_3_in[11] => Mux48.IN10
real_bfp_3_in[11] => Mux49.IN9
real_bfp_3_in[11] => Mux50.IN8
real_bfp_3_in[11] => Mux51.IN7
real_bfp_3_in[11] => Mux52.IN6
real_bfp_3_in[12] => Mux48.IN9
real_bfp_3_in[12] => Mux49.IN8
real_bfp_3_in[12] => Mux50.IN7
real_bfp_3_in[12] => Mux51.IN6
real_bfp_3_in[13] => Mux48.IN8
real_bfp_3_in[13] => Mux49.IN7
real_bfp_3_in[13] => Mux50.IN6
real_bfp_3_in[14] => Mux48.IN7
real_bfp_3_in[14] => Mux49.IN6
real_bfp_3_in[15] => Mux48.IN6
imag_bfp_0_in[0] => Mux75.IN10
imag_bfp_0_in[0] => Mux76.IN10
imag_bfp_0_in[0] => Mux77.IN10
imag_bfp_0_in[0] => Mux78.IN10
imag_bfp_0_in[0] => Mux79.IN10
imag_bfp_0_in[1] => Mux74.IN10
imag_bfp_0_in[1] => Mux75.IN9
imag_bfp_0_in[1] => Mux76.IN9
imag_bfp_0_in[1] => Mux77.IN9
imag_bfp_0_in[1] => Mux78.IN9
imag_bfp_0_in[2] => Mux73.IN10
imag_bfp_0_in[2] => Mux74.IN9
imag_bfp_0_in[2] => Mux75.IN8
imag_bfp_0_in[2] => Mux76.IN8
imag_bfp_0_in[2] => Mux77.IN8
imag_bfp_0_in[3] => Mux72.IN10
imag_bfp_0_in[3] => Mux73.IN9
imag_bfp_0_in[3] => Mux74.IN8
imag_bfp_0_in[3] => Mux75.IN7
imag_bfp_0_in[3] => Mux76.IN7
imag_bfp_0_in[4] => Mux71.IN10
imag_bfp_0_in[4] => Mux72.IN9
imag_bfp_0_in[4] => Mux73.IN8
imag_bfp_0_in[4] => Mux74.IN7
imag_bfp_0_in[4] => Mux75.IN6
imag_bfp_0_in[5] => Mux70.IN10
imag_bfp_0_in[5] => Mux71.IN9
imag_bfp_0_in[5] => Mux72.IN8
imag_bfp_0_in[5] => Mux73.IN7
imag_bfp_0_in[5] => Mux74.IN6
imag_bfp_0_in[6] => Mux69.IN10
imag_bfp_0_in[6] => Mux70.IN9
imag_bfp_0_in[6] => Mux71.IN8
imag_bfp_0_in[6] => Mux72.IN7
imag_bfp_0_in[6] => Mux73.IN6
imag_bfp_0_in[7] => Mux68.IN10
imag_bfp_0_in[7] => Mux69.IN9
imag_bfp_0_in[7] => Mux70.IN8
imag_bfp_0_in[7] => Mux71.IN7
imag_bfp_0_in[7] => Mux72.IN6
imag_bfp_0_in[8] => Mux67.IN10
imag_bfp_0_in[8] => Mux68.IN9
imag_bfp_0_in[8] => Mux69.IN8
imag_bfp_0_in[8] => Mux70.IN7
imag_bfp_0_in[8] => Mux71.IN6
imag_bfp_0_in[9] => Mux66.IN10
imag_bfp_0_in[9] => Mux67.IN9
imag_bfp_0_in[9] => Mux68.IN8
imag_bfp_0_in[9] => Mux69.IN7
imag_bfp_0_in[9] => Mux70.IN6
imag_bfp_0_in[10] => Mux65.IN10
imag_bfp_0_in[10] => Mux66.IN9
imag_bfp_0_in[10] => Mux67.IN8
imag_bfp_0_in[10] => Mux68.IN7
imag_bfp_0_in[10] => Mux69.IN6
imag_bfp_0_in[11] => Mux64.IN10
imag_bfp_0_in[11] => Mux65.IN9
imag_bfp_0_in[11] => Mux66.IN8
imag_bfp_0_in[11] => Mux67.IN7
imag_bfp_0_in[11] => Mux68.IN6
imag_bfp_0_in[12] => Mux64.IN9
imag_bfp_0_in[12] => Mux65.IN8
imag_bfp_0_in[12] => Mux66.IN7
imag_bfp_0_in[12] => Mux67.IN6
imag_bfp_0_in[13] => Mux64.IN8
imag_bfp_0_in[13] => Mux65.IN7
imag_bfp_0_in[13] => Mux66.IN6
imag_bfp_0_in[14] => Mux64.IN7
imag_bfp_0_in[14] => Mux65.IN6
imag_bfp_0_in[15] => Mux64.IN6
imag_bfp_1_in[0] => Mux91.IN10
imag_bfp_1_in[0] => Mux92.IN10
imag_bfp_1_in[0] => Mux93.IN10
imag_bfp_1_in[0] => Mux94.IN10
imag_bfp_1_in[0] => Mux95.IN10
imag_bfp_1_in[1] => Mux90.IN10
imag_bfp_1_in[1] => Mux91.IN9
imag_bfp_1_in[1] => Mux92.IN9
imag_bfp_1_in[1] => Mux93.IN9
imag_bfp_1_in[1] => Mux94.IN9
imag_bfp_1_in[2] => Mux89.IN10
imag_bfp_1_in[2] => Mux90.IN9
imag_bfp_1_in[2] => Mux91.IN8
imag_bfp_1_in[2] => Mux92.IN8
imag_bfp_1_in[2] => Mux93.IN8
imag_bfp_1_in[3] => Mux88.IN10
imag_bfp_1_in[3] => Mux89.IN9
imag_bfp_1_in[3] => Mux90.IN8
imag_bfp_1_in[3] => Mux91.IN7
imag_bfp_1_in[3] => Mux92.IN7
imag_bfp_1_in[4] => Mux87.IN10
imag_bfp_1_in[4] => Mux88.IN9
imag_bfp_1_in[4] => Mux89.IN8
imag_bfp_1_in[4] => Mux90.IN7
imag_bfp_1_in[4] => Mux91.IN6
imag_bfp_1_in[5] => Mux86.IN10
imag_bfp_1_in[5] => Mux87.IN9
imag_bfp_1_in[5] => Mux88.IN8
imag_bfp_1_in[5] => Mux89.IN7
imag_bfp_1_in[5] => Mux90.IN6
imag_bfp_1_in[6] => Mux85.IN10
imag_bfp_1_in[6] => Mux86.IN9
imag_bfp_1_in[6] => Mux87.IN8
imag_bfp_1_in[6] => Mux88.IN7
imag_bfp_1_in[6] => Mux89.IN6
imag_bfp_1_in[7] => Mux84.IN10
imag_bfp_1_in[7] => Mux85.IN9
imag_bfp_1_in[7] => Mux86.IN8
imag_bfp_1_in[7] => Mux87.IN7
imag_bfp_1_in[7] => Mux88.IN6
imag_bfp_1_in[8] => Mux83.IN10
imag_bfp_1_in[8] => Mux84.IN9
imag_bfp_1_in[8] => Mux85.IN8
imag_bfp_1_in[8] => Mux86.IN7
imag_bfp_1_in[8] => Mux87.IN6
imag_bfp_1_in[9] => Mux82.IN10
imag_bfp_1_in[9] => Mux83.IN9
imag_bfp_1_in[9] => Mux84.IN8
imag_bfp_1_in[9] => Mux85.IN7
imag_bfp_1_in[9] => Mux86.IN6
imag_bfp_1_in[10] => Mux81.IN10
imag_bfp_1_in[10] => Mux82.IN9
imag_bfp_1_in[10] => Mux83.IN8
imag_bfp_1_in[10] => Mux84.IN7
imag_bfp_1_in[10] => Mux85.IN6
imag_bfp_1_in[11] => Mux80.IN10
imag_bfp_1_in[11] => Mux81.IN9
imag_bfp_1_in[11] => Mux82.IN8
imag_bfp_1_in[11] => Mux83.IN7
imag_bfp_1_in[11] => Mux84.IN6
imag_bfp_1_in[12] => Mux80.IN9
imag_bfp_1_in[12] => Mux81.IN8
imag_bfp_1_in[12] => Mux82.IN7
imag_bfp_1_in[12] => Mux83.IN6
imag_bfp_1_in[13] => Mux80.IN8
imag_bfp_1_in[13] => Mux81.IN7
imag_bfp_1_in[13] => Mux82.IN6
imag_bfp_1_in[14] => Mux80.IN7
imag_bfp_1_in[14] => Mux81.IN6
imag_bfp_1_in[15] => Mux80.IN6
imag_bfp_2_in[0] => Mux107.IN10
imag_bfp_2_in[0] => Mux108.IN10
imag_bfp_2_in[0] => Mux109.IN10
imag_bfp_2_in[0] => Mux110.IN10
imag_bfp_2_in[0] => Mux111.IN10
imag_bfp_2_in[1] => Mux106.IN10
imag_bfp_2_in[1] => Mux107.IN9
imag_bfp_2_in[1] => Mux108.IN9
imag_bfp_2_in[1] => Mux109.IN9
imag_bfp_2_in[1] => Mux110.IN9
imag_bfp_2_in[2] => Mux105.IN10
imag_bfp_2_in[2] => Mux106.IN9
imag_bfp_2_in[2] => Mux107.IN8
imag_bfp_2_in[2] => Mux108.IN8
imag_bfp_2_in[2] => Mux109.IN8
imag_bfp_2_in[3] => Mux104.IN10
imag_bfp_2_in[3] => Mux105.IN9
imag_bfp_2_in[3] => Mux106.IN8
imag_bfp_2_in[3] => Mux107.IN7
imag_bfp_2_in[3] => Mux108.IN7
imag_bfp_2_in[4] => Mux103.IN10
imag_bfp_2_in[4] => Mux104.IN9
imag_bfp_2_in[4] => Mux105.IN8
imag_bfp_2_in[4] => Mux106.IN7
imag_bfp_2_in[4] => Mux107.IN6
imag_bfp_2_in[5] => Mux102.IN10
imag_bfp_2_in[5] => Mux103.IN9
imag_bfp_2_in[5] => Mux104.IN8
imag_bfp_2_in[5] => Mux105.IN7
imag_bfp_2_in[5] => Mux106.IN6
imag_bfp_2_in[6] => Mux101.IN10
imag_bfp_2_in[6] => Mux102.IN9
imag_bfp_2_in[6] => Mux103.IN8
imag_bfp_2_in[6] => Mux104.IN7
imag_bfp_2_in[6] => Mux105.IN6
imag_bfp_2_in[7] => Mux100.IN10
imag_bfp_2_in[7] => Mux101.IN9
imag_bfp_2_in[7] => Mux102.IN8
imag_bfp_2_in[7] => Mux103.IN7
imag_bfp_2_in[7] => Mux104.IN6
imag_bfp_2_in[8] => Mux99.IN10
imag_bfp_2_in[8] => Mux100.IN9
imag_bfp_2_in[8] => Mux101.IN8
imag_bfp_2_in[8] => Mux102.IN7
imag_bfp_2_in[8] => Mux103.IN6
imag_bfp_2_in[9] => Mux98.IN10
imag_bfp_2_in[9] => Mux99.IN9
imag_bfp_2_in[9] => Mux100.IN8
imag_bfp_2_in[9] => Mux101.IN7
imag_bfp_2_in[9] => Mux102.IN6
imag_bfp_2_in[10] => Mux97.IN10
imag_bfp_2_in[10] => Mux98.IN9
imag_bfp_2_in[10] => Mux99.IN8
imag_bfp_2_in[10] => Mux100.IN7
imag_bfp_2_in[10] => Mux101.IN6
imag_bfp_2_in[11] => Mux96.IN10
imag_bfp_2_in[11] => Mux97.IN9
imag_bfp_2_in[11] => Mux98.IN8
imag_bfp_2_in[11] => Mux99.IN7
imag_bfp_2_in[11] => Mux100.IN6
imag_bfp_2_in[12] => Mux96.IN9
imag_bfp_2_in[12] => Mux97.IN8
imag_bfp_2_in[12] => Mux98.IN7
imag_bfp_2_in[12] => Mux99.IN6
imag_bfp_2_in[13] => Mux96.IN8
imag_bfp_2_in[13] => Mux97.IN7
imag_bfp_2_in[13] => Mux98.IN6
imag_bfp_2_in[14] => Mux96.IN7
imag_bfp_2_in[14] => Mux97.IN6
imag_bfp_2_in[15] => Mux96.IN6
imag_bfp_3_in[0] => Mux123.IN10
imag_bfp_3_in[0] => Mux124.IN10
imag_bfp_3_in[0] => Mux125.IN10
imag_bfp_3_in[0] => Mux126.IN10
imag_bfp_3_in[0] => Mux127.IN10
imag_bfp_3_in[1] => Mux122.IN10
imag_bfp_3_in[1] => Mux123.IN9
imag_bfp_3_in[1] => Mux124.IN9
imag_bfp_3_in[1] => Mux125.IN9
imag_bfp_3_in[1] => Mux126.IN9
imag_bfp_3_in[2] => Mux121.IN10
imag_bfp_3_in[2] => Mux122.IN9
imag_bfp_3_in[2] => Mux123.IN8
imag_bfp_3_in[2] => Mux124.IN8
imag_bfp_3_in[2] => Mux125.IN8
imag_bfp_3_in[3] => Mux120.IN10
imag_bfp_3_in[3] => Mux121.IN9
imag_bfp_3_in[3] => Mux122.IN8
imag_bfp_3_in[3] => Mux123.IN7
imag_bfp_3_in[3] => Mux124.IN7
imag_bfp_3_in[4] => Mux119.IN10
imag_bfp_3_in[4] => Mux120.IN9
imag_bfp_3_in[4] => Mux121.IN8
imag_bfp_3_in[4] => Mux122.IN7
imag_bfp_3_in[4] => Mux123.IN6
imag_bfp_3_in[5] => Mux118.IN10
imag_bfp_3_in[5] => Mux119.IN9
imag_bfp_3_in[5] => Mux120.IN8
imag_bfp_3_in[5] => Mux121.IN7
imag_bfp_3_in[5] => Mux122.IN6
imag_bfp_3_in[6] => Mux117.IN10
imag_bfp_3_in[6] => Mux118.IN9
imag_bfp_3_in[6] => Mux119.IN8
imag_bfp_3_in[6] => Mux120.IN7
imag_bfp_3_in[6] => Mux121.IN6
imag_bfp_3_in[7] => Mux116.IN10
imag_bfp_3_in[7] => Mux117.IN9
imag_bfp_3_in[7] => Mux118.IN8
imag_bfp_3_in[7] => Mux119.IN7
imag_bfp_3_in[7] => Mux120.IN6
imag_bfp_3_in[8] => Mux115.IN10
imag_bfp_3_in[8] => Mux116.IN9
imag_bfp_3_in[8] => Mux117.IN8
imag_bfp_3_in[8] => Mux118.IN7
imag_bfp_3_in[8] => Mux119.IN6
imag_bfp_3_in[9] => Mux114.IN10
imag_bfp_3_in[9] => Mux115.IN9
imag_bfp_3_in[9] => Mux116.IN8
imag_bfp_3_in[9] => Mux117.IN7
imag_bfp_3_in[9] => Mux118.IN6
imag_bfp_3_in[10] => Mux113.IN10
imag_bfp_3_in[10] => Mux114.IN9
imag_bfp_3_in[10] => Mux115.IN8
imag_bfp_3_in[10] => Mux116.IN7
imag_bfp_3_in[10] => Mux117.IN6
imag_bfp_3_in[11] => Mux112.IN10
imag_bfp_3_in[11] => Mux113.IN9
imag_bfp_3_in[11] => Mux114.IN8
imag_bfp_3_in[11] => Mux115.IN7
imag_bfp_3_in[11] => Mux116.IN6
imag_bfp_3_in[12] => Mux112.IN9
imag_bfp_3_in[12] => Mux113.IN8
imag_bfp_3_in[12] => Mux114.IN7
imag_bfp_3_in[12] => Mux115.IN6
imag_bfp_3_in[13] => Mux112.IN8
imag_bfp_3_in[13] => Mux113.IN7
imag_bfp_3_in[13] => Mux114.IN6
imag_bfp_3_in[14] => Mux112.IN7
imag_bfp_3_in[14] => Mux113.IN6
imag_bfp_3_in[15] => Mux112.IN6
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN5
bfp_factor[0] => Mux5.IN5
bfp_factor[0] => Mux6.IN5
bfp_factor[0] => Mux7.IN5
bfp_factor[0] => Mux8.IN5
bfp_factor[0] => Mux9.IN5
bfp_factor[0] => Mux10.IN5
bfp_factor[0] => Mux11.IN5
bfp_factor[0] => Mux12.IN6
bfp_factor[0] => Mux13.IN7
bfp_factor[0] => Mux14.IN8
bfp_factor[0] => Mux15.IN9
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN5
bfp_factor[0] => Mux21.IN5
bfp_factor[0] => Mux22.IN5
bfp_factor[0] => Mux23.IN5
bfp_factor[0] => Mux24.IN5
bfp_factor[0] => Mux25.IN5
bfp_factor[0] => Mux26.IN5
bfp_factor[0] => Mux27.IN5
bfp_factor[0] => Mux28.IN6
bfp_factor[0] => Mux29.IN7
bfp_factor[0] => Mux30.IN8
bfp_factor[0] => Mux31.IN9
bfp_factor[0] => Mux32.IN5
bfp_factor[0] => Mux33.IN5
bfp_factor[0] => Mux34.IN5
bfp_factor[0] => Mux35.IN5
bfp_factor[0] => Mux36.IN5
bfp_factor[0] => Mux37.IN5
bfp_factor[0] => Mux38.IN5
bfp_factor[0] => Mux39.IN5
bfp_factor[0] => Mux40.IN5
bfp_factor[0] => Mux41.IN5
bfp_factor[0] => Mux42.IN5
bfp_factor[0] => Mux43.IN5
bfp_factor[0] => Mux44.IN6
bfp_factor[0] => Mux45.IN7
bfp_factor[0] => Mux46.IN8
bfp_factor[0] => Mux47.IN9
bfp_factor[0] => Mux48.IN5
bfp_factor[0] => Mux49.IN5
bfp_factor[0] => Mux50.IN5
bfp_factor[0] => Mux51.IN5
bfp_factor[0] => Mux52.IN5
bfp_factor[0] => Mux53.IN5
bfp_factor[0] => Mux54.IN5
bfp_factor[0] => Mux55.IN5
bfp_factor[0] => Mux56.IN5
bfp_factor[0] => Mux57.IN5
bfp_factor[0] => Mux58.IN5
bfp_factor[0] => Mux59.IN5
bfp_factor[0] => Mux60.IN6
bfp_factor[0] => Mux61.IN7
bfp_factor[0] => Mux62.IN8
bfp_factor[0] => Mux63.IN9
bfp_factor[0] => Mux64.IN5
bfp_factor[0] => Mux65.IN5
bfp_factor[0] => Mux66.IN5
bfp_factor[0] => Mux67.IN5
bfp_factor[0] => Mux68.IN5
bfp_factor[0] => Mux69.IN5
bfp_factor[0] => Mux70.IN5
bfp_factor[0] => Mux71.IN5
bfp_factor[0] => Mux72.IN5
bfp_factor[0] => Mux73.IN5
bfp_factor[0] => Mux74.IN5
bfp_factor[0] => Mux75.IN5
bfp_factor[0] => Mux76.IN6
bfp_factor[0] => Mux77.IN7
bfp_factor[0] => Mux78.IN8
bfp_factor[0] => Mux79.IN9
bfp_factor[0] => Mux80.IN5
bfp_factor[0] => Mux81.IN5
bfp_factor[0] => Mux82.IN5
bfp_factor[0] => Mux83.IN5
bfp_factor[0] => Mux84.IN5
bfp_factor[0] => Mux85.IN5
bfp_factor[0] => Mux86.IN5
bfp_factor[0] => Mux87.IN5
bfp_factor[0] => Mux88.IN5
bfp_factor[0] => Mux89.IN5
bfp_factor[0] => Mux90.IN5
bfp_factor[0] => Mux91.IN5
bfp_factor[0] => Mux92.IN6
bfp_factor[0] => Mux93.IN7
bfp_factor[0] => Mux94.IN8
bfp_factor[0] => Mux95.IN9
bfp_factor[0] => Mux96.IN5
bfp_factor[0] => Mux97.IN5
bfp_factor[0] => Mux98.IN5
bfp_factor[0] => Mux99.IN5
bfp_factor[0] => Mux100.IN5
bfp_factor[0] => Mux101.IN5
bfp_factor[0] => Mux102.IN5
bfp_factor[0] => Mux103.IN5
bfp_factor[0] => Mux104.IN5
bfp_factor[0] => Mux105.IN5
bfp_factor[0] => Mux106.IN5
bfp_factor[0] => Mux107.IN5
bfp_factor[0] => Mux108.IN6
bfp_factor[0] => Mux109.IN7
bfp_factor[0] => Mux110.IN8
bfp_factor[0] => Mux111.IN9
bfp_factor[0] => Mux112.IN5
bfp_factor[0] => Mux113.IN5
bfp_factor[0] => Mux114.IN5
bfp_factor[0] => Mux115.IN5
bfp_factor[0] => Mux116.IN5
bfp_factor[0] => Mux117.IN5
bfp_factor[0] => Mux118.IN5
bfp_factor[0] => Mux119.IN5
bfp_factor[0] => Mux120.IN5
bfp_factor[0] => Mux121.IN5
bfp_factor[0] => Mux122.IN5
bfp_factor[0] => Mux123.IN5
bfp_factor[0] => Mux124.IN6
bfp_factor[0] => Mux125.IN7
bfp_factor[0] => Mux126.IN8
bfp_factor[0] => Mux127.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN4
bfp_factor[1] => Mux5.IN4
bfp_factor[1] => Mux6.IN4
bfp_factor[1] => Mux7.IN4
bfp_factor[1] => Mux8.IN4
bfp_factor[1] => Mux9.IN4
bfp_factor[1] => Mux10.IN4
bfp_factor[1] => Mux11.IN4
bfp_factor[1] => Mux12.IN5
bfp_factor[1] => Mux13.IN6
bfp_factor[1] => Mux14.IN7
bfp_factor[1] => Mux15.IN8
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN4
bfp_factor[1] => Mux21.IN4
bfp_factor[1] => Mux22.IN4
bfp_factor[1] => Mux23.IN4
bfp_factor[1] => Mux24.IN4
bfp_factor[1] => Mux25.IN4
bfp_factor[1] => Mux26.IN4
bfp_factor[1] => Mux27.IN4
bfp_factor[1] => Mux28.IN5
bfp_factor[1] => Mux29.IN6
bfp_factor[1] => Mux30.IN7
bfp_factor[1] => Mux31.IN8
bfp_factor[1] => Mux32.IN4
bfp_factor[1] => Mux33.IN4
bfp_factor[1] => Mux34.IN4
bfp_factor[1] => Mux35.IN4
bfp_factor[1] => Mux36.IN4
bfp_factor[1] => Mux37.IN4
bfp_factor[1] => Mux38.IN4
bfp_factor[1] => Mux39.IN4
bfp_factor[1] => Mux40.IN4
bfp_factor[1] => Mux41.IN4
bfp_factor[1] => Mux42.IN4
bfp_factor[1] => Mux43.IN4
bfp_factor[1] => Mux44.IN5
bfp_factor[1] => Mux45.IN6
bfp_factor[1] => Mux46.IN7
bfp_factor[1] => Mux47.IN8
bfp_factor[1] => Mux48.IN4
bfp_factor[1] => Mux49.IN4
bfp_factor[1] => Mux50.IN4
bfp_factor[1] => Mux51.IN4
bfp_factor[1] => Mux52.IN4
bfp_factor[1] => Mux53.IN4
bfp_factor[1] => Mux54.IN4
bfp_factor[1] => Mux55.IN4
bfp_factor[1] => Mux56.IN4
bfp_factor[1] => Mux57.IN4
bfp_factor[1] => Mux58.IN4
bfp_factor[1] => Mux59.IN4
bfp_factor[1] => Mux60.IN5
bfp_factor[1] => Mux61.IN6
bfp_factor[1] => Mux62.IN7
bfp_factor[1] => Mux63.IN8
bfp_factor[1] => Mux64.IN4
bfp_factor[1] => Mux65.IN4
bfp_factor[1] => Mux66.IN4
bfp_factor[1] => Mux67.IN4
bfp_factor[1] => Mux68.IN4
bfp_factor[1] => Mux69.IN4
bfp_factor[1] => Mux70.IN4
bfp_factor[1] => Mux71.IN4
bfp_factor[1] => Mux72.IN4
bfp_factor[1] => Mux73.IN4
bfp_factor[1] => Mux74.IN4
bfp_factor[1] => Mux75.IN4
bfp_factor[1] => Mux76.IN5
bfp_factor[1] => Mux77.IN6
bfp_factor[1] => Mux78.IN7
bfp_factor[1] => Mux79.IN8
bfp_factor[1] => Mux80.IN4
bfp_factor[1] => Mux81.IN4
bfp_factor[1] => Mux82.IN4
bfp_factor[1] => Mux83.IN4
bfp_factor[1] => Mux84.IN4
bfp_factor[1] => Mux85.IN4
bfp_factor[1] => Mux86.IN4
bfp_factor[1] => Mux87.IN4
bfp_factor[1] => Mux88.IN4
bfp_factor[1] => Mux89.IN4
bfp_factor[1] => Mux90.IN4
bfp_factor[1] => Mux91.IN4
bfp_factor[1] => Mux92.IN5
bfp_factor[1] => Mux93.IN6
bfp_factor[1] => Mux94.IN7
bfp_factor[1] => Mux95.IN8
bfp_factor[1] => Mux96.IN4
bfp_factor[1] => Mux97.IN4
bfp_factor[1] => Mux98.IN4
bfp_factor[1] => Mux99.IN4
bfp_factor[1] => Mux100.IN4
bfp_factor[1] => Mux101.IN4
bfp_factor[1] => Mux102.IN4
bfp_factor[1] => Mux103.IN4
bfp_factor[1] => Mux104.IN4
bfp_factor[1] => Mux105.IN4
bfp_factor[1] => Mux106.IN4
bfp_factor[1] => Mux107.IN4
bfp_factor[1] => Mux108.IN5
bfp_factor[1] => Mux109.IN6
bfp_factor[1] => Mux110.IN7
bfp_factor[1] => Mux111.IN8
bfp_factor[1] => Mux112.IN4
bfp_factor[1] => Mux113.IN4
bfp_factor[1] => Mux114.IN4
bfp_factor[1] => Mux115.IN4
bfp_factor[1] => Mux116.IN4
bfp_factor[1] => Mux117.IN4
bfp_factor[1] => Mux118.IN4
bfp_factor[1] => Mux119.IN4
bfp_factor[1] => Mux120.IN4
bfp_factor[1] => Mux121.IN4
bfp_factor[1] => Mux122.IN4
bfp_factor[1] => Mux123.IN4
bfp_factor[1] => Mux124.IN5
bfp_factor[1] => Mux125.IN6
bfp_factor[1] => Mux126.IN7
bfp_factor[1] => Mux127.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN3
bfp_factor[2] => Mux5.IN3
bfp_factor[2] => Mux6.IN3
bfp_factor[2] => Mux7.IN3
bfp_factor[2] => Mux8.IN3
bfp_factor[2] => Mux9.IN3
bfp_factor[2] => Mux10.IN3
bfp_factor[2] => Mux11.IN3
bfp_factor[2] => Mux12.IN4
bfp_factor[2] => Mux13.IN5
bfp_factor[2] => Mux14.IN6
bfp_factor[2] => Mux15.IN7
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN3
bfp_factor[2] => Mux21.IN3
bfp_factor[2] => Mux22.IN3
bfp_factor[2] => Mux23.IN3
bfp_factor[2] => Mux24.IN3
bfp_factor[2] => Mux25.IN3
bfp_factor[2] => Mux26.IN3
bfp_factor[2] => Mux27.IN3
bfp_factor[2] => Mux28.IN4
bfp_factor[2] => Mux29.IN5
bfp_factor[2] => Mux30.IN6
bfp_factor[2] => Mux31.IN7
bfp_factor[2] => Mux32.IN3
bfp_factor[2] => Mux33.IN3
bfp_factor[2] => Mux34.IN3
bfp_factor[2] => Mux35.IN3
bfp_factor[2] => Mux36.IN3
bfp_factor[2] => Mux37.IN3
bfp_factor[2] => Mux38.IN3
bfp_factor[2] => Mux39.IN3
bfp_factor[2] => Mux40.IN3
bfp_factor[2] => Mux41.IN3
bfp_factor[2] => Mux42.IN3
bfp_factor[2] => Mux43.IN3
bfp_factor[2] => Mux44.IN4
bfp_factor[2] => Mux45.IN5
bfp_factor[2] => Mux46.IN6
bfp_factor[2] => Mux47.IN7
bfp_factor[2] => Mux48.IN3
bfp_factor[2] => Mux49.IN3
bfp_factor[2] => Mux50.IN3
bfp_factor[2] => Mux51.IN3
bfp_factor[2] => Mux52.IN3
bfp_factor[2] => Mux53.IN3
bfp_factor[2] => Mux54.IN3
bfp_factor[2] => Mux55.IN3
bfp_factor[2] => Mux56.IN3
bfp_factor[2] => Mux57.IN3
bfp_factor[2] => Mux58.IN3
bfp_factor[2] => Mux59.IN3
bfp_factor[2] => Mux60.IN4
bfp_factor[2] => Mux61.IN5
bfp_factor[2] => Mux62.IN6
bfp_factor[2] => Mux63.IN7
bfp_factor[2] => Mux64.IN3
bfp_factor[2] => Mux65.IN3
bfp_factor[2] => Mux66.IN3
bfp_factor[2] => Mux67.IN3
bfp_factor[2] => Mux68.IN3
bfp_factor[2] => Mux69.IN3
bfp_factor[2] => Mux70.IN3
bfp_factor[2] => Mux71.IN3
bfp_factor[2] => Mux72.IN3
bfp_factor[2] => Mux73.IN3
bfp_factor[2] => Mux74.IN3
bfp_factor[2] => Mux75.IN3
bfp_factor[2] => Mux76.IN4
bfp_factor[2] => Mux77.IN5
bfp_factor[2] => Mux78.IN6
bfp_factor[2] => Mux79.IN7
bfp_factor[2] => Mux80.IN3
bfp_factor[2] => Mux81.IN3
bfp_factor[2] => Mux82.IN3
bfp_factor[2] => Mux83.IN3
bfp_factor[2] => Mux84.IN3
bfp_factor[2] => Mux85.IN3
bfp_factor[2] => Mux86.IN3
bfp_factor[2] => Mux87.IN3
bfp_factor[2] => Mux88.IN3
bfp_factor[2] => Mux89.IN3
bfp_factor[2] => Mux90.IN3
bfp_factor[2] => Mux91.IN3
bfp_factor[2] => Mux92.IN4
bfp_factor[2] => Mux93.IN5
bfp_factor[2] => Mux94.IN6
bfp_factor[2] => Mux95.IN7
bfp_factor[2] => Mux96.IN3
bfp_factor[2] => Mux97.IN3
bfp_factor[2] => Mux98.IN3
bfp_factor[2] => Mux99.IN3
bfp_factor[2] => Mux100.IN3
bfp_factor[2] => Mux101.IN3
bfp_factor[2] => Mux102.IN3
bfp_factor[2] => Mux103.IN3
bfp_factor[2] => Mux104.IN3
bfp_factor[2] => Mux105.IN3
bfp_factor[2] => Mux106.IN3
bfp_factor[2] => Mux107.IN3
bfp_factor[2] => Mux108.IN4
bfp_factor[2] => Mux109.IN5
bfp_factor[2] => Mux110.IN6
bfp_factor[2] => Mux111.IN7
bfp_factor[2] => Mux112.IN3
bfp_factor[2] => Mux113.IN3
bfp_factor[2] => Mux114.IN3
bfp_factor[2] => Mux115.IN3
bfp_factor[2] => Mux116.IN3
bfp_factor[2] => Mux117.IN3
bfp_factor[2] => Mux118.IN3
bfp_factor[2] => Mux119.IN3
bfp_factor[2] => Mux120.IN3
bfp_factor[2] => Mux121.IN3
bfp_factor[2] => Mux122.IN3
bfp_factor[2] => Mux123.IN3
bfp_factor[2] => Mux124.IN4
bfp_factor[2] => Mux125.IN5
bfp_factor[2] => Mux126.IN6
bfp_factor[2] => Mux127.IN7
real_bfp_0_out[0] <= r_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[1] <= r_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[2] <= r_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[3] <= r_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[4] <= r_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[5] <= r_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[6] <= r_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[7] <= r_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[8] <= r_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[9] <= r_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[10] <= r_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[11] <= r_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[12] <= r_array_out[0][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[13] <= r_array_out[0][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[14] <= r_array_out[0][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[15] <= r_array_out[0][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[0] <= r_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[1] <= r_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[2] <= r_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[3] <= r_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[4] <= r_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[5] <= r_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[6] <= r_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[7] <= r_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[8] <= r_array_out[1][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[9] <= r_array_out[1][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[10] <= r_array_out[1][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[11] <= r_array_out[1][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[12] <= r_array_out[1][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[13] <= r_array_out[1][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[14] <= r_array_out[1][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[15] <= r_array_out[1][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[0] <= r_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[1] <= r_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[2] <= r_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[3] <= r_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[4] <= r_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[5] <= r_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[6] <= r_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[7] <= r_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[8] <= r_array_out[2][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[9] <= r_array_out[2][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[10] <= r_array_out[2][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[11] <= r_array_out[2][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[12] <= r_array_out[2][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[13] <= r_array_out[2][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[14] <= r_array_out[2][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[15] <= r_array_out[2][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[0] <= r_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[1] <= r_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[2] <= r_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[3] <= r_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[4] <= r_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[5] <= r_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[6] <= r_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[7] <= r_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[8] <= r_array_out[3][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[9] <= r_array_out[3][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[10] <= r_array_out[3][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[11] <= r_array_out[3][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[12] <= r_array_out[3][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[13] <= r_array_out[3][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[14] <= r_array_out[3][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[15] <= r_array_out[3][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[0] <= i_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[1] <= i_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[2] <= i_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[3] <= i_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[4] <= i_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[5] <= i_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[6] <= i_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[7] <= i_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[8] <= i_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[9] <= i_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[10] <= i_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[11] <= i_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[12] <= i_array_out[0][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[13] <= i_array_out[0][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[14] <= i_array_out[0][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[15] <= i_array_out[0][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[0] <= i_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[1] <= i_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[2] <= i_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[3] <= i_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[4] <= i_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[5] <= i_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[6] <= i_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[7] <= i_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[8] <= i_array_out[1][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[9] <= i_array_out[1][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[10] <= i_array_out[1][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[11] <= i_array_out[1][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[12] <= i_array_out[1][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[13] <= i_array_out[1][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[14] <= i_array_out[1][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[15] <= i_array_out[1][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[0] <= i_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[1] <= i_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[2] <= i_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[3] <= i_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[4] <= i_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[5] <= i_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[6] <= i_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[7] <= i_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[8] <= i_array_out[2][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[9] <= i_array_out[2][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[10] <= i_array_out[2][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[11] <= i_array_out[2][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[12] <= i_array_out[2][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[13] <= i_array_out[2][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[14] <= i_array_out[2][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[15] <= i_array_out[2][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[0] <= i_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[1] <= i_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[2] <= i_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[3] <= i_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[4] <= i_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[5] <= i_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[6] <= i_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[7] <= i_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[8] <= i_array_out[3][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[9] <= i_array_out[3][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[10] <= i_array_out[3][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[11] <= i_array_out[3][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[12] <= i_array_out[3][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[13] <= i_array_out[3][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[14] <= i_array_out[3][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[15] <= i_array_out[3][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1
clk => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_i_tmp[24].CLK
clk => result_i_tmp[25].CLK
clk => result_i_tmp[26].CLK
clk => result_i_tmp[27].CLK
clk => result_i_tmp[28].CLK
clk => result_i_tmp[29].CLK
clk => result_i_tmp[30].CLK
clk => result_i_tmp[31].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => result_r_tmp[24].CLK
clk => result_r_tmp[25].CLK
clk => result_r_tmp[26].CLK
clk => result_r_tmp[27].CLK
clk => result_r_tmp[28].CLK
clk => result_r_tmp[29].CLK
clk => result_r_tmp[30].CLK
clk => result_r_tmp[31].CLK
clk => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_i_tmp[24].ENA
global_clock_enable => result_i_tmp[25].ENA
global_clock_enable => result_i_tmp[26].ENA
global_clock_enable => result_i_tmp[27].ENA
global_clock_enable => result_i_tmp[28].ENA
global_clock_enable => result_i_tmp[29].ENA
global_clock_enable => result_i_tmp[30].ENA
global_clock_enable => result_i_tmp[31].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
global_clock_enable => result_r_tmp[24].ENA
global_clock_enable => result_r_tmp[25].ENA
global_clock_enable => result_r_tmp[26].ENA
global_clock_enable => result_r_tmp[27].ENA
global_clock_enable => result_r_tmp[28].ENA
global_clock_enable => result_r_tmp[29].ENA
global_clock_enable => result_r_tmp[30].ENA
global_clock_enable => result_r_tmp[31].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[7]
dataa[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[8]
dataa[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[8]
dataa[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[9]
dataa[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[9]
dataa[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[10]
dataa[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[10]
dataa[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[11]
dataa[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[11]
dataa[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[12]
dataa[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[12]
dataa[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[13]
dataa[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[13]
dataa[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[14]
dataa[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[14]
dataa[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[15]
dataa[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[15]
datab[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[7]
datab[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[8]
datab[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[8]
datab[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[9]
datab[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[9]
datab[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[10]
datab[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[10]
datab[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[11]
datab[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[11]
datab[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[12]
datab[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[12]
datab[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[13]
datab[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[13]
datab[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[14]
datab[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[14]
datab[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[15]
datab[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[15]
datac[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[7]
datac[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[8]
datac[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[8]
datac[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[9]
datac[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[9]
datac[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[10]
datac[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[10]
datac[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[11]
datac[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[11]
datac[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[12]
datac[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[12]
datac[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[13]
datac[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[13]
datac[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[14]
datac[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[14]
datac[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[15]
datac[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[15]
datad[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[7]
datad[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[8]
datad[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[8]
datad[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[9]
datad[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[9]
datad[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[10]
datad[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[10]
datad[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[11]
datad[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[11]
datad[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[12]
datad[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[12]
datad[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[13]
datad[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[13]
datad[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[14]
datad[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[14]
datad[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[15]
datad[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[15]
real_out[0] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[11]
real_out[12] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[12]
real_out[13] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[13]
real_out[14] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[14]
real_out[15] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[15]
imag_out[0] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[11]
imag_out[12] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[12]
imag_out[13] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[13]
imag_out[14] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[14]
imag_out[15] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_0[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_0[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_0[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_0[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_0[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_0[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_0[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_0[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[16]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[17]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[18]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[19]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[20]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[21]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[22]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[23]
datab_1[8] => altmult_add:ALTMULT_ADD_component.datab[24]
datab_1[9] => altmult_add:ALTMULT_ADD_component.datab[25]
datab_1[10] => altmult_add:ALTMULT_ADD_component.datab[26]
datab_1[11] => altmult_add:ALTMULT_ADD_component.datab[27]
datab_1[12] => altmult_add:ALTMULT_ADD_component.datab[28]
datab_1[13] => altmult_add:ALTMULT_ADD_component.datab[29]
datab_1[14] => altmult_add:ALTMULT_ADD_component.datab[30]
datab_1[15] => altmult_add:ALTMULT_ADD_component.datab[31]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_2jq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_2jq2:auto_generated.dataa[0]
dataa[1] => mult_add_2jq2:auto_generated.dataa[1]
dataa[2] => mult_add_2jq2:auto_generated.dataa[2]
dataa[3] => mult_add_2jq2:auto_generated.dataa[3]
dataa[4] => mult_add_2jq2:auto_generated.dataa[4]
dataa[5] => mult_add_2jq2:auto_generated.dataa[5]
dataa[6] => mult_add_2jq2:auto_generated.dataa[6]
dataa[7] => mult_add_2jq2:auto_generated.dataa[7]
dataa[8] => mult_add_2jq2:auto_generated.dataa[8]
dataa[9] => mult_add_2jq2:auto_generated.dataa[9]
dataa[10] => mult_add_2jq2:auto_generated.dataa[10]
dataa[11] => mult_add_2jq2:auto_generated.dataa[11]
dataa[12] => mult_add_2jq2:auto_generated.dataa[12]
dataa[13] => mult_add_2jq2:auto_generated.dataa[13]
dataa[14] => mult_add_2jq2:auto_generated.dataa[14]
dataa[15] => mult_add_2jq2:auto_generated.dataa[15]
dataa[16] => mult_add_2jq2:auto_generated.dataa[16]
dataa[17] => mult_add_2jq2:auto_generated.dataa[17]
dataa[18] => mult_add_2jq2:auto_generated.dataa[18]
dataa[19] => mult_add_2jq2:auto_generated.dataa[19]
dataa[20] => mult_add_2jq2:auto_generated.dataa[20]
dataa[21] => mult_add_2jq2:auto_generated.dataa[21]
dataa[22] => mult_add_2jq2:auto_generated.dataa[22]
dataa[23] => mult_add_2jq2:auto_generated.dataa[23]
dataa[24] => mult_add_2jq2:auto_generated.dataa[24]
dataa[25] => mult_add_2jq2:auto_generated.dataa[25]
dataa[26] => mult_add_2jq2:auto_generated.dataa[26]
dataa[27] => mult_add_2jq2:auto_generated.dataa[27]
dataa[28] => mult_add_2jq2:auto_generated.dataa[28]
dataa[29] => mult_add_2jq2:auto_generated.dataa[29]
dataa[30] => mult_add_2jq2:auto_generated.dataa[30]
dataa[31] => mult_add_2jq2:auto_generated.dataa[31]
datab[0] => mult_add_2jq2:auto_generated.datab[0]
datab[1] => mult_add_2jq2:auto_generated.datab[1]
datab[2] => mult_add_2jq2:auto_generated.datab[2]
datab[3] => mult_add_2jq2:auto_generated.datab[3]
datab[4] => mult_add_2jq2:auto_generated.datab[4]
datab[5] => mult_add_2jq2:auto_generated.datab[5]
datab[6] => mult_add_2jq2:auto_generated.datab[6]
datab[7] => mult_add_2jq2:auto_generated.datab[7]
datab[8] => mult_add_2jq2:auto_generated.datab[8]
datab[9] => mult_add_2jq2:auto_generated.datab[9]
datab[10] => mult_add_2jq2:auto_generated.datab[10]
datab[11] => mult_add_2jq2:auto_generated.datab[11]
datab[12] => mult_add_2jq2:auto_generated.datab[12]
datab[13] => mult_add_2jq2:auto_generated.datab[13]
datab[14] => mult_add_2jq2:auto_generated.datab[14]
datab[15] => mult_add_2jq2:auto_generated.datab[15]
datab[16] => mult_add_2jq2:auto_generated.datab[16]
datab[17] => mult_add_2jq2:auto_generated.datab[17]
datab[18] => mult_add_2jq2:auto_generated.datab[18]
datab[19] => mult_add_2jq2:auto_generated.datab[19]
datab[20] => mult_add_2jq2:auto_generated.datab[20]
datab[21] => mult_add_2jq2:auto_generated.datab[21]
datab[22] => mult_add_2jq2:auto_generated.datab[22]
datab[23] => mult_add_2jq2:auto_generated.datab[23]
datab[24] => mult_add_2jq2:auto_generated.datab[24]
datab[25] => mult_add_2jq2:auto_generated.datab[25]
datab[26] => mult_add_2jq2:auto_generated.datab[26]
datab[27] => mult_add_2jq2:auto_generated.datab[27]
datab[28] => mult_add_2jq2:auto_generated.datab[28]
datab[29] => mult_add_2jq2:auto_generated.datab[29]
datab[30] => mult_add_2jq2:auto_generated.datab[30]
datab[31] => mult_add_2jq2:auto_generated.datab[31]
ena0 => mult_add_2jq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_2jq2:auto_generated.result[0]
result[1] <= mult_add_2jq2:auto_generated.result[1]
result[2] <= mult_add_2jq2:auto_generated.result[2]
result[3] <= mult_add_2jq2:auto_generated.result[3]
result[4] <= mult_add_2jq2:auto_generated.result[4]
result[5] <= mult_add_2jq2:auto_generated.result[5]
result[6] <= mult_add_2jq2:auto_generated.result[6]
result[7] <= mult_add_2jq2:auto_generated.result[7]
result[8] <= mult_add_2jq2:auto_generated.result[8]
result[9] <= mult_add_2jq2:auto_generated.result[9]
result[10] <= mult_add_2jq2:auto_generated.result[10]
result[11] <= mult_add_2jq2:auto_generated.result[11]
result[12] <= mult_add_2jq2:auto_generated.result[12]
result[13] <= mult_add_2jq2:auto_generated.result[13]
result[14] <= mult_add_2jq2:auto_generated.result[14]
result[15] <= mult_add_2jq2:auto_generated.result[15]
result[16] <= mult_add_2jq2:auto_generated.result[16]
result[17] <= mult_add_2jq2:auto_generated.result[17]
result[18] <= mult_add_2jq2:auto_generated.result[18]
result[19] <= mult_add_2jq2:auto_generated.result[19]
result[20] <= mult_add_2jq2:auto_generated.result[20]
result[21] <= mult_add_2jq2:auto_generated.result[21]
result[22] <= mult_add_2jq2:auto_generated.result[22]
result[23] <= mult_add_2jq2:auto_generated.result[23]
result[24] <= mult_add_2jq2:auto_generated.result[24]
result[25] <= mult_add_2jq2:auto_generated.result[25]
result[26] <= mult_add_2jq2:auto_generated.result[26]
result[27] <= mult_add_2jq2:auto_generated.result[27]
result[28] <= mult_add_2jq2:auto_generated.result[28]
result[29] <= mult_add_2jq2:auto_generated.result[29]
result[30] <= mult_add_2jq2:auto_generated.result[30]
result[31] <= mult_add_2jq2:auto_generated.result[31]
result[32] <= mult_add_2jq2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated
clock0 => ded_mult_n691:ded_mult1.clock[0]
clock0 => ded_mult_n691:ded_mult2.clock[0]
clock0 => dffe7a[33].CLK
clock0 => dffe7a[32].CLK
clock0 => dffe7a[31].CLK
clock0 => dffe7a[30].CLK
clock0 => dffe7a[29].CLK
clock0 => dffe7a[28].CLK
clock0 => dffe7a[27].CLK
clock0 => dffe7a[26].CLK
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_n691:ded_mult1.dataa[0]
dataa[1] => ded_mult_n691:ded_mult1.dataa[1]
dataa[2] => ded_mult_n691:ded_mult1.dataa[2]
dataa[3] => ded_mult_n691:ded_mult1.dataa[3]
dataa[4] => ded_mult_n691:ded_mult1.dataa[4]
dataa[5] => ded_mult_n691:ded_mult1.dataa[5]
dataa[6] => ded_mult_n691:ded_mult1.dataa[6]
dataa[7] => ded_mult_n691:ded_mult1.dataa[7]
dataa[8] => ded_mult_n691:ded_mult1.dataa[8]
dataa[9] => ded_mult_n691:ded_mult1.dataa[9]
dataa[10] => ded_mult_n691:ded_mult1.dataa[10]
dataa[11] => ded_mult_n691:ded_mult1.dataa[11]
dataa[12] => ded_mult_n691:ded_mult1.dataa[12]
dataa[13] => ded_mult_n691:ded_mult1.dataa[13]
dataa[14] => ded_mult_n691:ded_mult1.dataa[14]
dataa[15] => ded_mult_n691:ded_mult1.dataa[15]
dataa[16] => ded_mult_n691:ded_mult2.dataa[0]
dataa[17] => ded_mult_n691:ded_mult2.dataa[1]
dataa[18] => ded_mult_n691:ded_mult2.dataa[2]
dataa[19] => ded_mult_n691:ded_mult2.dataa[3]
dataa[20] => ded_mult_n691:ded_mult2.dataa[4]
dataa[21] => ded_mult_n691:ded_mult2.dataa[5]
dataa[22] => ded_mult_n691:ded_mult2.dataa[6]
dataa[23] => ded_mult_n691:ded_mult2.dataa[7]
dataa[24] => ded_mult_n691:ded_mult2.dataa[8]
dataa[25] => ded_mult_n691:ded_mult2.dataa[9]
dataa[26] => ded_mult_n691:ded_mult2.dataa[10]
dataa[27] => ded_mult_n691:ded_mult2.dataa[11]
dataa[28] => ded_mult_n691:ded_mult2.dataa[12]
dataa[29] => ded_mult_n691:ded_mult2.dataa[13]
dataa[30] => ded_mult_n691:ded_mult2.dataa[14]
dataa[31] => ded_mult_n691:ded_mult2.dataa[15]
datab[0] => ded_mult_n691:ded_mult1.datab[0]
datab[1] => ded_mult_n691:ded_mult1.datab[1]
datab[2] => ded_mult_n691:ded_mult1.datab[2]
datab[3] => ded_mult_n691:ded_mult1.datab[3]
datab[4] => ded_mult_n691:ded_mult1.datab[4]
datab[5] => ded_mult_n691:ded_mult1.datab[5]
datab[6] => ded_mult_n691:ded_mult1.datab[6]
datab[7] => ded_mult_n691:ded_mult1.datab[7]
datab[8] => ded_mult_n691:ded_mult1.datab[8]
datab[9] => ded_mult_n691:ded_mult1.datab[9]
datab[10] => ded_mult_n691:ded_mult1.datab[10]
datab[11] => ded_mult_n691:ded_mult1.datab[11]
datab[12] => ded_mult_n691:ded_mult1.datab[12]
datab[13] => ded_mult_n691:ded_mult1.datab[13]
datab[14] => ded_mult_n691:ded_mult1.datab[14]
datab[15] => ded_mult_n691:ded_mult1.datab[15]
datab[16] => ded_mult_n691:ded_mult2.datab[0]
datab[17] => ded_mult_n691:ded_mult2.datab[1]
datab[18] => ded_mult_n691:ded_mult2.datab[2]
datab[19] => ded_mult_n691:ded_mult2.datab[3]
datab[20] => ded_mult_n691:ded_mult2.datab[4]
datab[21] => ded_mult_n691:ded_mult2.datab[5]
datab[22] => ded_mult_n691:ded_mult2.datab[6]
datab[23] => ded_mult_n691:ded_mult2.datab[7]
datab[24] => ded_mult_n691:ded_mult2.datab[8]
datab[25] => ded_mult_n691:ded_mult2.datab[9]
datab[26] => ded_mult_n691:ded_mult2.datab[10]
datab[27] => ded_mult_n691:ded_mult2.datab[11]
datab[28] => ded_mult_n691:ded_mult2.datab[12]
datab[29] => ded_mult_n691:ded_mult2.datab[13]
datab[30] => ded_mult_n691:ded_mult2.datab[14]
datab[31] => ded_mult_n691:ded_mult2.datab[15]
ena0 => ded_mult_n691:ded_mult1.ena[0]
ena0 => ded_mult_n691:ded_mult2.ena[0]
ena0 => dffe7a[33].ENA
ena0 => dffe7a[32].ENA
ena0 => dffe7a[31].ENA
ena0 => dffe7a[30].ENA
ena0 => dffe7a[29].ENA
ena0 => dffe7a[28].ENA
ena0 => dffe7a[27].ENA
ena0 => dffe7a[26].ENA
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe7a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe7a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe7a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe7a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe7a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe7a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe7a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe7a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_0[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_0[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_0[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_0[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_0[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_0[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_0[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_0[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[16]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[17]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[18]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[19]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[20]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[21]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[22]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[23]
datab_1[8] => altmult_add:ALTMULT_ADD_component.datab[24]
datab_1[9] => altmult_add:ALTMULT_ADD_component.datab[25]
datab_1[10] => altmult_add:ALTMULT_ADD_component.datab[26]
datab_1[11] => altmult_add:ALTMULT_ADD_component.datab[27]
datab_1[12] => altmult_add:ALTMULT_ADD_component.datab[28]
datab_1[13] => altmult_add:ALTMULT_ADD_component.datab[29]
datab_1[14] => altmult_add:ALTMULT_ADD_component.datab[30]
datab_1[15] => altmult_add:ALTMULT_ADD_component.datab[31]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_1iq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_1iq2:auto_generated.dataa[0]
dataa[1] => mult_add_1iq2:auto_generated.dataa[1]
dataa[2] => mult_add_1iq2:auto_generated.dataa[2]
dataa[3] => mult_add_1iq2:auto_generated.dataa[3]
dataa[4] => mult_add_1iq2:auto_generated.dataa[4]
dataa[5] => mult_add_1iq2:auto_generated.dataa[5]
dataa[6] => mult_add_1iq2:auto_generated.dataa[6]
dataa[7] => mult_add_1iq2:auto_generated.dataa[7]
dataa[8] => mult_add_1iq2:auto_generated.dataa[8]
dataa[9] => mult_add_1iq2:auto_generated.dataa[9]
dataa[10] => mult_add_1iq2:auto_generated.dataa[10]
dataa[11] => mult_add_1iq2:auto_generated.dataa[11]
dataa[12] => mult_add_1iq2:auto_generated.dataa[12]
dataa[13] => mult_add_1iq2:auto_generated.dataa[13]
dataa[14] => mult_add_1iq2:auto_generated.dataa[14]
dataa[15] => mult_add_1iq2:auto_generated.dataa[15]
dataa[16] => mult_add_1iq2:auto_generated.dataa[16]
dataa[17] => mult_add_1iq2:auto_generated.dataa[17]
dataa[18] => mult_add_1iq2:auto_generated.dataa[18]
dataa[19] => mult_add_1iq2:auto_generated.dataa[19]
dataa[20] => mult_add_1iq2:auto_generated.dataa[20]
dataa[21] => mult_add_1iq2:auto_generated.dataa[21]
dataa[22] => mult_add_1iq2:auto_generated.dataa[22]
dataa[23] => mult_add_1iq2:auto_generated.dataa[23]
dataa[24] => mult_add_1iq2:auto_generated.dataa[24]
dataa[25] => mult_add_1iq2:auto_generated.dataa[25]
dataa[26] => mult_add_1iq2:auto_generated.dataa[26]
dataa[27] => mult_add_1iq2:auto_generated.dataa[27]
dataa[28] => mult_add_1iq2:auto_generated.dataa[28]
dataa[29] => mult_add_1iq2:auto_generated.dataa[29]
dataa[30] => mult_add_1iq2:auto_generated.dataa[30]
dataa[31] => mult_add_1iq2:auto_generated.dataa[31]
datab[0] => mult_add_1iq2:auto_generated.datab[0]
datab[1] => mult_add_1iq2:auto_generated.datab[1]
datab[2] => mult_add_1iq2:auto_generated.datab[2]
datab[3] => mult_add_1iq2:auto_generated.datab[3]
datab[4] => mult_add_1iq2:auto_generated.datab[4]
datab[5] => mult_add_1iq2:auto_generated.datab[5]
datab[6] => mult_add_1iq2:auto_generated.datab[6]
datab[7] => mult_add_1iq2:auto_generated.datab[7]
datab[8] => mult_add_1iq2:auto_generated.datab[8]
datab[9] => mult_add_1iq2:auto_generated.datab[9]
datab[10] => mult_add_1iq2:auto_generated.datab[10]
datab[11] => mult_add_1iq2:auto_generated.datab[11]
datab[12] => mult_add_1iq2:auto_generated.datab[12]
datab[13] => mult_add_1iq2:auto_generated.datab[13]
datab[14] => mult_add_1iq2:auto_generated.datab[14]
datab[15] => mult_add_1iq2:auto_generated.datab[15]
datab[16] => mult_add_1iq2:auto_generated.datab[16]
datab[17] => mult_add_1iq2:auto_generated.datab[17]
datab[18] => mult_add_1iq2:auto_generated.datab[18]
datab[19] => mult_add_1iq2:auto_generated.datab[19]
datab[20] => mult_add_1iq2:auto_generated.datab[20]
datab[21] => mult_add_1iq2:auto_generated.datab[21]
datab[22] => mult_add_1iq2:auto_generated.datab[22]
datab[23] => mult_add_1iq2:auto_generated.datab[23]
datab[24] => mult_add_1iq2:auto_generated.datab[24]
datab[25] => mult_add_1iq2:auto_generated.datab[25]
datab[26] => mult_add_1iq2:auto_generated.datab[26]
datab[27] => mult_add_1iq2:auto_generated.datab[27]
datab[28] => mult_add_1iq2:auto_generated.datab[28]
datab[29] => mult_add_1iq2:auto_generated.datab[29]
datab[30] => mult_add_1iq2:auto_generated.datab[30]
datab[31] => mult_add_1iq2:auto_generated.datab[31]
ena0 => mult_add_1iq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_1iq2:auto_generated.result[0]
result[1] <= mult_add_1iq2:auto_generated.result[1]
result[2] <= mult_add_1iq2:auto_generated.result[2]
result[3] <= mult_add_1iq2:auto_generated.result[3]
result[4] <= mult_add_1iq2:auto_generated.result[4]
result[5] <= mult_add_1iq2:auto_generated.result[5]
result[6] <= mult_add_1iq2:auto_generated.result[6]
result[7] <= mult_add_1iq2:auto_generated.result[7]
result[8] <= mult_add_1iq2:auto_generated.result[8]
result[9] <= mult_add_1iq2:auto_generated.result[9]
result[10] <= mult_add_1iq2:auto_generated.result[10]
result[11] <= mult_add_1iq2:auto_generated.result[11]
result[12] <= mult_add_1iq2:auto_generated.result[12]
result[13] <= mult_add_1iq2:auto_generated.result[13]
result[14] <= mult_add_1iq2:auto_generated.result[14]
result[15] <= mult_add_1iq2:auto_generated.result[15]
result[16] <= mult_add_1iq2:auto_generated.result[16]
result[17] <= mult_add_1iq2:auto_generated.result[17]
result[18] <= mult_add_1iq2:auto_generated.result[18]
result[19] <= mult_add_1iq2:auto_generated.result[19]
result[20] <= mult_add_1iq2:auto_generated.result[20]
result[21] <= mult_add_1iq2:auto_generated.result[21]
result[22] <= mult_add_1iq2:auto_generated.result[22]
result[23] <= mult_add_1iq2:auto_generated.result[23]
result[24] <= mult_add_1iq2:auto_generated.result[24]
result[25] <= mult_add_1iq2:auto_generated.result[25]
result[26] <= mult_add_1iq2:auto_generated.result[26]
result[27] <= mult_add_1iq2:auto_generated.result[27]
result[28] <= mult_add_1iq2:auto_generated.result[28]
result[29] <= mult_add_1iq2:auto_generated.result[29]
result[30] <= mult_add_1iq2:auto_generated.result[30]
result[31] <= mult_add_1iq2:auto_generated.result[31]
result[32] <= mult_add_1iq2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated
clock0 => ded_mult_n691:ded_mult1.clock[0]
clock0 => ded_mult_n691:ded_mult2.clock[0]
clock0 => dffe5a[32].CLK
clock0 => dffe5a[31].CLK
clock0 => dffe5a[30].CLK
clock0 => dffe5a[29].CLK
clock0 => dffe5a[28].CLK
clock0 => dffe5a[27].CLK
clock0 => dffe5a[26].CLK
clock0 => dffe5a[25].CLK
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_n691:ded_mult1.dataa[0]
dataa[1] => ded_mult_n691:ded_mult1.dataa[1]
dataa[2] => ded_mult_n691:ded_mult1.dataa[2]
dataa[3] => ded_mult_n691:ded_mult1.dataa[3]
dataa[4] => ded_mult_n691:ded_mult1.dataa[4]
dataa[5] => ded_mult_n691:ded_mult1.dataa[5]
dataa[6] => ded_mult_n691:ded_mult1.dataa[6]
dataa[7] => ded_mult_n691:ded_mult1.dataa[7]
dataa[8] => ded_mult_n691:ded_mult1.dataa[8]
dataa[9] => ded_mult_n691:ded_mult1.dataa[9]
dataa[10] => ded_mult_n691:ded_mult1.dataa[10]
dataa[11] => ded_mult_n691:ded_mult1.dataa[11]
dataa[12] => ded_mult_n691:ded_mult1.dataa[12]
dataa[13] => ded_mult_n691:ded_mult1.dataa[13]
dataa[14] => ded_mult_n691:ded_mult1.dataa[14]
dataa[15] => ded_mult_n691:ded_mult1.dataa[15]
dataa[16] => ded_mult_n691:ded_mult2.dataa[0]
dataa[17] => ded_mult_n691:ded_mult2.dataa[1]
dataa[18] => ded_mult_n691:ded_mult2.dataa[2]
dataa[19] => ded_mult_n691:ded_mult2.dataa[3]
dataa[20] => ded_mult_n691:ded_mult2.dataa[4]
dataa[21] => ded_mult_n691:ded_mult2.dataa[5]
dataa[22] => ded_mult_n691:ded_mult2.dataa[6]
dataa[23] => ded_mult_n691:ded_mult2.dataa[7]
dataa[24] => ded_mult_n691:ded_mult2.dataa[8]
dataa[25] => ded_mult_n691:ded_mult2.dataa[9]
dataa[26] => ded_mult_n691:ded_mult2.dataa[10]
dataa[27] => ded_mult_n691:ded_mult2.dataa[11]
dataa[28] => ded_mult_n691:ded_mult2.dataa[12]
dataa[29] => ded_mult_n691:ded_mult2.dataa[13]
dataa[30] => ded_mult_n691:ded_mult2.dataa[14]
dataa[31] => ded_mult_n691:ded_mult2.dataa[15]
datab[0] => ded_mult_n691:ded_mult1.datab[0]
datab[1] => ded_mult_n691:ded_mult1.datab[1]
datab[2] => ded_mult_n691:ded_mult1.datab[2]
datab[3] => ded_mult_n691:ded_mult1.datab[3]
datab[4] => ded_mult_n691:ded_mult1.datab[4]
datab[5] => ded_mult_n691:ded_mult1.datab[5]
datab[6] => ded_mult_n691:ded_mult1.datab[6]
datab[7] => ded_mult_n691:ded_mult1.datab[7]
datab[8] => ded_mult_n691:ded_mult1.datab[8]
datab[9] => ded_mult_n691:ded_mult1.datab[9]
datab[10] => ded_mult_n691:ded_mult1.datab[10]
datab[11] => ded_mult_n691:ded_mult1.datab[11]
datab[12] => ded_mult_n691:ded_mult1.datab[12]
datab[13] => ded_mult_n691:ded_mult1.datab[13]
datab[14] => ded_mult_n691:ded_mult1.datab[14]
datab[15] => ded_mult_n691:ded_mult1.datab[15]
datab[16] => ded_mult_n691:ded_mult2.datab[0]
datab[17] => ded_mult_n691:ded_mult2.datab[1]
datab[18] => ded_mult_n691:ded_mult2.datab[2]
datab[19] => ded_mult_n691:ded_mult2.datab[3]
datab[20] => ded_mult_n691:ded_mult2.datab[4]
datab[21] => ded_mult_n691:ded_mult2.datab[5]
datab[22] => ded_mult_n691:ded_mult2.datab[6]
datab[23] => ded_mult_n691:ded_mult2.datab[7]
datab[24] => ded_mult_n691:ded_mult2.datab[8]
datab[25] => ded_mult_n691:ded_mult2.datab[9]
datab[26] => ded_mult_n691:ded_mult2.datab[10]
datab[27] => ded_mult_n691:ded_mult2.datab[11]
datab[28] => ded_mult_n691:ded_mult2.datab[12]
datab[29] => ded_mult_n691:ded_mult2.datab[13]
datab[30] => ded_mult_n691:ded_mult2.datab[14]
datab[31] => ded_mult_n691:ded_mult2.datab[15]
ena0 => ded_mult_n691:ded_mult1.ena[0]
ena0 => ded_mult_n691:ded_mult2.ena[0]
ena0 => dffe5a[32].ENA
ena0 => dffe5a[31].ENA
ena0 => dffe5a[30].ENA
ena0 => dffe5a[29].ENA
ena0 => dffe5a[28].ENA
ena0 => dffe5a[27].ENA
ena0 => dffe5a[26].ENA
ena0 => dffe5a[25].ENA
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe5a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe5a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe5a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe5a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe5a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe5a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe5a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe5a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
dataa[15] => add_sub_knj:auto_generated.dataa[15]
dataa[16] => add_sub_knj:auto_generated.dataa[16]
dataa[17] => add_sub_knj:auto_generated.dataa[17]
dataa[18] => add_sub_knj:auto_generated.dataa[18]
dataa[19] => add_sub_knj:auto_generated.dataa[19]
dataa[20] => add_sub_knj:auto_generated.dataa[20]
dataa[21] => add_sub_knj:auto_generated.dataa[21]
dataa[22] => add_sub_knj:auto_generated.dataa[22]
dataa[23] => add_sub_knj:auto_generated.dataa[23]
dataa[24] => add_sub_knj:auto_generated.dataa[24]
dataa[25] => add_sub_knj:auto_generated.dataa[25]
dataa[26] => add_sub_knj:auto_generated.dataa[26]
dataa[27] => add_sub_knj:auto_generated.dataa[27]
dataa[28] => add_sub_knj:auto_generated.dataa[28]
dataa[29] => add_sub_knj:auto_generated.dataa[29]
dataa[30] => add_sub_knj:auto_generated.dataa[30]
dataa[31] => add_sub_knj:auto_generated.dataa[31]
dataa[32] => add_sub_knj:auto_generated.dataa[32]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
datab[15] => add_sub_knj:auto_generated.datab[15]
datab[16] => add_sub_knj:auto_generated.datab[16]
datab[17] => add_sub_knj:auto_generated.datab[17]
datab[18] => add_sub_knj:auto_generated.datab[18]
datab[19] => add_sub_knj:auto_generated.datab[19]
datab[20] => add_sub_knj:auto_generated.datab[20]
datab[21] => add_sub_knj:auto_generated.datab[21]
datab[22] => add_sub_knj:auto_generated.datab[22]
datab[23] => add_sub_knj:auto_generated.datab[23]
datab[24] => add_sub_knj:auto_generated.datab[24]
datab[25] => add_sub_knj:auto_generated.datab[25]
datab[26] => add_sub_knj:auto_generated.datab[26]
datab[27] => add_sub_knj:auto_generated.datab[27]
datab[28] => add_sub_knj:auto_generated.datab[28]
datab[29] => add_sub_knj:auto_generated.datab[29]
datab[30] => add_sub_knj:auto_generated.datab[30]
datab[31] => add_sub_knj:auto_generated.datab[31]
datab[32] => add_sub_knj:auto_generated.datab[32]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
result[15] <= add_sub_knj:auto_generated.result[15]
result[16] <= add_sub_knj:auto_generated.result[16]
result[17] <= add_sub_knj:auto_generated.result[17]
result[18] <= add_sub_knj:auto_generated.result[18]
result[19] <= add_sub_knj:auto_generated.result[19]
result[20] <= add_sub_knj:auto_generated.result[20]
result[21] <= add_sub_knj:auto_generated.result[21]
result[22] <= add_sub_knj:auto_generated.result[22]
result[23] <= add_sub_knj:auto_generated.result[23]
result[24] <= add_sub_knj:auto_generated.result[24]
result[25] <= add_sub_knj:auto_generated.result[25]
result[26] <= add_sub_knj:auto_generated.result[26]
result[27] <= add_sub_knj:auto_generated.result[27]
result[28] <= add_sub_knj:auto_generated.result[28]
result[29] <= add_sub_knj:auto_generated.result[29]
result[30] <= add_sub_knj:auto_generated.result[30]
result[31] <= add_sub_knj:auto_generated.result[31]
result[32] <= add_sub_knj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
dataa[15] => add_sub_knj:auto_generated.dataa[15]
dataa[16] => add_sub_knj:auto_generated.dataa[16]
dataa[17] => add_sub_knj:auto_generated.dataa[17]
dataa[18] => add_sub_knj:auto_generated.dataa[18]
dataa[19] => add_sub_knj:auto_generated.dataa[19]
dataa[20] => add_sub_knj:auto_generated.dataa[20]
dataa[21] => add_sub_knj:auto_generated.dataa[21]
dataa[22] => add_sub_knj:auto_generated.dataa[22]
dataa[23] => add_sub_knj:auto_generated.dataa[23]
dataa[24] => add_sub_knj:auto_generated.dataa[24]
dataa[25] => add_sub_knj:auto_generated.dataa[25]
dataa[26] => add_sub_knj:auto_generated.dataa[26]
dataa[27] => add_sub_knj:auto_generated.dataa[27]
dataa[28] => add_sub_knj:auto_generated.dataa[28]
dataa[29] => add_sub_knj:auto_generated.dataa[29]
dataa[30] => add_sub_knj:auto_generated.dataa[30]
dataa[31] => add_sub_knj:auto_generated.dataa[31]
dataa[32] => add_sub_knj:auto_generated.dataa[32]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
datab[15] => add_sub_knj:auto_generated.datab[15]
datab[16] => add_sub_knj:auto_generated.datab[16]
datab[17] => add_sub_knj:auto_generated.datab[17]
datab[18] => add_sub_knj:auto_generated.datab[18]
datab[19] => add_sub_knj:auto_generated.datab[19]
datab[20] => add_sub_knj:auto_generated.datab[20]
datab[21] => add_sub_knj:auto_generated.datab[21]
datab[22] => add_sub_knj:auto_generated.datab[22]
datab[23] => add_sub_knj:auto_generated.datab[23]
datab[24] => add_sub_knj:auto_generated.datab[24]
datab[25] => add_sub_knj:auto_generated.datab[25]
datab[26] => add_sub_knj:auto_generated.datab[26]
datab[27] => add_sub_knj:auto_generated.datab[27]
datab[28] => add_sub_knj:auto_generated.datab[28]
datab[29] => add_sub_knj:auto_generated.datab[29]
datab[30] => add_sub_knj:auto_generated.datab[30]
datab[31] => add_sub_knj:auto_generated.datab[31]
datab[32] => add_sub_knj:auto_generated.datab[32]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
result[15] <= add_sub_knj:auto_generated.result[15]
result[16] <= add_sub_knj:auto_generated.result[16]
result[17] <= add_sub_knj:auto_generated.result[17]
result[18] <= add_sub_knj:auto_generated.result[18]
result[19] <= add_sub_knj:auto_generated.result[19]
result[20] <= add_sub_knj:auto_generated.result[20]
result[21] <= add_sub_knj:auto_generated.result[21]
result[22] <= add_sub_knj:auto_generated.result[22]
result[23] <= add_sub_knj:auto_generated.result[23]
result[24] <= add_sub_knj:auto_generated.result[24]
result[25] <= add_sub_knj:auto_generated.result[25]
result[26] <= add_sub_knj:auto_generated.result[26]
result[27] <= add_sub_knj:auto_generated.result[27]
result[28] <= add_sub_knj:auto_generated.result[28]
result[29] <= add_sub_knj:auto_generated.result[29]
result[30] <= add_sub_knj:auto_generated.result[30]
result[31] <= add_sub_knj:auto_generated.result[31]
result[32] <= add_sub_knj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm1|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2
clk => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_i_tmp[24].CLK
clk => result_i_tmp[25].CLK
clk => result_i_tmp[26].CLK
clk => result_i_tmp[27].CLK
clk => result_i_tmp[28].CLK
clk => result_i_tmp[29].CLK
clk => result_i_tmp[30].CLK
clk => result_i_tmp[31].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => result_r_tmp[24].CLK
clk => result_r_tmp[25].CLK
clk => result_r_tmp[26].CLK
clk => result_r_tmp[27].CLK
clk => result_r_tmp[28].CLK
clk => result_r_tmp[29].CLK
clk => result_r_tmp[30].CLK
clk => result_r_tmp[31].CLK
clk => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_i_tmp[24].ENA
global_clock_enable => result_i_tmp[25].ENA
global_clock_enable => result_i_tmp[26].ENA
global_clock_enable => result_i_tmp[27].ENA
global_clock_enable => result_i_tmp[28].ENA
global_clock_enable => result_i_tmp[29].ENA
global_clock_enable => result_i_tmp[30].ENA
global_clock_enable => result_i_tmp[31].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
global_clock_enable => result_r_tmp[24].ENA
global_clock_enable => result_r_tmp[25].ENA
global_clock_enable => result_r_tmp[26].ENA
global_clock_enable => result_r_tmp[27].ENA
global_clock_enable => result_r_tmp[28].ENA
global_clock_enable => result_r_tmp[29].ENA
global_clock_enable => result_r_tmp[30].ENA
global_clock_enable => result_r_tmp[31].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[7]
dataa[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[8]
dataa[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[8]
dataa[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[9]
dataa[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[9]
dataa[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[10]
dataa[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[10]
dataa[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[11]
dataa[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[11]
dataa[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[12]
dataa[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[12]
dataa[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[13]
dataa[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[13]
dataa[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[14]
dataa[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[14]
dataa[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[15]
dataa[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[15]
datab[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[7]
datab[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[8]
datab[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[8]
datab[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[9]
datab[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[9]
datab[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[10]
datab[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[10]
datab[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[11]
datab[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[11]
datab[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[12]
datab[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[12]
datab[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[13]
datab[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[13]
datab[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[14]
datab[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[14]
datab[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[15]
datab[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[15]
datac[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[7]
datac[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[8]
datac[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[8]
datac[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[9]
datac[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[9]
datac[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[10]
datac[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[10]
datac[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[11]
datac[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[11]
datac[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[12]
datac[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[12]
datac[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[13]
datac[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[13]
datac[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[14]
datac[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[14]
datac[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[15]
datac[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[15]
datad[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[7]
datad[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[8]
datad[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[8]
datad[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[9]
datad[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[9]
datad[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[10]
datad[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[10]
datad[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[11]
datad[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[11]
datad[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[12]
datad[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[12]
datad[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[13]
datad[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[13]
datad[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[14]
datad[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[14]
datad[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[15]
datad[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[15]
real_out[0] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[11]
real_out[12] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[12]
real_out[13] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[13]
real_out[14] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[14]
real_out[15] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[15]
imag_out[0] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[11]
imag_out[12] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[12]
imag_out[13] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[13]
imag_out[14] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[14]
imag_out[15] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_0[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_0[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_0[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_0[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_0[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_0[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_0[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_0[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[16]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[17]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[18]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[19]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[20]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[21]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[22]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[23]
datab_1[8] => altmult_add:ALTMULT_ADD_component.datab[24]
datab_1[9] => altmult_add:ALTMULT_ADD_component.datab[25]
datab_1[10] => altmult_add:ALTMULT_ADD_component.datab[26]
datab_1[11] => altmult_add:ALTMULT_ADD_component.datab[27]
datab_1[12] => altmult_add:ALTMULT_ADD_component.datab[28]
datab_1[13] => altmult_add:ALTMULT_ADD_component.datab[29]
datab_1[14] => altmult_add:ALTMULT_ADD_component.datab[30]
datab_1[15] => altmult_add:ALTMULT_ADD_component.datab[31]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_2jq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_2jq2:auto_generated.dataa[0]
dataa[1] => mult_add_2jq2:auto_generated.dataa[1]
dataa[2] => mult_add_2jq2:auto_generated.dataa[2]
dataa[3] => mult_add_2jq2:auto_generated.dataa[3]
dataa[4] => mult_add_2jq2:auto_generated.dataa[4]
dataa[5] => mult_add_2jq2:auto_generated.dataa[5]
dataa[6] => mult_add_2jq2:auto_generated.dataa[6]
dataa[7] => mult_add_2jq2:auto_generated.dataa[7]
dataa[8] => mult_add_2jq2:auto_generated.dataa[8]
dataa[9] => mult_add_2jq2:auto_generated.dataa[9]
dataa[10] => mult_add_2jq2:auto_generated.dataa[10]
dataa[11] => mult_add_2jq2:auto_generated.dataa[11]
dataa[12] => mult_add_2jq2:auto_generated.dataa[12]
dataa[13] => mult_add_2jq2:auto_generated.dataa[13]
dataa[14] => mult_add_2jq2:auto_generated.dataa[14]
dataa[15] => mult_add_2jq2:auto_generated.dataa[15]
dataa[16] => mult_add_2jq2:auto_generated.dataa[16]
dataa[17] => mult_add_2jq2:auto_generated.dataa[17]
dataa[18] => mult_add_2jq2:auto_generated.dataa[18]
dataa[19] => mult_add_2jq2:auto_generated.dataa[19]
dataa[20] => mult_add_2jq2:auto_generated.dataa[20]
dataa[21] => mult_add_2jq2:auto_generated.dataa[21]
dataa[22] => mult_add_2jq2:auto_generated.dataa[22]
dataa[23] => mult_add_2jq2:auto_generated.dataa[23]
dataa[24] => mult_add_2jq2:auto_generated.dataa[24]
dataa[25] => mult_add_2jq2:auto_generated.dataa[25]
dataa[26] => mult_add_2jq2:auto_generated.dataa[26]
dataa[27] => mult_add_2jq2:auto_generated.dataa[27]
dataa[28] => mult_add_2jq2:auto_generated.dataa[28]
dataa[29] => mult_add_2jq2:auto_generated.dataa[29]
dataa[30] => mult_add_2jq2:auto_generated.dataa[30]
dataa[31] => mult_add_2jq2:auto_generated.dataa[31]
datab[0] => mult_add_2jq2:auto_generated.datab[0]
datab[1] => mult_add_2jq2:auto_generated.datab[1]
datab[2] => mult_add_2jq2:auto_generated.datab[2]
datab[3] => mult_add_2jq2:auto_generated.datab[3]
datab[4] => mult_add_2jq2:auto_generated.datab[4]
datab[5] => mult_add_2jq2:auto_generated.datab[5]
datab[6] => mult_add_2jq2:auto_generated.datab[6]
datab[7] => mult_add_2jq2:auto_generated.datab[7]
datab[8] => mult_add_2jq2:auto_generated.datab[8]
datab[9] => mult_add_2jq2:auto_generated.datab[9]
datab[10] => mult_add_2jq2:auto_generated.datab[10]
datab[11] => mult_add_2jq2:auto_generated.datab[11]
datab[12] => mult_add_2jq2:auto_generated.datab[12]
datab[13] => mult_add_2jq2:auto_generated.datab[13]
datab[14] => mult_add_2jq2:auto_generated.datab[14]
datab[15] => mult_add_2jq2:auto_generated.datab[15]
datab[16] => mult_add_2jq2:auto_generated.datab[16]
datab[17] => mult_add_2jq2:auto_generated.datab[17]
datab[18] => mult_add_2jq2:auto_generated.datab[18]
datab[19] => mult_add_2jq2:auto_generated.datab[19]
datab[20] => mult_add_2jq2:auto_generated.datab[20]
datab[21] => mult_add_2jq2:auto_generated.datab[21]
datab[22] => mult_add_2jq2:auto_generated.datab[22]
datab[23] => mult_add_2jq2:auto_generated.datab[23]
datab[24] => mult_add_2jq2:auto_generated.datab[24]
datab[25] => mult_add_2jq2:auto_generated.datab[25]
datab[26] => mult_add_2jq2:auto_generated.datab[26]
datab[27] => mult_add_2jq2:auto_generated.datab[27]
datab[28] => mult_add_2jq2:auto_generated.datab[28]
datab[29] => mult_add_2jq2:auto_generated.datab[29]
datab[30] => mult_add_2jq2:auto_generated.datab[30]
datab[31] => mult_add_2jq2:auto_generated.datab[31]
ena0 => mult_add_2jq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_2jq2:auto_generated.result[0]
result[1] <= mult_add_2jq2:auto_generated.result[1]
result[2] <= mult_add_2jq2:auto_generated.result[2]
result[3] <= mult_add_2jq2:auto_generated.result[3]
result[4] <= mult_add_2jq2:auto_generated.result[4]
result[5] <= mult_add_2jq2:auto_generated.result[5]
result[6] <= mult_add_2jq2:auto_generated.result[6]
result[7] <= mult_add_2jq2:auto_generated.result[7]
result[8] <= mult_add_2jq2:auto_generated.result[8]
result[9] <= mult_add_2jq2:auto_generated.result[9]
result[10] <= mult_add_2jq2:auto_generated.result[10]
result[11] <= mult_add_2jq2:auto_generated.result[11]
result[12] <= mult_add_2jq2:auto_generated.result[12]
result[13] <= mult_add_2jq2:auto_generated.result[13]
result[14] <= mult_add_2jq2:auto_generated.result[14]
result[15] <= mult_add_2jq2:auto_generated.result[15]
result[16] <= mult_add_2jq2:auto_generated.result[16]
result[17] <= mult_add_2jq2:auto_generated.result[17]
result[18] <= mult_add_2jq2:auto_generated.result[18]
result[19] <= mult_add_2jq2:auto_generated.result[19]
result[20] <= mult_add_2jq2:auto_generated.result[20]
result[21] <= mult_add_2jq2:auto_generated.result[21]
result[22] <= mult_add_2jq2:auto_generated.result[22]
result[23] <= mult_add_2jq2:auto_generated.result[23]
result[24] <= mult_add_2jq2:auto_generated.result[24]
result[25] <= mult_add_2jq2:auto_generated.result[25]
result[26] <= mult_add_2jq2:auto_generated.result[26]
result[27] <= mult_add_2jq2:auto_generated.result[27]
result[28] <= mult_add_2jq2:auto_generated.result[28]
result[29] <= mult_add_2jq2:auto_generated.result[29]
result[30] <= mult_add_2jq2:auto_generated.result[30]
result[31] <= mult_add_2jq2:auto_generated.result[31]
result[32] <= mult_add_2jq2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated
clock0 => ded_mult_n691:ded_mult1.clock[0]
clock0 => ded_mult_n691:ded_mult2.clock[0]
clock0 => dffe7a[33].CLK
clock0 => dffe7a[32].CLK
clock0 => dffe7a[31].CLK
clock0 => dffe7a[30].CLK
clock0 => dffe7a[29].CLK
clock0 => dffe7a[28].CLK
clock0 => dffe7a[27].CLK
clock0 => dffe7a[26].CLK
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_n691:ded_mult1.dataa[0]
dataa[1] => ded_mult_n691:ded_mult1.dataa[1]
dataa[2] => ded_mult_n691:ded_mult1.dataa[2]
dataa[3] => ded_mult_n691:ded_mult1.dataa[3]
dataa[4] => ded_mult_n691:ded_mult1.dataa[4]
dataa[5] => ded_mult_n691:ded_mult1.dataa[5]
dataa[6] => ded_mult_n691:ded_mult1.dataa[6]
dataa[7] => ded_mult_n691:ded_mult1.dataa[7]
dataa[8] => ded_mult_n691:ded_mult1.dataa[8]
dataa[9] => ded_mult_n691:ded_mult1.dataa[9]
dataa[10] => ded_mult_n691:ded_mult1.dataa[10]
dataa[11] => ded_mult_n691:ded_mult1.dataa[11]
dataa[12] => ded_mult_n691:ded_mult1.dataa[12]
dataa[13] => ded_mult_n691:ded_mult1.dataa[13]
dataa[14] => ded_mult_n691:ded_mult1.dataa[14]
dataa[15] => ded_mult_n691:ded_mult1.dataa[15]
dataa[16] => ded_mult_n691:ded_mult2.dataa[0]
dataa[17] => ded_mult_n691:ded_mult2.dataa[1]
dataa[18] => ded_mult_n691:ded_mult2.dataa[2]
dataa[19] => ded_mult_n691:ded_mult2.dataa[3]
dataa[20] => ded_mult_n691:ded_mult2.dataa[4]
dataa[21] => ded_mult_n691:ded_mult2.dataa[5]
dataa[22] => ded_mult_n691:ded_mult2.dataa[6]
dataa[23] => ded_mult_n691:ded_mult2.dataa[7]
dataa[24] => ded_mult_n691:ded_mult2.dataa[8]
dataa[25] => ded_mult_n691:ded_mult2.dataa[9]
dataa[26] => ded_mult_n691:ded_mult2.dataa[10]
dataa[27] => ded_mult_n691:ded_mult2.dataa[11]
dataa[28] => ded_mult_n691:ded_mult2.dataa[12]
dataa[29] => ded_mult_n691:ded_mult2.dataa[13]
dataa[30] => ded_mult_n691:ded_mult2.dataa[14]
dataa[31] => ded_mult_n691:ded_mult2.dataa[15]
datab[0] => ded_mult_n691:ded_mult1.datab[0]
datab[1] => ded_mult_n691:ded_mult1.datab[1]
datab[2] => ded_mult_n691:ded_mult1.datab[2]
datab[3] => ded_mult_n691:ded_mult1.datab[3]
datab[4] => ded_mult_n691:ded_mult1.datab[4]
datab[5] => ded_mult_n691:ded_mult1.datab[5]
datab[6] => ded_mult_n691:ded_mult1.datab[6]
datab[7] => ded_mult_n691:ded_mult1.datab[7]
datab[8] => ded_mult_n691:ded_mult1.datab[8]
datab[9] => ded_mult_n691:ded_mult1.datab[9]
datab[10] => ded_mult_n691:ded_mult1.datab[10]
datab[11] => ded_mult_n691:ded_mult1.datab[11]
datab[12] => ded_mult_n691:ded_mult1.datab[12]
datab[13] => ded_mult_n691:ded_mult1.datab[13]
datab[14] => ded_mult_n691:ded_mult1.datab[14]
datab[15] => ded_mult_n691:ded_mult1.datab[15]
datab[16] => ded_mult_n691:ded_mult2.datab[0]
datab[17] => ded_mult_n691:ded_mult2.datab[1]
datab[18] => ded_mult_n691:ded_mult2.datab[2]
datab[19] => ded_mult_n691:ded_mult2.datab[3]
datab[20] => ded_mult_n691:ded_mult2.datab[4]
datab[21] => ded_mult_n691:ded_mult2.datab[5]
datab[22] => ded_mult_n691:ded_mult2.datab[6]
datab[23] => ded_mult_n691:ded_mult2.datab[7]
datab[24] => ded_mult_n691:ded_mult2.datab[8]
datab[25] => ded_mult_n691:ded_mult2.datab[9]
datab[26] => ded_mult_n691:ded_mult2.datab[10]
datab[27] => ded_mult_n691:ded_mult2.datab[11]
datab[28] => ded_mult_n691:ded_mult2.datab[12]
datab[29] => ded_mult_n691:ded_mult2.datab[13]
datab[30] => ded_mult_n691:ded_mult2.datab[14]
datab[31] => ded_mult_n691:ded_mult2.datab[15]
ena0 => ded_mult_n691:ded_mult1.ena[0]
ena0 => ded_mult_n691:ded_mult2.ena[0]
ena0 => dffe7a[33].ENA
ena0 => dffe7a[32].ENA
ena0 => dffe7a[31].ENA
ena0 => dffe7a[30].ENA
ena0 => dffe7a[29].ENA
ena0 => dffe7a[28].ENA
ena0 => dffe7a[27].ENA
ena0 => dffe7a[26].ENA
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe7a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe7a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe7a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe7a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe7a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe7a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe7a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe7a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_0[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_0[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_0[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_0[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_0[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_0[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_0[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_0[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[16]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[17]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[18]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[19]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[20]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[21]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[22]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[23]
datab_1[8] => altmult_add:ALTMULT_ADD_component.datab[24]
datab_1[9] => altmult_add:ALTMULT_ADD_component.datab[25]
datab_1[10] => altmult_add:ALTMULT_ADD_component.datab[26]
datab_1[11] => altmult_add:ALTMULT_ADD_component.datab[27]
datab_1[12] => altmult_add:ALTMULT_ADD_component.datab[28]
datab_1[13] => altmult_add:ALTMULT_ADD_component.datab[29]
datab_1[14] => altmult_add:ALTMULT_ADD_component.datab[30]
datab_1[15] => altmult_add:ALTMULT_ADD_component.datab[31]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_1iq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_1iq2:auto_generated.dataa[0]
dataa[1] => mult_add_1iq2:auto_generated.dataa[1]
dataa[2] => mult_add_1iq2:auto_generated.dataa[2]
dataa[3] => mult_add_1iq2:auto_generated.dataa[3]
dataa[4] => mult_add_1iq2:auto_generated.dataa[4]
dataa[5] => mult_add_1iq2:auto_generated.dataa[5]
dataa[6] => mult_add_1iq2:auto_generated.dataa[6]
dataa[7] => mult_add_1iq2:auto_generated.dataa[7]
dataa[8] => mult_add_1iq2:auto_generated.dataa[8]
dataa[9] => mult_add_1iq2:auto_generated.dataa[9]
dataa[10] => mult_add_1iq2:auto_generated.dataa[10]
dataa[11] => mult_add_1iq2:auto_generated.dataa[11]
dataa[12] => mult_add_1iq2:auto_generated.dataa[12]
dataa[13] => mult_add_1iq2:auto_generated.dataa[13]
dataa[14] => mult_add_1iq2:auto_generated.dataa[14]
dataa[15] => mult_add_1iq2:auto_generated.dataa[15]
dataa[16] => mult_add_1iq2:auto_generated.dataa[16]
dataa[17] => mult_add_1iq2:auto_generated.dataa[17]
dataa[18] => mult_add_1iq2:auto_generated.dataa[18]
dataa[19] => mult_add_1iq2:auto_generated.dataa[19]
dataa[20] => mult_add_1iq2:auto_generated.dataa[20]
dataa[21] => mult_add_1iq2:auto_generated.dataa[21]
dataa[22] => mult_add_1iq2:auto_generated.dataa[22]
dataa[23] => mult_add_1iq2:auto_generated.dataa[23]
dataa[24] => mult_add_1iq2:auto_generated.dataa[24]
dataa[25] => mult_add_1iq2:auto_generated.dataa[25]
dataa[26] => mult_add_1iq2:auto_generated.dataa[26]
dataa[27] => mult_add_1iq2:auto_generated.dataa[27]
dataa[28] => mult_add_1iq2:auto_generated.dataa[28]
dataa[29] => mult_add_1iq2:auto_generated.dataa[29]
dataa[30] => mult_add_1iq2:auto_generated.dataa[30]
dataa[31] => mult_add_1iq2:auto_generated.dataa[31]
datab[0] => mult_add_1iq2:auto_generated.datab[0]
datab[1] => mult_add_1iq2:auto_generated.datab[1]
datab[2] => mult_add_1iq2:auto_generated.datab[2]
datab[3] => mult_add_1iq2:auto_generated.datab[3]
datab[4] => mult_add_1iq2:auto_generated.datab[4]
datab[5] => mult_add_1iq2:auto_generated.datab[5]
datab[6] => mult_add_1iq2:auto_generated.datab[6]
datab[7] => mult_add_1iq2:auto_generated.datab[7]
datab[8] => mult_add_1iq2:auto_generated.datab[8]
datab[9] => mult_add_1iq2:auto_generated.datab[9]
datab[10] => mult_add_1iq2:auto_generated.datab[10]
datab[11] => mult_add_1iq2:auto_generated.datab[11]
datab[12] => mult_add_1iq2:auto_generated.datab[12]
datab[13] => mult_add_1iq2:auto_generated.datab[13]
datab[14] => mult_add_1iq2:auto_generated.datab[14]
datab[15] => mult_add_1iq2:auto_generated.datab[15]
datab[16] => mult_add_1iq2:auto_generated.datab[16]
datab[17] => mult_add_1iq2:auto_generated.datab[17]
datab[18] => mult_add_1iq2:auto_generated.datab[18]
datab[19] => mult_add_1iq2:auto_generated.datab[19]
datab[20] => mult_add_1iq2:auto_generated.datab[20]
datab[21] => mult_add_1iq2:auto_generated.datab[21]
datab[22] => mult_add_1iq2:auto_generated.datab[22]
datab[23] => mult_add_1iq2:auto_generated.datab[23]
datab[24] => mult_add_1iq2:auto_generated.datab[24]
datab[25] => mult_add_1iq2:auto_generated.datab[25]
datab[26] => mult_add_1iq2:auto_generated.datab[26]
datab[27] => mult_add_1iq2:auto_generated.datab[27]
datab[28] => mult_add_1iq2:auto_generated.datab[28]
datab[29] => mult_add_1iq2:auto_generated.datab[29]
datab[30] => mult_add_1iq2:auto_generated.datab[30]
datab[31] => mult_add_1iq2:auto_generated.datab[31]
ena0 => mult_add_1iq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_1iq2:auto_generated.result[0]
result[1] <= mult_add_1iq2:auto_generated.result[1]
result[2] <= mult_add_1iq2:auto_generated.result[2]
result[3] <= mult_add_1iq2:auto_generated.result[3]
result[4] <= mult_add_1iq2:auto_generated.result[4]
result[5] <= mult_add_1iq2:auto_generated.result[5]
result[6] <= mult_add_1iq2:auto_generated.result[6]
result[7] <= mult_add_1iq2:auto_generated.result[7]
result[8] <= mult_add_1iq2:auto_generated.result[8]
result[9] <= mult_add_1iq2:auto_generated.result[9]
result[10] <= mult_add_1iq2:auto_generated.result[10]
result[11] <= mult_add_1iq2:auto_generated.result[11]
result[12] <= mult_add_1iq2:auto_generated.result[12]
result[13] <= mult_add_1iq2:auto_generated.result[13]
result[14] <= mult_add_1iq2:auto_generated.result[14]
result[15] <= mult_add_1iq2:auto_generated.result[15]
result[16] <= mult_add_1iq2:auto_generated.result[16]
result[17] <= mult_add_1iq2:auto_generated.result[17]
result[18] <= mult_add_1iq2:auto_generated.result[18]
result[19] <= mult_add_1iq2:auto_generated.result[19]
result[20] <= mult_add_1iq2:auto_generated.result[20]
result[21] <= mult_add_1iq2:auto_generated.result[21]
result[22] <= mult_add_1iq2:auto_generated.result[22]
result[23] <= mult_add_1iq2:auto_generated.result[23]
result[24] <= mult_add_1iq2:auto_generated.result[24]
result[25] <= mult_add_1iq2:auto_generated.result[25]
result[26] <= mult_add_1iq2:auto_generated.result[26]
result[27] <= mult_add_1iq2:auto_generated.result[27]
result[28] <= mult_add_1iq2:auto_generated.result[28]
result[29] <= mult_add_1iq2:auto_generated.result[29]
result[30] <= mult_add_1iq2:auto_generated.result[30]
result[31] <= mult_add_1iq2:auto_generated.result[31]
result[32] <= mult_add_1iq2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated
clock0 => ded_mult_n691:ded_mult1.clock[0]
clock0 => ded_mult_n691:ded_mult2.clock[0]
clock0 => dffe5a[32].CLK
clock0 => dffe5a[31].CLK
clock0 => dffe5a[30].CLK
clock0 => dffe5a[29].CLK
clock0 => dffe5a[28].CLK
clock0 => dffe5a[27].CLK
clock0 => dffe5a[26].CLK
clock0 => dffe5a[25].CLK
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_n691:ded_mult1.dataa[0]
dataa[1] => ded_mult_n691:ded_mult1.dataa[1]
dataa[2] => ded_mult_n691:ded_mult1.dataa[2]
dataa[3] => ded_mult_n691:ded_mult1.dataa[3]
dataa[4] => ded_mult_n691:ded_mult1.dataa[4]
dataa[5] => ded_mult_n691:ded_mult1.dataa[5]
dataa[6] => ded_mult_n691:ded_mult1.dataa[6]
dataa[7] => ded_mult_n691:ded_mult1.dataa[7]
dataa[8] => ded_mult_n691:ded_mult1.dataa[8]
dataa[9] => ded_mult_n691:ded_mult1.dataa[9]
dataa[10] => ded_mult_n691:ded_mult1.dataa[10]
dataa[11] => ded_mult_n691:ded_mult1.dataa[11]
dataa[12] => ded_mult_n691:ded_mult1.dataa[12]
dataa[13] => ded_mult_n691:ded_mult1.dataa[13]
dataa[14] => ded_mult_n691:ded_mult1.dataa[14]
dataa[15] => ded_mult_n691:ded_mult1.dataa[15]
dataa[16] => ded_mult_n691:ded_mult2.dataa[0]
dataa[17] => ded_mult_n691:ded_mult2.dataa[1]
dataa[18] => ded_mult_n691:ded_mult2.dataa[2]
dataa[19] => ded_mult_n691:ded_mult2.dataa[3]
dataa[20] => ded_mult_n691:ded_mult2.dataa[4]
dataa[21] => ded_mult_n691:ded_mult2.dataa[5]
dataa[22] => ded_mult_n691:ded_mult2.dataa[6]
dataa[23] => ded_mult_n691:ded_mult2.dataa[7]
dataa[24] => ded_mult_n691:ded_mult2.dataa[8]
dataa[25] => ded_mult_n691:ded_mult2.dataa[9]
dataa[26] => ded_mult_n691:ded_mult2.dataa[10]
dataa[27] => ded_mult_n691:ded_mult2.dataa[11]
dataa[28] => ded_mult_n691:ded_mult2.dataa[12]
dataa[29] => ded_mult_n691:ded_mult2.dataa[13]
dataa[30] => ded_mult_n691:ded_mult2.dataa[14]
dataa[31] => ded_mult_n691:ded_mult2.dataa[15]
datab[0] => ded_mult_n691:ded_mult1.datab[0]
datab[1] => ded_mult_n691:ded_mult1.datab[1]
datab[2] => ded_mult_n691:ded_mult1.datab[2]
datab[3] => ded_mult_n691:ded_mult1.datab[3]
datab[4] => ded_mult_n691:ded_mult1.datab[4]
datab[5] => ded_mult_n691:ded_mult1.datab[5]
datab[6] => ded_mult_n691:ded_mult1.datab[6]
datab[7] => ded_mult_n691:ded_mult1.datab[7]
datab[8] => ded_mult_n691:ded_mult1.datab[8]
datab[9] => ded_mult_n691:ded_mult1.datab[9]
datab[10] => ded_mult_n691:ded_mult1.datab[10]
datab[11] => ded_mult_n691:ded_mult1.datab[11]
datab[12] => ded_mult_n691:ded_mult1.datab[12]
datab[13] => ded_mult_n691:ded_mult1.datab[13]
datab[14] => ded_mult_n691:ded_mult1.datab[14]
datab[15] => ded_mult_n691:ded_mult1.datab[15]
datab[16] => ded_mult_n691:ded_mult2.datab[0]
datab[17] => ded_mult_n691:ded_mult2.datab[1]
datab[18] => ded_mult_n691:ded_mult2.datab[2]
datab[19] => ded_mult_n691:ded_mult2.datab[3]
datab[20] => ded_mult_n691:ded_mult2.datab[4]
datab[21] => ded_mult_n691:ded_mult2.datab[5]
datab[22] => ded_mult_n691:ded_mult2.datab[6]
datab[23] => ded_mult_n691:ded_mult2.datab[7]
datab[24] => ded_mult_n691:ded_mult2.datab[8]
datab[25] => ded_mult_n691:ded_mult2.datab[9]
datab[26] => ded_mult_n691:ded_mult2.datab[10]
datab[27] => ded_mult_n691:ded_mult2.datab[11]
datab[28] => ded_mult_n691:ded_mult2.datab[12]
datab[29] => ded_mult_n691:ded_mult2.datab[13]
datab[30] => ded_mult_n691:ded_mult2.datab[14]
datab[31] => ded_mult_n691:ded_mult2.datab[15]
ena0 => ded_mult_n691:ded_mult1.ena[0]
ena0 => ded_mult_n691:ded_mult2.ena[0]
ena0 => dffe5a[32].ENA
ena0 => dffe5a[31].ENA
ena0 => dffe5a[30].ENA
ena0 => dffe5a[29].ENA
ena0 => dffe5a[28].ENA
ena0 => dffe5a[27].ENA
ena0 => dffe5a[26].ENA
ena0 => dffe5a[25].ENA
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe5a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe5a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe5a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe5a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe5a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe5a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe5a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe5a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
dataa[15] => add_sub_knj:auto_generated.dataa[15]
dataa[16] => add_sub_knj:auto_generated.dataa[16]
dataa[17] => add_sub_knj:auto_generated.dataa[17]
dataa[18] => add_sub_knj:auto_generated.dataa[18]
dataa[19] => add_sub_knj:auto_generated.dataa[19]
dataa[20] => add_sub_knj:auto_generated.dataa[20]
dataa[21] => add_sub_knj:auto_generated.dataa[21]
dataa[22] => add_sub_knj:auto_generated.dataa[22]
dataa[23] => add_sub_knj:auto_generated.dataa[23]
dataa[24] => add_sub_knj:auto_generated.dataa[24]
dataa[25] => add_sub_knj:auto_generated.dataa[25]
dataa[26] => add_sub_knj:auto_generated.dataa[26]
dataa[27] => add_sub_knj:auto_generated.dataa[27]
dataa[28] => add_sub_knj:auto_generated.dataa[28]
dataa[29] => add_sub_knj:auto_generated.dataa[29]
dataa[30] => add_sub_knj:auto_generated.dataa[30]
dataa[31] => add_sub_knj:auto_generated.dataa[31]
dataa[32] => add_sub_knj:auto_generated.dataa[32]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
datab[15] => add_sub_knj:auto_generated.datab[15]
datab[16] => add_sub_knj:auto_generated.datab[16]
datab[17] => add_sub_knj:auto_generated.datab[17]
datab[18] => add_sub_knj:auto_generated.datab[18]
datab[19] => add_sub_knj:auto_generated.datab[19]
datab[20] => add_sub_knj:auto_generated.datab[20]
datab[21] => add_sub_knj:auto_generated.datab[21]
datab[22] => add_sub_knj:auto_generated.datab[22]
datab[23] => add_sub_knj:auto_generated.datab[23]
datab[24] => add_sub_knj:auto_generated.datab[24]
datab[25] => add_sub_knj:auto_generated.datab[25]
datab[26] => add_sub_knj:auto_generated.datab[26]
datab[27] => add_sub_knj:auto_generated.datab[27]
datab[28] => add_sub_knj:auto_generated.datab[28]
datab[29] => add_sub_knj:auto_generated.datab[29]
datab[30] => add_sub_knj:auto_generated.datab[30]
datab[31] => add_sub_knj:auto_generated.datab[31]
datab[32] => add_sub_knj:auto_generated.datab[32]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
result[15] <= add_sub_knj:auto_generated.result[15]
result[16] <= add_sub_knj:auto_generated.result[16]
result[17] <= add_sub_knj:auto_generated.result[17]
result[18] <= add_sub_knj:auto_generated.result[18]
result[19] <= add_sub_knj:auto_generated.result[19]
result[20] <= add_sub_knj:auto_generated.result[20]
result[21] <= add_sub_knj:auto_generated.result[21]
result[22] <= add_sub_knj:auto_generated.result[22]
result[23] <= add_sub_knj:auto_generated.result[23]
result[24] <= add_sub_knj:auto_generated.result[24]
result[25] <= add_sub_knj:auto_generated.result[25]
result[26] <= add_sub_knj:auto_generated.result[26]
result[27] <= add_sub_knj:auto_generated.result[27]
result[28] <= add_sub_knj:auto_generated.result[28]
result[29] <= add_sub_knj:auto_generated.result[29]
result[30] <= add_sub_knj:auto_generated.result[30]
result[31] <= add_sub_knj:auto_generated.result[31]
result[32] <= add_sub_knj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
dataa[15] => add_sub_knj:auto_generated.dataa[15]
dataa[16] => add_sub_knj:auto_generated.dataa[16]
dataa[17] => add_sub_knj:auto_generated.dataa[17]
dataa[18] => add_sub_knj:auto_generated.dataa[18]
dataa[19] => add_sub_knj:auto_generated.dataa[19]
dataa[20] => add_sub_knj:auto_generated.dataa[20]
dataa[21] => add_sub_knj:auto_generated.dataa[21]
dataa[22] => add_sub_knj:auto_generated.dataa[22]
dataa[23] => add_sub_knj:auto_generated.dataa[23]
dataa[24] => add_sub_knj:auto_generated.dataa[24]
dataa[25] => add_sub_knj:auto_generated.dataa[25]
dataa[26] => add_sub_knj:auto_generated.dataa[26]
dataa[27] => add_sub_knj:auto_generated.dataa[27]
dataa[28] => add_sub_knj:auto_generated.dataa[28]
dataa[29] => add_sub_knj:auto_generated.dataa[29]
dataa[30] => add_sub_knj:auto_generated.dataa[30]
dataa[31] => add_sub_knj:auto_generated.dataa[31]
dataa[32] => add_sub_knj:auto_generated.dataa[32]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
datab[15] => add_sub_knj:auto_generated.datab[15]
datab[16] => add_sub_knj:auto_generated.datab[16]
datab[17] => add_sub_knj:auto_generated.datab[17]
datab[18] => add_sub_knj:auto_generated.datab[18]
datab[19] => add_sub_knj:auto_generated.datab[19]
datab[20] => add_sub_knj:auto_generated.datab[20]
datab[21] => add_sub_knj:auto_generated.datab[21]
datab[22] => add_sub_knj:auto_generated.datab[22]
datab[23] => add_sub_knj:auto_generated.datab[23]
datab[24] => add_sub_knj:auto_generated.datab[24]
datab[25] => add_sub_knj:auto_generated.datab[25]
datab[26] => add_sub_knj:auto_generated.datab[26]
datab[27] => add_sub_knj:auto_generated.datab[27]
datab[28] => add_sub_knj:auto_generated.datab[28]
datab[29] => add_sub_knj:auto_generated.datab[29]
datab[30] => add_sub_knj:auto_generated.datab[30]
datab[31] => add_sub_knj:auto_generated.datab[31]
datab[32] => add_sub_knj:auto_generated.datab[32]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
result[15] <= add_sub_knj:auto_generated.result[15]
result[16] <= add_sub_knj:auto_generated.result[16]
result[17] <= add_sub_knj:auto_generated.result[17]
result[18] <= add_sub_knj:auto_generated.result[18]
result[19] <= add_sub_knj:auto_generated.result[19]
result[20] <= add_sub_knj:auto_generated.result[20]
result[21] <= add_sub_knj:auto_generated.result[21]
result[22] <= add_sub_knj:auto_generated.result[22]
result[23] <= add_sub_knj:auto_generated.result[23]
result[24] <= add_sub_knj:auto_generated.result[24]
result[25] <= add_sub_knj:auto_generated.result[25]
result[26] <= add_sub_knj:auto_generated.result[26]
result[27] <= add_sub_knj:auto_generated.result[27]
result[28] <= add_sub_knj:auto_generated.result[28]
result[29] <= add_sub_knj:auto_generated.result[29]
result[30] <= add_sub_knj:auto_generated.result[30]
result[31] <= add_sub_knj:auto_generated.result[31]
result[32] <= add_sub_knj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm2|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3
clk => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.clock0
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_i_tmp[24].CLK
clk => result_i_tmp[25].CLK
clk => result_i_tmp[26].CLK
clk => result_i_tmp[27].CLK
clk => result_i_tmp[28].CLK
clk => result_i_tmp[29].CLK
clk => result_i_tmp[30].CLK
clk => result_i_tmp[31].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => result_r_tmp[24].CLK
clk => result_r_tmp[25].CLK
clk => result_r_tmp[26].CLK
clk => result_r_tmp[27].CLK
clk => result_r_tmp[28].CLK
clk => result_r_tmp[29].CLK
clk => result_r_tmp[30].CLK
clk => result_r_tmp[31].CLK
clk => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.clock0
clk => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u0.clk
clk => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u1.clk
clk => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.clk
clk => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.clk
global_clock_enable => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.global_clock_enable
global_clock_enable => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_ma:gen_ma_full:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_i_tmp[24].ENA
global_clock_enable => result_i_tmp[25].ENA
global_clock_enable => result_i_tmp[26].ENA
global_clock_enable => result_i_tmp[27].ENA
global_clock_enable => result_i_tmp[28].ENA
global_clock_enable => result_i_tmp[29].ENA
global_clock_enable => result_i_tmp[30].ENA
global_clock_enable => result_i_tmp[31].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
global_clock_enable => result_r_tmp[24].ENA
global_clock_enable => result_r_tmp[25].ENA
global_clock_enable => result_r_tmp[26].ENA
global_clock_enable => result_r_tmp[27].ENA
global_clock_enable => result_r_tmp[28].ENA
global_clock_enable => result_r_tmp[29].ENA
global_clock_enable => result_r_tmp[30].ENA
global_clock_enable => result_r_tmp[31].ENA
reset => ~NO_FANOUT~
dataa[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[0]
dataa[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[0]
dataa[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[1]
dataa[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[1]
dataa[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[2]
dataa[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[2]
dataa[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[3]
dataa[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[3]
dataa[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[4]
dataa[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[4]
dataa[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[5]
dataa[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[5]
dataa[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[6]
dataa[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[6]
dataa[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[7]
dataa[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[7]
dataa[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[8]
dataa[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[8]
dataa[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[9]
dataa[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[9]
dataa[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[10]
dataa[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[10]
dataa[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[11]
dataa[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[11]
dataa[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[12]
dataa[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[12]
dataa[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[13]
dataa[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[13]
dataa[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[14]
dataa[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[14]
dataa[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_0[15]
dataa[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_1[15]
datab[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[0]
datab[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[0]
datab[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[1]
datab[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[1]
datab[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[2]
datab[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[2]
datab[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[3]
datab[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[3]
datab[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[4]
datab[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[4]
datab[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[5]
datab[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[5]
datab[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[6]
datab[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[6]
datab[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[7]
datab[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[7]
datab[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[8]
datab[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[8]
datab[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[9]
datab[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[9]
datab[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[10]
datab[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[10]
datab[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[11]
datab[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[11]
datab[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[12]
datab[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[12]
datab[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[13]
datab[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[13]
datab[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[14]
datab[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[14]
datab[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.dataa_1[15]
datab[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.dataa_0[15]
datac[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[0]
datac[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[0]
datac[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[1]
datac[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[1]
datac[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[2]
datac[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[2]
datac[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[3]
datac[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[3]
datac[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[4]
datac[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[4]
datac[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[5]
datac[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[5]
datac[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[6]
datac[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[6]
datac[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[7]
datac[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[7]
datac[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[8]
datac[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[8]
datac[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[9]
datac[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[9]
datac[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[10]
datac[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[10]
datac[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[11]
datac[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[11]
datac[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[12]
datac[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[12]
datac[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[13]
datac[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[13]
datac[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[14]
datac[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[14]
datac[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_0[15]
datac[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_0[15]
datad[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[0]
datad[0] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[0]
datad[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[1]
datad[1] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[1]
datad[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[2]
datad[2] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[2]
datad[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[3]
datad[3] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[3]
datad[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[4]
datad[4] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[4]
datad[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[5]
datad[5] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[5]
datad[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[6]
datad[6] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[6]
datad[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[7]
datad[7] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[7]
datad[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[8]
datad[8] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[8]
datad[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[9]
datad[9] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[9]
datad[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[10]
datad[10] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[10]
datad[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[11]
datad[11] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[11]
datad[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[12]
datad[12] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[12]
datad[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[13]
datad[13] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[13]
datad[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[14]
datad[14] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[14]
datad[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ms.datab_1[15]
datad[15] => asj_fft_mult_add_fft_130:gen_ma:gen_ma_full:ma.datab_1[15]
real_out[0] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[11]
real_out[12] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[12]
real_out[13] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[13]
real_out[14] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[14]
real_out[15] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:real_delay.data_out[15]
imag_out[0] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[11]
imag_out[12] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[12]
imag_out[13] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[13]
imag_out[14] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[14]
imag_out[15] <= asj_fft_tdl_fft_130:gen_ma:gen_ma_full:imag_delay.data_out[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_0[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_0[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_0[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_0[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_0[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_0[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_0[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_0[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[16]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[17]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[18]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[19]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[20]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[21]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[22]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[23]
datab_1[8] => altmult_add:ALTMULT_ADD_component.datab[24]
datab_1[9] => altmult_add:ALTMULT_ADD_component.datab[25]
datab_1[10] => altmult_add:ALTMULT_ADD_component.datab[26]
datab_1[11] => altmult_add:ALTMULT_ADD_component.datab[27]
datab_1[12] => altmult_add:ALTMULT_ADD_component.datab[28]
datab_1[13] => altmult_add:ALTMULT_ADD_component.datab[29]
datab_1[14] => altmult_add:ALTMULT_ADD_component.datab[30]
datab_1[15] => altmult_add:ALTMULT_ADD_component.datab[31]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_2jq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_2jq2:auto_generated.dataa[0]
dataa[1] => mult_add_2jq2:auto_generated.dataa[1]
dataa[2] => mult_add_2jq2:auto_generated.dataa[2]
dataa[3] => mult_add_2jq2:auto_generated.dataa[3]
dataa[4] => mult_add_2jq2:auto_generated.dataa[4]
dataa[5] => mult_add_2jq2:auto_generated.dataa[5]
dataa[6] => mult_add_2jq2:auto_generated.dataa[6]
dataa[7] => mult_add_2jq2:auto_generated.dataa[7]
dataa[8] => mult_add_2jq2:auto_generated.dataa[8]
dataa[9] => mult_add_2jq2:auto_generated.dataa[9]
dataa[10] => mult_add_2jq2:auto_generated.dataa[10]
dataa[11] => mult_add_2jq2:auto_generated.dataa[11]
dataa[12] => mult_add_2jq2:auto_generated.dataa[12]
dataa[13] => mult_add_2jq2:auto_generated.dataa[13]
dataa[14] => mult_add_2jq2:auto_generated.dataa[14]
dataa[15] => mult_add_2jq2:auto_generated.dataa[15]
dataa[16] => mult_add_2jq2:auto_generated.dataa[16]
dataa[17] => mult_add_2jq2:auto_generated.dataa[17]
dataa[18] => mult_add_2jq2:auto_generated.dataa[18]
dataa[19] => mult_add_2jq2:auto_generated.dataa[19]
dataa[20] => mult_add_2jq2:auto_generated.dataa[20]
dataa[21] => mult_add_2jq2:auto_generated.dataa[21]
dataa[22] => mult_add_2jq2:auto_generated.dataa[22]
dataa[23] => mult_add_2jq2:auto_generated.dataa[23]
dataa[24] => mult_add_2jq2:auto_generated.dataa[24]
dataa[25] => mult_add_2jq2:auto_generated.dataa[25]
dataa[26] => mult_add_2jq2:auto_generated.dataa[26]
dataa[27] => mult_add_2jq2:auto_generated.dataa[27]
dataa[28] => mult_add_2jq2:auto_generated.dataa[28]
dataa[29] => mult_add_2jq2:auto_generated.dataa[29]
dataa[30] => mult_add_2jq2:auto_generated.dataa[30]
dataa[31] => mult_add_2jq2:auto_generated.dataa[31]
datab[0] => mult_add_2jq2:auto_generated.datab[0]
datab[1] => mult_add_2jq2:auto_generated.datab[1]
datab[2] => mult_add_2jq2:auto_generated.datab[2]
datab[3] => mult_add_2jq2:auto_generated.datab[3]
datab[4] => mult_add_2jq2:auto_generated.datab[4]
datab[5] => mult_add_2jq2:auto_generated.datab[5]
datab[6] => mult_add_2jq2:auto_generated.datab[6]
datab[7] => mult_add_2jq2:auto_generated.datab[7]
datab[8] => mult_add_2jq2:auto_generated.datab[8]
datab[9] => mult_add_2jq2:auto_generated.datab[9]
datab[10] => mult_add_2jq2:auto_generated.datab[10]
datab[11] => mult_add_2jq2:auto_generated.datab[11]
datab[12] => mult_add_2jq2:auto_generated.datab[12]
datab[13] => mult_add_2jq2:auto_generated.datab[13]
datab[14] => mult_add_2jq2:auto_generated.datab[14]
datab[15] => mult_add_2jq2:auto_generated.datab[15]
datab[16] => mult_add_2jq2:auto_generated.datab[16]
datab[17] => mult_add_2jq2:auto_generated.datab[17]
datab[18] => mult_add_2jq2:auto_generated.datab[18]
datab[19] => mult_add_2jq2:auto_generated.datab[19]
datab[20] => mult_add_2jq2:auto_generated.datab[20]
datab[21] => mult_add_2jq2:auto_generated.datab[21]
datab[22] => mult_add_2jq2:auto_generated.datab[22]
datab[23] => mult_add_2jq2:auto_generated.datab[23]
datab[24] => mult_add_2jq2:auto_generated.datab[24]
datab[25] => mult_add_2jq2:auto_generated.datab[25]
datab[26] => mult_add_2jq2:auto_generated.datab[26]
datab[27] => mult_add_2jq2:auto_generated.datab[27]
datab[28] => mult_add_2jq2:auto_generated.datab[28]
datab[29] => mult_add_2jq2:auto_generated.datab[29]
datab[30] => mult_add_2jq2:auto_generated.datab[30]
datab[31] => mult_add_2jq2:auto_generated.datab[31]
ena0 => mult_add_2jq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_2jq2:auto_generated.result[0]
result[1] <= mult_add_2jq2:auto_generated.result[1]
result[2] <= mult_add_2jq2:auto_generated.result[2]
result[3] <= mult_add_2jq2:auto_generated.result[3]
result[4] <= mult_add_2jq2:auto_generated.result[4]
result[5] <= mult_add_2jq2:auto_generated.result[5]
result[6] <= mult_add_2jq2:auto_generated.result[6]
result[7] <= mult_add_2jq2:auto_generated.result[7]
result[8] <= mult_add_2jq2:auto_generated.result[8]
result[9] <= mult_add_2jq2:auto_generated.result[9]
result[10] <= mult_add_2jq2:auto_generated.result[10]
result[11] <= mult_add_2jq2:auto_generated.result[11]
result[12] <= mult_add_2jq2:auto_generated.result[12]
result[13] <= mult_add_2jq2:auto_generated.result[13]
result[14] <= mult_add_2jq2:auto_generated.result[14]
result[15] <= mult_add_2jq2:auto_generated.result[15]
result[16] <= mult_add_2jq2:auto_generated.result[16]
result[17] <= mult_add_2jq2:auto_generated.result[17]
result[18] <= mult_add_2jq2:auto_generated.result[18]
result[19] <= mult_add_2jq2:auto_generated.result[19]
result[20] <= mult_add_2jq2:auto_generated.result[20]
result[21] <= mult_add_2jq2:auto_generated.result[21]
result[22] <= mult_add_2jq2:auto_generated.result[22]
result[23] <= mult_add_2jq2:auto_generated.result[23]
result[24] <= mult_add_2jq2:auto_generated.result[24]
result[25] <= mult_add_2jq2:auto_generated.result[25]
result[26] <= mult_add_2jq2:auto_generated.result[26]
result[27] <= mult_add_2jq2:auto_generated.result[27]
result[28] <= mult_add_2jq2:auto_generated.result[28]
result[29] <= mult_add_2jq2:auto_generated.result[29]
result[30] <= mult_add_2jq2:auto_generated.result[30]
result[31] <= mult_add_2jq2:auto_generated.result[31]
result[32] <= mult_add_2jq2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated
clock0 => ded_mult_n691:ded_mult1.clock[0]
clock0 => ded_mult_n691:ded_mult2.clock[0]
clock0 => dffe7a[33].CLK
clock0 => dffe7a[32].CLK
clock0 => dffe7a[31].CLK
clock0 => dffe7a[30].CLK
clock0 => dffe7a[29].CLK
clock0 => dffe7a[28].CLK
clock0 => dffe7a[27].CLK
clock0 => dffe7a[26].CLK
clock0 => dffe7a[25].CLK
clock0 => dffe7a[24].CLK
clock0 => dffe7a[23].CLK
clock0 => dffe7a[22].CLK
clock0 => dffe7a[21].CLK
clock0 => dffe7a[20].CLK
clock0 => dffe7a[19].CLK
clock0 => dffe7a[18].CLK
clock0 => dffe7a[17].CLK
clock0 => dffe7a[16].CLK
clock0 => dffe7a[15].CLK
clock0 => dffe7a[14].CLK
clock0 => dffe7a[13].CLK
clock0 => dffe7a[12].CLK
clock0 => dffe7a[11].CLK
clock0 => dffe7a[10].CLK
clock0 => dffe7a[9].CLK
clock0 => dffe7a[8].CLK
clock0 => dffe7a[7].CLK
clock0 => dffe7a[6].CLK
clock0 => dffe7a[5].CLK
clock0 => dffe7a[4].CLK
clock0 => dffe7a[3].CLK
clock0 => dffe7a[2].CLK
clock0 => dffe7a[1].CLK
clock0 => dffe7a[0].CLK
dataa[0] => ded_mult_n691:ded_mult1.dataa[0]
dataa[1] => ded_mult_n691:ded_mult1.dataa[1]
dataa[2] => ded_mult_n691:ded_mult1.dataa[2]
dataa[3] => ded_mult_n691:ded_mult1.dataa[3]
dataa[4] => ded_mult_n691:ded_mult1.dataa[4]
dataa[5] => ded_mult_n691:ded_mult1.dataa[5]
dataa[6] => ded_mult_n691:ded_mult1.dataa[6]
dataa[7] => ded_mult_n691:ded_mult1.dataa[7]
dataa[8] => ded_mult_n691:ded_mult1.dataa[8]
dataa[9] => ded_mult_n691:ded_mult1.dataa[9]
dataa[10] => ded_mult_n691:ded_mult1.dataa[10]
dataa[11] => ded_mult_n691:ded_mult1.dataa[11]
dataa[12] => ded_mult_n691:ded_mult1.dataa[12]
dataa[13] => ded_mult_n691:ded_mult1.dataa[13]
dataa[14] => ded_mult_n691:ded_mult1.dataa[14]
dataa[15] => ded_mult_n691:ded_mult1.dataa[15]
dataa[16] => ded_mult_n691:ded_mult2.dataa[0]
dataa[17] => ded_mult_n691:ded_mult2.dataa[1]
dataa[18] => ded_mult_n691:ded_mult2.dataa[2]
dataa[19] => ded_mult_n691:ded_mult2.dataa[3]
dataa[20] => ded_mult_n691:ded_mult2.dataa[4]
dataa[21] => ded_mult_n691:ded_mult2.dataa[5]
dataa[22] => ded_mult_n691:ded_mult2.dataa[6]
dataa[23] => ded_mult_n691:ded_mult2.dataa[7]
dataa[24] => ded_mult_n691:ded_mult2.dataa[8]
dataa[25] => ded_mult_n691:ded_mult2.dataa[9]
dataa[26] => ded_mult_n691:ded_mult2.dataa[10]
dataa[27] => ded_mult_n691:ded_mult2.dataa[11]
dataa[28] => ded_mult_n691:ded_mult2.dataa[12]
dataa[29] => ded_mult_n691:ded_mult2.dataa[13]
dataa[30] => ded_mult_n691:ded_mult2.dataa[14]
dataa[31] => ded_mult_n691:ded_mult2.dataa[15]
datab[0] => ded_mult_n691:ded_mult1.datab[0]
datab[1] => ded_mult_n691:ded_mult1.datab[1]
datab[2] => ded_mult_n691:ded_mult1.datab[2]
datab[3] => ded_mult_n691:ded_mult1.datab[3]
datab[4] => ded_mult_n691:ded_mult1.datab[4]
datab[5] => ded_mult_n691:ded_mult1.datab[5]
datab[6] => ded_mult_n691:ded_mult1.datab[6]
datab[7] => ded_mult_n691:ded_mult1.datab[7]
datab[8] => ded_mult_n691:ded_mult1.datab[8]
datab[9] => ded_mult_n691:ded_mult1.datab[9]
datab[10] => ded_mult_n691:ded_mult1.datab[10]
datab[11] => ded_mult_n691:ded_mult1.datab[11]
datab[12] => ded_mult_n691:ded_mult1.datab[12]
datab[13] => ded_mult_n691:ded_mult1.datab[13]
datab[14] => ded_mult_n691:ded_mult1.datab[14]
datab[15] => ded_mult_n691:ded_mult1.datab[15]
datab[16] => ded_mult_n691:ded_mult2.datab[0]
datab[17] => ded_mult_n691:ded_mult2.datab[1]
datab[18] => ded_mult_n691:ded_mult2.datab[2]
datab[19] => ded_mult_n691:ded_mult2.datab[3]
datab[20] => ded_mult_n691:ded_mult2.datab[4]
datab[21] => ded_mult_n691:ded_mult2.datab[5]
datab[22] => ded_mult_n691:ded_mult2.datab[6]
datab[23] => ded_mult_n691:ded_mult2.datab[7]
datab[24] => ded_mult_n691:ded_mult2.datab[8]
datab[25] => ded_mult_n691:ded_mult2.datab[9]
datab[26] => ded_mult_n691:ded_mult2.datab[10]
datab[27] => ded_mult_n691:ded_mult2.datab[11]
datab[28] => ded_mult_n691:ded_mult2.datab[12]
datab[29] => ded_mult_n691:ded_mult2.datab[13]
datab[30] => ded_mult_n691:ded_mult2.datab[14]
datab[31] => ded_mult_n691:ded_mult2.datab[15]
ena0 => ded_mult_n691:ded_mult1.ena[0]
ena0 => ded_mult_n691:ded_mult2.ena[0]
ena0 => dffe7a[33].ENA
ena0 => dffe7a[32].ENA
ena0 => dffe7a[31].ENA
ena0 => dffe7a[30].ENA
ena0 => dffe7a[29].ENA
ena0 => dffe7a[28].ENA
ena0 => dffe7a[27].ENA
ena0 => dffe7a[26].ENA
ena0 => dffe7a[25].ENA
ena0 => dffe7a[24].ENA
ena0 => dffe7a[23].ENA
ena0 => dffe7a[22].ENA
ena0 => dffe7a[21].ENA
ena0 => dffe7a[20].ENA
ena0 => dffe7a[19].ENA
ena0 => dffe7a[18].ENA
ena0 => dffe7a[17].ENA
ena0 => dffe7a[16].ENA
ena0 => dffe7a[15].ENA
ena0 => dffe7a[14].ENA
ena0 => dffe7a[13].ENA
ena0 => dffe7a[12].ENA
ena0 => dffe7a[11].ENA
ena0 => dffe7a[10].ENA
ena0 => dffe7a[9].ENA
ena0 => dffe7a[8].ENA
ena0 => dffe7a[7].ENA
ena0 => dffe7a[6].ENA
ena0 => dffe7a[5].ENA
ena0 => dffe7a[4].ENA
ena0 => dffe7a[3].ENA
ena0 => dffe7a[2].ENA
ena0 => dffe7a[1].ENA
ena0 => dffe7a[0].ENA
result[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe7a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe7a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe7a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe7a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe7a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe7a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe7a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe7a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe7a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe7a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe7a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe7a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe7a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe7a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe7a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe7a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe7a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe7a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe7a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe7a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe7a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ms|altmult_add:ALTMULT_ADD_component|mult_add_2jq2:auto_generated|ded_mult_n691:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma
global_clock_enable => altmult_add:ALTMULT_ADD_component.ena0
clock0 => altmult_add:ALTMULT_ADD_component.clock0
dataa_0[0] => altmult_add:ALTMULT_ADD_component.dataa[0]
dataa_0[1] => altmult_add:ALTMULT_ADD_component.dataa[1]
dataa_0[2] => altmult_add:ALTMULT_ADD_component.dataa[2]
dataa_0[3] => altmult_add:ALTMULT_ADD_component.dataa[3]
dataa_0[4] => altmult_add:ALTMULT_ADD_component.dataa[4]
dataa_0[5] => altmult_add:ALTMULT_ADD_component.dataa[5]
dataa_0[6] => altmult_add:ALTMULT_ADD_component.dataa[6]
dataa_0[7] => altmult_add:ALTMULT_ADD_component.dataa[7]
dataa_0[8] => altmult_add:ALTMULT_ADD_component.dataa[8]
dataa_0[9] => altmult_add:ALTMULT_ADD_component.dataa[9]
dataa_0[10] => altmult_add:ALTMULT_ADD_component.dataa[10]
dataa_0[11] => altmult_add:ALTMULT_ADD_component.dataa[11]
dataa_0[12] => altmult_add:ALTMULT_ADD_component.dataa[12]
dataa_0[13] => altmult_add:ALTMULT_ADD_component.dataa[13]
dataa_0[14] => altmult_add:ALTMULT_ADD_component.dataa[14]
dataa_0[15] => altmult_add:ALTMULT_ADD_component.dataa[15]
dataa_1[0] => altmult_add:ALTMULT_ADD_component.dataa[16]
dataa_1[1] => altmult_add:ALTMULT_ADD_component.dataa[17]
dataa_1[2] => altmult_add:ALTMULT_ADD_component.dataa[18]
dataa_1[3] => altmult_add:ALTMULT_ADD_component.dataa[19]
dataa_1[4] => altmult_add:ALTMULT_ADD_component.dataa[20]
dataa_1[5] => altmult_add:ALTMULT_ADD_component.dataa[21]
dataa_1[6] => altmult_add:ALTMULT_ADD_component.dataa[22]
dataa_1[7] => altmult_add:ALTMULT_ADD_component.dataa[23]
dataa_1[8] => altmult_add:ALTMULT_ADD_component.dataa[24]
dataa_1[9] => altmult_add:ALTMULT_ADD_component.dataa[25]
dataa_1[10] => altmult_add:ALTMULT_ADD_component.dataa[26]
dataa_1[11] => altmult_add:ALTMULT_ADD_component.dataa[27]
dataa_1[12] => altmult_add:ALTMULT_ADD_component.dataa[28]
dataa_1[13] => altmult_add:ALTMULT_ADD_component.dataa[29]
dataa_1[14] => altmult_add:ALTMULT_ADD_component.dataa[30]
dataa_1[15] => altmult_add:ALTMULT_ADD_component.dataa[31]
datab_0[0] => altmult_add:ALTMULT_ADD_component.datab[0]
datab_0[1] => altmult_add:ALTMULT_ADD_component.datab[1]
datab_0[2] => altmult_add:ALTMULT_ADD_component.datab[2]
datab_0[3] => altmult_add:ALTMULT_ADD_component.datab[3]
datab_0[4] => altmult_add:ALTMULT_ADD_component.datab[4]
datab_0[5] => altmult_add:ALTMULT_ADD_component.datab[5]
datab_0[6] => altmult_add:ALTMULT_ADD_component.datab[6]
datab_0[7] => altmult_add:ALTMULT_ADD_component.datab[7]
datab_0[8] => altmult_add:ALTMULT_ADD_component.datab[8]
datab_0[9] => altmult_add:ALTMULT_ADD_component.datab[9]
datab_0[10] => altmult_add:ALTMULT_ADD_component.datab[10]
datab_0[11] => altmult_add:ALTMULT_ADD_component.datab[11]
datab_0[12] => altmult_add:ALTMULT_ADD_component.datab[12]
datab_0[13] => altmult_add:ALTMULT_ADD_component.datab[13]
datab_0[14] => altmult_add:ALTMULT_ADD_component.datab[14]
datab_0[15] => altmult_add:ALTMULT_ADD_component.datab[15]
datab_1[0] => altmult_add:ALTMULT_ADD_component.datab[16]
datab_1[1] => altmult_add:ALTMULT_ADD_component.datab[17]
datab_1[2] => altmult_add:ALTMULT_ADD_component.datab[18]
datab_1[3] => altmult_add:ALTMULT_ADD_component.datab[19]
datab_1[4] => altmult_add:ALTMULT_ADD_component.datab[20]
datab_1[5] => altmult_add:ALTMULT_ADD_component.datab[21]
datab_1[6] => altmult_add:ALTMULT_ADD_component.datab[22]
datab_1[7] => altmult_add:ALTMULT_ADD_component.datab[23]
datab_1[8] => altmult_add:ALTMULT_ADD_component.datab[24]
datab_1[9] => altmult_add:ALTMULT_ADD_component.datab[25]
datab_1[10] => altmult_add:ALTMULT_ADD_component.datab[26]
datab_1[11] => altmult_add:ALTMULT_ADD_component.datab[27]
datab_1[12] => altmult_add:ALTMULT_ADD_component.datab[28]
datab_1[13] => altmult_add:ALTMULT_ADD_component.datab[29]
datab_1[14] => altmult_add:ALTMULT_ADD_component.datab[30]
datab_1[15] => altmult_add:ALTMULT_ADD_component.datab[31]
result[0] <= altmult_add:ALTMULT_ADD_component.result[0]
result[1] <= altmult_add:ALTMULT_ADD_component.result[1]
result[2] <= altmult_add:ALTMULT_ADD_component.result[2]
result[3] <= altmult_add:ALTMULT_ADD_component.result[3]
result[4] <= altmult_add:ALTMULT_ADD_component.result[4]
result[5] <= altmult_add:ALTMULT_ADD_component.result[5]
result[6] <= altmult_add:ALTMULT_ADD_component.result[6]
result[7] <= altmult_add:ALTMULT_ADD_component.result[7]
result[8] <= altmult_add:ALTMULT_ADD_component.result[8]
result[9] <= altmult_add:ALTMULT_ADD_component.result[9]
result[10] <= altmult_add:ALTMULT_ADD_component.result[10]
result[11] <= altmult_add:ALTMULT_ADD_component.result[11]
result[12] <= altmult_add:ALTMULT_ADD_component.result[12]
result[13] <= altmult_add:ALTMULT_ADD_component.result[13]
result[14] <= altmult_add:ALTMULT_ADD_component.result[14]
result[15] <= altmult_add:ALTMULT_ADD_component.result[15]
result[16] <= altmult_add:ALTMULT_ADD_component.result[16]
result[17] <= altmult_add:ALTMULT_ADD_component.result[17]
result[18] <= altmult_add:ALTMULT_ADD_component.result[18]
result[19] <= altmult_add:ALTMULT_ADD_component.result[19]
result[20] <= altmult_add:ALTMULT_ADD_component.result[20]
result[21] <= altmult_add:ALTMULT_ADD_component.result[21]
result[22] <= altmult_add:ALTMULT_ADD_component.result[22]
result[23] <= altmult_add:ALTMULT_ADD_component.result[23]
result[24] <= altmult_add:ALTMULT_ADD_component.result[24]
result[25] <= altmult_add:ALTMULT_ADD_component.result[25]
result[26] <= altmult_add:ALTMULT_ADD_component.result[26]
result[27] <= altmult_add:ALTMULT_ADD_component.result[27]
result[28] <= altmult_add:ALTMULT_ADD_component.result[28]
result[29] <= altmult_add:ALTMULT_ADD_component.result[29]
result[30] <= altmult_add:ALTMULT_ADD_component.result[30]
result[31] <= altmult_add:ALTMULT_ADD_component.result[31]
result[32] <= altmult_add:ALTMULT_ADD_component.result[32]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_1iq2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_1iq2:auto_generated.dataa[0]
dataa[1] => mult_add_1iq2:auto_generated.dataa[1]
dataa[2] => mult_add_1iq2:auto_generated.dataa[2]
dataa[3] => mult_add_1iq2:auto_generated.dataa[3]
dataa[4] => mult_add_1iq2:auto_generated.dataa[4]
dataa[5] => mult_add_1iq2:auto_generated.dataa[5]
dataa[6] => mult_add_1iq2:auto_generated.dataa[6]
dataa[7] => mult_add_1iq2:auto_generated.dataa[7]
dataa[8] => mult_add_1iq2:auto_generated.dataa[8]
dataa[9] => mult_add_1iq2:auto_generated.dataa[9]
dataa[10] => mult_add_1iq2:auto_generated.dataa[10]
dataa[11] => mult_add_1iq2:auto_generated.dataa[11]
dataa[12] => mult_add_1iq2:auto_generated.dataa[12]
dataa[13] => mult_add_1iq2:auto_generated.dataa[13]
dataa[14] => mult_add_1iq2:auto_generated.dataa[14]
dataa[15] => mult_add_1iq2:auto_generated.dataa[15]
dataa[16] => mult_add_1iq2:auto_generated.dataa[16]
dataa[17] => mult_add_1iq2:auto_generated.dataa[17]
dataa[18] => mult_add_1iq2:auto_generated.dataa[18]
dataa[19] => mult_add_1iq2:auto_generated.dataa[19]
dataa[20] => mult_add_1iq2:auto_generated.dataa[20]
dataa[21] => mult_add_1iq2:auto_generated.dataa[21]
dataa[22] => mult_add_1iq2:auto_generated.dataa[22]
dataa[23] => mult_add_1iq2:auto_generated.dataa[23]
dataa[24] => mult_add_1iq2:auto_generated.dataa[24]
dataa[25] => mult_add_1iq2:auto_generated.dataa[25]
dataa[26] => mult_add_1iq2:auto_generated.dataa[26]
dataa[27] => mult_add_1iq2:auto_generated.dataa[27]
dataa[28] => mult_add_1iq2:auto_generated.dataa[28]
dataa[29] => mult_add_1iq2:auto_generated.dataa[29]
dataa[30] => mult_add_1iq2:auto_generated.dataa[30]
dataa[31] => mult_add_1iq2:auto_generated.dataa[31]
datab[0] => mult_add_1iq2:auto_generated.datab[0]
datab[1] => mult_add_1iq2:auto_generated.datab[1]
datab[2] => mult_add_1iq2:auto_generated.datab[2]
datab[3] => mult_add_1iq2:auto_generated.datab[3]
datab[4] => mult_add_1iq2:auto_generated.datab[4]
datab[5] => mult_add_1iq2:auto_generated.datab[5]
datab[6] => mult_add_1iq2:auto_generated.datab[6]
datab[7] => mult_add_1iq2:auto_generated.datab[7]
datab[8] => mult_add_1iq2:auto_generated.datab[8]
datab[9] => mult_add_1iq2:auto_generated.datab[9]
datab[10] => mult_add_1iq2:auto_generated.datab[10]
datab[11] => mult_add_1iq2:auto_generated.datab[11]
datab[12] => mult_add_1iq2:auto_generated.datab[12]
datab[13] => mult_add_1iq2:auto_generated.datab[13]
datab[14] => mult_add_1iq2:auto_generated.datab[14]
datab[15] => mult_add_1iq2:auto_generated.datab[15]
datab[16] => mult_add_1iq2:auto_generated.datab[16]
datab[17] => mult_add_1iq2:auto_generated.datab[17]
datab[18] => mult_add_1iq2:auto_generated.datab[18]
datab[19] => mult_add_1iq2:auto_generated.datab[19]
datab[20] => mult_add_1iq2:auto_generated.datab[20]
datab[21] => mult_add_1iq2:auto_generated.datab[21]
datab[22] => mult_add_1iq2:auto_generated.datab[22]
datab[23] => mult_add_1iq2:auto_generated.datab[23]
datab[24] => mult_add_1iq2:auto_generated.datab[24]
datab[25] => mult_add_1iq2:auto_generated.datab[25]
datab[26] => mult_add_1iq2:auto_generated.datab[26]
datab[27] => mult_add_1iq2:auto_generated.datab[27]
datab[28] => mult_add_1iq2:auto_generated.datab[28]
datab[29] => mult_add_1iq2:auto_generated.datab[29]
datab[30] => mult_add_1iq2:auto_generated.datab[30]
datab[31] => mult_add_1iq2:auto_generated.datab[31]
ena0 => mult_add_1iq2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_1iq2:auto_generated.result[0]
result[1] <= mult_add_1iq2:auto_generated.result[1]
result[2] <= mult_add_1iq2:auto_generated.result[2]
result[3] <= mult_add_1iq2:auto_generated.result[3]
result[4] <= mult_add_1iq2:auto_generated.result[4]
result[5] <= mult_add_1iq2:auto_generated.result[5]
result[6] <= mult_add_1iq2:auto_generated.result[6]
result[7] <= mult_add_1iq2:auto_generated.result[7]
result[8] <= mult_add_1iq2:auto_generated.result[8]
result[9] <= mult_add_1iq2:auto_generated.result[9]
result[10] <= mult_add_1iq2:auto_generated.result[10]
result[11] <= mult_add_1iq2:auto_generated.result[11]
result[12] <= mult_add_1iq2:auto_generated.result[12]
result[13] <= mult_add_1iq2:auto_generated.result[13]
result[14] <= mult_add_1iq2:auto_generated.result[14]
result[15] <= mult_add_1iq2:auto_generated.result[15]
result[16] <= mult_add_1iq2:auto_generated.result[16]
result[17] <= mult_add_1iq2:auto_generated.result[17]
result[18] <= mult_add_1iq2:auto_generated.result[18]
result[19] <= mult_add_1iq2:auto_generated.result[19]
result[20] <= mult_add_1iq2:auto_generated.result[20]
result[21] <= mult_add_1iq2:auto_generated.result[21]
result[22] <= mult_add_1iq2:auto_generated.result[22]
result[23] <= mult_add_1iq2:auto_generated.result[23]
result[24] <= mult_add_1iq2:auto_generated.result[24]
result[25] <= mult_add_1iq2:auto_generated.result[25]
result[26] <= mult_add_1iq2:auto_generated.result[26]
result[27] <= mult_add_1iq2:auto_generated.result[27]
result[28] <= mult_add_1iq2:auto_generated.result[28]
result[29] <= mult_add_1iq2:auto_generated.result[29]
result[30] <= mult_add_1iq2:auto_generated.result[30]
result[31] <= mult_add_1iq2:auto_generated.result[31]
result[32] <= mult_add_1iq2:auto_generated.result[32]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanouta[12] <= scanouta[12].DB_MAX_OUTPUT_PORT_TYPE
scanouta[13] <= scanouta[13].DB_MAX_OUTPUT_PORT_TYPE
scanouta[14] <= scanouta[14].DB_MAX_OUTPUT_PORT_TYPE
scanouta[15] <= scanouta[15].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[12] <= scanoutb[12].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[13] <= scanoutb[13].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[14] <= scanoutb[14].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[15] <= scanoutb[15].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated
clock0 => ded_mult_n691:ded_mult1.clock[0]
clock0 => ded_mult_n691:ded_mult2.clock[0]
clock0 => dffe5a[32].CLK
clock0 => dffe5a[31].CLK
clock0 => dffe5a[30].CLK
clock0 => dffe5a[29].CLK
clock0 => dffe5a[28].CLK
clock0 => dffe5a[27].CLK
clock0 => dffe5a[26].CLK
clock0 => dffe5a[25].CLK
clock0 => dffe5a[24].CLK
clock0 => dffe5a[23].CLK
clock0 => dffe5a[22].CLK
clock0 => dffe5a[21].CLK
clock0 => dffe5a[20].CLK
clock0 => dffe5a[19].CLK
clock0 => dffe5a[18].CLK
clock0 => dffe5a[17].CLK
clock0 => dffe5a[16].CLK
clock0 => dffe5a[15].CLK
clock0 => dffe5a[14].CLK
clock0 => dffe5a[13].CLK
clock0 => dffe5a[12].CLK
clock0 => dffe5a[11].CLK
clock0 => dffe5a[10].CLK
clock0 => dffe5a[9].CLK
clock0 => dffe5a[8].CLK
clock0 => dffe5a[7].CLK
clock0 => dffe5a[6].CLK
clock0 => dffe5a[5].CLK
clock0 => dffe5a[4].CLK
clock0 => dffe5a[3].CLK
clock0 => dffe5a[2].CLK
clock0 => dffe5a[1].CLK
clock0 => dffe5a[0].CLK
dataa[0] => ded_mult_n691:ded_mult1.dataa[0]
dataa[1] => ded_mult_n691:ded_mult1.dataa[1]
dataa[2] => ded_mult_n691:ded_mult1.dataa[2]
dataa[3] => ded_mult_n691:ded_mult1.dataa[3]
dataa[4] => ded_mult_n691:ded_mult1.dataa[4]
dataa[5] => ded_mult_n691:ded_mult1.dataa[5]
dataa[6] => ded_mult_n691:ded_mult1.dataa[6]
dataa[7] => ded_mult_n691:ded_mult1.dataa[7]
dataa[8] => ded_mult_n691:ded_mult1.dataa[8]
dataa[9] => ded_mult_n691:ded_mult1.dataa[9]
dataa[10] => ded_mult_n691:ded_mult1.dataa[10]
dataa[11] => ded_mult_n691:ded_mult1.dataa[11]
dataa[12] => ded_mult_n691:ded_mult1.dataa[12]
dataa[13] => ded_mult_n691:ded_mult1.dataa[13]
dataa[14] => ded_mult_n691:ded_mult1.dataa[14]
dataa[15] => ded_mult_n691:ded_mult1.dataa[15]
dataa[16] => ded_mult_n691:ded_mult2.dataa[0]
dataa[17] => ded_mult_n691:ded_mult2.dataa[1]
dataa[18] => ded_mult_n691:ded_mult2.dataa[2]
dataa[19] => ded_mult_n691:ded_mult2.dataa[3]
dataa[20] => ded_mult_n691:ded_mult2.dataa[4]
dataa[21] => ded_mult_n691:ded_mult2.dataa[5]
dataa[22] => ded_mult_n691:ded_mult2.dataa[6]
dataa[23] => ded_mult_n691:ded_mult2.dataa[7]
dataa[24] => ded_mult_n691:ded_mult2.dataa[8]
dataa[25] => ded_mult_n691:ded_mult2.dataa[9]
dataa[26] => ded_mult_n691:ded_mult2.dataa[10]
dataa[27] => ded_mult_n691:ded_mult2.dataa[11]
dataa[28] => ded_mult_n691:ded_mult2.dataa[12]
dataa[29] => ded_mult_n691:ded_mult2.dataa[13]
dataa[30] => ded_mult_n691:ded_mult2.dataa[14]
dataa[31] => ded_mult_n691:ded_mult2.dataa[15]
datab[0] => ded_mult_n691:ded_mult1.datab[0]
datab[1] => ded_mult_n691:ded_mult1.datab[1]
datab[2] => ded_mult_n691:ded_mult1.datab[2]
datab[3] => ded_mult_n691:ded_mult1.datab[3]
datab[4] => ded_mult_n691:ded_mult1.datab[4]
datab[5] => ded_mult_n691:ded_mult1.datab[5]
datab[6] => ded_mult_n691:ded_mult1.datab[6]
datab[7] => ded_mult_n691:ded_mult1.datab[7]
datab[8] => ded_mult_n691:ded_mult1.datab[8]
datab[9] => ded_mult_n691:ded_mult1.datab[9]
datab[10] => ded_mult_n691:ded_mult1.datab[10]
datab[11] => ded_mult_n691:ded_mult1.datab[11]
datab[12] => ded_mult_n691:ded_mult1.datab[12]
datab[13] => ded_mult_n691:ded_mult1.datab[13]
datab[14] => ded_mult_n691:ded_mult1.datab[14]
datab[15] => ded_mult_n691:ded_mult1.datab[15]
datab[16] => ded_mult_n691:ded_mult2.datab[0]
datab[17] => ded_mult_n691:ded_mult2.datab[1]
datab[18] => ded_mult_n691:ded_mult2.datab[2]
datab[19] => ded_mult_n691:ded_mult2.datab[3]
datab[20] => ded_mult_n691:ded_mult2.datab[4]
datab[21] => ded_mult_n691:ded_mult2.datab[5]
datab[22] => ded_mult_n691:ded_mult2.datab[6]
datab[23] => ded_mult_n691:ded_mult2.datab[7]
datab[24] => ded_mult_n691:ded_mult2.datab[8]
datab[25] => ded_mult_n691:ded_mult2.datab[9]
datab[26] => ded_mult_n691:ded_mult2.datab[10]
datab[27] => ded_mult_n691:ded_mult2.datab[11]
datab[28] => ded_mult_n691:ded_mult2.datab[12]
datab[29] => ded_mult_n691:ded_mult2.datab[13]
datab[30] => ded_mult_n691:ded_mult2.datab[14]
datab[31] => ded_mult_n691:ded_mult2.datab[15]
ena0 => ded_mult_n691:ded_mult1.ena[0]
ena0 => ded_mult_n691:ded_mult2.ena[0]
ena0 => dffe5a[32].ENA
ena0 => dffe5a[31].ENA
ena0 => dffe5a[30].ENA
ena0 => dffe5a[29].ENA
ena0 => dffe5a[28].ENA
ena0 => dffe5a[27].ENA
ena0 => dffe5a[26].ENA
ena0 => dffe5a[25].ENA
ena0 => dffe5a[24].ENA
ena0 => dffe5a[23].ENA
ena0 => dffe5a[22].ENA
ena0 => dffe5a[21].ENA
ena0 => dffe5a[20].ENA
ena0 => dffe5a[19].ENA
ena0 => dffe5a[18].ENA
ena0 => dffe5a[17].ENA
ena0 => dffe5a[16].ENA
ena0 => dffe5a[15].ENA
ena0 => dffe5a[14].ENA
ena0 => dffe5a[13].ENA
ena0 => dffe5a[12].ENA
ena0 => dffe5a[11].ENA
ena0 => dffe5a[10].ENA
ena0 => dffe5a[9].ENA
ena0 => dffe5a[8].ENA
ena0 => dffe5a[7].ENA
ena0 => dffe5a[6].ENA
ena0 => dffe5a[5].ENA
ena0 => dffe5a[4].ENA
ena0 => dffe5a[3].ENA
ena0 => dffe5a[2].ENA
ena0 => dffe5a[1].ENA
ena0 => dffe5a[0].ENA
result[0] <= dffe5a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe5a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe5a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe5a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe5a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe5a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe5a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe5a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe5a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe5a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe5a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe5a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe5a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe5a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe5a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe5a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe5a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe5a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe5a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe5a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe5a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe5a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe5a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe5a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= dffe5a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= dffe5a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= dffe5a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= dffe5a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= dffe5a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= dffe5a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= dffe5a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= dffe5a[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= dffe5a[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2
aclr[0] => mac_mult8.ACLR
aclr[0] => mac_out9.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult8.CLK
clock[0] => mac_out9.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult8.DATAA
dataa[1] => mac_mult8.DATAA1
dataa[2] => mac_mult8.DATAA2
dataa[3] => mac_mult8.DATAA3
dataa[4] => mac_mult8.DATAA4
dataa[5] => mac_mult8.DATAA5
dataa[6] => mac_mult8.DATAA6
dataa[7] => mac_mult8.DATAA7
dataa[8] => mac_mult8.DATAA8
dataa[9] => mac_mult8.DATAA9
dataa[10] => mac_mult8.DATAA10
dataa[11] => mac_mult8.DATAA11
dataa[12] => mac_mult8.DATAA12
dataa[13] => mac_mult8.DATAA13
dataa[14] => mac_mult8.DATAA14
dataa[15] => mac_mult8.DATAA15
datab[0] => mac_mult8.DATAB
datab[1] => mac_mult8.DATAB1
datab[2] => mac_mult8.DATAB2
datab[3] => mac_mult8.DATAB3
datab[4] => mac_mult8.DATAB4
datab[5] => mac_mult8.DATAB5
datab[6] => mac_mult8.DATAB6
datab[7] => mac_mult8.DATAB7
datab[8] => mac_mult8.DATAB8
datab[9] => mac_mult8.DATAB9
datab[10] => mac_mult8.DATAB10
datab[11] => mac_mult8.DATAB11
datab[12] => mac_mult8.DATAB12
datab[13] => mac_mult8.DATAB13
datab[14] => mac_mult8.DATAB14
datab[15] => mac_mult8.DATAB15
ena[0] => mac_mult8.ENA
ena[0] => mac_out9.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_mult_add_fft_130:\gen_ma:gen_ma_full:ma|altmult_add:ALTMULT_ADD_component|mult_add_1iq2:auto_generated|ded_mult_n691:ded_mult2|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
dataa[15] => add_sub_knj:auto_generated.dataa[15]
dataa[16] => add_sub_knj:auto_generated.dataa[16]
dataa[17] => add_sub_knj:auto_generated.dataa[17]
dataa[18] => add_sub_knj:auto_generated.dataa[18]
dataa[19] => add_sub_knj:auto_generated.dataa[19]
dataa[20] => add_sub_knj:auto_generated.dataa[20]
dataa[21] => add_sub_knj:auto_generated.dataa[21]
dataa[22] => add_sub_knj:auto_generated.dataa[22]
dataa[23] => add_sub_knj:auto_generated.dataa[23]
dataa[24] => add_sub_knj:auto_generated.dataa[24]
dataa[25] => add_sub_knj:auto_generated.dataa[25]
dataa[26] => add_sub_knj:auto_generated.dataa[26]
dataa[27] => add_sub_knj:auto_generated.dataa[27]
dataa[28] => add_sub_knj:auto_generated.dataa[28]
dataa[29] => add_sub_knj:auto_generated.dataa[29]
dataa[30] => add_sub_knj:auto_generated.dataa[30]
dataa[31] => add_sub_knj:auto_generated.dataa[31]
dataa[32] => add_sub_knj:auto_generated.dataa[32]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
datab[15] => add_sub_knj:auto_generated.datab[15]
datab[16] => add_sub_knj:auto_generated.datab[16]
datab[17] => add_sub_knj:auto_generated.datab[17]
datab[18] => add_sub_knj:auto_generated.datab[18]
datab[19] => add_sub_knj:auto_generated.datab[19]
datab[20] => add_sub_knj:auto_generated.datab[20]
datab[21] => add_sub_knj:auto_generated.datab[21]
datab[22] => add_sub_knj:auto_generated.datab[22]
datab[23] => add_sub_knj:auto_generated.datab[23]
datab[24] => add_sub_knj:auto_generated.datab[24]
datab[25] => add_sub_knj:auto_generated.datab[25]
datab[26] => add_sub_knj:auto_generated.datab[26]
datab[27] => add_sub_knj:auto_generated.datab[27]
datab[28] => add_sub_knj:auto_generated.datab[28]
datab[29] => add_sub_knj:auto_generated.datab[29]
datab[30] => add_sub_knj:auto_generated.datab[30]
datab[31] => add_sub_knj:auto_generated.datab[31]
datab[32] => add_sub_knj:auto_generated.datab[32]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
result[15] <= add_sub_knj:auto_generated.result[15]
result[16] <= add_sub_knj:auto_generated.result[16]
result[17] <= add_sub_knj:auto_generated.result[17]
result[18] <= add_sub_knj:auto_generated.result[18]
result[19] <= add_sub_knj:auto_generated.result[19]
result[20] <= add_sub_knj:auto_generated.result[20]
result[21] <= add_sub_knj:auto_generated.result[21]
result[22] <= add_sub_knj:auto_generated.result[22]
result[23] <= add_sub_knj:auto_generated.result[23]
result[24] <= add_sub_knj:auto_generated.result[24]
result[25] <= add_sub_knj:auto_generated.result[25]
result[26] <= add_sub_knj:auto_generated.result[26]
result[27] <= add_sub_knj:auto_generated.result[27]
result[28] <= add_sub_knj:auto_generated.result[28]
result[29] <= add_sub_knj:auto_generated.result[29]
result[30] <= add_sub_knj:auto_generated.result[30]
result[31] <= add_sub_knj:auto_generated.result[31]
result[32] <= add_sub_knj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_knj:auto_generated.dataa[0]
dataa[1] => add_sub_knj:auto_generated.dataa[1]
dataa[2] => add_sub_knj:auto_generated.dataa[2]
dataa[3] => add_sub_knj:auto_generated.dataa[3]
dataa[4] => add_sub_knj:auto_generated.dataa[4]
dataa[5] => add_sub_knj:auto_generated.dataa[5]
dataa[6] => add_sub_knj:auto_generated.dataa[6]
dataa[7] => add_sub_knj:auto_generated.dataa[7]
dataa[8] => add_sub_knj:auto_generated.dataa[8]
dataa[9] => add_sub_knj:auto_generated.dataa[9]
dataa[10] => add_sub_knj:auto_generated.dataa[10]
dataa[11] => add_sub_knj:auto_generated.dataa[11]
dataa[12] => add_sub_knj:auto_generated.dataa[12]
dataa[13] => add_sub_knj:auto_generated.dataa[13]
dataa[14] => add_sub_knj:auto_generated.dataa[14]
dataa[15] => add_sub_knj:auto_generated.dataa[15]
dataa[16] => add_sub_knj:auto_generated.dataa[16]
dataa[17] => add_sub_knj:auto_generated.dataa[17]
dataa[18] => add_sub_knj:auto_generated.dataa[18]
dataa[19] => add_sub_knj:auto_generated.dataa[19]
dataa[20] => add_sub_knj:auto_generated.dataa[20]
dataa[21] => add_sub_knj:auto_generated.dataa[21]
dataa[22] => add_sub_knj:auto_generated.dataa[22]
dataa[23] => add_sub_knj:auto_generated.dataa[23]
dataa[24] => add_sub_knj:auto_generated.dataa[24]
dataa[25] => add_sub_knj:auto_generated.dataa[25]
dataa[26] => add_sub_knj:auto_generated.dataa[26]
dataa[27] => add_sub_knj:auto_generated.dataa[27]
dataa[28] => add_sub_knj:auto_generated.dataa[28]
dataa[29] => add_sub_knj:auto_generated.dataa[29]
dataa[30] => add_sub_knj:auto_generated.dataa[30]
dataa[31] => add_sub_knj:auto_generated.dataa[31]
dataa[32] => add_sub_knj:auto_generated.dataa[32]
datab[0] => add_sub_knj:auto_generated.datab[0]
datab[1] => add_sub_knj:auto_generated.datab[1]
datab[2] => add_sub_knj:auto_generated.datab[2]
datab[3] => add_sub_knj:auto_generated.datab[3]
datab[4] => add_sub_knj:auto_generated.datab[4]
datab[5] => add_sub_knj:auto_generated.datab[5]
datab[6] => add_sub_knj:auto_generated.datab[6]
datab[7] => add_sub_knj:auto_generated.datab[7]
datab[8] => add_sub_knj:auto_generated.datab[8]
datab[9] => add_sub_knj:auto_generated.datab[9]
datab[10] => add_sub_knj:auto_generated.datab[10]
datab[11] => add_sub_knj:auto_generated.datab[11]
datab[12] => add_sub_knj:auto_generated.datab[12]
datab[13] => add_sub_knj:auto_generated.datab[13]
datab[14] => add_sub_knj:auto_generated.datab[14]
datab[15] => add_sub_knj:auto_generated.datab[15]
datab[16] => add_sub_knj:auto_generated.datab[16]
datab[17] => add_sub_knj:auto_generated.datab[17]
datab[18] => add_sub_knj:auto_generated.datab[18]
datab[19] => add_sub_knj:auto_generated.datab[19]
datab[20] => add_sub_knj:auto_generated.datab[20]
datab[21] => add_sub_knj:auto_generated.datab[21]
datab[22] => add_sub_knj:auto_generated.datab[22]
datab[23] => add_sub_knj:auto_generated.datab[23]
datab[24] => add_sub_knj:auto_generated.datab[24]
datab[25] => add_sub_knj:auto_generated.datab[25]
datab[26] => add_sub_knj:auto_generated.datab[26]
datab[27] => add_sub_knj:auto_generated.datab[27]
datab[28] => add_sub_knj:auto_generated.datab[28]
datab[29] => add_sub_knj:auto_generated.datab[29]
datab[30] => add_sub_knj:auto_generated.datab[30]
datab[31] => add_sub_knj:auto_generated.datab[31]
datab[32] => add_sub_knj:auto_generated.datab[32]
cin => add_sub_knj:auto_generated.cin
add_sub => add_sub_knj:auto_generated.add_sub
clock => add_sub_knj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_knj:auto_generated.clken
result[0] <= add_sub_knj:auto_generated.result[0]
result[1] <= add_sub_knj:auto_generated.result[1]
result[2] <= add_sub_knj:auto_generated.result[2]
result[3] <= add_sub_knj:auto_generated.result[3]
result[4] <= add_sub_knj:auto_generated.result[4]
result[5] <= add_sub_knj:auto_generated.result[5]
result[6] <= add_sub_knj:auto_generated.result[6]
result[7] <= add_sub_knj:auto_generated.result[7]
result[8] <= add_sub_knj:auto_generated.result[8]
result[9] <= add_sub_knj:auto_generated.result[9]
result[10] <= add_sub_knj:auto_generated.result[10]
result[11] <= add_sub_knj:auto_generated.result[11]
result[12] <= add_sub_knj:auto_generated.result[12]
result[13] <= add_sub_knj:auto_generated.result[13]
result[14] <= add_sub_knj:auto_generated.result[14]
result[15] <= add_sub_knj:auto_generated.result[15]
result[16] <= add_sub_knj:auto_generated.result[16]
result[17] <= add_sub_knj:auto_generated.result[17]
result[18] <= add_sub_knj:auto_generated.result[18]
result[19] <= add_sub_knj:auto_generated.result[19]
result[20] <= add_sub_knj:auto_generated.result[20]
result[21] <= add_sub_knj:auto_generated.result[21]
result[22] <= add_sub_knj:auto_generated.result[22]
result[23] <= add_sub_knj:auto_generated.result[23]
result[24] <= add_sub_knj:auto_generated.result[24]
result[25] <= add_sub_knj:auto_generated.result[25]
result[26] <= add_sub_knj:auto_generated.result[26]
result[27] <= add_sub_knj:auto_generated.result[27]
result[28] <= add_sub_knj:auto_generated.result[28]
result[29] <= add_sub_knj:auto_generated.result[29]
result[30] <= add_sub_knj:auto_generated.result[30]
result[31] <= add_sub_knj:auto_generated.result[31]
result[32] <= add_sub_knj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_pround_fft_130:\gen_ma:gen_ma_full:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_knj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_dft_bfp_fft_130:bfpdft_y|asj_fft_cmult_std_fft_130:\gen_da0:gen_std:cm3|asj_fft_tdl_fft_130:\gen_ma:gen_ma_full:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_tdl_bit_fft_130:delay_blk_done
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
clk => tdl_arr[13].CLK
clk => tdl_arr[14].CLK
clk => tdl_arr[15].CLK
clk => tdl_arr[16].CLK
clk => tdl_arr[17].CLK
clk => tdl_arr[18].CLK
clk => tdl_arr[19].CLK
clk => tdl_arr[20].CLK
clk => tdl_arr[21].CLK
clk => tdl_arr[22].CLK
clk => tdl_arr[23].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
global_clock_enable => tdl_arr[13].ENA
global_clock_enable => tdl_arr[14].ENA
global_clock_enable => tdl_arr[15].ENA
global_clock_enable => tdl_arr[16].ENA
global_clock_enable => tdl_arr[17].ENA
global_clock_enable => tdl_arr[18].ENA
global_clock_enable => tdl_arr[19].ENA
global_clock_enable => tdl_arr[20].ENA
global_clock_enable => tdl_arr[21].ENA
global_clock_enable => tdl_arr[22].ENA
global_clock_enable => tdl_arr[23].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[23].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_bfp_ctrl_fft_130:bfpc
global_clock_enable => asj_fft_tdl_bit_rst_fft_130:gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass.global_clock_enable
global_clock_enable => blk_exp[0].ENA
global_clock_enable => blk_exp[1].ENA
global_clock_enable => blk_exp[2].ENA
global_clock_enable => blk_exp[3].ENA
global_clock_enable => blk_exp[4].ENA
global_clock_enable => blk_exp[5].ENA
global_clock_enable => slb_last[0].ENA
global_clock_enable => slb_last[1].ENA
global_clock_enable => slb_last[2].ENA
global_clock_enable => blk_exp_acc[0].ENA
global_clock_enable => blk_exp_acc[1].ENA
global_clock_enable => blk_exp_acc[2].ENA
global_clock_enable => blk_exp_acc[3].ENA
global_clock_enable => blk_exp_acc[4].ENA
global_clock_enable => blk_exp_acc[5].ENA
clk => asj_fft_tdl_bit_rst_fft_130:gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass.clk
clk => blk_exp[0].CLK
clk => blk_exp[1].CLK
clk => blk_exp[2].CLK
clk => blk_exp[3].CLK
clk => blk_exp[4].CLK
clk => blk_exp[5].CLK
clk => slb_last[0].CLK
clk => slb_last[1].CLK
clk => slb_last[2].CLK
clk => blk_exp_acc[0].CLK
clk => blk_exp_acc[1].CLK
clk => blk_exp_acc[2].CLK
clk => blk_exp_acc[3].CLK
clk => blk_exp_acc[4].CLK
clk => blk_exp_acc[5].CLK
clken => ~NO_FANOUT~
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst_fft_130:gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass.reset
next_pass => asj_fft_tdl_bit_rst_fft_130:gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass.data_in
next_blk => ~NO_FANOUT~
exp_en => slb_last.OUTPUTSELECT
exp_en => slb_last.OUTPUTSELECT
exp_en => slb_last.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
alt_slb_i[0] => LessThan0.IN3
alt_slb_i[0] => slb_last.DATAA
alt_slb_i[1] => LessThan0.IN2
alt_slb_i[1] => slb_last.DATAA
alt_slb_i[2] => LessThan0.IN1
alt_slb_i[2] => slb_last.DATAA
alt_slb_i[3] => LessThan0.IN6
alt_slb_i[3] => slb_last.DATAB
alt_slb_i[4] => LessThan0.IN5
alt_slb_i[4] => slb_last.DATAB
alt_slb_i[5] => LessThan0.IN4
alt_slb_i[5] => slb_last.DATAB
alt_slb_o[0] <= slb_last[0].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[1] <= slb_last[1].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[2] <= slb_last[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[0] <= blk_exp[0].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[1] <= blk_exp[1].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[2] <= blk_exp[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[3] <= blk_exp[3].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[4] <= blk_exp[4].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[5] <= blk_exp[5].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_bfp_ctrl_fft_130:bfpc|asj_fft_tdl_bit_rst_fft_130:\gen_quad_burst_ctrl:gen_de_bfp:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_twadgen_dual_fft_130:twid_factors
clk => twad_tempo[0].CLK
clk => twad_tempo[1].CLK
clk => twad_tempo[2].CLK
clk => twad_tempo[3].CLK
clk => twad_tempo[4].CLK
clk => twad_tempo[5].CLK
clk => twad_tempo[6].CLK
clk => twad_tempo[7].CLK
clk => twad_tempe[0].CLK
clk => twad_tempe[1].CLK
clk => twad_tempe[2].CLK
clk => twad_tempe[3].CLK
clk => twad_tempe[4].CLK
clk => twad_tempe[5].CLK
clk => twad_tempe[6].CLK
clk => twad_tempe[7].CLK
clk => twad_tdlo[6][0].CLK
clk => twad_tdlo[6][1].CLK
clk => twad_tdlo[6][2].CLK
clk => twad_tdlo[6][3].CLK
clk => twad_tdlo[6][4].CLK
clk => twad_tdlo[6][5].CLK
clk => twad_tdlo[6][6].CLK
clk => twad_tdlo[6][7].CLK
clk => twad_tdlo[5][0].CLK
clk => twad_tdlo[5][1].CLK
clk => twad_tdlo[5][2].CLK
clk => twad_tdlo[5][3].CLK
clk => twad_tdlo[5][4].CLK
clk => twad_tdlo[5][5].CLK
clk => twad_tdlo[5][6].CLK
clk => twad_tdlo[5][7].CLK
clk => twad_tdlo[4][0].CLK
clk => twad_tdlo[4][1].CLK
clk => twad_tdlo[4][2].CLK
clk => twad_tdlo[4][3].CLK
clk => twad_tdlo[4][4].CLK
clk => twad_tdlo[4][5].CLK
clk => twad_tdlo[4][6].CLK
clk => twad_tdlo[4][7].CLK
clk => twad_tdlo[3][0].CLK
clk => twad_tdlo[3][1].CLK
clk => twad_tdlo[3][2].CLK
clk => twad_tdlo[3][3].CLK
clk => twad_tdlo[3][4].CLK
clk => twad_tdlo[3][5].CLK
clk => twad_tdlo[3][6].CLK
clk => twad_tdlo[3][7].CLK
clk => twad_tdlo[2][0].CLK
clk => twad_tdlo[2][1].CLK
clk => twad_tdlo[2][2].CLK
clk => twad_tdlo[2][3].CLK
clk => twad_tdlo[2][4].CLK
clk => twad_tdlo[2][5].CLK
clk => twad_tdlo[2][6].CLK
clk => twad_tdlo[2][7].CLK
clk => twad_tdlo[1][0].CLK
clk => twad_tdlo[1][1].CLK
clk => twad_tdlo[1][2].CLK
clk => twad_tdlo[1][3].CLK
clk => twad_tdlo[1][4].CLK
clk => twad_tdlo[1][5].CLK
clk => twad_tdlo[1][6].CLK
clk => twad_tdlo[1][7].CLK
clk => twad_tdlo[0][0].CLK
clk => twad_tdlo[0][1].CLK
clk => twad_tdlo[0][2].CLK
clk => twad_tdlo[0][3].CLK
clk => twad_tdlo[0][4].CLK
clk => twad_tdlo[0][5].CLK
clk => twad_tdlo[0][6].CLK
clk => twad_tdlo[0][7].CLK
clk => twad_tdle[6][0].CLK
clk => twad_tdle[6][1].CLK
clk => twad_tdle[6][2].CLK
clk => twad_tdle[6][3].CLK
clk => twad_tdle[6][4].CLK
clk => twad_tdle[6][5].CLK
clk => twad_tdle[6][6].CLK
clk => twad_tdle[6][7].CLK
clk => twad_tdle[5][0].CLK
clk => twad_tdle[5][1].CLK
clk => twad_tdle[5][2].CLK
clk => twad_tdle[5][3].CLK
clk => twad_tdle[5][4].CLK
clk => twad_tdle[5][5].CLK
clk => twad_tdle[5][6].CLK
clk => twad_tdle[5][7].CLK
clk => twad_tdle[4][0].CLK
clk => twad_tdle[4][1].CLK
clk => twad_tdle[4][2].CLK
clk => twad_tdle[4][3].CLK
clk => twad_tdle[4][4].CLK
clk => twad_tdle[4][5].CLK
clk => twad_tdle[4][6].CLK
clk => twad_tdle[4][7].CLK
clk => twad_tdle[3][0].CLK
clk => twad_tdle[3][1].CLK
clk => twad_tdle[3][2].CLK
clk => twad_tdle[3][3].CLK
clk => twad_tdle[3][4].CLK
clk => twad_tdle[3][5].CLK
clk => twad_tdle[3][6].CLK
clk => twad_tdle[3][7].CLK
clk => twad_tdle[2][0].CLK
clk => twad_tdle[2][1].CLK
clk => twad_tdle[2][2].CLK
clk => twad_tdle[2][3].CLK
clk => twad_tdle[2][4].CLK
clk => twad_tdle[2][5].CLK
clk => twad_tdle[2][6].CLK
clk => twad_tdle[2][7].CLK
clk => twad_tdle[1][0].CLK
clk => twad_tdle[1][1].CLK
clk => twad_tdle[1][2].CLK
clk => twad_tdle[1][3].CLK
clk => twad_tdle[1][4].CLK
clk => twad_tdle[1][5].CLK
clk => twad_tdle[1][6].CLK
clk => twad_tdle[1][7].CLK
clk => twad_tdle[0][0].CLK
clk => twad_tdle[0][1].CLK
clk => twad_tdle[0][2].CLK
clk => twad_tdle[0][3].CLK
clk => twad_tdle[0][4].CLK
clk => twad_tdle[0][5].CLK
clk => twad_tdle[0][6].CLK
clk => twad_tdle[0][7].CLK
global_clock_enable => twad_tempo[3].ENA
global_clock_enable => twad_tempo[2].ENA
global_clock_enable => twad_tempo[1].ENA
global_clock_enable => twad_tempo[0].ENA
global_clock_enable => twad_tempo[4].ENA
global_clock_enable => twad_tempo[5].ENA
global_clock_enable => twad_tempo[6].ENA
global_clock_enable => twad_tempo[7].ENA
global_clock_enable => twad_tempe[0].ENA
global_clock_enable => twad_tempe[1].ENA
global_clock_enable => twad_tempe[2].ENA
global_clock_enable => twad_tempe[3].ENA
global_clock_enable => twad_tempe[4].ENA
global_clock_enable => twad_tempe[5].ENA
global_clock_enable => twad_tempe[6].ENA
global_clock_enable => twad_tempe[7].ENA
global_clock_enable => twad_tdlo[6][0].ENA
global_clock_enable => twad_tdlo[6][1].ENA
global_clock_enable => twad_tdlo[6][2].ENA
global_clock_enable => twad_tdlo[6][3].ENA
global_clock_enable => twad_tdlo[6][4].ENA
global_clock_enable => twad_tdlo[6][5].ENA
global_clock_enable => twad_tdlo[6][6].ENA
global_clock_enable => twad_tdlo[6][7].ENA
global_clock_enable => twad_tdlo[5][0].ENA
global_clock_enable => twad_tdlo[5][1].ENA
global_clock_enable => twad_tdlo[5][2].ENA
global_clock_enable => twad_tdlo[5][3].ENA
global_clock_enable => twad_tdlo[5][4].ENA
global_clock_enable => twad_tdlo[5][5].ENA
global_clock_enable => twad_tdlo[5][6].ENA
global_clock_enable => twad_tdlo[5][7].ENA
global_clock_enable => twad_tdlo[4][0].ENA
global_clock_enable => twad_tdlo[4][1].ENA
global_clock_enable => twad_tdlo[4][2].ENA
global_clock_enable => twad_tdlo[4][3].ENA
global_clock_enable => twad_tdlo[4][4].ENA
global_clock_enable => twad_tdlo[4][5].ENA
global_clock_enable => twad_tdlo[4][6].ENA
global_clock_enable => twad_tdlo[4][7].ENA
global_clock_enable => twad_tdlo[3][0].ENA
global_clock_enable => twad_tdlo[3][1].ENA
global_clock_enable => twad_tdlo[3][2].ENA
global_clock_enable => twad_tdlo[3][3].ENA
global_clock_enable => twad_tdlo[3][4].ENA
global_clock_enable => twad_tdlo[3][5].ENA
global_clock_enable => twad_tdlo[3][6].ENA
global_clock_enable => twad_tdlo[3][7].ENA
global_clock_enable => twad_tdlo[2][0].ENA
global_clock_enable => twad_tdlo[2][1].ENA
global_clock_enable => twad_tdlo[2][2].ENA
global_clock_enable => twad_tdlo[2][3].ENA
global_clock_enable => twad_tdlo[2][4].ENA
global_clock_enable => twad_tdlo[2][5].ENA
global_clock_enable => twad_tdlo[2][6].ENA
global_clock_enable => twad_tdlo[2][7].ENA
global_clock_enable => twad_tdlo[1][0].ENA
global_clock_enable => twad_tdlo[1][1].ENA
global_clock_enable => twad_tdlo[1][2].ENA
global_clock_enable => twad_tdlo[1][3].ENA
global_clock_enable => twad_tdlo[1][4].ENA
global_clock_enable => twad_tdlo[1][5].ENA
global_clock_enable => twad_tdlo[1][6].ENA
global_clock_enable => twad_tdlo[1][7].ENA
global_clock_enable => twad_tdlo[0][0].ENA
global_clock_enable => twad_tdlo[0][1].ENA
global_clock_enable => twad_tdlo[0][2].ENA
global_clock_enable => twad_tdlo[0][3].ENA
global_clock_enable => twad_tdlo[0][4].ENA
global_clock_enable => twad_tdlo[0][5].ENA
global_clock_enable => twad_tdlo[0][6].ENA
global_clock_enable => twad_tdlo[0][7].ENA
global_clock_enable => twad_tdle[6][0].ENA
global_clock_enable => twad_tdle[6][1].ENA
global_clock_enable => twad_tdle[6][2].ENA
global_clock_enable => twad_tdle[6][3].ENA
global_clock_enable => twad_tdle[6][4].ENA
global_clock_enable => twad_tdle[6][5].ENA
global_clock_enable => twad_tdle[6][6].ENA
global_clock_enable => twad_tdle[6][7].ENA
global_clock_enable => twad_tdle[5][0].ENA
global_clock_enable => twad_tdle[5][1].ENA
global_clock_enable => twad_tdle[5][2].ENA
global_clock_enable => twad_tdle[5][3].ENA
global_clock_enable => twad_tdle[5][4].ENA
global_clock_enable => twad_tdle[5][5].ENA
global_clock_enable => twad_tdle[5][6].ENA
global_clock_enable => twad_tdle[5][7].ENA
global_clock_enable => twad_tdle[4][0].ENA
global_clock_enable => twad_tdle[4][1].ENA
global_clock_enable => twad_tdle[4][2].ENA
global_clock_enable => twad_tdle[4][3].ENA
global_clock_enable => twad_tdle[4][4].ENA
global_clock_enable => twad_tdle[4][5].ENA
global_clock_enable => twad_tdle[4][6].ENA
global_clock_enable => twad_tdle[4][7].ENA
global_clock_enable => twad_tdle[3][0].ENA
global_clock_enable => twad_tdle[3][1].ENA
global_clock_enable => twad_tdle[3][2].ENA
global_clock_enable => twad_tdle[3][3].ENA
global_clock_enable => twad_tdle[3][4].ENA
global_clock_enable => twad_tdle[3][5].ENA
global_clock_enable => twad_tdle[3][6].ENA
global_clock_enable => twad_tdle[3][7].ENA
global_clock_enable => twad_tdle[2][0].ENA
global_clock_enable => twad_tdle[2][1].ENA
global_clock_enable => twad_tdle[2][2].ENA
global_clock_enable => twad_tdle[2][3].ENA
global_clock_enable => twad_tdle[2][4].ENA
global_clock_enable => twad_tdle[2][5].ENA
global_clock_enable => twad_tdle[2][6].ENA
global_clock_enable => twad_tdle[2][7].ENA
global_clock_enable => twad_tdle[1][0].ENA
global_clock_enable => twad_tdle[1][1].ENA
global_clock_enable => twad_tdle[1][2].ENA
global_clock_enable => twad_tdle[1][3].ENA
global_clock_enable => twad_tdle[1][4].ENA
global_clock_enable => twad_tdle[1][5].ENA
global_clock_enable => twad_tdle[1][6].ENA
global_clock_enable => twad_tdle[1][7].ENA
global_clock_enable => twad_tdle[0][0].ENA
global_clock_enable => twad_tdle[0][1].ENA
global_clock_enable => twad_tdle[0][2].ENA
global_clock_enable => twad_tdle[0][3].ENA
global_clock_enable => twad_tdle[0][4].ENA
global_clock_enable => twad_tdle[0][5].ENA
global_clock_enable => twad_tdle[0][6].ENA
global_clock_enable => twad_tdle[0][7].ENA
k_count[0] => Mux0.IN10
k_count[0] => Mux4.IN10
k_count[1] => Mux3.IN10
k_count[2] => Mux0.IN9
k_count[2] => Mux1.IN10
k_count[2] => Mux4.IN9
k_count[2] => Mux6.IN10
k_count[3] => Mux3.IN9
k_count[3] => Mux5.IN10
k_count[4] => Mux0.IN8
k_count[4] => Mux1.IN9
k_count[4] => Mux2.IN10
k_count[4] => Mux4.IN8
k_count[4] => Mux6.IN9
k_count[4] => Mux8.IN10
k_count[5] => Mux3.IN8
k_count[5] => Mux5.IN9
k_count[5] => Mux7.IN10
k_count[6] => Mux3.IN7
k_count[6] => Mux5.IN8
k_count[6] => Mux7.IN9
k_count[6] => Mux9.IN10
p_count[0] => Mux0.IN7
p_count[0] => Mux1.IN8
p_count[0] => Mux2.IN9
p_count[0] => Mux3.IN6
p_count[0] => Mux4.IN7
p_count[0] => Mux5.IN7
p_count[0] => Mux6.IN8
p_count[0] => Mux7.IN8
p_count[0] => Mux8.IN9
p_count[0] => Mux9.IN9
p_count[0] => Mux10.IN10
p_count[1] => Mux0.IN6
p_count[1] => Mux1.IN7
p_count[1] => Mux2.IN8
p_count[1] => Mux3.IN5
p_count[1] => Mux4.IN6
p_count[1] => Mux5.IN6
p_count[1] => Mux6.IN7
p_count[1] => Mux7.IN7
p_count[1] => Mux8.IN8
p_count[1] => Mux9.IN8
p_count[1] => Mux10.IN9
p_count[2] => Mux0.IN5
p_count[2] => Mux1.IN6
p_count[2] => Mux2.IN7
p_count[2] => Mux3.IN4
p_count[2] => Mux4.IN5
p_count[2] => Mux5.IN5
p_count[2] => Mux6.IN6
p_count[2] => Mux7.IN6
p_count[2] => Mux8.IN7
p_count[2] => Mux9.IN7
p_count[2] => Mux10.IN8
tw_addre[0] <= twad_tdle[6][0].DB_MAX_OUTPUT_PORT_TYPE
tw_addre[1] <= twad_tdle[6][1].DB_MAX_OUTPUT_PORT_TYPE
tw_addre[2] <= twad_tdle[6][2].DB_MAX_OUTPUT_PORT_TYPE
tw_addre[3] <= twad_tdle[6][3].DB_MAX_OUTPUT_PORT_TYPE
tw_addre[4] <= twad_tdle[6][4].DB_MAX_OUTPUT_PORT_TYPE
tw_addre[5] <= twad_tdle[6][5].DB_MAX_OUTPUT_PORT_TYPE
tw_addre[6] <= twad_tdle[6][6].DB_MAX_OUTPUT_PORT_TYPE
tw_addre[7] <= twad_tdle[6][7].DB_MAX_OUTPUT_PORT_TYPE
tw_addro[0] <= twad_tdlo[6][0].DB_MAX_OUTPUT_PORT_TYPE
tw_addro[1] <= twad_tdlo[6][1].DB_MAX_OUTPUT_PORT_TYPE
tw_addro[2] <= twad_tdlo[6][2].DB_MAX_OUTPUT_PORT_TYPE
tw_addro[3] <= twad_tdlo[6][3].DB_MAX_OUTPUT_PORT_TYPE
tw_addro[4] <= twad_tdlo[6][4].DB_MAX_OUTPUT_PORT_TYPE
tw_addro[5] <= twad_tdlo[6][5].DB_MAX_OUTPUT_PORT_TYPE
tw_addro[6] <= twad_tdlo[6][6].DB_MAX_OUTPUT_PORT_TYPE
tw_addro[7] <= twad_tdlo[6][7].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom
clk => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.clock
clk => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.clock
clk => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.clock
clk => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.clock
clk => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.clock
clk => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.clock
global_clock_enable => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.global_clock_enable
global_clock_enable => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.global_clock_enable
global_clock_enable => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.global_clock_enable
global_clock_enable => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.global_clock_enable
global_clock_enable => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.global_clock_enable
global_clock_enable => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.global_clock_enable
twade[0] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_a[0]
twade[0] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_a[0]
twade[0] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_a[0]
twade[0] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_a[0]
twade[0] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_a[0]
twade[0] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_a[0]
twade[1] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_a[1]
twade[1] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_a[1]
twade[1] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_a[1]
twade[1] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_a[1]
twade[1] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_a[1]
twade[1] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_a[1]
twade[2] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_a[2]
twade[2] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_a[2]
twade[2] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_a[2]
twade[2] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_a[2]
twade[2] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_a[2]
twade[2] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_a[2]
twade[3] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_a[3]
twade[3] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_a[3]
twade[3] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_a[3]
twade[3] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_a[3]
twade[3] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_a[3]
twade[3] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_a[3]
twade[4] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_a[4]
twade[4] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_a[4]
twade[4] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_a[4]
twade[4] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_a[4]
twade[4] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_a[4]
twade[4] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_a[4]
twade[5] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_a[5]
twade[5] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_a[5]
twade[5] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_a[5]
twade[5] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_a[5]
twade[5] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_a[5]
twade[5] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_a[5]
twade[6] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_a[6]
twade[6] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_a[6]
twade[6] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_a[6]
twade[6] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_a[6]
twade[6] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_a[6]
twade[6] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_a[6]
twade[7] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_a[7]
twade[7] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_a[7]
twade[7] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_a[7]
twade[7] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_a[7]
twade[7] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_a[7]
twade[7] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_a[7]
twado[0] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_b[0]
twado[0] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_b[0]
twado[0] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_b[0]
twado[0] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_b[0]
twado[0] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_b[0]
twado[0] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_b[0]
twado[1] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_b[1]
twado[1] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_b[1]
twado[1] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_b[1]
twado[1] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_b[1]
twado[1] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_b[1]
twado[1] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_b[1]
twado[2] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_b[2]
twado[2] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_b[2]
twado[2] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_b[2]
twado[2] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_b[2]
twado[2] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_b[2]
twado[2] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_b[2]
twado[3] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_b[3]
twado[3] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_b[3]
twado[3] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_b[3]
twado[3] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_b[3]
twado[3] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_b[3]
twado[3] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_b[3]
twado[4] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_b[4]
twado[4] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_b[4]
twado[4] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_b[4]
twado[4] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_b[4]
twado[4] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_b[4]
twado[4] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_b[4]
twado[5] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_b[5]
twado[5] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_b[5]
twado[5] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_b[5]
twado[5] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_b[5]
twado[5] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_b[5]
twado[5] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_b[5]
twado[6] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_b[6]
twado[6] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_b[6]
twado[6] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_b[6]
twado[6] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_b[6]
twado[6] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_b[6]
twado[6] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_b[6]
twado[7] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.address_b[7]
twado[7] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.address_b[7]
twado[7] => asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.address_b[7]
twado[7] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.address_b[7]
twado[7] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.address_b[7]
twado[7] => asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.address_b[7]
t1re[0] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[0]
t1re[1] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[1]
t1re[2] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[2]
t1re[3] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[3]
t1re[4] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[4]
t1re[5] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[5]
t1re[6] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[6]
t1re[7] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[7]
t1re[8] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[8]
t1re[9] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[9]
t1re[10] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[10]
t1re[11] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[11]
t1re[12] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[12]
t1re[13] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[13]
t1re[14] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[14]
t1re[15] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_a[15]
t2re[0] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[0]
t2re[1] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[1]
t2re[2] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[2]
t2re[3] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[3]
t2re[4] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[4]
t2re[5] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[5]
t2re[6] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[6]
t2re[7] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[7]
t2re[8] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[8]
t2re[9] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[9]
t2re[10] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[10]
t2re[11] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[11]
t2re[12] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[12]
t2re[13] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[13]
t2re[14] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[14]
t2re[15] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_a[15]
t3re[0] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[0]
t3re[1] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[1]
t3re[2] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[2]
t3re[3] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[3]
t3re[4] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[4]
t3re[5] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[5]
t3re[6] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[6]
t3re[7] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[7]
t3re[8] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[8]
t3re[9] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[9]
t3re[10] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[10]
t3re[11] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[11]
t3re[12] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[12]
t3re[13] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[13]
t3re[14] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[14]
t3re[15] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_a[15]
t1ie[0] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[0]
t1ie[1] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[1]
t1ie[2] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[2]
t1ie[3] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[3]
t1ie[4] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[4]
t1ie[5] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[5]
t1ie[6] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[6]
t1ie[7] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[7]
t1ie[8] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[8]
t1ie[9] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[9]
t1ie[10] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[10]
t1ie[11] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[11]
t1ie[12] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[12]
t1ie[13] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[13]
t1ie[14] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[14]
t1ie[15] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_a[15]
t2ie[0] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[0]
t2ie[1] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[1]
t2ie[2] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[2]
t2ie[3] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[3]
t2ie[4] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[4]
t2ie[5] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[5]
t2ie[6] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[6]
t2ie[7] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[7]
t2ie[8] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[8]
t2ie[9] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[9]
t2ie[10] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[10]
t2ie[11] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[11]
t2ie[12] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[12]
t2ie[13] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[13]
t2ie[14] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[14]
t2ie[15] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_a[15]
t3ie[0] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[0]
t3ie[1] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[1]
t3ie[2] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[2]
t3ie[3] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[3]
t3ie[4] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[4]
t3ie[5] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[5]
t3ie[6] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[6]
t3ie[7] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[7]
t3ie[8] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[8]
t3ie[9] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[9]
t3ie[10] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[10]
t3ie[11] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[11]
t3ie[12] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[12]
t3ie[13] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[13]
t3ie[14] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[14]
t3ie[15] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_a[15]
t1ro[0] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[0]
t1ro[1] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[1]
t1ro[2] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[2]
t1ro[3] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[3]
t1ro[4] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[4]
t1ro[5] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[5]
t1ro[6] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[6]
t1ro[7] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[7]
t1ro[8] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[8]
t1ro[9] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[9]
t1ro[10] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[10]
t1ro[11] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[11]
t1ro[12] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[12]
t1ro[13] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[13]
t1ro[14] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[14]
t1ro[15] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_1n.q_b[15]
t2ro[0] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[0]
t2ro[1] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[1]
t2ro[2] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[2]
t2ro[3] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[3]
t2ro[4] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[4]
t2ro[5] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[5]
t2ro[6] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[6]
t2ro[7] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[7]
t2ro[8] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[8]
t2ro[9] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[9]
t2ro[10] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[10]
t2ro[11] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[11]
t2ro[12] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[12]
t2ro[13] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[13]
t2ro[14] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[14]
t2ro[15] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_2n.q_b[15]
t3ro[0] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[0]
t3ro[1] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[1]
t3ro[2] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[2]
t3ro[3] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[3]
t3ro[4] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[4]
t3ro[5] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[5]
t3ro[6] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[6]
t3ro[7] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[7]
t3ro[8] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[8]
t3ro[9] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[9]
t3ro[10] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[10]
t3ro[11] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[11]
t3ro[12] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[12]
t3ro[13] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[13]
t3ro[14] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[14]
t3ro[15] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:cos_3n.q_b[15]
t1io[0] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[0]
t1io[1] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[1]
t1io[2] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[2]
t1io[3] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[3]
t1io[4] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[4]
t1io[5] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[5]
t1io[6] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[6]
t1io[7] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[7]
t1io[8] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[8]
t1io[9] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[9]
t1io[10] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[10]
t1io[11] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[11]
t1io[12] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[12]
t1io[13] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[13]
t1io[14] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[14]
t1io[15] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_1n.q_b[15]
t2io[0] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[0]
t2io[1] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[1]
t2io[2] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[2]
t2io[3] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[3]
t2io[4] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[4]
t2io[5] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[5]
t2io[6] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[6]
t2io[7] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[7]
t2io[8] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[8]
t2io[9] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[9]
t2io[10] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[10]
t2io[11] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[11]
t2io[12] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[12]
t2io[13] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[13]
t2io[14] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[14]
t2io[15] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_2n.q_b[15]
t3io[0] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[0]
t3io[1] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[1]
t3io[2] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[2]
t3io[3] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[3]
t3io[4] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[4]
t3io[5] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[5]
t3io[6] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[6]
t3io[7] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[7]
t3io[8] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[8]
t3io[9] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[9]
t3io[10] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[10]
t3io[11] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[11]
t3io[12] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[12]
t3io[13] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[13]
t3io[14] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[14]
t3io[15] <= asj_fft_twid_rom_tdp_fft_130:gen_auto:sin_3n.q_b[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gu72:auto_generated.data_a[0]
data_a[1] => altsyncram_gu72:auto_generated.data_a[1]
data_a[2] => altsyncram_gu72:auto_generated.data_a[2]
data_a[3] => altsyncram_gu72:auto_generated.data_a[3]
data_a[4] => altsyncram_gu72:auto_generated.data_a[4]
data_a[5] => altsyncram_gu72:auto_generated.data_a[5]
data_a[6] => altsyncram_gu72:auto_generated.data_a[6]
data_a[7] => altsyncram_gu72:auto_generated.data_a[7]
data_a[8] => altsyncram_gu72:auto_generated.data_a[8]
data_a[9] => altsyncram_gu72:auto_generated.data_a[9]
data_a[10] => altsyncram_gu72:auto_generated.data_a[10]
data_a[11] => altsyncram_gu72:auto_generated.data_a[11]
data_a[12] => altsyncram_gu72:auto_generated.data_a[12]
data_a[13] => altsyncram_gu72:auto_generated.data_a[13]
data_a[14] => altsyncram_gu72:auto_generated.data_a[14]
data_a[15] => altsyncram_gu72:auto_generated.data_a[15]
data_b[0] => altsyncram_gu72:auto_generated.data_b[0]
data_b[1] => altsyncram_gu72:auto_generated.data_b[1]
data_b[2] => altsyncram_gu72:auto_generated.data_b[2]
data_b[3] => altsyncram_gu72:auto_generated.data_b[3]
data_b[4] => altsyncram_gu72:auto_generated.data_b[4]
data_b[5] => altsyncram_gu72:auto_generated.data_b[5]
data_b[6] => altsyncram_gu72:auto_generated.data_b[6]
data_b[7] => altsyncram_gu72:auto_generated.data_b[7]
data_b[8] => altsyncram_gu72:auto_generated.data_b[8]
data_b[9] => altsyncram_gu72:auto_generated.data_b[9]
data_b[10] => altsyncram_gu72:auto_generated.data_b[10]
data_b[11] => altsyncram_gu72:auto_generated.data_b[11]
data_b[12] => altsyncram_gu72:auto_generated.data_b[12]
data_b[13] => altsyncram_gu72:auto_generated.data_b[13]
data_b[14] => altsyncram_gu72:auto_generated.data_b[14]
data_b[15] => altsyncram_gu72:auto_generated.data_b[15]
address_a[0] => altsyncram_gu72:auto_generated.address_a[0]
address_a[1] => altsyncram_gu72:auto_generated.address_a[1]
address_a[2] => altsyncram_gu72:auto_generated.address_a[2]
address_a[3] => altsyncram_gu72:auto_generated.address_a[3]
address_a[4] => altsyncram_gu72:auto_generated.address_a[4]
address_a[5] => altsyncram_gu72:auto_generated.address_a[5]
address_a[6] => altsyncram_gu72:auto_generated.address_a[6]
address_a[7] => altsyncram_gu72:auto_generated.address_a[7]
address_b[0] => altsyncram_gu72:auto_generated.address_b[0]
address_b[1] => altsyncram_gu72:auto_generated.address_b[1]
address_b[2] => altsyncram_gu72:auto_generated.address_b[2]
address_b[3] => altsyncram_gu72:auto_generated.address_b[3]
address_b[4] => altsyncram_gu72:auto_generated.address_b[4]
address_b[5] => altsyncram_gu72:auto_generated.address_b[5]
address_b[6] => altsyncram_gu72:auto_generated.address_b[6]
address_b[7] => altsyncram_gu72:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gu72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_gu72:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gu72:auto_generated.q_a[0]
q_a[1] <= altsyncram_gu72:auto_generated.q_a[1]
q_a[2] <= altsyncram_gu72:auto_generated.q_a[2]
q_a[3] <= altsyncram_gu72:auto_generated.q_a[3]
q_a[4] <= altsyncram_gu72:auto_generated.q_a[4]
q_a[5] <= altsyncram_gu72:auto_generated.q_a[5]
q_a[6] <= altsyncram_gu72:auto_generated.q_a[6]
q_a[7] <= altsyncram_gu72:auto_generated.q_a[7]
q_a[8] <= altsyncram_gu72:auto_generated.q_a[8]
q_a[9] <= altsyncram_gu72:auto_generated.q_a[9]
q_a[10] <= altsyncram_gu72:auto_generated.q_a[10]
q_a[11] <= altsyncram_gu72:auto_generated.q_a[11]
q_a[12] <= altsyncram_gu72:auto_generated.q_a[12]
q_a[13] <= altsyncram_gu72:auto_generated.q_a[13]
q_a[14] <= altsyncram_gu72:auto_generated.q_a[14]
q_a[15] <= altsyncram_gu72:auto_generated.q_a[15]
q_b[0] <= altsyncram_gu72:auto_generated.q_b[0]
q_b[1] <= altsyncram_gu72:auto_generated.q_b[1]
q_b[2] <= altsyncram_gu72:auto_generated.q_b[2]
q_b[3] <= altsyncram_gu72:auto_generated.q_b[3]
q_b[4] <= altsyncram_gu72:auto_generated.q_b[4]
q_b[5] <= altsyncram_gu72:auto_generated.q_b[5]
q_b[6] <= altsyncram_gu72:auto_generated.q_b[6]
q_b[7] <= altsyncram_gu72:auto_generated.q_b[7]
q_b[8] <= altsyncram_gu72:auto_generated.q_b[8]
q_b[9] <= altsyncram_gu72:auto_generated.q_b[9]
q_b[10] <= altsyncram_gu72:auto_generated.q_b[10]
q_b[11] <= altsyncram_gu72:auto_generated.q_b[11]
q_b[12] <= altsyncram_gu72:auto_generated.q_b[12]
q_b[13] <= altsyncram_gu72:auto_generated.q_b[13]
q_b[14] <= altsyncram_gu72:auto_generated.q_b[14]
q_b[15] <= altsyncram_gu72:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_1n|altsyncram:altsyncram_component|altsyncram_gu72:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hu72:auto_generated.data_a[0]
data_a[1] => altsyncram_hu72:auto_generated.data_a[1]
data_a[2] => altsyncram_hu72:auto_generated.data_a[2]
data_a[3] => altsyncram_hu72:auto_generated.data_a[3]
data_a[4] => altsyncram_hu72:auto_generated.data_a[4]
data_a[5] => altsyncram_hu72:auto_generated.data_a[5]
data_a[6] => altsyncram_hu72:auto_generated.data_a[6]
data_a[7] => altsyncram_hu72:auto_generated.data_a[7]
data_a[8] => altsyncram_hu72:auto_generated.data_a[8]
data_a[9] => altsyncram_hu72:auto_generated.data_a[9]
data_a[10] => altsyncram_hu72:auto_generated.data_a[10]
data_a[11] => altsyncram_hu72:auto_generated.data_a[11]
data_a[12] => altsyncram_hu72:auto_generated.data_a[12]
data_a[13] => altsyncram_hu72:auto_generated.data_a[13]
data_a[14] => altsyncram_hu72:auto_generated.data_a[14]
data_a[15] => altsyncram_hu72:auto_generated.data_a[15]
data_b[0] => altsyncram_hu72:auto_generated.data_b[0]
data_b[1] => altsyncram_hu72:auto_generated.data_b[1]
data_b[2] => altsyncram_hu72:auto_generated.data_b[2]
data_b[3] => altsyncram_hu72:auto_generated.data_b[3]
data_b[4] => altsyncram_hu72:auto_generated.data_b[4]
data_b[5] => altsyncram_hu72:auto_generated.data_b[5]
data_b[6] => altsyncram_hu72:auto_generated.data_b[6]
data_b[7] => altsyncram_hu72:auto_generated.data_b[7]
data_b[8] => altsyncram_hu72:auto_generated.data_b[8]
data_b[9] => altsyncram_hu72:auto_generated.data_b[9]
data_b[10] => altsyncram_hu72:auto_generated.data_b[10]
data_b[11] => altsyncram_hu72:auto_generated.data_b[11]
data_b[12] => altsyncram_hu72:auto_generated.data_b[12]
data_b[13] => altsyncram_hu72:auto_generated.data_b[13]
data_b[14] => altsyncram_hu72:auto_generated.data_b[14]
data_b[15] => altsyncram_hu72:auto_generated.data_b[15]
address_a[0] => altsyncram_hu72:auto_generated.address_a[0]
address_a[1] => altsyncram_hu72:auto_generated.address_a[1]
address_a[2] => altsyncram_hu72:auto_generated.address_a[2]
address_a[3] => altsyncram_hu72:auto_generated.address_a[3]
address_a[4] => altsyncram_hu72:auto_generated.address_a[4]
address_a[5] => altsyncram_hu72:auto_generated.address_a[5]
address_a[6] => altsyncram_hu72:auto_generated.address_a[6]
address_a[7] => altsyncram_hu72:auto_generated.address_a[7]
address_b[0] => altsyncram_hu72:auto_generated.address_b[0]
address_b[1] => altsyncram_hu72:auto_generated.address_b[1]
address_b[2] => altsyncram_hu72:auto_generated.address_b[2]
address_b[3] => altsyncram_hu72:auto_generated.address_b[3]
address_b[4] => altsyncram_hu72:auto_generated.address_b[4]
address_b[5] => altsyncram_hu72:auto_generated.address_b[5]
address_b[6] => altsyncram_hu72:auto_generated.address_b[6]
address_b[7] => altsyncram_hu72:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hu72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_hu72:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hu72:auto_generated.q_a[0]
q_a[1] <= altsyncram_hu72:auto_generated.q_a[1]
q_a[2] <= altsyncram_hu72:auto_generated.q_a[2]
q_a[3] <= altsyncram_hu72:auto_generated.q_a[3]
q_a[4] <= altsyncram_hu72:auto_generated.q_a[4]
q_a[5] <= altsyncram_hu72:auto_generated.q_a[5]
q_a[6] <= altsyncram_hu72:auto_generated.q_a[6]
q_a[7] <= altsyncram_hu72:auto_generated.q_a[7]
q_a[8] <= altsyncram_hu72:auto_generated.q_a[8]
q_a[9] <= altsyncram_hu72:auto_generated.q_a[9]
q_a[10] <= altsyncram_hu72:auto_generated.q_a[10]
q_a[11] <= altsyncram_hu72:auto_generated.q_a[11]
q_a[12] <= altsyncram_hu72:auto_generated.q_a[12]
q_a[13] <= altsyncram_hu72:auto_generated.q_a[13]
q_a[14] <= altsyncram_hu72:auto_generated.q_a[14]
q_a[15] <= altsyncram_hu72:auto_generated.q_a[15]
q_b[0] <= altsyncram_hu72:auto_generated.q_b[0]
q_b[1] <= altsyncram_hu72:auto_generated.q_b[1]
q_b[2] <= altsyncram_hu72:auto_generated.q_b[2]
q_b[3] <= altsyncram_hu72:auto_generated.q_b[3]
q_b[4] <= altsyncram_hu72:auto_generated.q_b[4]
q_b[5] <= altsyncram_hu72:auto_generated.q_b[5]
q_b[6] <= altsyncram_hu72:auto_generated.q_b[6]
q_b[7] <= altsyncram_hu72:auto_generated.q_b[7]
q_b[8] <= altsyncram_hu72:auto_generated.q_b[8]
q_b[9] <= altsyncram_hu72:auto_generated.q_b[9]
q_b[10] <= altsyncram_hu72:auto_generated.q_b[10]
q_b[11] <= altsyncram_hu72:auto_generated.q_b[11]
q_b[12] <= altsyncram_hu72:auto_generated.q_b[12]
q_b[13] <= altsyncram_hu72:auto_generated.q_b[13]
q_b[14] <= altsyncram_hu72:auto_generated.q_b[14]
q_b[15] <= altsyncram_hu72:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_2n|altsyncram:altsyncram_component|altsyncram_hu72:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_iu72:auto_generated.data_a[0]
data_a[1] => altsyncram_iu72:auto_generated.data_a[1]
data_a[2] => altsyncram_iu72:auto_generated.data_a[2]
data_a[3] => altsyncram_iu72:auto_generated.data_a[3]
data_a[4] => altsyncram_iu72:auto_generated.data_a[4]
data_a[5] => altsyncram_iu72:auto_generated.data_a[5]
data_a[6] => altsyncram_iu72:auto_generated.data_a[6]
data_a[7] => altsyncram_iu72:auto_generated.data_a[7]
data_a[8] => altsyncram_iu72:auto_generated.data_a[8]
data_a[9] => altsyncram_iu72:auto_generated.data_a[9]
data_a[10] => altsyncram_iu72:auto_generated.data_a[10]
data_a[11] => altsyncram_iu72:auto_generated.data_a[11]
data_a[12] => altsyncram_iu72:auto_generated.data_a[12]
data_a[13] => altsyncram_iu72:auto_generated.data_a[13]
data_a[14] => altsyncram_iu72:auto_generated.data_a[14]
data_a[15] => altsyncram_iu72:auto_generated.data_a[15]
data_b[0] => altsyncram_iu72:auto_generated.data_b[0]
data_b[1] => altsyncram_iu72:auto_generated.data_b[1]
data_b[2] => altsyncram_iu72:auto_generated.data_b[2]
data_b[3] => altsyncram_iu72:auto_generated.data_b[3]
data_b[4] => altsyncram_iu72:auto_generated.data_b[4]
data_b[5] => altsyncram_iu72:auto_generated.data_b[5]
data_b[6] => altsyncram_iu72:auto_generated.data_b[6]
data_b[7] => altsyncram_iu72:auto_generated.data_b[7]
data_b[8] => altsyncram_iu72:auto_generated.data_b[8]
data_b[9] => altsyncram_iu72:auto_generated.data_b[9]
data_b[10] => altsyncram_iu72:auto_generated.data_b[10]
data_b[11] => altsyncram_iu72:auto_generated.data_b[11]
data_b[12] => altsyncram_iu72:auto_generated.data_b[12]
data_b[13] => altsyncram_iu72:auto_generated.data_b[13]
data_b[14] => altsyncram_iu72:auto_generated.data_b[14]
data_b[15] => altsyncram_iu72:auto_generated.data_b[15]
address_a[0] => altsyncram_iu72:auto_generated.address_a[0]
address_a[1] => altsyncram_iu72:auto_generated.address_a[1]
address_a[2] => altsyncram_iu72:auto_generated.address_a[2]
address_a[3] => altsyncram_iu72:auto_generated.address_a[3]
address_a[4] => altsyncram_iu72:auto_generated.address_a[4]
address_a[5] => altsyncram_iu72:auto_generated.address_a[5]
address_a[6] => altsyncram_iu72:auto_generated.address_a[6]
address_a[7] => altsyncram_iu72:auto_generated.address_a[7]
address_b[0] => altsyncram_iu72:auto_generated.address_b[0]
address_b[1] => altsyncram_iu72:auto_generated.address_b[1]
address_b[2] => altsyncram_iu72:auto_generated.address_b[2]
address_b[3] => altsyncram_iu72:auto_generated.address_b[3]
address_b[4] => altsyncram_iu72:auto_generated.address_b[4]
address_b[5] => altsyncram_iu72:auto_generated.address_b[5]
address_b[6] => altsyncram_iu72:auto_generated.address_b[6]
address_b[7] => altsyncram_iu72:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_iu72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_iu72:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_iu72:auto_generated.q_a[0]
q_a[1] <= altsyncram_iu72:auto_generated.q_a[1]
q_a[2] <= altsyncram_iu72:auto_generated.q_a[2]
q_a[3] <= altsyncram_iu72:auto_generated.q_a[3]
q_a[4] <= altsyncram_iu72:auto_generated.q_a[4]
q_a[5] <= altsyncram_iu72:auto_generated.q_a[5]
q_a[6] <= altsyncram_iu72:auto_generated.q_a[6]
q_a[7] <= altsyncram_iu72:auto_generated.q_a[7]
q_a[8] <= altsyncram_iu72:auto_generated.q_a[8]
q_a[9] <= altsyncram_iu72:auto_generated.q_a[9]
q_a[10] <= altsyncram_iu72:auto_generated.q_a[10]
q_a[11] <= altsyncram_iu72:auto_generated.q_a[11]
q_a[12] <= altsyncram_iu72:auto_generated.q_a[12]
q_a[13] <= altsyncram_iu72:auto_generated.q_a[13]
q_a[14] <= altsyncram_iu72:auto_generated.q_a[14]
q_a[15] <= altsyncram_iu72:auto_generated.q_a[15]
q_b[0] <= altsyncram_iu72:auto_generated.q_b[0]
q_b[1] <= altsyncram_iu72:auto_generated.q_b[1]
q_b[2] <= altsyncram_iu72:auto_generated.q_b[2]
q_b[3] <= altsyncram_iu72:auto_generated.q_b[3]
q_b[4] <= altsyncram_iu72:auto_generated.q_b[4]
q_b[5] <= altsyncram_iu72:auto_generated.q_b[5]
q_b[6] <= altsyncram_iu72:auto_generated.q_b[6]
q_b[7] <= altsyncram_iu72:auto_generated.q_b[7]
q_b[8] <= altsyncram_iu72:auto_generated.q_b[8]
q_b[9] <= altsyncram_iu72:auto_generated.q_b[9]
q_b[10] <= altsyncram_iu72:auto_generated.q_b[10]
q_b[11] <= altsyncram_iu72:auto_generated.q_b[11]
q_b[12] <= altsyncram_iu72:auto_generated.q_b[12]
q_b[13] <= altsyncram_iu72:auto_generated.q_b[13]
q_b[14] <= altsyncram_iu72:auto_generated.q_b[14]
q_b[15] <= altsyncram_iu72:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:sin_3n|altsyncram:altsyncram_component|altsyncram_iu72:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_bu72:auto_generated.data_a[0]
data_a[1] => altsyncram_bu72:auto_generated.data_a[1]
data_a[2] => altsyncram_bu72:auto_generated.data_a[2]
data_a[3] => altsyncram_bu72:auto_generated.data_a[3]
data_a[4] => altsyncram_bu72:auto_generated.data_a[4]
data_a[5] => altsyncram_bu72:auto_generated.data_a[5]
data_a[6] => altsyncram_bu72:auto_generated.data_a[6]
data_a[7] => altsyncram_bu72:auto_generated.data_a[7]
data_a[8] => altsyncram_bu72:auto_generated.data_a[8]
data_a[9] => altsyncram_bu72:auto_generated.data_a[9]
data_a[10] => altsyncram_bu72:auto_generated.data_a[10]
data_a[11] => altsyncram_bu72:auto_generated.data_a[11]
data_a[12] => altsyncram_bu72:auto_generated.data_a[12]
data_a[13] => altsyncram_bu72:auto_generated.data_a[13]
data_a[14] => altsyncram_bu72:auto_generated.data_a[14]
data_a[15] => altsyncram_bu72:auto_generated.data_a[15]
data_b[0] => altsyncram_bu72:auto_generated.data_b[0]
data_b[1] => altsyncram_bu72:auto_generated.data_b[1]
data_b[2] => altsyncram_bu72:auto_generated.data_b[2]
data_b[3] => altsyncram_bu72:auto_generated.data_b[3]
data_b[4] => altsyncram_bu72:auto_generated.data_b[4]
data_b[5] => altsyncram_bu72:auto_generated.data_b[5]
data_b[6] => altsyncram_bu72:auto_generated.data_b[6]
data_b[7] => altsyncram_bu72:auto_generated.data_b[7]
data_b[8] => altsyncram_bu72:auto_generated.data_b[8]
data_b[9] => altsyncram_bu72:auto_generated.data_b[9]
data_b[10] => altsyncram_bu72:auto_generated.data_b[10]
data_b[11] => altsyncram_bu72:auto_generated.data_b[11]
data_b[12] => altsyncram_bu72:auto_generated.data_b[12]
data_b[13] => altsyncram_bu72:auto_generated.data_b[13]
data_b[14] => altsyncram_bu72:auto_generated.data_b[14]
data_b[15] => altsyncram_bu72:auto_generated.data_b[15]
address_a[0] => altsyncram_bu72:auto_generated.address_a[0]
address_a[1] => altsyncram_bu72:auto_generated.address_a[1]
address_a[2] => altsyncram_bu72:auto_generated.address_a[2]
address_a[3] => altsyncram_bu72:auto_generated.address_a[3]
address_a[4] => altsyncram_bu72:auto_generated.address_a[4]
address_a[5] => altsyncram_bu72:auto_generated.address_a[5]
address_a[6] => altsyncram_bu72:auto_generated.address_a[6]
address_a[7] => altsyncram_bu72:auto_generated.address_a[7]
address_b[0] => altsyncram_bu72:auto_generated.address_b[0]
address_b[1] => altsyncram_bu72:auto_generated.address_b[1]
address_b[2] => altsyncram_bu72:auto_generated.address_b[2]
address_b[3] => altsyncram_bu72:auto_generated.address_b[3]
address_b[4] => altsyncram_bu72:auto_generated.address_b[4]
address_b[5] => altsyncram_bu72:auto_generated.address_b[5]
address_b[6] => altsyncram_bu72:auto_generated.address_b[6]
address_b[7] => altsyncram_bu72:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_bu72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_bu72:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_bu72:auto_generated.q_a[0]
q_a[1] <= altsyncram_bu72:auto_generated.q_a[1]
q_a[2] <= altsyncram_bu72:auto_generated.q_a[2]
q_a[3] <= altsyncram_bu72:auto_generated.q_a[3]
q_a[4] <= altsyncram_bu72:auto_generated.q_a[4]
q_a[5] <= altsyncram_bu72:auto_generated.q_a[5]
q_a[6] <= altsyncram_bu72:auto_generated.q_a[6]
q_a[7] <= altsyncram_bu72:auto_generated.q_a[7]
q_a[8] <= altsyncram_bu72:auto_generated.q_a[8]
q_a[9] <= altsyncram_bu72:auto_generated.q_a[9]
q_a[10] <= altsyncram_bu72:auto_generated.q_a[10]
q_a[11] <= altsyncram_bu72:auto_generated.q_a[11]
q_a[12] <= altsyncram_bu72:auto_generated.q_a[12]
q_a[13] <= altsyncram_bu72:auto_generated.q_a[13]
q_a[14] <= altsyncram_bu72:auto_generated.q_a[14]
q_a[15] <= altsyncram_bu72:auto_generated.q_a[15]
q_b[0] <= altsyncram_bu72:auto_generated.q_b[0]
q_b[1] <= altsyncram_bu72:auto_generated.q_b[1]
q_b[2] <= altsyncram_bu72:auto_generated.q_b[2]
q_b[3] <= altsyncram_bu72:auto_generated.q_b[3]
q_b[4] <= altsyncram_bu72:auto_generated.q_b[4]
q_b[5] <= altsyncram_bu72:auto_generated.q_b[5]
q_b[6] <= altsyncram_bu72:auto_generated.q_b[6]
q_b[7] <= altsyncram_bu72:auto_generated.q_b[7]
q_b[8] <= altsyncram_bu72:auto_generated.q_b[8]
q_b[9] <= altsyncram_bu72:auto_generated.q_b[9]
q_b[10] <= altsyncram_bu72:auto_generated.q_b[10]
q_b[11] <= altsyncram_bu72:auto_generated.q_b[11]
q_b[12] <= altsyncram_bu72:auto_generated.q_b[12]
q_b[13] <= altsyncram_bu72:auto_generated.q_b[13]
q_b[14] <= altsyncram_bu72:auto_generated.q_b[14]
q_b[15] <= altsyncram_bu72:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_1n|altsyncram:altsyncram_component|altsyncram_bu72:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cu72:auto_generated.data_a[0]
data_a[1] => altsyncram_cu72:auto_generated.data_a[1]
data_a[2] => altsyncram_cu72:auto_generated.data_a[2]
data_a[3] => altsyncram_cu72:auto_generated.data_a[3]
data_a[4] => altsyncram_cu72:auto_generated.data_a[4]
data_a[5] => altsyncram_cu72:auto_generated.data_a[5]
data_a[6] => altsyncram_cu72:auto_generated.data_a[6]
data_a[7] => altsyncram_cu72:auto_generated.data_a[7]
data_a[8] => altsyncram_cu72:auto_generated.data_a[8]
data_a[9] => altsyncram_cu72:auto_generated.data_a[9]
data_a[10] => altsyncram_cu72:auto_generated.data_a[10]
data_a[11] => altsyncram_cu72:auto_generated.data_a[11]
data_a[12] => altsyncram_cu72:auto_generated.data_a[12]
data_a[13] => altsyncram_cu72:auto_generated.data_a[13]
data_a[14] => altsyncram_cu72:auto_generated.data_a[14]
data_a[15] => altsyncram_cu72:auto_generated.data_a[15]
data_b[0] => altsyncram_cu72:auto_generated.data_b[0]
data_b[1] => altsyncram_cu72:auto_generated.data_b[1]
data_b[2] => altsyncram_cu72:auto_generated.data_b[2]
data_b[3] => altsyncram_cu72:auto_generated.data_b[3]
data_b[4] => altsyncram_cu72:auto_generated.data_b[4]
data_b[5] => altsyncram_cu72:auto_generated.data_b[5]
data_b[6] => altsyncram_cu72:auto_generated.data_b[6]
data_b[7] => altsyncram_cu72:auto_generated.data_b[7]
data_b[8] => altsyncram_cu72:auto_generated.data_b[8]
data_b[9] => altsyncram_cu72:auto_generated.data_b[9]
data_b[10] => altsyncram_cu72:auto_generated.data_b[10]
data_b[11] => altsyncram_cu72:auto_generated.data_b[11]
data_b[12] => altsyncram_cu72:auto_generated.data_b[12]
data_b[13] => altsyncram_cu72:auto_generated.data_b[13]
data_b[14] => altsyncram_cu72:auto_generated.data_b[14]
data_b[15] => altsyncram_cu72:auto_generated.data_b[15]
address_a[0] => altsyncram_cu72:auto_generated.address_a[0]
address_a[1] => altsyncram_cu72:auto_generated.address_a[1]
address_a[2] => altsyncram_cu72:auto_generated.address_a[2]
address_a[3] => altsyncram_cu72:auto_generated.address_a[3]
address_a[4] => altsyncram_cu72:auto_generated.address_a[4]
address_a[5] => altsyncram_cu72:auto_generated.address_a[5]
address_a[6] => altsyncram_cu72:auto_generated.address_a[6]
address_a[7] => altsyncram_cu72:auto_generated.address_a[7]
address_b[0] => altsyncram_cu72:auto_generated.address_b[0]
address_b[1] => altsyncram_cu72:auto_generated.address_b[1]
address_b[2] => altsyncram_cu72:auto_generated.address_b[2]
address_b[3] => altsyncram_cu72:auto_generated.address_b[3]
address_b[4] => altsyncram_cu72:auto_generated.address_b[4]
address_b[5] => altsyncram_cu72:auto_generated.address_b[5]
address_b[6] => altsyncram_cu72:auto_generated.address_b[6]
address_b[7] => altsyncram_cu72:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cu72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_cu72:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cu72:auto_generated.q_a[0]
q_a[1] <= altsyncram_cu72:auto_generated.q_a[1]
q_a[2] <= altsyncram_cu72:auto_generated.q_a[2]
q_a[3] <= altsyncram_cu72:auto_generated.q_a[3]
q_a[4] <= altsyncram_cu72:auto_generated.q_a[4]
q_a[5] <= altsyncram_cu72:auto_generated.q_a[5]
q_a[6] <= altsyncram_cu72:auto_generated.q_a[6]
q_a[7] <= altsyncram_cu72:auto_generated.q_a[7]
q_a[8] <= altsyncram_cu72:auto_generated.q_a[8]
q_a[9] <= altsyncram_cu72:auto_generated.q_a[9]
q_a[10] <= altsyncram_cu72:auto_generated.q_a[10]
q_a[11] <= altsyncram_cu72:auto_generated.q_a[11]
q_a[12] <= altsyncram_cu72:auto_generated.q_a[12]
q_a[13] <= altsyncram_cu72:auto_generated.q_a[13]
q_a[14] <= altsyncram_cu72:auto_generated.q_a[14]
q_a[15] <= altsyncram_cu72:auto_generated.q_a[15]
q_b[0] <= altsyncram_cu72:auto_generated.q_b[0]
q_b[1] <= altsyncram_cu72:auto_generated.q_b[1]
q_b[2] <= altsyncram_cu72:auto_generated.q_b[2]
q_b[3] <= altsyncram_cu72:auto_generated.q_b[3]
q_b[4] <= altsyncram_cu72:auto_generated.q_b[4]
q_b[5] <= altsyncram_cu72:auto_generated.q_b[5]
q_b[6] <= altsyncram_cu72:auto_generated.q_b[6]
q_b[7] <= altsyncram_cu72:auto_generated.q_b[7]
q_b[8] <= altsyncram_cu72:auto_generated.q_b[8]
q_b[9] <= altsyncram_cu72:auto_generated.q_b[9]
q_b[10] <= altsyncram_cu72:auto_generated.q_b[10]
q_b[11] <= altsyncram_cu72:auto_generated.q_b[11]
q_b[12] <= altsyncram_cu72:auto_generated.q_b[12]
q_b[13] <= altsyncram_cu72:auto_generated.q_b[13]
q_b[14] <= altsyncram_cu72:auto_generated.q_b[14]
q_b[15] <= altsyncram_cu72:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_2n|altsyncram:altsyncram_component|altsyncram_cu72:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n
global_clock_enable => altsyncram:altsyncram_component.clocken0
clock => altsyncram:altsyncram_component.clock0
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_a[8] <= altsyncram:altsyncram_component.q_a[8]
q_a[9] <= altsyncram:altsyncram_component.q_a[9]
q_a[10] <= altsyncram:altsyncram_component.q_a[10]
q_a[11] <= altsyncram:altsyncram_component.q_a[11]
q_a[12] <= altsyncram:altsyncram_component.q_a[12]
q_a[13] <= altsyncram:altsyncram_component.q_a[13]
q_a[14] <= altsyncram:altsyncram_component.q_a[14]
q_a[15] <= altsyncram:altsyncram_component.q_a[15]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]
q_b[8] <= altsyncram:altsyncram_component.q_b[8]
q_b[9] <= altsyncram:altsyncram_component.q_b[9]
q_b[10] <= altsyncram:altsyncram_component.q_b[10]
q_b[11] <= altsyncram:altsyncram_component.q_b[11]
q_b[12] <= altsyncram:altsyncram_component.q_b[12]
q_b[13] <= altsyncram:altsyncram_component.q_b[13]
q_b[14] <= altsyncram:altsyncram_component.q_b[14]
q_b[15] <= altsyncram:altsyncram_component.q_b[15]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_du72:auto_generated.data_a[0]
data_a[1] => altsyncram_du72:auto_generated.data_a[1]
data_a[2] => altsyncram_du72:auto_generated.data_a[2]
data_a[3] => altsyncram_du72:auto_generated.data_a[3]
data_a[4] => altsyncram_du72:auto_generated.data_a[4]
data_a[5] => altsyncram_du72:auto_generated.data_a[5]
data_a[6] => altsyncram_du72:auto_generated.data_a[6]
data_a[7] => altsyncram_du72:auto_generated.data_a[7]
data_a[8] => altsyncram_du72:auto_generated.data_a[8]
data_a[9] => altsyncram_du72:auto_generated.data_a[9]
data_a[10] => altsyncram_du72:auto_generated.data_a[10]
data_a[11] => altsyncram_du72:auto_generated.data_a[11]
data_a[12] => altsyncram_du72:auto_generated.data_a[12]
data_a[13] => altsyncram_du72:auto_generated.data_a[13]
data_a[14] => altsyncram_du72:auto_generated.data_a[14]
data_a[15] => altsyncram_du72:auto_generated.data_a[15]
data_b[0] => altsyncram_du72:auto_generated.data_b[0]
data_b[1] => altsyncram_du72:auto_generated.data_b[1]
data_b[2] => altsyncram_du72:auto_generated.data_b[2]
data_b[3] => altsyncram_du72:auto_generated.data_b[3]
data_b[4] => altsyncram_du72:auto_generated.data_b[4]
data_b[5] => altsyncram_du72:auto_generated.data_b[5]
data_b[6] => altsyncram_du72:auto_generated.data_b[6]
data_b[7] => altsyncram_du72:auto_generated.data_b[7]
data_b[8] => altsyncram_du72:auto_generated.data_b[8]
data_b[9] => altsyncram_du72:auto_generated.data_b[9]
data_b[10] => altsyncram_du72:auto_generated.data_b[10]
data_b[11] => altsyncram_du72:auto_generated.data_b[11]
data_b[12] => altsyncram_du72:auto_generated.data_b[12]
data_b[13] => altsyncram_du72:auto_generated.data_b[13]
data_b[14] => altsyncram_du72:auto_generated.data_b[14]
data_b[15] => altsyncram_du72:auto_generated.data_b[15]
address_a[0] => altsyncram_du72:auto_generated.address_a[0]
address_a[1] => altsyncram_du72:auto_generated.address_a[1]
address_a[2] => altsyncram_du72:auto_generated.address_a[2]
address_a[3] => altsyncram_du72:auto_generated.address_a[3]
address_a[4] => altsyncram_du72:auto_generated.address_a[4]
address_a[5] => altsyncram_du72:auto_generated.address_a[5]
address_a[6] => altsyncram_du72:auto_generated.address_a[6]
address_a[7] => altsyncram_du72:auto_generated.address_a[7]
address_b[0] => altsyncram_du72:auto_generated.address_b[0]
address_b[1] => altsyncram_du72:auto_generated.address_b[1]
address_b[2] => altsyncram_du72:auto_generated.address_b[2]
address_b[3] => altsyncram_du72:auto_generated.address_b[3]
address_b[4] => altsyncram_du72:auto_generated.address_b[4]
address_b[5] => altsyncram_du72:auto_generated.address_b[5]
address_b[6] => altsyncram_du72:auto_generated.address_b[6]
address_b[7] => altsyncram_du72:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_du72:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_du72:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_du72:auto_generated.q_a[0]
q_a[1] <= altsyncram_du72:auto_generated.q_a[1]
q_a[2] <= altsyncram_du72:auto_generated.q_a[2]
q_a[3] <= altsyncram_du72:auto_generated.q_a[3]
q_a[4] <= altsyncram_du72:auto_generated.q_a[4]
q_a[5] <= altsyncram_du72:auto_generated.q_a[5]
q_a[6] <= altsyncram_du72:auto_generated.q_a[6]
q_a[7] <= altsyncram_du72:auto_generated.q_a[7]
q_a[8] <= altsyncram_du72:auto_generated.q_a[8]
q_a[9] <= altsyncram_du72:auto_generated.q_a[9]
q_a[10] <= altsyncram_du72:auto_generated.q_a[10]
q_a[11] <= altsyncram_du72:auto_generated.q_a[11]
q_a[12] <= altsyncram_du72:auto_generated.q_a[12]
q_a[13] <= altsyncram_du72:auto_generated.q_a[13]
q_a[14] <= altsyncram_du72:auto_generated.q_a[14]
q_a[15] <= altsyncram_du72:auto_generated.q_a[15]
q_b[0] <= altsyncram_du72:auto_generated.q_b[0]
q_b[1] <= altsyncram_du72:auto_generated.q_b[1]
q_b[2] <= altsyncram_du72:auto_generated.q_b[2]
q_b[3] <= altsyncram_du72:auto_generated.q_b[3]
q_b[4] <= altsyncram_du72:auto_generated.q_b[4]
q_b[5] <= altsyncram_du72:auto_generated.q_b[5]
q_b[6] <= altsyncram_du72:auto_generated.q_b[6]
q_b[7] <= altsyncram_du72:auto_generated.q_b[7]
q_b[8] <= altsyncram_du72:auto_generated.q_b[8]
q_b[9] <= altsyncram_du72:auto_generated.q_b[9]
q_b[10] <= altsyncram_du72:auto_generated.q_b[10]
q_b[11] <= altsyncram_du72:auto_generated.q_b[11]
q_b[12] <= altsyncram_du72:auto_generated.q_b[12]
q_b[13] <= altsyncram_du72:auto_generated.q_b[13]
q_b[14] <= altsyncram_du72:auto_generated.q_b[14]
q_b[15] <= altsyncram_du72:auto_generated.q_b[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_3tdp_rom_fft_130:twrom|asj_fft_twid_rom_tdp_fft_130:\gen_auto:cos_3n|altsyncram:altsyncram_component|altsyncram_du72:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:gen_lpp_addr
clk => asj_fft_tdl_bit_rst_fft_130:delay_en.clk
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_d[4]~reg0.CLK
clk => rd_addr_d[5]~reg0.CLK
clk => rd_addr_d[6]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_c[4]~reg0.CLK
clk => rd_addr_c[5]~reg0.CLK
clk => rd_addr_c[6]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_b[5]~reg0.CLK
clk => rd_addr_b[6]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => en_i.CLK
clk => en_d.CLK
clk => asj_fft_tdl_rst_fft_130:gen_M4K:delay_swd.clk
global_clock_enable => asj_fft_tdl_bit_rst_fft_130:delay_en.global_clock_enable
global_clock_enable => asj_fft_tdl_rst_fft_130:gen_M4K:delay_swd.global_clock_enable
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_d[4]~reg0.ENA
global_clock_enable => rd_addr_d[5]~reg0.ENA
global_clock_enable => rd_addr_d[6]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_c[4]~reg0.ENA
global_clock_enable => rd_addr_c[5]~reg0.ENA
global_clock_enable => rd_addr_c[6]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_b[5]~reg0.ENA
global_clock_enable => rd_addr_b[6]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => count[4].ENA
global_clock_enable => count[5].ENA
global_clock_enable => count[6].ENA
global_clock_enable => count[7].ENA
global_clock_enable => en_i.ENA
global_clock_enable => en_d.ENA
reset => en_d.OUTPUTSELECT
reset => en_i.OUTPUTSELECT
reset => counter.IN1
reset => asj_fft_tdl_bit_rst_fft_130:delay_en.reset
reset => asj_fft_tdl_rst_fft_130:gen_M4K:delay_swd.reset
data_rdy => ~NO_FANOUT~
lpp_en => en_d.DATAA
lpp_en => en_i.IN1
lpp_en => en_i.IN1
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[5] <= rd_addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[6] <= rd_addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[4] <= rd_addr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[5] <= rd_addr_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[6] <= rd_addr_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= rd_addr_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[1] <= rd_addr_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[2] <= rd_addr_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[3] <= rd_addr_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[4] <= rd_addr_c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[5] <= rd_addr_c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[6] <= rd_addr_c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[0] <= rd_addr_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[1] <= rd_addr_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[2] <= rd_addr_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[3] <= rd_addr_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[4] <= rd_addr_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[5] <= rd_addr_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[6] <= rd_addr_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= asj_fft_tdl_rst_fft_130:gen_M4K:delay_swd.data_out[0]
sw_data_read[1] <= asj_fft_tdl_rst_fft_130:gen_M4K:delay_swd.data_out[1]
sw_addr_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE
en <= asj_fft_tdl_bit_rst_fft_130:delay_en.data_out


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst_fft_130:delay_en
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[4].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpprdadgen_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst_fft_130:\gen_M4K:delay_swd
clk => tdl_arr[4][0].CLK
clk => tdl_arr[4][1].CLK
clk => tdl_arr[3][0].CLK
clk => tdl_arr[3][1].CLK
clk => tdl_arr[2][0].CLK
clk => tdl_arr[2][1].CLK
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
global_clock_enable => tdl_arr[4][0].ENA
global_clock_enable => tdl_arr[4][1].ENA
global_clock_enable => tdl_arr[3][0].ENA
global_clock_enable => tdl_arr[3][1].ENA
global_clock_enable => tdl_arr[2][0].ENA
global_clock_enable => tdl_arr[2][1].ENA
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in[0] => tdl_arr.DATAA
data_in[1] => tdl_arr.DATAA
data_out[0] <= tdl_arr[4][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[4][1].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_cxb_addr_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:ram_cxb_rd_lpp
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
sw_0_in[0] => Mux6.IN2
sw_0_in[0] => Mux13.IN2
sw_0_in[0] => Mux20.IN2
sw_0_in[0] => Mux27.IN2
sw_0_in[1] => Mux5.IN2
sw_0_in[1] => Mux12.IN2
sw_0_in[1] => Mux19.IN2
sw_0_in[1] => Mux26.IN2
sw_0_in[2] => Mux4.IN2
sw_0_in[2] => Mux11.IN2
sw_0_in[2] => Mux18.IN2
sw_0_in[2] => Mux25.IN2
sw_0_in[3] => Mux3.IN2
sw_0_in[3] => Mux10.IN2
sw_0_in[3] => Mux17.IN2
sw_0_in[3] => Mux24.IN2
sw_0_in[4] => Mux2.IN2
sw_0_in[4] => Mux9.IN2
sw_0_in[4] => Mux16.IN2
sw_0_in[4] => Mux23.IN2
sw_0_in[5] => Mux1.IN2
sw_0_in[5] => Mux8.IN2
sw_0_in[5] => Mux15.IN2
sw_0_in[5] => Mux22.IN2
sw_0_in[6] => Mux0.IN2
sw_0_in[6] => Mux7.IN2
sw_0_in[6] => Mux14.IN2
sw_0_in[6] => Mux21.IN2
sw_1_in[0] => Mux6.IN3
sw_1_in[0] => Mux13.IN3
sw_1_in[0] => Mux20.IN3
sw_1_in[0] => Mux27.IN3
sw_1_in[1] => Mux5.IN3
sw_1_in[1] => Mux12.IN3
sw_1_in[1] => Mux19.IN3
sw_1_in[1] => Mux26.IN3
sw_1_in[2] => Mux4.IN3
sw_1_in[2] => Mux11.IN3
sw_1_in[2] => Mux18.IN3
sw_1_in[2] => Mux25.IN3
sw_1_in[3] => Mux3.IN3
sw_1_in[3] => Mux10.IN3
sw_1_in[3] => Mux17.IN3
sw_1_in[3] => Mux24.IN3
sw_1_in[4] => Mux2.IN3
sw_1_in[4] => Mux9.IN3
sw_1_in[4] => Mux16.IN3
sw_1_in[4] => Mux23.IN3
sw_1_in[5] => Mux1.IN3
sw_1_in[5] => Mux8.IN3
sw_1_in[5] => Mux15.IN3
sw_1_in[5] => Mux22.IN3
sw_1_in[6] => Mux0.IN3
sw_1_in[6] => Mux7.IN3
sw_1_in[6] => Mux14.IN3
sw_1_in[6] => Mux21.IN3
sw_2_in[0] => Mux6.IN4
sw_2_in[0] => Mux13.IN4
sw_2_in[0] => Mux20.IN4
sw_2_in[0] => Mux27.IN4
sw_2_in[1] => Mux5.IN4
sw_2_in[1] => Mux12.IN4
sw_2_in[1] => Mux19.IN4
sw_2_in[1] => Mux26.IN4
sw_2_in[2] => Mux4.IN4
sw_2_in[2] => Mux11.IN4
sw_2_in[2] => Mux18.IN4
sw_2_in[2] => Mux25.IN4
sw_2_in[3] => Mux3.IN4
sw_2_in[3] => Mux10.IN4
sw_2_in[3] => Mux17.IN4
sw_2_in[3] => Mux24.IN4
sw_2_in[4] => Mux2.IN4
sw_2_in[4] => Mux9.IN4
sw_2_in[4] => Mux16.IN4
sw_2_in[4] => Mux23.IN4
sw_2_in[5] => Mux1.IN4
sw_2_in[5] => Mux8.IN4
sw_2_in[5] => Mux15.IN4
sw_2_in[5] => Mux22.IN4
sw_2_in[6] => Mux0.IN4
sw_2_in[6] => Mux7.IN4
sw_2_in[6] => Mux14.IN4
sw_2_in[6] => Mux21.IN4
sw_3_in[0] => Mux6.IN5
sw_3_in[0] => Mux13.IN5
sw_3_in[0] => Mux20.IN5
sw_3_in[0] => Mux27.IN5
sw_3_in[1] => Mux5.IN5
sw_3_in[1] => Mux12.IN5
sw_3_in[1] => Mux19.IN5
sw_3_in[1] => Mux26.IN5
sw_3_in[2] => Mux4.IN5
sw_3_in[2] => Mux11.IN5
sw_3_in[2] => Mux18.IN5
sw_3_in[2] => Mux25.IN5
sw_3_in[3] => Mux3.IN5
sw_3_in[3] => Mux10.IN5
sw_3_in[3] => Mux17.IN5
sw_3_in[3] => Mux24.IN5
sw_3_in[4] => Mux2.IN5
sw_3_in[4] => Mux9.IN5
sw_3_in[4] => Mux16.IN5
sw_3_in[4] => Mux23.IN5
sw_3_in[5] => Mux1.IN5
sw_3_in[5] => Mux8.IN5
sw_3_in[5] => Mux15.IN5
sw_3_in[5] => Mux22.IN5
sw_3_in[6] => Mux0.IN5
sw_3_in[6] => Mux7.IN5
sw_3_in[6] => Mux14.IN5
sw_3_in[6] => Mux21.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[0] => Mux20.IN1
ram_sel[0] => Mux21.IN1
ram_sel[0] => Mux22.IN1
ram_sel[0] => Mux23.IN1
ram_sel[0] => Mux24.IN1
ram_sel[0] => Mux25.IN1
ram_sel[0] => Mux26.IN1
ram_sel[0] => Mux27.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
ram_sel[1] => Mux20.IN0
ram_sel[1] => Mux21.IN0
ram_sel[1] => Mux22.IN0
ram_sel[1] => Mux23.IN0
ram_sel[1] => Mux24.IN0
ram_sel[1] => Mux25.IN0
ram_sel[1] => Mux26.IN0
ram_sel[1] => Mux27.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:lpp
global_clock_enable => asj_fft_tdl_bit_fft_130:gen_burst_val:delay_val.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:u0.global_clock_enable
global_clock_enable => asj_fft_pround_fft_130:gen_full_rnd:u1.global_clock_enable
global_clock_enable => data_imag_o[4]~reg0.ENA
global_clock_enable => data_imag_o[3]~reg0.ENA
global_clock_enable => data_imag_o[2]~reg0.ENA
global_clock_enable => data_imag_o[1]~reg0.ENA
global_clock_enable => data_imag_o[0]~reg0.ENA
global_clock_enable => data_imag_o[5]~reg0.ENA
global_clock_enable => data_imag_o[6]~reg0.ENA
global_clock_enable => data_imag_o[7]~reg0.ENA
global_clock_enable => data_imag_o[8]~reg0.ENA
global_clock_enable => data_imag_o[9]~reg0.ENA
global_clock_enable => data_imag_o[10]~reg0.ENA
global_clock_enable => data_imag_o[11]~reg0.ENA
global_clock_enable => data_imag_o[12]~reg0.ENA
global_clock_enable => data_imag_o[13]~reg0.ENA
global_clock_enable => data_imag_o[14]~reg0.ENA
global_clock_enable => data_imag_o[15]~reg0.ENA
global_clock_enable => data_real_o[0]~reg0.ENA
global_clock_enable => data_real_o[1]~reg0.ENA
global_clock_enable => data_real_o[2]~reg0.ENA
global_clock_enable => data_real_o[3]~reg0.ENA
global_clock_enable => data_real_o[4]~reg0.ENA
global_clock_enable => data_real_o[5]~reg0.ENA
global_clock_enable => data_real_o[6]~reg0.ENA
global_clock_enable => data_real_o[7]~reg0.ENA
global_clock_enable => data_real_o[8]~reg0.ENA
global_clock_enable => data_real_o[9]~reg0.ENA
global_clock_enable => data_real_o[10]~reg0.ENA
global_clock_enable => data_real_o[11]~reg0.ENA
global_clock_enable => data_real_o[12]~reg0.ENA
global_clock_enable => data_real_o[13]~reg0.ENA
global_clock_enable => data_real_o[14]~reg0.ENA
global_clock_enable => data_real_o[15]~reg0.ENA
global_clock_enable => output_i[0].ENA
global_clock_enable => output_i[1].ENA
global_clock_enable => output_i[2].ENA
global_clock_enable => output_i[3].ENA
global_clock_enable => output_i[4].ENA
global_clock_enable => output_i[5].ENA
global_clock_enable => output_i[6].ENA
global_clock_enable => output_i[7].ENA
global_clock_enable => output_i[8].ENA
global_clock_enable => output_i[9].ENA
global_clock_enable => output_i[10].ENA
global_clock_enable => output_i[11].ENA
global_clock_enable => output_i[12].ENA
global_clock_enable => output_i[13].ENA
global_clock_enable => output_i[14].ENA
global_clock_enable => output_i[15].ENA
global_clock_enable => output_i[16].ENA
global_clock_enable => output_i[17].ENA
global_clock_enable => output_r[0].ENA
global_clock_enable => output_r[1].ENA
global_clock_enable => output_r[2].ENA
global_clock_enable => output_r[3].ENA
global_clock_enable => output_r[4].ENA
global_clock_enable => output_r[5].ENA
global_clock_enable => output_r[6].ENA
global_clock_enable => output_r[7].ENA
global_clock_enable => output_r[8].ENA
global_clock_enable => output_r[9].ENA
global_clock_enable => output_r[10].ENA
global_clock_enable => output_r[11].ENA
global_clock_enable => output_r[12].ENA
global_clock_enable => output_r[13].ENA
global_clock_enable => output_r[14].ENA
global_clock_enable => output_r[15].ENA
global_clock_enable => output_r[16].ENA
global_clock_enable => output_r[17].ENA
global_clock_enable => result_ib[0].ENA
global_clock_enable => result_ib[1].ENA
global_clock_enable => result_ib[2].ENA
global_clock_enable => result_ib[3].ENA
global_clock_enable => result_ib[4].ENA
global_clock_enable => result_ib[5].ENA
global_clock_enable => result_ib[6].ENA
global_clock_enable => result_ib[7].ENA
global_clock_enable => result_ib[8].ENA
global_clock_enable => result_ib[9].ENA
global_clock_enable => result_ib[10].ENA
global_clock_enable => result_ib[11].ENA
global_clock_enable => result_ib[12].ENA
global_clock_enable => result_ib[13].ENA
global_clock_enable => result_ib[14].ENA
global_clock_enable => result_ib[15].ENA
global_clock_enable => result_ib[16].ENA
global_clock_enable => result_rb[0].ENA
global_clock_enable => result_rb[1].ENA
global_clock_enable => result_rb[2].ENA
global_clock_enable => result_rb[3].ENA
global_clock_enable => result_rb[4].ENA
global_clock_enable => result_rb[5].ENA
global_clock_enable => result_rb[6].ENA
global_clock_enable => result_rb[7].ENA
global_clock_enable => result_rb[8].ENA
global_clock_enable => result_rb[9].ENA
global_clock_enable => result_rb[10].ENA
global_clock_enable => result_rb[11].ENA
global_clock_enable => result_rb[12].ENA
global_clock_enable => result_rb[13].ENA
global_clock_enable => result_rb[14].ENA
global_clock_enable => result_rb[15].ENA
global_clock_enable => result_rb[16].ENA
global_clock_enable => result_ia[0].ENA
global_clock_enable => result_ia[1].ENA
global_clock_enable => result_ia[2].ENA
global_clock_enable => result_ia[3].ENA
global_clock_enable => result_ia[4].ENA
global_clock_enable => result_ia[5].ENA
global_clock_enable => result_ia[6].ENA
global_clock_enable => result_ia[7].ENA
global_clock_enable => result_ia[8].ENA
global_clock_enable => result_ia[9].ENA
global_clock_enable => result_ia[10].ENA
global_clock_enable => result_ia[11].ENA
global_clock_enable => result_ia[12].ENA
global_clock_enable => result_ia[13].ENA
global_clock_enable => result_ia[14].ENA
global_clock_enable => result_ia[15].ENA
global_clock_enable => result_ia[16].ENA
global_clock_enable => result_ra[0].ENA
global_clock_enable => result_ra[1].ENA
global_clock_enable => result_ra[2].ENA
global_clock_enable => result_ra[3].ENA
global_clock_enable => result_ra[4].ENA
global_clock_enable => result_ra[5].ENA
global_clock_enable => result_ra[6].ENA
global_clock_enable => result_ra[7].ENA
global_clock_enable => result_ra[8].ENA
global_clock_enable => result_ra[9].ENA
global_clock_enable => result_ra[10].ENA
global_clock_enable => result_ra[11].ENA
global_clock_enable => result_ra[12].ENA
global_clock_enable => result_ra[13].ENA
global_clock_enable => result_ra[14].ENA
global_clock_enable => result_ra[15].ENA
global_clock_enable => result_ra[16].ENA
global_clock_enable => add_in_i_b[0].ENA
global_clock_enable => add_in_i_b[1].ENA
global_clock_enable => add_in_i_b[2].ENA
global_clock_enable => add_in_i_b[3].ENA
global_clock_enable => add_in_i_b[4].ENA
global_clock_enable => add_in_i_b[5].ENA
global_clock_enable => add_in_i_b[6].ENA
global_clock_enable => add_in_i_b[7].ENA
global_clock_enable => add_in_i_b[8].ENA
global_clock_enable => add_in_i_b[9].ENA
global_clock_enable => add_in_i_b[10].ENA
global_clock_enable => add_in_i_b[11].ENA
global_clock_enable => add_in_i_b[12].ENA
global_clock_enable => add_in_i_b[13].ENA
global_clock_enable => add_in_i_b[14].ENA
global_clock_enable => add_in_i_b[15].ENA
global_clock_enable => add_in_i_b[16].ENA
global_clock_enable => add_in_i_a[0].ENA
global_clock_enable => add_in_i_a[1].ENA
global_clock_enable => add_in_i_a[2].ENA
global_clock_enable => add_in_i_a[3].ENA
global_clock_enable => add_in_i_a[4].ENA
global_clock_enable => add_in_i_a[5].ENA
global_clock_enable => add_in_i_a[6].ENA
global_clock_enable => add_in_i_a[7].ENA
global_clock_enable => add_in_i_a[8].ENA
global_clock_enable => add_in_i_a[9].ENA
global_clock_enable => add_in_i_a[10].ENA
global_clock_enable => add_in_i_a[11].ENA
global_clock_enable => add_in_i_a[12].ENA
global_clock_enable => add_in_i_a[13].ENA
global_clock_enable => add_in_i_a[14].ENA
global_clock_enable => add_in_i_a[15].ENA
global_clock_enable => add_in_i_a[16].ENA
global_clock_enable => add_in_r_b[0].ENA
global_clock_enable => add_in_r_b[1].ENA
global_clock_enable => add_in_r_b[2].ENA
global_clock_enable => add_in_r_b[3].ENA
global_clock_enable => add_in_r_b[4].ENA
global_clock_enable => add_in_r_b[5].ENA
global_clock_enable => add_in_r_b[6].ENA
global_clock_enable => add_in_r_b[7].ENA
global_clock_enable => add_in_r_b[8].ENA
global_clock_enable => add_in_r_b[9].ENA
global_clock_enable => add_in_r_b[10].ENA
global_clock_enable => add_in_r_b[11].ENA
global_clock_enable => add_in_r_b[12].ENA
global_clock_enable => add_in_r_b[13].ENA
global_clock_enable => add_in_r_b[14].ENA
global_clock_enable => add_in_r_b[15].ENA
global_clock_enable => add_in_r_b[16].ENA
global_clock_enable => add_in_r_a[0].ENA
global_clock_enable => add_in_r_a[1].ENA
global_clock_enable => add_in_r_a[2].ENA
global_clock_enable => add_in_r_a[3].ENA
global_clock_enable => add_in_r_a[4].ENA
global_clock_enable => add_in_r_a[5].ENA
global_clock_enable => add_in_r_a[6].ENA
global_clock_enable => add_in_r_a[7].ENA
global_clock_enable => add_in_r_a[8].ENA
global_clock_enable => add_in_r_a[9].ENA
global_clock_enable => add_in_r_a[10].ENA
global_clock_enable => add_in_r_a[11].ENA
global_clock_enable => add_in_r_a[12].ENA
global_clock_enable => add_in_r_a[13].ENA
global_clock_enable => add_in_r_a[14].ENA
global_clock_enable => add_in_r_a[15].ENA
global_clock_enable => add_in_r_a[16].ENA
global_clock_enable => add_in_i_d[0].ENA
global_clock_enable => add_in_i_d[1].ENA
global_clock_enable => add_in_i_d[2].ENA
global_clock_enable => add_in_i_d[3].ENA
global_clock_enable => add_in_i_d[4].ENA
global_clock_enable => add_in_i_d[5].ENA
global_clock_enable => add_in_i_d[6].ENA
global_clock_enable => add_in_i_d[7].ENA
global_clock_enable => add_in_i_d[8].ENA
global_clock_enable => add_in_i_d[9].ENA
global_clock_enable => add_in_i_d[10].ENA
global_clock_enable => add_in_i_d[11].ENA
global_clock_enable => add_in_i_d[12].ENA
global_clock_enable => add_in_i_d[13].ENA
global_clock_enable => add_in_i_d[14].ENA
global_clock_enable => add_in_i_d[15].ENA
global_clock_enable => add_in_i_d[16].ENA
global_clock_enable => add_in_i_c[0].ENA
global_clock_enable => add_in_i_c[1].ENA
global_clock_enable => add_in_i_c[2].ENA
global_clock_enable => add_in_i_c[3].ENA
global_clock_enable => add_in_i_c[4].ENA
global_clock_enable => add_in_i_c[5].ENA
global_clock_enable => add_in_i_c[6].ENA
global_clock_enable => add_in_i_c[7].ENA
global_clock_enable => add_in_i_c[8].ENA
global_clock_enable => add_in_i_c[9].ENA
global_clock_enable => add_in_i_c[10].ENA
global_clock_enable => add_in_i_c[11].ENA
global_clock_enable => add_in_i_c[12].ENA
global_clock_enable => add_in_i_c[13].ENA
global_clock_enable => add_in_i_c[14].ENA
global_clock_enable => add_in_i_c[15].ENA
global_clock_enable => add_in_i_c[16].ENA
global_clock_enable => add_in_r_d[0].ENA
global_clock_enable => add_in_r_d[1].ENA
global_clock_enable => add_in_r_d[2].ENA
global_clock_enable => add_in_r_d[3].ENA
global_clock_enable => add_in_r_d[4].ENA
global_clock_enable => add_in_r_d[5].ENA
global_clock_enable => add_in_r_d[6].ENA
global_clock_enable => add_in_r_d[7].ENA
global_clock_enable => add_in_r_d[8].ENA
global_clock_enable => add_in_r_d[9].ENA
global_clock_enable => add_in_r_d[10].ENA
global_clock_enable => add_in_r_d[11].ENA
global_clock_enable => add_in_r_d[12].ENA
global_clock_enable => add_in_r_d[13].ENA
global_clock_enable => add_in_r_d[14].ENA
global_clock_enable => add_in_r_d[15].ENA
global_clock_enable => add_in_r_d[16].ENA
global_clock_enable => add_in_r_c[0].ENA
global_clock_enable => add_in_r_c[1].ENA
global_clock_enable => add_in_r_c[2].ENA
global_clock_enable => add_in_r_c[3].ENA
global_clock_enable => add_in_r_c[4].ENA
global_clock_enable => add_in_r_c[5].ENA
global_clock_enable => add_in_r_c[6].ENA
global_clock_enable => add_in_r_c[7].ENA
global_clock_enable => add_in_r_c[8].ENA
global_clock_enable => add_in_r_c[9].ENA
global_clock_enable => add_in_r_c[10].ENA
global_clock_enable => add_in_r_c[11].ENA
global_clock_enable => add_in_r_c[12].ENA
global_clock_enable => add_in_r_c[13].ENA
global_clock_enable => add_in_r_c[14].ENA
global_clock_enable => add_in_r_c[15].ENA
global_clock_enable => add_in_r_c[16].ENA
global_clock_enable => sign_vec[0].ENA
global_clock_enable => sign_vec[1].ENA
global_clock_enable => sign_vec[3].ENA
global_clock_enable => sgn_2i.ENA
global_clock_enable => sgn_2r.ENA
global_clock_enable => sign_sel[0].ENA
global_clock_enable => sign_sel[1].ENA
global_clock_enable => data_val_i.ENA
global_clock_enable => offset_counter[0].ENA
global_clock_enable => offset_counter[1].ENA
global_clock_enable => offset_counter[2].ENA
global_clock_enable => offset_counter[3].ENA
global_clock_enable => offset_counter[4].ENA
global_clock_enable => offset_counter[5].ENA
global_clock_enable => offset_counter[6].ENA
global_clock_enable => offset_counter[7].ENA
global_clock_enable => offset_counter[8].ENA
global_clock_enable => offset_counter[9].ENA
clk => asj_fft_tdl_bit_fft_130:gen_burst_val:delay_val.clk
clk => data_imag_o[0]~reg0.CLK
clk => data_imag_o[1]~reg0.CLK
clk => data_imag_o[2]~reg0.CLK
clk => data_imag_o[3]~reg0.CLK
clk => data_imag_o[4]~reg0.CLK
clk => data_imag_o[5]~reg0.CLK
clk => data_imag_o[6]~reg0.CLK
clk => data_imag_o[7]~reg0.CLK
clk => data_imag_o[8]~reg0.CLK
clk => data_imag_o[9]~reg0.CLK
clk => data_imag_o[10]~reg0.CLK
clk => data_imag_o[11]~reg0.CLK
clk => data_imag_o[12]~reg0.CLK
clk => data_imag_o[13]~reg0.CLK
clk => data_imag_o[14]~reg0.CLK
clk => data_imag_o[15]~reg0.CLK
clk => data_real_o[0]~reg0.CLK
clk => data_real_o[1]~reg0.CLK
clk => data_real_o[2]~reg0.CLK
clk => data_real_o[3]~reg0.CLK
clk => data_real_o[4]~reg0.CLK
clk => data_real_o[5]~reg0.CLK
clk => data_real_o[6]~reg0.CLK
clk => data_real_o[7]~reg0.CLK
clk => data_real_o[8]~reg0.CLK
clk => data_real_o[9]~reg0.CLK
clk => data_real_o[10]~reg0.CLK
clk => data_real_o[11]~reg0.CLK
clk => data_real_o[12]~reg0.CLK
clk => data_real_o[13]~reg0.CLK
clk => data_real_o[14]~reg0.CLK
clk => data_real_o[15]~reg0.CLK
clk => output_i[0].CLK
clk => output_i[1].CLK
clk => output_i[2].CLK
clk => output_i[3].CLK
clk => output_i[4].CLK
clk => output_i[5].CLK
clk => output_i[6].CLK
clk => output_i[7].CLK
clk => output_i[8].CLK
clk => output_i[9].CLK
clk => output_i[10].CLK
clk => output_i[11].CLK
clk => output_i[12].CLK
clk => output_i[13].CLK
clk => output_i[14].CLK
clk => output_i[15].CLK
clk => output_i[16].CLK
clk => output_i[17].CLK
clk => output_r[0].CLK
clk => output_r[1].CLK
clk => output_r[2].CLK
clk => output_r[3].CLK
clk => output_r[4].CLK
clk => output_r[5].CLK
clk => output_r[6].CLK
clk => output_r[7].CLK
clk => output_r[8].CLK
clk => output_r[9].CLK
clk => output_r[10].CLK
clk => output_r[11].CLK
clk => output_r[12].CLK
clk => output_r[13].CLK
clk => output_r[14].CLK
clk => output_r[15].CLK
clk => output_r[16].CLK
clk => output_r[17].CLK
clk => result_ib[0].CLK
clk => result_ib[1].CLK
clk => result_ib[2].CLK
clk => result_ib[3].CLK
clk => result_ib[4].CLK
clk => result_ib[5].CLK
clk => result_ib[6].CLK
clk => result_ib[7].CLK
clk => result_ib[8].CLK
clk => result_ib[9].CLK
clk => result_ib[10].CLK
clk => result_ib[11].CLK
clk => result_ib[12].CLK
clk => result_ib[13].CLK
clk => result_ib[14].CLK
clk => result_ib[15].CLK
clk => result_ib[16].CLK
clk => result_rb[0].CLK
clk => result_rb[1].CLK
clk => result_rb[2].CLK
clk => result_rb[3].CLK
clk => result_rb[4].CLK
clk => result_rb[5].CLK
clk => result_rb[6].CLK
clk => result_rb[7].CLK
clk => result_rb[8].CLK
clk => result_rb[9].CLK
clk => result_rb[10].CLK
clk => result_rb[11].CLK
clk => result_rb[12].CLK
clk => result_rb[13].CLK
clk => result_rb[14].CLK
clk => result_rb[15].CLK
clk => result_rb[16].CLK
clk => result_ia[0].CLK
clk => result_ia[1].CLK
clk => result_ia[2].CLK
clk => result_ia[3].CLK
clk => result_ia[4].CLK
clk => result_ia[5].CLK
clk => result_ia[6].CLK
clk => result_ia[7].CLK
clk => result_ia[8].CLK
clk => result_ia[9].CLK
clk => result_ia[10].CLK
clk => result_ia[11].CLK
clk => result_ia[12].CLK
clk => result_ia[13].CLK
clk => result_ia[14].CLK
clk => result_ia[15].CLK
clk => result_ia[16].CLK
clk => result_ra[0].CLK
clk => result_ra[1].CLK
clk => result_ra[2].CLK
clk => result_ra[3].CLK
clk => result_ra[4].CLK
clk => result_ra[5].CLK
clk => result_ra[6].CLK
clk => result_ra[7].CLK
clk => result_ra[8].CLK
clk => result_ra[9].CLK
clk => result_ra[10].CLK
clk => result_ra[11].CLK
clk => result_ra[12].CLK
clk => result_ra[13].CLK
clk => result_ra[14].CLK
clk => result_ra[15].CLK
clk => result_ra[16].CLK
clk => add_in_i_b[0].CLK
clk => add_in_i_b[1].CLK
clk => add_in_i_b[2].CLK
clk => add_in_i_b[3].CLK
clk => add_in_i_b[4].CLK
clk => add_in_i_b[5].CLK
clk => add_in_i_b[6].CLK
clk => add_in_i_b[7].CLK
clk => add_in_i_b[8].CLK
clk => add_in_i_b[9].CLK
clk => add_in_i_b[10].CLK
clk => add_in_i_b[11].CLK
clk => add_in_i_b[12].CLK
clk => add_in_i_b[13].CLK
clk => add_in_i_b[14].CLK
clk => add_in_i_b[15].CLK
clk => add_in_i_b[16].CLK
clk => add_in_i_a[0].CLK
clk => add_in_i_a[1].CLK
clk => add_in_i_a[2].CLK
clk => add_in_i_a[3].CLK
clk => add_in_i_a[4].CLK
clk => add_in_i_a[5].CLK
clk => add_in_i_a[6].CLK
clk => add_in_i_a[7].CLK
clk => add_in_i_a[8].CLK
clk => add_in_i_a[9].CLK
clk => add_in_i_a[10].CLK
clk => add_in_i_a[11].CLK
clk => add_in_i_a[12].CLK
clk => add_in_i_a[13].CLK
clk => add_in_i_a[14].CLK
clk => add_in_i_a[15].CLK
clk => add_in_i_a[16].CLK
clk => add_in_r_b[0].CLK
clk => add_in_r_b[1].CLK
clk => add_in_r_b[2].CLK
clk => add_in_r_b[3].CLK
clk => add_in_r_b[4].CLK
clk => add_in_r_b[5].CLK
clk => add_in_r_b[6].CLK
clk => add_in_r_b[7].CLK
clk => add_in_r_b[8].CLK
clk => add_in_r_b[9].CLK
clk => add_in_r_b[10].CLK
clk => add_in_r_b[11].CLK
clk => add_in_r_b[12].CLK
clk => add_in_r_b[13].CLK
clk => add_in_r_b[14].CLK
clk => add_in_r_b[15].CLK
clk => add_in_r_b[16].CLK
clk => add_in_r_a[0].CLK
clk => add_in_r_a[1].CLK
clk => add_in_r_a[2].CLK
clk => add_in_r_a[3].CLK
clk => add_in_r_a[4].CLK
clk => add_in_r_a[5].CLK
clk => add_in_r_a[6].CLK
clk => add_in_r_a[7].CLK
clk => add_in_r_a[8].CLK
clk => add_in_r_a[9].CLK
clk => add_in_r_a[10].CLK
clk => add_in_r_a[11].CLK
clk => add_in_r_a[12].CLK
clk => add_in_r_a[13].CLK
clk => add_in_r_a[14].CLK
clk => add_in_r_a[15].CLK
clk => add_in_r_a[16].CLK
clk => add_in_i_d[0].CLK
clk => add_in_i_d[1].CLK
clk => add_in_i_d[2].CLK
clk => add_in_i_d[3].CLK
clk => add_in_i_d[4].CLK
clk => add_in_i_d[5].CLK
clk => add_in_i_d[6].CLK
clk => add_in_i_d[7].CLK
clk => add_in_i_d[8].CLK
clk => add_in_i_d[9].CLK
clk => add_in_i_d[10].CLK
clk => add_in_i_d[11].CLK
clk => add_in_i_d[12].CLK
clk => add_in_i_d[13].CLK
clk => add_in_i_d[14].CLK
clk => add_in_i_d[15].CLK
clk => add_in_i_d[16].CLK
clk => add_in_i_c[0].CLK
clk => add_in_i_c[1].CLK
clk => add_in_i_c[2].CLK
clk => add_in_i_c[3].CLK
clk => add_in_i_c[4].CLK
clk => add_in_i_c[5].CLK
clk => add_in_i_c[6].CLK
clk => add_in_i_c[7].CLK
clk => add_in_i_c[8].CLK
clk => add_in_i_c[9].CLK
clk => add_in_i_c[10].CLK
clk => add_in_i_c[11].CLK
clk => add_in_i_c[12].CLK
clk => add_in_i_c[13].CLK
clk => add_in_i_c[14].CLK
clk => add_in_i_c[15].CLK
clk => add_in_i_c[16].CLK
clk => add_in_r_d[0].CLK
clk => add_in_r_d[1].CLK
clk => add_in_r_d[2].CLK
clk => add_in_r_d[3].CLK
clk => add_in_r_d[4].CLK
clk => add_in_r_d[5].CLK
clk => add_in_r_d[6].CLK
clk => add_in_r_d[7].CLK
clk => add_in_r_d[8].CLK
clk => add_in_r_d[9].CLK
clk => add_in_r_d[10].CLK
clk => add_in_r_d[11].CLK
clk => add_in_r_d[12].CLK
clk => add_in_r_d[13].CLK
clk => add_in_r_d[14].CLK
clk => add_in_r_d[15].CLK
clk => add_in_r_d[16].CLK
clk => add_in_r_c[0].CLK
clk => add_in_r_c[1].CLK
clk => add_in_r_c[2].CLK
clk => add_in_r_c[3].CLK
clk => add_in_r_c[4].CLK
clk => add_in_r_c[5].CLK
clk => add_in_r_c[6].CLK
clk => add_in_r_c[7].CLK
clk => add_in_r_c[8].CLK
clk => add_in_r_c[9].CLK
clk => add_in_r_c[10].CLK
clk => add_in_r_c[11].CLK
clk => add_in_r_c[12].CLK
clk => add_in_r_c[13].CLK
clk => add_in_r_c[14].CLK
clk => add_in_r_c[15].CLK
clk => add_in_r_c[16].CLK
clk => sign_vec[0].CLK
clk => sign_vec[1].CLK
clk => sign_vec[3].CLK
clk => sgn_2i.CLK
clk => sgn_2r.CLK
clk => sign_sel[0].CLK
clk => sign_sel[1].CLK
clk => data_val_i.CLK
clk => offset_counter[0].CLK
clk => offset_counter[1].CLK
clk => offset_counter[2].CLK
clk => offset_counter[3].CLK
clk => offset_counter[4].CLK
clk => offset_counter[5].CLK
clk => offset_counter[6].CLK
clk => offset_counter[7].CLK
clk => offset_counter[8].CLK
clk => offset_counter[9].CLK
clk => asj_fft_pround_fft_130:gen_full_rnd:u0.clk
clk => asj_fft_pround_fft_130:gen_full_rnd:u1.clk
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => data_val_i.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => data_val_i.OUTPUTSELECT
data_1_real_i[0] => add_in_r_a[0].DATAIN
data_1_real_i[1] => add_in_r_a[1].DATAIN
data_1_real_i[2] => add_in_r_a[2].DATAIN
data_1_real_i[3] => add_in_r_a[3].DATAIN
data_1_real_i[4] => add_in_r_a[4].DATAIN
data_1_real_i[5] => add_in_r_a[5].DATAIN
data_1_real_i[6] => add_in_r_a[6].DATAIN
data_1_real_i[7] => add_in_r_a[7].DATAIN
data_1_real_i[8] => add_in_r_a[8].DATAIN
data_1_real_i[9] => add_in_r_a[9].DATAIN
data_1_real_i[10] => add_in_r_a[10].DATAIN
data_1_real_i[11] => add_in_r_a[11].DATAIN
data_1_real_i[12] => add_in_r_a[12].DATAIN
data_1_real_i[13] => add_in_r_a[13].DATAIN
data_1_real_i[14] => add_in_r_a[14].DATAIN
data_1_real_i[15] => add_in_r_a[15].DATAIN
data_1_real_i[15] => add_in_r_a[16].DATAIN
data_2_real_i[0] => add_in_r_c.DATAB
data_2_real_i[0] => add_in_i_c.DATAA
data_2_real_i[1] => add_in_r_c.DATAB
data_2_real_i[1] => add_in_i_c.DATAA
data_2_real_i[2] => add_in_r_c.DATAB
data_2_real_i[2] => add_in_i_c.DATAA
data_2_real_i[3] => add_in_r_c.DATAB
data_2_real_i[3] => add_in_i_c.DATAA
data_2_real_i[4] => add_in_r_c.DATAB
data_2_real_i[4] => add_in_i_c.DATAA
data_2_real_i[5] => add_in_r_c.DATAB
data_2_real_i[5] => add_in_i_c.DATAA
data_2_real_i[6] => add_in_r_c.DATAB
data_2_real_i[6] => add_in_i_c.DATAA
data_2_real_i[7] => add_in_r_c.DATAB
data_2_real_i[7] => add_in_i_c.DATAA
data_2_real_i[8] => add_in_r_c.DATAB
data_2_real_i[8] => add_in_i_c.DATAA
data_2_real_i[9] => add_in_r_c.DATAB
data_2_real_i[9] => add_in_i_c.DATAA
data_2_real_i[10] => add_in_r_c.DATAB
data_2_real_i[10] => add_in_i_c.DATAA
data_2_real_i[11] => add_in_r_c.DATAB
data_2_real_i[11] => add_in_i_c.DATAA
data_2_real_i[12] => add_in_r_c.DATAB
data_2_real_i[12] => add_in_i_c.DATAA
data_2_real_i[13] => add_in_r_c.DATAB
data_2_real_i[13] => add_in_i_c.DATAA
data_2_real_i[14] => add_in_r_c.DATAB
data_2_real_i[14] => add_in_i_c.DATAA
data_2_real_i[15] => add_in_r_c.DATAB
data_2_real_i[15] => add_in_i_c.DATAA
data_3_real_i[0] => add_in_r_b[0].DATAIN
data_3_real_i[1] => add_in_r_b[1].DATAIN
data_3_real_i[2] => add_in_r_b[2].DATAIN
data_3_real_i[3] => add_in_r_b[3].DATAIN
data_3_real_i[4] => add_in_r_b[4].DATAIN
data_3_real_i[5] => add_in_r_b[5].DATAIN
data_3_real_i[6] => add_in_r_b[6].DATAIN
data_3_real_i[7] => add_in_r_b[7].DATAIN
data_3_real_i[8] => add_in_r_b[8].DATAIN
data_3_real_i[9] => add_in_r_b[9].DATAIN
data_3_real_i[10] => add_in_r_b[10].DATAIN
data_3_real_i[11] => add_in_r_b[11].DATAIN
data_3_real_i[12] => add_in_r_b[12].DATAIN
data_3_real_i[13] => add_in_r_b[13].DATAIN
data_3_real_i[14] => add_in_r_b[14].DATAIN
data_3_real_i[15] => add_in_r_b[15].DATAIN
data_3_real_i[15] => add_in_r_b[16].DATAIN
data_4_real_i[0] => add_in_r_d.DATAB
data_4_real_i[0] => add_in_i_d.DATAA
data_4_real_i[1] => add_in_r_d.DATAB
data_4_real_i[1] => add_in_i_d.DATAA
data_4_real_i[2] => add_in_r_d.DATAB
data_4_real_i[2] => add_in_i_d.DATAA
data_4_real_i[3] => add_in_r_d.DATAB
data_4_real_i[3] => add_in_i_d.DATAA
data_4_real_i[4] => add_in_r_d.DATAB
data_4_real_i[4] => add_in_i_d.DATAA
data_4_real_i[5] => add_in_r_d.DATAB
data_4_real_i[5] => add_in_i_d.DATAA
data_4_real_i[6] => add_in_r_d.DATAB
data_4_real_i[6] => add_in_i_d.DATAA
data_4_real_i[7] => add_in_r_d.DATAB
data_4_real_i[7] => add_in_i_d.DATAA
data_4_real_i[8] => add_in_r_d.DATAB
data_4_real_i[8] => add_in_i_d.DATAA
data_4_real_i[9] => add_in_r_d.DATAB
data_4_real_i[9] => add_in_i_d.DATAA
data_4_real_i[10] => add_in_r_d.DATAB
data_4_real_i[10] => add_in_i_d.DATAA
data_4_real_i[11] => add_in_r_d.DATAB
data_4_real_i[11] => add_in_i_d.DATAA
data_4_real_i[12] => add_in_r_d.DATAB
data_4_real_i[12] => add_in_i_d.DATAA
data_4_real_i[13] => add_in_r_d.DATAB
data_4_real_i[13] => add_in_i_d.DATAA
data_4_real_i[14] => add_in_r_d.DATAB
data_4_real_i[14] => add_in_i_d.DATAA
data_4_real_i[15] => add_in_r_d.DATAB
data_4_real_i[15] => add_in_i_d.DATAA
data_1_imag_i[0] => add_in_i_a[0].DATAIN
data_1_imag_i[1] => add_in_i_a[1].DATAIN
data_1_imag_i[2] => add_in_i_a[2].DATAIN
data_1_imag_i[3] => add_in_i_a[3].DATAIN
data_1_imag_i[4] => add_in_i_a[4].DATAIN
data_1_imag_i[5] => add_in_i_a[5].DATAIN
data_1_imag_i[6] => add_in_i_a[6].DATAIN
data_1_imag_i[7] => add_in_i_a[7].DATAIN
data_1_imag_i[8] => add_in_i_a[8].DATAIN
data_1_imag_i[9] => add_in_i_a[9].DATAIN
data_1_imag_i[10] => add_in_i_a[10].DATAIN
data_1_imag_i[11] => add_in_i_a[11].DATAIN
data_1_imag_i[12] => add_in_i_a[12].DATAIN
data_1_imag_i[13] => add_in_i_a[13].DATAIN
data_1_imag_i[14] => add_in_i_a[14].DATAIN
data_1_imag_i[15] => add_in_i_a[15].DATAIN
data_1_imag_i[15] => add_in_i_a[16].DATAIN
data_2_imag_i[0] => add_in_r_c.DATAA
data_2_imag_i[0] => add_in_i_c.DATAB
data_2_imag_i[1] => add_in_r_c.DATAA
data_2_imag_i[1] => add_in_i_c.DATAB
data_2_imag_i[2] => add_in_r_c.DATAA
data_2_imag_i[2] => add_in_i_c.DATAB
data_2_imag_i[3] => add_in_r_c.DATAA
data_2_imag_i[3] => add_in_i_c.DATAB
data_2_imag_i[4] => add_in_r_c.DATAA
data_2_imag_i[4] => add_in_i_c.DATAB
data_2_imag_i[5] => add_in_r_c.DATAA
data_2_imag_i[5] => add_in_i_c.DATAB
data_2_imag_i[6] => add_in_r_c.DATAA
data_2_imag_i[6] => add_in_i_c.DATAB
data_2_imag_i[7] => add_in_r_c.DATAA
data_2_imag_i[7] => add_in_i_c.DATAB
data_2_imag_i[8] => add_in_r_c.DATAA
data_2_imag_i[8] => add_in_i_c.DATAB
data_2_imag_i[9] => add_in_r_c.DATAA
data_2_imag_i[9] => add_in_i_c.DATAB
data_2_imag_i[10] => add_in_r_c.DATAA
data_2_imag_i[10] => add_in_i_c.DATAB
data_2_imag_i[11] => add_in_r_c.DATAA
data_2_imag_i[11] => add_in_i_c.DATAB
data_2_imag_i[12] => add_in_r_c.DATAA
data_2_imag_i[12] => add_in_i_c.DATAB
data_2_imag_i[13] => add_in_r_c.DATAA
data_2_imag_i[13] => add_in_i_c.DATAB
data_2_imag_i[14] => add_in_r_c.DATAA
data_2_imag_i[14] => add_in_i_c.DATAB
data_2_imag_i[15] => add_in_r_c.DATAA
data_2_imag_i[15] => add_in_i_c.DATAB
data_3_imag_i[0] => add_in_i_b[0].DATAIN
data_3_imag_i[1] => add_in_i_b[1].DATAIN
data_3_imag_i[2] => add_in_i_b[2].DATAIN
data_3_imag_i[3] => add_in_i_b[3].DATAIN
data_3_imag_i[4] => add_in_i_b[4].DATAIN
data_3_imag_i[5] => add_in_i_b[5].DATAIN
data_3_imag_i[6] => add_in_i_b[6].DATAIN
data_3_imag_i[7] => add_in_i_b[7].DATAIN
data_3_imag_i[8] => add_in_i_b[8].DATAIN
data_3_imag_i[9] => add_in_i_b[9].DATAIN
data_3_imag_i[10] => add_in_i_b[10].DATAIN
data_3_imag_i[11] => add_in_i_b[11].DATAIN
data_3_imag_i[12] => add_in_i_b[12].DATAIN
data_3_imag_i[13] => add_in_i_b[13].DATAIN
data_3_imag_i[14] => add_in_i_b[14].DATAIN
data_3_imag_i[15] => add_in_i_b[15].DATAIN
data_3_imag_i[15] => add_in_i_b[16].DATAIN
data_4_imag_i[0] => add_in_r_d.DATAA
data_4_imag_i[0] => add_in_i_d.DATAB
data_4_imag_i[1] => add_in_r_d.DATAA
data_4_imag_i[1] => add_in_i_d.DATAB
data_4_imag_i[2] => add_in_r_d.DATAA
data_4_imag_i[2] => add_in_i_d.DATAB
data_4_imag_i[3] => add_in_r_d.DATAA
data_4_imag_i[3] => add_in_i_d.DATAB
data_4_imag_i[4] => add_in_r_d.DATAA
data_4_imag_i[4] => add_in_i_d.DATAB
data_4_imag_i[5] => add_in_r_d.DATAA
data_4_imag_i[5] => add_in_i_d.DATAB
data_4_imag_i[6] => add_in_r_d.DATAA
data_4_imag_i[6] => add_in_i_d.DATAB
data_4_imag_i[7] => add_in_r_d.DATAA
data_4_imag_i[7] => add_in_i_d.DATAB
data_4_imag_i[8] => add_in_r_d.DATAA
data_4_imag_i[8] => add_in_i_d.DATAB
data_4_imag_i[9] => add_in_r_d.DATAA
data_4_imag_i[9] => add_in_i_d.DATAB
data_4_imag_i[10] => add_in_r_d.DATAA
data_4_imag_i[10] => add_in_i_d.DATAB
data_4_imag_i[11] => add_in_r_d.DATAA
data_4_imag_i[11] => add_in_i_d.DATAB
data_4_imag_i[12] => add_in_r_d.DATAA
data_4_imag_i[12] => add_in_i_d.DATAB
data_4_imag_i[13] => add_in_r_d.DATAA
data_4_imag_i[13] => add_in_i_d.DATAB
data_4_imag_i[14] => add_in_r_d.DATAA
data_4_imag_i[14] => add_in_i_d.DATAB
data_4_imag_i[15] => add_in_r_d.DATAA
data_4_imag_i[15] => add_in_i_d.DATAB
data_real_o[0] <= data_real_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[1] <= data_real_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[2] <= data_real_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[3] <= data_real_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[4] <= data_real_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[5] <= data_real_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[6] <= data_real_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[7] <= data_real_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[8] <= data_real_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[9] <= data_real_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[10] <= data_real_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[11] <= data_real_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[12] <= data_real_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[13] <= data_real_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[14] <= data_real_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[15] <= data_real_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[0] <= data_imag_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[1] <= data_imag_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[2] <= data_imag_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[3] <= data_imag_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[4] <= data_imag_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[5] <= data_imag_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[6] <= data_imag_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[7] <= data_imag_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[8] <= data_imag_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[9] <= data_imag_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[10] <= data_imag_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[11] <= data_imag_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[12] <= data_imag_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[13] <= data_imag_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[14] <= data_imag_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[15] <= data_imag_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_val <= asj_fft_tdl_bit_fft_130:gen_burst_val:delay_val.data_out


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:lpp|asj_fft_tdl_bit_fft_130:\gen_burst_val:delay_val
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[4].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_onj:auto_generated.dataa[0]
dataa[1] => add_sub_onj:auto_generated.dataa[1]
dataa[2] => add_sub_onj:auto_generated.dataa[2]
dataa[3] => add_sub_onj:auto_generated.dataa[3]
dataa[4] => add_sub_onj:auto_generated.dataa[4]
dataa[5] => add_sub_onj:auto_generated.dataa[5]
dataa[6] => add_sub_onj:auto_generated.dataa[6]
dataa[7] => add_sub_onj:auto_generated.dataa[7]
dataa[8] => add_sub_onj:auto_generated.dataa[8]
dataa[9] => add_sub_onj:auto_generated.dataa[9]
dataa[10] => add_sub_onj:auto_generated.dataa[10]
dataa[11] => add_sub_onj:auto_generated.dataa[11]
dataa[12] => add_sub_onj:auto_generated.dataa[12]
dataa[13] => add_sub_onj:auto_generated.dataa[13]
dataa[14] => add_sub_onj:auto_generated.dataa[14]
dataa[15] => add_sub_onj:auto_generated.dataa[15]
dataa[16] => add_sub_onj:auto_generated.dataa[16]
dataa[17] => add_sub_onj:auto_generated.dataa[17]
dataa[18] => add_sub_onj:auto_generated.dataa[18]
datab[0] => add_sub_onj:auto_generated.datab[0]
datab[1] => add_sub_onj:auto_generated.datab[1]
datab[2] => add_sub_onj:auto_generated.datab[2]
datab[3] => add_sub_onj:auto_generated.datab[3]
datab[4] => add_sub_onj:auto_generated.datab[4]
datab[5] => add_sub_onj:auto_generated.datab[5]
datab[6] => add_sub_onj:auto_generated.datab[6]
datab[7] => add_sub_onj:auto_generated.datab[7]
datab[8] => add_sub_onj:auto_generated.datab[8]
datab[9] => add_sub_onj:auto_generated.datab[9]
datab[10] => add_sub_onj:auto_generated.datab[10]
datab[11] => add_sub_onj:auto_generated.datab[11]
datab[12] => add_sub_onj:auto_generated.datab[12]
datab[13] => add_sub_onj:auto_generated.datab[13]
datab[14] => add_sub_onj:auto_generated.datab[14]
datab[15] => add_sub_onj:auto_generated.datab[15]
datab[16] => add_sub_onj:auto_generated.datab[16]
datab[17] => add_sub_onj:auto_generated.datab[17]
datab[18] => add_sub_onj:auto_generated.datab[18]
cin => add_sub_onj:auto_generated.cin
add_sub => add_sub_onj:auto_generated.add_sub
clock => add_sub_onj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_onj:auto_generated.clken
result[0] <= add_sub_onj:auto_generated.result[0]
result[1] <= add_sub_onj:auto_generated.result[1]
result[2] <= add_sub_onj:auto_generated.result[2]
result[3] <= add_sub_onj:auto_generated.result[3]
result[4] <= add_sub_onj:auto_generated.result[4]
result[5] <= add_sub_onj:auto_generated.result[5]
result[6] <= add_sub_onj:auto_generated.result[6]
result[7] <= add_sub_onj:auto_generated.result[7]
result[8] <= add_sub_onj:auto_generated.result[8]
result[9] <= add_sub_onj:auto_generated.result[9]
result[10] <= add_sub_onj:auto_generated.result[10]
result[11] <= add_sub_onj:auto_generated.result[11]
result[12] <= add_sub_onj:auto_generated.result[12]
result[13] <= add_sub_onj:auto_generated.result[13]
result[14] <= add_sub_onj:auto_generated.result[14]
result[15] <= add_sub_onj:auto_generated.result[15]
result[16] <= add_sub_onj:auto_generated.result[16]
result[17] <= add_sub_onj:auto_generated.result[17]
result[18] <= add_sub_onj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_lpp_serial_fft_130:\gen_de_lpp_ad:gen_radix_4_last_pass:lpp|asj_fft_pround_fft_130:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_onj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_tdl_bit_fft_130:delay_sop
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[6].DB_MAX_OUTPUT_PORT_TYPE


|top|fft:u131|fft_core:core|asj_fft_si_de_so_b_fft_130:asj_fft_si_de_so_b_fft_130_inst|asj_fft_tdl_bit_fft_130:\no_del_input_blk:delay_next_block
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u132
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u132|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u132|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u133
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u133|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u134
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => bus[15].IN1
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2
port_pins[15] <= synchronizer:u2.port2


|top|out_port:u134|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u134|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u135
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => bus[1].IN1
bus[2] => bus[2].IN1
bus[3] => bus[3].IN1
bus[4] => bus[4].IN1
bus[5] => bus[5].IN1
bus[6] => bus[6].IN1
bus[7] => bus[7].IN1
bus[8] => bus[8].IN1
bus[9] => bus[9].IN1
bus[10] => bus[10].IN1
bus[11] => bus[11].IN1
bus[12] => bus[12].IN1
bus[13] => bus[13].IN1
bus[14] => bus[14].IN1
bus[15] => bus[15].IN1
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2
port_pins[1] <= synchronizer:u2.port2
port_pins[2] <= synchronizer:u2.port2
port_pins[3] <= synchronizer:u2.port2
port_pins[4] <= synchronizer:u2.port2
port_pins[5] <= synchronizer:u2.port2
port_pins[6] <= synchronizer:u2.port2
port_pins[7] <= synchronizer:u2.port2
port_pins[8] <= synchronizer:u2.port2
port_pins[9] <= synchronizer:u2.port2
port_pins[10] <= synchronizer:u2.port2
port_pins[11] <= synchronizer:u2.port2
port_pins[12] <= synchronizer:u2.port2
port_pins[13] <= synchronizer:u2.port2
port_pins[14] <= synchronizer:u2.port2
port_pins[15] <= synchronizer:u2.port2


|top|out_port:u135|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u135|synchronizer:u2
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u136
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u136|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u136|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u137
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u137|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u137|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u138
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
clock_io => clock_io.IN1
clock_valid => clock_valid.IN1
reset => reset.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => ~NO_FANOUT~
memory_write => comb.IN1
bus[0] => bus[0].IN1
bus[1] => ~NO_FANOUT~
bus[2] => ~NO_FANOUT~
bus[3] => ~NO_FANOUT~
bus[4] => ~NO_FANOUT~
bus[5] => ~NO_FANOUT~
bus[6] => ~NO_FANOUT~
bus[7] => ~NO_FANOUT~
bus[8] => ~NO_FANOUT~
bus[9] => ~NO_FANOUT~
bus[10] => ~NO_FANOUT~
bus[11] => ~NO_FANOUT~
bus[12] => ~NO_FANOUT~
bus[13] => ~NO_FANOUT~
bus[14] => ~NO_FANOUT~
bus[15] => ~NO_FANOUT~
bus[16] => ~NO_FANOUT~
bus[17] => ~NO_FANOUT~
bus[18] => ~NO_FANOUT~
bus[19] => ~NO_FANOUT~
bus[20] => ~NO_FANOUT~
bus[21] => ~NO_FANOUT~
bus[22] => ~NO_FANOUT~
bus[23] => ~NO_FANOUT~
bus[24] => ~NO_FANOUT~
bus[25] => ~NO_FANOUT~
bus[26] => ~NO_FANOUT~
bus[27] => ~NO_FANOUT~
bus[28] => ~NO_FANOUT~
bus[29] => ~NO_FANOUT~
bus[30] => ~NO_FANOUT~
bus[31] => ~NO_FANOUT~
port_pins[0] <= synchronizer:u2.port2


|top|out_port:u138|register:u1
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => data_out[8]~reg0.CLK
clock => data_out[9]~reg0.CLK
clock => data_out[10]~reg0.CLK
clock => data_out[11]~reg0.CLK
clock => data_out[12]~reg0.CLK
clock => data_out[13]~reg0.CLK
clock => data_out[14]~reg0.CLK
clock => data_out[15]~reg0.CLK
clock => data_out[16]~reg0.CLK
clock => data_out[17]~reg0.CLK
clock => data_out[18]~reg0.CLK
clock => data_out[19]~reg0.CLK
clock => data_out[20]~reg0.CLK
clock => data_out[21]~reg0.CLK
clock => data_out[22]~reg0.CLK
clock => data_out[23]~reg0.CLK
clock => data_out[24]~reg0.CLK
clock => data_out[25]~reg0.CLK
clock => data_out[26]~reg0.CLK
clock => data_out[27]~reg0.CLK
clock => data_out[28]~reg0.CLK
clock => data_out[29]~reg0.CLK
clock => data_out[30]~reg0.CLK
clock => data_out[31]~reg0.CLK
clock_valid => data_out[0]~reg0.ENA
clock_valid => data_out[1]~reg0.ENA
clock_valid => data_out[2]~reg0.ENA
clock_valid => data_out[3]~reg0.ENA
clock_valid => data_out[4]~reg0.ENA
clock_valid => data_out[5]~reg0.ENA
clock_valid => data_out[6]~reg0.ENA
clock_valid => data_out[7]~reg0.ENA
clock_valid => data_out[8]~reg0.ENA
clock_valid => data_out[9]~reg0.ENA
clock_valid => data_out[10]~reg0.ENA
clock_valid => data_out[11]~reg0.ENA
clock_valid => data_out[12]~reg0.ENA
clock_valid => data_out[13]~reg0.ENA
clock_valid => data_out[14]~reg0.ENA
clock_valid => data_out[15]~reg0.ENA
clock_valid => data_out[16]~reg0.ENA
clock_valid => data_out[17]~reg0.ENA
clock_valid => data_out[18]~reg0.ENA
clock_valid => data_out[19]~reg0.ENA
clock_valid => data_out[20]~reg0.ENA
clock_valid => data_out[21]~reg0.ENA
clock_valid => data_out[22]~reg0.ENA
clock_valid => data_out[23]~reg0.ENA
clock_valid => data_out[24]~reg0.ENA
clock_valid => data_out[25]~reg0.ENA
clock_valid => data_out[26]~reg0.ENA
clock_valid => data_out[27]~reg0.ENA
clock_valid => data_out[28]~reg0.ENA
clock_valid => data_out[29]~reg0.ENA
clock_valid => data_out[30]~reg0.ENA
clock_valid => data_out[31]~reg0.ENA
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
write => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_in[14] => data_out.DATAB
data_in[15] => data_out.DATAB
data_in[16] => data_out.DATAB
data_in[17] => data_out.DATAB
data_in[18] => data_out.DATAB
data_in[19] => data_out.DATAB
data_in[20] => data_out.DATAB
data_in[21] => data_out.DATAB
data_in[22] => data_out.DATAB
data_in[23] => data_out.DATAB
data_in[24] => data_out.DATAB
data_in[25] => data_out.DATAB
data_in[26] => data_out.DATAB
data_in[27] => data_out.DATAB
data_in[28] => data_out.DATAB
data_in[29] => data_out.DATAB
data_in[30] => data_out.DATAB
data_in[31] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[31] <= data_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|out_port:u138|synchronizer:u2
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u139
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1


|top|in_port:u139|synchronizer:u1
clock => out[0]~reg0.CLK
clock => sync_reg_out[0].CLK
in[0] => sync_reg_out[0].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u140
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1
port_pins[8] => port_pins[8].IN1
port_pins[9] => port_pins[9].IN1
port_pins[10] => port_pins[10].IN1
port_pins[11] => port_pins[11].IN1
port_pins[12] => port_pins[12].IN1
port_pins[13] => port_pins[13].IN1
port_pins[14] => port_pins[14].IN1
port_pins[15] => port_pins[15].IN1
port_pins[16] => port_pins[16].IN1
port_pins[17] => port_pins[17].IN1
port_pins[18] => port_pins[18].IN1
port_pins[19] => port_pins[19].IN1
port_pins[20] => port_pins[20].IN1
port_pins[21] => port_pins[21].IN1
port_pins[22] => port_pins[22].IN1
port_pins[23] => port_pins[23].IN1
port_pins[24] => port_pins[24].IN1
port_pins[25] => port_pins[25].IN1
port_pins[26] => port_pins[26].IN1
port_pins[27] => port_pins[27].IN1
port_pins[28] => port_pins[28].IN1
port_pins[29] => port_pins[29].IN1
port_pins[30] => port_pins[30].IN1
port_pins[31] => port_pins[31].IN1


|top|in_port:u140|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|in_port:u141
port_number[0] => Equal0.IN31
port_number[1] => Equal0.IN30
port_number[2] => Equal0.IN29
port_number[3] => Equal0.IN28
port_number[4] => Equal0.IN27
port_number[5] => Equal0.IN26
port_number[6] => Equal0.IN25
port_number[7] => Equal0.IN24
port_number[8] => Equal0.IN23
port_number[9] => Equal0.IN22
port_number[10] => Equal0.IN21
port_number[11] => Equal0.IN20
port_number[12] => Equal0.IN19
port_number[13] => Equal0.IN18
port_number[14] => Equal0.IN17
port_number[15] => Equal0.IN16
port_number[16] => Equal0.IN15
port_number[17] => Equal0.IN14
port_number[18] => Equal0.IN13
port_number[19] => Equal0.IN12
port_number[20] => Equal0.IN11
port_number[21] => Equal0.IN10
port_number[22] => Equal0.IN9
port_number[23] => Equal0.IN8
port_number[24] => Equal0.IN7
port_number[25] => Equal0.IN6
port_number[26] => Equal0.IN5
port_number[27] => Equal0.IN4
port_number[28] => Equal0.IN3
port_number[29] => Equal0.IN2
port_number[30] => Equal0.IN1
port_number[31] => Equal0.IN0
clock => clock.IN1
address[0] => Equal0.IN63
address[1] => Equal0.IN62
address[2] => Equal0.IN61
address[3] => Equal0.IN60
address[4] => Equal0.IN59
address[5] => Equal0.IN58
address[6] => Equal0.IN57
address[7] => Equal0.IN56
address[8] => Equal0.IN55
address[9] => Equal0.IN54
address[10] => Equal0.IN53
address[11] => Equal0.IN52
address[12] => Equal0.IN51
address[13] => Equal0.IN50
address[14] => Equal0.IN49
address[15] => Equal0.IN48
address[16] => Equal0.IN47
address[17] => Equal0.IN46
address[18] => Equal0.IN45
address[19] => Equal0.IN44
address[20] => Equal0.IN43
address[21] => Equal0.IN42
address[22] => Equal0.IN41
address[23] => Equal0.IN40
address[24] => Equal0.IN39
address[25] => Equal0.IN38
address[26] => Equal0.IN37
address[27] => Equal0.IN36
address[28] => Equal0.IN35
address[29] => Equal0.IN34
address[30] => Equal0.IN33
address[31] => Equal0.IN32
memory_drive => always1.IN1
bus[0] <= bus[0].DB_MAX_OUTPUT_PORT_TYPE
bus[1] <= bus[1].DB_MAX_OUTPUT_PORT_TYPE
bus[2] <= bus[2].DB_MAX_OUTPUT_PORT_TYPE
bus[3] <= bus[3].DB_MAX_OUTPUT_PORT_TYPE
bus[4] <= bus[4].DB_MAX_OUTPUT_PORT_TYPE
bus[5] <= bus[5].DB_MAX_OUTPUT_PORT_TYPE
bus[6] <= bus[6].DB_MAX_OUTPUT_PORT_TYPE
bus[7] <= bus[7].DB_MAX_OUTPUT_PORT_TYPE
bus[8] <= bus[8].DB_MAX_OUTPUT_PORT_TYPE
bus[9] <= bus[9].DB_MAX_OUTPUT_PORT_TYPE
bus[10] <= bus[10].DB_MAX_OUTPUT_PORT_TYPE
bus[11] <= bus[11].DB_MAX_OUTPUT_PORT_TYPE
bus[12] <= bus[12].DB_MAX_OUTPUT_PORT_TYPE
bus[13] <= bus[13].DB_MAX_OUTPUT_PORT_TYPE
bus[14] <= bus[14].DB_MAX_OUTPUT_PORT_TYPE
bus[15] <= bus[15].DB_MAX_OUTPUT_PORT_TYPE
bus[16] <= bus[16].DB_MAX_OUTPUT_PORT_TYPE
bus[17] <= bus[17].DB_MAX_OUTPUT_PORT_TYPE
bus[18] <= bus[18].DB_MAX_OUTPUT_PORT_TYPE
bus[19] <= bus[19].DB_MAX_OUTPUT_PORT_TYPE
bus[20] <= bus[20].DB_MAX_OUTPUT_PORT_TYPE
bus[21] <= bus[21].DB_MAX_OUTPUT_PORT_TYPE
bus[22] <= bus[22].DB_MAX_OUTPUT_PORT_TYPE
bus[23] <= bus[23].DB_MAX_OUTPUT_PORT_TYPE
bus[24] <= bus[24].DB_MAX_OUTPUT_PORT_TYPE
bus[25] <= bus[25].DB_MAX_OUTPUT_PORT_TYPE
bus[26] <= bus[26].DB_MAX_OUTPUT_PORT_TYPE
bus[27] <= bus[27].DB_MAX_OUTPUT_PORT_TYPE
bus[28] <= bus[28].DB_MAX_OUTPUT_PORT_TYPE
bus[29] <= bus[29].DB_MAX_OUTPUT_PORT_TYPE
bus[30] <= bus[30].DB_MAX_OUTPUT_PORT_TYPE
bus[31] <= bus[31].DB_MAX_OUTPUT_PORT_TYPE
port_pins[0] => port_pins[0].IN1
port_pins[1] => port_pins[1].IN1
port_pins[2] => port_pins[2].IN1
port_pins[3] => port_pins[3].IN1
port_pins[4] => port_pins[4].IN1
port_pins[5] => port_pins[5].IN1
port_pins[6] => port_pins[6].IN1
port_pins[7] => port_pins[7].IN1
port_pins[8] => port_pins[8].IN1
port_pins[9] => port_pins[9].IN1
port_pins[10] => port_pins[10].IN1
port_pins[11] => port_pins[11].IN1
port_pins[12] => port_pins[12].IN1
port_pins[13] => port_pins[13].IN1
port_pins[14] => port_pins[14].IN1
port_pins[15] => port_pins[15].IN1
port_pins[16] => port_pins[16].IN1
port_pins[17] => port_pins[17].IN1
port_pins[18] => port_pins[18].IN1
port_pins[19] => port_pins[19].IN1
port_pins[20] => port_pins[20].IN1
port_pins[21] => port_pins[21].IN1
port_pins[22] => port_pins[22].IN1
port_pins[23] => port_pins[23].IN1
port_pins[24] => port_pins[24].IN1
port_pins[25] => port_pins[25].IN1
port_pins[26] => port_pins[26].IN1
port_pins[27] => port_pins[27].IN1
port_pins[28] => port_pins[28].IN1
port_pins[29] => port_pins[29].IN1
port_pins[30] => port_pins[30].IN1
port_pins[31] => port_pins[31].IN1


|top|in_port:u141|synchronizer:u1
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
clock => sync_reg_out[0].CLK
clock => sync_reg_out[1].CLK
clock => sync_reg_out[2].CLK
clock => sync_reg_out[3].CLK
clock => sync_reg_out[4].CLK
clock => sync_reg_out[5].CLK
clock => sync_reg_out[6].CLK
clock => sync_reg_out[7].CLK
clock => sync_reg_out[8].CLK
clock => sync_reg_out[9].CLK
clock => sync_reg_out[10].CLK
clock => sync_reg_out[11].CLK
clock => sync_reg_out[12].CLK
clock => sync_reg_out[13].CLK
clock => sync_reg_out[14].CLK
clock => sync_reg_out[15].CLK
clock => sync_reg_out[16].CLK
clock => sync_reg_out[17].CLK
clock => sync_reg_out[18].CLK
clock => sync_reg_out[19].CLK
clock => sync_reg_out[20].CLK
clock => sync_reg_out[21].CLK
clock => sync_reg_out[22].CLK
clock => sync_reg_out[23].CLK
clock => sync_reg_out[24].CLK
clock => sync_reg_out[25].CLK
clock => sync_reg_out[26].CLK
clock => sync_reg_out[27].CLK
clock => sync_reg_out[28].CLK
clock => sync_reg_out[29].CLK
clock => sync_reg_out[30].CLK
clock => sync_reg_out[31].CLK
in[0] => sync_reg_out[0].DATAIN
in[1] => sync_reg_out[1].DATAIN
in[2] => sync_reg_out[2].DATAIN
in[3] => sync_reg_out[3].DATAIN
in[4] => sync_reg_out[4].DATAIN
in[5] => sync_reg_out[5].DATAIN
in[6] => sync_reg_out[6].DATAIN
in[7] => sync_reg_out[7].DATAIN
in[8] => sync_reg_out[8].DATAIN
in[9] => sync_reg_out[9].DATAIN
in[10] => sync_reg_out[10].DATAIN
in[11] => sync_reg_out[11].DATAIN
in[12] => sync_reg_out[12].DATAIN
in[13] => sync_reg_out[13].DATAIN
in[14] => sync_reg_out[14].DATAIN
in[15] => sync_reg_out[15].DATAIN
in[16] => sync_reg_out[16].DATAIN
in[17] => sync_reg_out[17].DATAIN
in[18] => sync_reg_out[18].DATAIN
in[19] => sync_reg_out[19].DATAIN
in[20] => sync_reg_out[20].DATAIN
in[21] => sync_reg_out[21].DATAIN
in[22] => sync_reg_out[22].DATAIN
in[23] => sync_reg_out[23].DATAIN
in[24] => sync_reg_out[24].DATAIN
in[25] => sync_reg_out[25].DATAIN
in[26] => sync_reg_out[26].DATAIN
in[27] => sync_reg_out[27].DATAIN
in[28] => sync_reg_out[28].DATAIN
in[29] => sync_reg_out[29].DATAIN
in[30] => sync_reg_out[30].DATAIN
in[31] => sync_reg_out[31].DATAIN
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|control:u142
clock => state~1.DATAIN
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
clock_valid => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
opcode_out[0] => Equal0.IN31
opcode_out[0] => Equal1.IN0
opcode_out[0] => Equal2.IN31
opcode_out[0] => Equal3.IN1
opcode_out[0] => Equal4.IN31
opcode_out[0] => Equal5.IN1
opcode_out[0] => Equal6.IN31
opcode_out[0] => Equal7.IN2
opcode_out[0] => Equal8.IN31
opcode_out[0] => Equal9.IN1
opcode_out[0] => Equal10.IN31
opcode_out[0] => Equal11.IN2
opcode_out[0] => Equal12.IN31
opcode_out[0] => Equal13.IN3
opcode_out[0] => Equal14.IN31
opcode_out[0] => Equal15.IN2
opcode_out[0] => Equal16.IN31
opcode_out[0] => Equal17.IN1
opcode_out[1] => Equal0.IN30
opcode_out[1] => Equal1.IN31
opcode_out[1] => Equal2.IN0
opcode_out[1] => Equal3.IN0
opcode_out[1] => Equal4.IN30
opcode_out[1] => Equal5.IN31
opcode_out[1] => Equal6.IN1
opcode_out[1] => Equal7.IN1
opcode_out[1] => Equal8.IN30
opcode_out[1] => Equal9.IN31
opcode_out[1] => Equal10.IN1
opcode_out[1] => Equal11.IN31
opcode_out[1] => Equal12.IN2
opcode_out[1] => Equal13.IN2
opcode_out[1] => Equal14.IN30
opcode_out[1] => Equal15.IN1
opcode_out[1] => Equal16.IN30
opcode_out[1] => Equal17.IN31
opcode_out[2] => Equal0.IN29
opcode_out[2] => Equal1.IN30
opcode_out[2] => Equal2.IN30
opcode_out[2] => Equal3.IN31
opcode_out[2] => Equal4.IN0
opcode_out[2] => Equal5.IN0
opcode_out[2] => Equal6.IN0
opcode_out[2] => Equal7.IN0
opcode_out[2] => Equal8.IN29
opcode_out[2] => Equal9.IN30
opcode_out[2] => Equal10.IN30
opcode_out[2] => Equal11.IN1
opcode_out[2] => Equal12.IN1
opcode_out[2] => Equal13.IN1
opcode_out[2] => Equal14.IN29
opcode_out[2] => Equal15.IN31
opcode_out[2] => Equal16.IN1
opcode_out[2] => Equal17.IN30
opcode_out[3] => Equal0.IN28
opcode_out[3] => Equal1.IN29
opcode_out[3] => Equal2.IN29
opcode_out[3] => Equal3.IN30
opcode_out[3] => Equal4.IN29
opcode_out[3] => Equal5.IN30
opcode_out[3] => Equal6.IN30
opcode_out[3] => Equal7.IN31
opcode_out[3] => Equal8.IN0
opcode_out[3] => Equal9.IN0
opcode_out[3] => Equal10.IN0
opcode_out[3] => Equal11.IN0
opcode_out[3] => Equal12.IN0
opcode_out[3] => Equal13.IN0
opcode_out[3] => Equal14.IN28
opcode_out[3] => Equal15.IN0
opcode_out[3] => Equal16.IN0
opcode_out[3] => Equal17.IN29
opcode_out[4] => Equal0.IN27
opcode_out[4] => Equal1.IN28
opcode_out[4] => Equal2.IN28
opcode_out[4] => Equal3.IN29
opcode_out[4] => Equal4.IN28
opcode_out[4] => Equal5.IN29
opcode_out[4] => Equal6.IN29
opcode_out[4] => Equal7.IN30
opcode_out[4] => Equal8.IN28
opcode_out[4] => Equal9.IN29
opcode_out[4] => Equal10.IN29
opcode_out[4] => Equal11.IN30
opcode_out[4] => Equal12.IN30
opcode_out[4] => Equal13.IN31
opcode_out[4] => Equal14.IN0
opcode_out[4] => Equal15.IN30
opcode_out[4] => Equal16.IN29
opcode_out[4] => Equal17.IN0
opcode_out[5] => Equal0.IN26
opcode_out[5] => Equal1.IN27
opcode_out[5] => Equal2.IN27
opcode_out[5] => Equal3.IN28
opcode_out[5] => Equal4.IN27
opcode_out[5] => Equal5.IN28
opcode_out[5] => Equal6.IN28
opcode_out[5] => Equal7.IN29
opcode_out[5] => Equal8.IN27
opcode_out[5] => Equal9.IN28
opcode_out[5] => Equal10.IN28
opcode_out[5] => Equal11.IN29
opcode_out[5] => Equal12.IN29
opcode_out[5] => Equal13.IN30
opcode_out[5] => Equal14.IN27
opcode_out[5] => Equal15.IN29
opcode_out[5] => Equal16.IN28
opcode_out[5] => Equal17.IN28
opcode_out[6] => Equal0.IN25
opcode_out[6] => Equal1.IN26
opcode_out[6] => Equal2.IN26
opcode_out[6] => Equal3.IN27
opcode_out[6] => Equal4.IN26
opcode_out[6] => Equal5.IN27
opcode_out[6] => Equal6.IN27
opcode_out[6] => Equal7.IN28
opcode_out[6] => Equal8.IN26
opcode_out[6] => Equal9.IN27
opcode_out[6] => Equal10.IN27
opcode_out[6] => Equal11.IN28
opcode_out[6] => Equal12.IN28
opcode_out[6] => Equal13.IN29
opcode_out[6] => Equal14.IN26
opcode_out[6] => Equal15.IN28
opcode_out[6] => Equal16.IN27
opcode_out[6] => Equal17.IN27
opcode_out[7] => Equal0.IN24
opcode_out[7] => Equal1.IN25
opcode_out[7] => Equal2.IN25
opcode_out[7] => Equal3.IN26
opcode_out[7] => Equal4.IN25
opcode_out[7] => Equal5.IN26
opcode_out[7] => Equal6.IN26
opcode_out[7] => Equal7.IN27
opcode_out[7] => Equal8.IN25
opcode_out[7] => Equal9.IN26
opcode_out[7] => Equal10.IN26
opcode_out[7] => Equal11.IN27
opcode_out[7] => Equal12.IN27
opcode_out[7] => Equal13.IN28
opcode_out[7] => Equal14.IN25
opcode_out[7] => Equal15.IN27
opcode_out[7] => Equal16.IN26
opcode_out[7] => Equal17.IN26
opcode_out[8] => Equal0.IN23
opcode_out[8] => Equal1.IN24
opcode_out[8] => Equal2.IN24
opcode_out[8] => Equal3.IN25
opcode_out[8] => Equal4.IN24
opcode_out[8] => Equal5.IN25
opcode_out[8] => Equal6.IN25
opcode_out[8] => Equal7.IN26
opcode_out[8] => Equal8.IN24
opcode_out[8] => Equal9.IN25
opcode_out[8] => Equal10.IN25
opcode_out[8] => Equal11.IN26
opcode_out[8] => Equal12.IN26
opcode_out[8] => Equal13.IN27
opcode_out[8] => Equal14.IN24
opcode_out[8] => Equal15.IN26
opcode_out[8] => Equal16.IN25
opcode_out[8] => Equal17.IN25
opcode_out[9] => Equal0.IN22
opcode_out[9] => Equal1.IN23
opcode_out[9] => Equal2.IN23
opcode_out[9] => Equal3.IN24
opcode_out[9] => Equal4.IN23
opcode_out[9] => Equal5.IN24
opcode_out[9] => Equal6.IN24
opcode_out[9] => Equal7.IN25
opcode_out[9] => Equal8.IN23
opcode_out[9] => Equal9.IN24
opcode_out[9] => Equal10.IN24
opcode_out[9] => Equal11.IN25
opcode_out[9] => Equal12.IN25
opcode_out[9] => Equal13.IN26
opcode_out[9] => Equal14.IN23
opcode_out[9] => Equal15.IN25
opcode_out[9] => Equal16.IN24
opcode_out[9] => Equal17.IN24
opcode_out[10] => Equal0.IN21
opcode_out[10] => Equal1.IN22
opcode_out[10] => Equal2.IN22
opcode_out[10] => Equal3.IN23
opcode_out[10] => Equal4.IN22
opcode_out[10] => Equal5.IN23
opcode_out[10] => Equal6.IN23
opcode_out[10] => Equal7.IN24
opcode_out[10] => Equal8.IN22
opcode_out[10] => Equal9.IN23
opcode_out[10] => Equal10.IN23
opcode_out[10] => Equal11.IN24
opcode_out[10] => Equal12.IN24
opcode_out[10] => Equal13.IN25
opcode_out[10] => Equal14.IN22
opcode_out[10] => Equal15.IN24
opcode_out[10] => Equal16.IN23
opcode_out[10] => Equal17.IN23
opcode_out[11] => Equal0.IN20
opcode_out[11] => Equal1.IN21
opcode_out[11] => Equal2.IN21
opcode_out[11] => Equal3.IN22
opcode_out[11] => Equal4.IN21
opcode_out[11] => Equal5.IN22
opcode_out[11] => Equal6.IN22
opcode_out[11] => Equal7.IN23
opcode_out[11] => Equal8.IN21
opcode_out[11] => Equal9.IN22
opcode_out[11] => Equal10.IN22
opcode_out[11] => Equal11.IN23
opcode_out[11] => Equal12.IN23
opcode_out[11] => Equal13.IN24
opcode_out[11] => Equal14.IN21
opcode_out[11] => Equal15.IN23
opcode_out[11] => Equal16.IN22
opcode_out[11] => Equal17.IN22
opcode_out[12] => Equal0.IN19
opcode_out[12] => Equal1.IN20
opcode_out[12] => Equal2.IN20
opcode_out[12] => Equal3.IN21
opcode_out[12] => Equal4.IN20
opcode_out[12] => Equal5.IN21
opcode_out[12] => Equal6.IN21
opcode_out[12] => Equal7.IN22
opcode_out[12] => Equal8.IN20
opcode_out[12] => Equal9.IN21
opcode_out[12] => Equal10.IN21
opcode_out[12] => Equal11.IN22
opcode_out[12] => Equal12.IN22
opcode_out[12] => Equal13.IN23
opcode_out[12] => Equal14.IN20
opcode_out[12] => Equal15.IN22
opcode_out[12] => Equal16.IN21
opcode_out[12] => Equal17.IN21
opcode_out[13] => Equal0.IN18
opcode_out[13] => Equal1.IN19
opcode_out[13] => Equal2.IN19
opcode_out[13] => Equal3.IN20
opcode_out[13] => Equal4.IN19
opcode_out[13] => Equal5.IN20
opcode_out[13] => Equal6.IN20
opcode_out[13] => Equal7.IN21
opcode_out[13] => Equal8.IN19
opcode_out[13] => Equal9.IN20
opcode_out[13] => Equal10.IN20
opcode_out[13] => Equal11.IN21
opcode_out[13] => Equal12.IN21
opcode_out[13] => Equal13.IN22
opcode_out[13] => Equal14.IN19
opcode_out[13] => Equal15.IN21
opcode_out[13] => Equal16.IN20
opcode_out[13] => Equal17.IN20
opcode_out[14] => Equal0.IN17
opcode_out[14] => Equal1.IN18
opcode_out[14] => Equal2.IN18
opcode_out[14] => Equal3.IN19
opcode_out[14] => Equal4.IN18
opcode_out[14] => Equal5.IN19
opcode_out[14] => Equal6.IN19
opcode_out[14] => Equal7.IN20
opcode_out[14] => Equal8.IN18
opcode_out[14] => Equal9.IN19
opcode_out[14] => Equal10.IN19
opcode_out[14] => Equal11.IN20
opcode_out[14] => Equal12.IN20
opcode_out[14] => Equal13.IN21
opcode_out[14] => Equal14.IN18
opcode_out[14] => Equal15.IN20
opcode_out[14] => Equal16.IN19
opcode_out[14] => Equal17.IN19
opcode_out[15] => Equal0.IN16
opcode_out[15] => Equal1.IN17
opcode_out[15] => Equal2.IN17
opcode_out[15] => Equal3.IN18
opcode_out[15] => Equal4.IN17
opcode_out[15] => Equal5.IN18
opcode_out[15] => Equal6.IN18
opcode_out[15] => Equal7.IN19
opcode_out[15] => Equal8.IN17
opcode_out[15] => Equal9.IN18
opcode_out[15] => Equal10.IN18
opcode_out[15] => Equal11.IN19
opcode_out[15] => Equal12.IN19
opcode_out[15] => Equal13.IN20
opcode_out[15] => Equal14.IN17
opcode_out[15] => Equal15.IN19
opcode_out[15] => Equal16.IN18
opcode_out[15] => Equal17.IN18
opcode_out[16] => Equal0.IN15
opcode_out[16] => Equal1.IN16
opcode_out[16] => Equal2.IN16
opcode_out[16] => Equal3.IN17
opcode_out[16] => Equal4.IN16
opcode_out[16] => Equal5.IN17
opcode_out[16] => Equal6.IN17
opcode_out[16] => Equal7.IN18
opcode_out[16] => Equal8.IN16
opcode_out[16] => Equal9.IN17
opcode_out[16] => Equal10.IN17
opcode_out[16] => Equal11.IN18
opcode_out[16] => Equal12.IN18
opcode_out[16] => Equal13.IN19
opcode_out[16] => Equal14.IN16
opcode_out[16] => Equal15.IN18
opcode_out[16] => Equal16.IN17
opcode_out[16] => Equal17.IN17
opcode_out[17] => Equal0.IN14
opcode_out[17] => Equal1.IN15
opcode_out[17] => Equal2.IN15
opcode_out[17] => Equal3.IN16
opcode_out[17] => Equal4.IN15
opcode_out[17] => Equal5.IN16
opcode_out[17] => Equal6.IN16
opcode_out[17] => Equal7.IN17
opcode_out[17] => Equal8.IN15
opcode_out[17] => Equal9.IN16
opcode_out[17] => Equal10.IN16
opcode_out[17] => Equal11.IN17
opcode_out[17] => Equal12.IN17
opcode_out[17] => Equal13.IN18
opcode_out[17] => Equal14.IN15
opcode_out[17] => Equal15.IN17
opcode_out[17] => Equal16.IN16
opcode_out[17] => Equal17.IN16
opcode_out[18] => Equal0.IN13
opcode_out[18] => Equal1.IN14
opcode_out[18] => Equal2.IN14
opcode_out[18] => Equal3.IN15
opcode_out[18] => Equal4.IN14
opcode_out[18] => Equal5.IN15
opcode_out[18] => Equal6.IN15
opcode_out[18] => Equal7.IN16
opcode_out[18] => Equal8.IN14
opcode_out[18] => Equal9.IN15
opcode_out[18] => Equal10.IN15
opcode_out[18] => Equal11.IN16
opcode_out[18] => Equal12.IN16
opcode_out[18] => Equal13.IN17
opcode_out[18] => Equal14.IN14
opcode_out[18] => Equal15.IN16
opcode_out[18] => Equal16.IN15
opcode_out[18] => Equal17.IN15
opcode_out[19] => Equal0.IN12
opcode_out[19] => Equal1.IN13
opcode_out[19] => Equal2.IN13
opcode_out[19] => Equal3.IN14
opcode_out[19] => Equal4.IN13
opcode_out[19] => Equal5.IN14
opcode_out[19] => Equal6.IN14
opcode_out[19] => Equal7.IN15
opcode_out[19] => Equal8.IN13
opcode_out[19] => Equal9.IN14
opcode_out[19] => Equal10.IN14
opcode_out[19] => Equal11.IN15
opcode_out[19] => Equal12.IN15
opcode_out[19] => Equal13.IN16
opcode_out[19] => Equal14.IN13
opcode_out[19] => Equal15.IN15
opcode_out[19] => Equal16.IN14
opcode_out[19] => Equal17.IN14
opcode_out[20] => Equal0.IN11
opcode_out[20] => Equal1.IN12
opcode_out[20] => Equal2.IN12
opcode_out[20] => Equal3.IN13
opcode_out[20] => Equal4.IN12
opcode_out[20] => Equal5.IN13
opcode_out[20] => Equal6.IN13
opcode_out[20] => Equal7.IN14
opcode_out[20] => Equal8.IN12
opcode_out[20] => Equal9.IN13
opcode_out[20] => Equal10.IN13
opcode_out[20] => Equal11.IN14
opcode_out[20] => Equal12.IN14
opcode_out[20] => Equal13.IN15
opcode_out[20] => Equal14.IN12
opcode_out[20] => Equal15.IN14
opcode_out[20] => Equal16.IN13
opcode_out[20] => Equal17.IN13
opcode_out[21] => Equal0.IN10
opcode_out[21] => Equal1.IN11
opcode_out[21] => Equal2.IN11
opcode_out[21] => Equal3.IN12
opcode_out[21] => Equal4.IN11
opcode_out[21] => Equal5.IN12
opcode_out[21] => Equal6.IN12
opcode_out[21] => Equal7.IN13
opcode_out[21] => Equal8.IN11
opcode_out[21] => Equal9.IN12
opcode_out[21] => Equal10.IN12
opcode_out[21] => Equal11.IN13
opcode_out[21] => Equal12.IN13
opcode_out[21] => Equal13.IN14
opcode_out[21] => Equal14.IN11
opcode_out[21] => Equal15.IN13
opcode_out[21] => Equal16.IN12
opcode_out[21] => Equal17.IN12
opcode_out[22] => Equal0.IN9
opcode_out[22] => Equal1.IN10
opcode_out[22] => Equal2.IN10
opcode_out[22] => Equal3.IN11
opcode_out[22] => Equal4.IN10
opcode_out[22] => Equal5.IN11
opcode_out[22] => Equal6.IN11
opcode_out[22] => Equal7.IN12
opcode_out[22] => Equal8.IN10
opcode_out[22] => Equal9.IN11
opcode_out[22] => Equal10.IN11
opcode_out[22] => Equal11.IN12
opcode_out[22] => Equal12.IN12
opcode_out[22] => Equal13.IN13
opcode_out[22] => Equal14.IN10
opcode_out[22] => Equal15.IN12
opcode_out[22] => Equal16.IN11
opcode_out[22] => Equal17.IN11
opcode_out[23] => Equal0.IN8
opcode_out[23] => Equal1.IN9
opcode_out[23] => Equal2.IN9
opcode_out[23] => Equal3.IN10
opcode_out[23] => Equal4.IN9
opcode_out[23] => Equal5.IN10
opcode_out[23] => Equal6.IN10
opcode_out[23] => Equal7.IN11
opcode_out[23] => Equal8.IN9
opcode_out[23] => Equal9.IN10
opcode_out[23] => Equal10.IN10
opcode_out[23] => Equal11.IN11
opcode_out[23] => Equal12.IN11
opcode_out[23] => Equal13.IN12
opcode_out[23] => Equal14.IN9
opcode_out[23] => Equal15.IN11
opcode_out[23] => Equal16.IN10
opcode_out[23] => Equal17.IN10
opcode_out[24] => Equal0.IN7
opcode_out[24] => Equal1.IN8
opcode_out[24] => Equal2.IN8
opcode_out[24] => Equal3.IN9
opcode_out[24] => Equal4.IN8
opcode_out[24] => Equal5.IN9
opcode_out[24] => Equal6.IN9
opcode_out[24] => Equal7.IN10
opcode_out[24] => Equal8.IN8
opcode_out[24] => Equal9.IN9
opcode_out[24] => Equal10.IN9
opcode_out[24] => Equal11.IN10
opcode_out[24] => Equal12.IN10
opcode_out[24] => Equal13.IN11
opcode_out[24] => Equal14.IN8
opcode_out[24] => Equal15.IN10
opcode_out[24] => Equal16.IN9
opcode_out[24] => Equal17.IN9
opcode_out[25] => Equal0.IN6
opcode_out[25] => Equal1.IN7
opcode_out[25] => Equal2.IN7
opcode_out[25] => Equal3.IN8
opcode_out[25] => Equal4.IN7
opcode_out[25] => Equal5.IN8
opcode_out[25] => Equal6.IN8
opcode_out[25] => Equal7.IN9
opcode_out[25] => Equal8.IN7
opcode_out[25] => Equal9.IN8
opcode_out[25] => Equal10.IN8
opcode_out[25] => Equal11.IN9
opcode_out[25] => Equal12.IN9
opcode_out[25] => Equal13.IN10
opcode_out[25] => Equal14.IN7
opcode_out[25] => Equal15.IN9
opcode_out[25] => Equal16.IN8
opcode_out[25] => Equal17.IN8
opcode_out[26] => Equal0.IN5
opcode_out[26] => Equal1.IN6
opcode_out[26] => Equal2.IN6
opcode_out[26] => Equal3.IN7
opcode_out[26] => Equal4.IN6
opcode_out[26] => Equal5.IN7
opcode_out[26] => Equal6.IN7
opcode_out[26] => Equal7.IN8
opcode_out[26] => Equal8.IN6
opcode_out[26] => Equal9.IN7
opcode_out[26] => Equal10.IN7
opcode_out[26] => Equal11.IN8
opcode_out[26] => Equal12.IN8
opcode_out[26] => Equal13.IN9
opcode_out[26] => Equal14.IN6
opcode_out[26] => Equal15.IN8
opcode_out[26] => Equal16.IN7
opcode_out[26] => Equal17.IN7
opcode_out[27] => Equal0.IN4
opcode_out[27] => Equal1.IN5
opcode_out[27] => Equal2.IN5
opcode_out[27] => Equal3.IN6
opcode_out[27] => Equal4.IN5
opcode_out[27] => Equal5.IN6
opcode_out[27] => Equal6.IN6
opcode_out[27] => Equal7.IN7
opcode_out[27] => Equal8.IN5
opcode_out[27] => Equal9.IN6
opcode_out[27] => Equal10.IN6
opcode_out[27] => Equal11.IN7
opcode_out[27] => Equal12.IN7
opcode_out[27] => Equal13.IN8
opcode_out[27] => Equal14.IN5
opcode_out[27] => Equal15.IN7
opcode_out[27] => Equal16.IN6
opcode_out[27] => Equal17.IN6
opcode_out[28] => Equal0.IN3
opcode_out[28] => Equal1.IN4
opcode_out[28] => Equal2.IN4
opcode_out[28] => Equal3.IN5
opcode_out[28] => Equal4.IN4
opcode_out[28] => Equal5.IN5
opcode_out[28] => Equal6.IN5
opcode_out[28] => Equal7.IN6
opcode_out[28] => Equal8.IN4
opcode_out[28] => Equal9.IN5
opcode_out[28] => Equal10.IN5
opcode_out[28] => Equal11.IN6
opcode_out[28] => Equal12.IN6
opcode_out[28] => Equal13.IN7
opcode_out[28] => Equal14.IN4
opcode_out[28] => Equal15.IN6
opcode_out[28] => Equal16.IN5
opcode_out[28] => Equal17.IN5
opcode_out[29] => Equal0.IN2
opcode_out[29] => Equal1.IN3
opcode_out[29] => Equal2.IN3
opcode_out[29] => Equal3.IN4
opcode_out[29] => Equal4.IN3
opcode_out[29] => Equal5.IN4
opcode_out[29] => Equal6.IN4
opcode_out[29] => Equal7.IN5
opcode_out[29] => Equal8.IN3
opcode_out[29] => Equal9.IN4
opcode_out[29] => Equal10.IN4
opcode_out[29] => Equal11.IN5
opcode_out[29] => Equal12.IN5
opcode_out[29] => Equal13.IN6
opcode_out[29] => Equal14.IN3
opcode_out[29] => Equal15.IN5
opcode_out[29] => Equal16.IN4
opcode_out[29] => Equal17.IN4
opcode_out[30] => Equal0.IN1
opcode_out[30] => Equal1.IN2
opcode_out[30] => Equal2.IN2
opcode_out[30] => Equal3.IN3
opcode_out[30] => Equal4.IN2
opcode_out[30] => Equal5.IN3
opcode_out[30] => Equal6.IN3
opcode_out[30] => Equal7.IN4
opcode_out[30] => Equal8.IN2
opcode_out[30] => Equal9.IN3
opcode_out[30] => Equal10.IN3
opcode_out[30] => Equal11.IN4
opcode_out[30] => Equal12.IN4
opcode_out[30] => Equal13.IN5
opcode_out[30] => Equal14.IN2
opcode_out[30] => Equal15.IN4
opcode_out[30] => Equal16.IN3
opcode_out[30] => Equal17.IN3
opcode_out[31] => Equal0.IN0
opcode_out[31] => Equal1.IN1
opcode_out[31] => Equal2.IN1
opcode_out[31] => Equal3.IN2
opcode_out[31] => Equal4.IN1
opcode_out[31] => Equal5.IN2
opcode_out[31] => Equal6.IN2
opcode_out[31] => Equal7.IN3
opcode_out[31] => Equal8.IN1
opcode_out[31] => Equal9.IN2
opcode_out[31] => Equal10.IN2
opcode_out[31] => Equal11.IN3
opcode_out[31] => Equal12.IN3
opcode_out[31] => Equal13.IN4
opcode_out[31] => Equal14.IN1
opcode_out[31] => Equal15.IN3
opcode_out[31] => Equal16.IN2
opcode_out[31] => Equal17.IN2
equal_out => next_state.state_be6.DATAB
equal_out => Selector0.IN6
equal_out => next_state.state_bne6.DATAB
equal_out => Selector0.IN2
lt_out => next_state.state_blt6.DATAB
lt_out => Selector0.IN3
pc_write <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
pc_drive <= pc_drive.DB_MAX_OUTPUT_PORT_TYPE
plus1_drive <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
op1_write <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
op2_write <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
add_drive <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
sub_drive <= sub_drive.DB_MAX_OUTPUT_PORT_TYPE
mult_drive <= mult_drive.DB_MAX_OUTPUT_PORT_TYPE
div_drive <= div_drive.DB_MAX_OUTPUT_PORT_TYPE
bit_and_drive <= bit_and_drive.DB_MAX_OUTPUT_PORT_TYPE
bit_or_drive <= bit_or_drive.DB_MAX_OUTPUT_PORT_TYPE
bit_not_drive <= bit_not_drive.DB_MAX_OUTPUT_PORT_TYPE
sl_drive <= sl_drive.DB_MAX_OUTPUT_PORT_TYPE
sr_drive <= sr_drive.DB_MAX_OUTPUT_PORT_TYPE
opcode_write <= opcode_write.DB_MAX_OUTPUT_PORT_TYPE
arg1_write <= arg1_write.DB_MAX_OUTPUT_PORT_TYPE
arg1_drive <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
arg2_write <= arg2_write.DB_MAX_OUTPUT_PORT_TYPE
arg2_drive <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
arg3_write <= arg3_write.DB_MAX_OUTPUT_PORT_TYPE
arg3_drive <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
address_write <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
memory_write <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
memory_drive <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE


