{
    "TOP_SOURCE": "user_project_wrapper",
    "TOP_LAYOUT": "$TOP_SOURCE",
    "EXTRACT_FLATGLOB": [
        ""
    ],
    "EXTRACT_ABSTRACT": [
        "*__fill_*",
        "*__fakediode_*",
        "*__tapvpwrvgnd_*"
    ],
    "LVS_FLATTEN": [
        ""
    ],
    "LVS_NOFLATTEN": [
        ""
    ],
    "LVS_IGNORE": [
        ""
    ],
    "LVS_SPICE_FILES": [
        "$PDK_ROOT/$PDK/libs.ref/gf180mcu_fd_sc_mcu7t5v0/spice/gf180mcu_fd_sc_mcu7t5v0.spice"
    ],
    "LVS_VERILOG_FILES": [
        "$UPRJ_ROOT/verilog/gl/blinker.v",
        "$UPRJ_ROOT/verilog/gl/multiplexer.v",
        "$UPRJ_ROOT/verilog/gl/hellorld.v",
        "$UPRJ_ROOT/verilog/gl/wrapped_qcpu.v",
        "$UPRJ_ROOT/verilog/gl/wrapped_sid.v",
        "$UPRJ_ROOT/verilog/gl/wrapped_sn76489.v",
        "$UPRJ_ROOT/verilog/gl/wrapped_ay8913.v",
        "$UPRJ_ROOT/verilog/gl/wrapped_pdp11.v",
        "$UPRJ_ROOT/verilog/gl/wrapped_mc14500.v",
        "$UPRJ_ROOT/verilog/gl/wrapped_tholin_riscv.v",
        "$UPRJ_ROOT/verilog/gl/tholin_avalonsemi_tbb1143.v",
        "$UPRJ_ROOT/verilog/gl/diceroll.v",
        "$UPRJ_ROOT/verilog/rtl/Logo/avali_logo.v",
        "$UPRJ_ROOT/verilog/gl/$TOP_SOURCE.v"
    ],
    "LAYOUT_FILE": "$UPRJ_ROOT/gds/$TOP_LAYOUT.gds"
}
