$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 % clk $end
  $var wire  1 & clr $end
  $var wire  1 $ idate $end
  $var wire  1 # load $end
  $var wire  1 ' odate $end
  $scope module reg0 $end
   $var wire  1 % clk $end
   $var wire  1 & clr $end
   $var wire  1 $ idate $end
   $var wire  1 # load $end
   $var wire  1 ' odate $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
0&
0'
#2
1%
#3
1$
0%
#4
1%
#5
1#
0$
0%
#6
1%
#7
1$
0%
#8
1%
1'
#9
0#
0$
#10
1$
#11
1#
0$
#12
1$
#13
0#
0$
0%
1&
#14
1$
#15
1#
0$
#16
1$
#17
0#
0$
1%
0'
#18
1$
#19
1#
0$
#20
1$
#21
