Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto b42d2c9580ab45d9b21af0863e4c3d0d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot detector_tb_behav xil_defaultlib.detector_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/C.O_proj/010detector/010detector.srcs/sources_1/imports/Desktop/detector_test.v" Line 22. Module detector doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/HP/Desktop/C.O_proj/010detector/010detector.srcs/sources_1/imports/Desktop/detector_test.v" Line 22. Module detector doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.detector
Compiling module xil_defaultlib.detector_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot detector_tb_behav
