Analysis & Synthesis report for camtest
Thu Oct 13 16:10:14 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Oct 13 16:10:14 2022           ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; camtest                                     ;
; Top-level Entity Name              ; camtest                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; camtest            ; camtest            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Oct 13 16:10:05 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off camtest -c camtest
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_interface.v
    Info (12023): Found entity 1: vga_interface File: C:/Users/IDEA/Desktop/camtest/vga_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_core.v
    Info (12023): Found entity 1: vga_core File: C:/Users/IDEA/Desktop/camtest/vga_core.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file top_module.v
    Info (12023): Found entity 1: top_module File: C:/Users/IDEA/Desktop/camtest/top_module.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sdram_interface.v
    Info (12023): Found entity 1: sdram_interface File: C:/Users/IDEA/Desktop/camtest/sdram_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file i2c_top.v
    Info (12023): Found entity 1: i2c_top File: C:/Users/IDEA/Desktop/camtest/i2c_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file debounce_explicit.v
    Info (12023): Found entity 1: debounce_explicit File: C:/Users/IDEA/Desktop/camtest/debounce_explicit.v Line: 3
Warning (10335): Unrecognized synthesis attribute "CORE_GENERATION_INFO" at dcm_25MHz.v(67) File: C:/Users/IDEA/Desktop/camtest/dcm_25MHz.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file dcm_25mhz.v
    Info (12023): Found entity 1: dcm_25MHz File: C:/Users/IDEA/Desktop/camtest/dcm_25MHz.v Line: 68
Warning (10335): Unrecognized synthesis attribute "CORE_GENERATION_INFO" at dcm_24MHz.v(67) File: C:/Users/IDEA/Desktop/camtest/dcm_24MHz.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file dcm_24mhz.v
    Info (12023): Found entity 1: dcm_24MHz File: C:/Users/IDEA/Desktop/camtest/dcm_24MHz.v Line: 68
Warning (10335): Unrecognized synthesis attribute "CORE_GENERATION_INFO" at dcm_165MHz.v(67) File: C:/Users/IDEA/Desktop/camtest/dcm_165MHz.v Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file dcm_165mhz.v
    Info (12023): Found entity 1: dcm_165MHz File: C:/Users/IDEA/Desktop/camtest/dcm_165MHz.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file camera_interface.v
    Info (12023): Found entity 1: camera_interface File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file asyn_fifo.v
    Info (12023): Found entity 1: asyn_fifo File: C:/Users/IDEA/Desktop/camtest/asyn_fifo.v Line: 3
    Info (12023): Found entity 2: dual_port_sync File: C:/Users/IDEA/Desktop/camtest/asyn_fifo.v Line: 142
Info (12021): Found 1 design units, including 1 entities, in source file camtest.v
    Info (12023): Found entity 1: camtest File: C:/Users/IDEA/Desktop/camtest/camtest.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at vga_interface.v(66): created implicit net for "clk_out" File: C:/Users/IDEA/Desktop/camtest/vga_interface.v Line: 66
Warning (10236): Verilog HDL Implicit Net warning at vga_interface.v(80): created implicit net for "RESET" File: C:/Users/IDEA/Desktop/camtest/vga_interface.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at vga_interface.v(81): created implicit net for "LOCKED" File: C:/Users/IDEA/Desktop/camtest/vga_interface.v Line: 81
Warning (10236): Verilog HDL Implicit Net warning at top_module.v(125): created implicit net for "RESET" File: C:/Users/IDEA/Desktop/camtest/top_module.v Line: 125
Warning (10236): Verilog HDL Implicit Net warning at top_module.v(126): created implicit net for "LOCKED" File: C:/Users/IDEA/Desktop/camtest/top_module.v Line: 126
Warning (10236): Verilog HDL Implicit Net warning at dcm_25MHz.v(80): created implicit net for "clkin1" File: C:/Users/IDEA/Desktop/camtest/dcm_25MHz.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at dcm_24MHz.v(80): created implicit net for "clkin1" File: C:/Users/IDEA/Desktop/camtest/dcm_24MHz.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at dcm_165MHz.v(80): created implicit net for "clkin1" File: C:/Users/IDEA/Desktop/camtest/dcm_165MHz.v Line: 80
Warning (10236): Verilog HDL Implicit Net warning at camera_interface.v(386): created implicit net for "RESET" File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 386
Warning (10236): Verilog HDL Implicit Net warning at camera_interface.v(387): created implicit net for "LOCKED" File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 387
Warning (10236): Verilog HDL Implicit Net warning at camtest.v(123): created implicit net for "RESET" File: C:/Users/IDEA/Desktop/camtest/camtest.v Line: 123
Warning (10236): Verilog HDL Implicit Net warning at camtest.v(124): created implicit net for "LOCKED" File: C:/Users/IDEA/Desktop/camtest/camtest.v Line: 124
Info (12127): Elaborating entity "camtest" for the top level hierarchy
Info (12128): Elaborating entity "camera_interface" for hierarchy "camera_interface:m0" File: C:/Users/IDEA/Desktop/camtest/camtest.v Line: 58
Warning (10230): Verilog HDL assignment warning at camera_interface.v(302): truncated value with size 32 to match size of target (8) File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 302
Warning (10230): Verilog HDL assignment warning at camera_interface.v(312): truncated value with size 32 to match size of target (8) File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 312
Warning (10230): Verilog HDL assignment warning at camera_interface.v(322): truncated value with size 32 to match size of target (8) File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 322
Warning (10230): Verilog HDL assignment warning at camera_interface.v(331): truncated value with size 32 to match size of target (8) File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 331
Warning (10030): Net "message.data_a" at camera_interface.v(57) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 57
Warning (10030): Net "message.waddr_a" at camera_interface.v(57) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 57
Warning (10030): Net "message.we_a" at camera_interface.v(57) has no driver or initial value, using a default initial value '0' File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 57
Info (12128): Elaborating entity "i2c_top" for hierarchy "camera_interface:m0|i2c_top:m0" File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 377
Warning (10230): Verilog HDL assignment warning at i2c_top.v(92): truncated value with size 32 to match size of target (9) File: C:/Users/IDEA/Desktop/camtest/i2c_top.v Line: 92
Warning (10230): Verilog HDL assignment warning at i2c_top.v(117): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camtest/i2c_top.v Line: 117
Warning (10230): Verilog HDL assignment warning at i2c_top.v(129): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camtest/i2c_top.v Line: 129
Warning (10230): Verilog HDL assignment warning at i2c_top.v(130): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/camtest/i2c_top.v Line: 130
Warning (10230): Verilog HDL assignment warning at i2c_top.v(161): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/camtest/i2c_top.v Line: 161
Warning (10230): Verilog HDL assignment warning at i2c_top.v(201): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camtest/i2c_top.v Line: 201
Warning (10230): Verilog HDL assignment warning at i2c_top.v(202): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camtest/i2c_top.v Line: 202
Info (12128): Elaborating entity "dcm_24MHz" for hierarchy "camera_interface:m0|dcm_24MHz:m1" File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 387
Info (12128): Elaborating entity "asyn_fifo" for hierarchy "camera_interface:m0|asyn_fifo:m2" File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 416
Warning (10036): Verilog HDL or VHDL warning at asyn_fifo.v(82): object "w_ptr_sync" assigned a value but never read File: C:/Users/IDEA/Desktop/camtest/asyn_fifo.v Line: 82
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(71): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/camtest/asyn_fifo.v Line: 71
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(72): truncated value with size 32 to match size of target (10) File: C:/Users/IDEA/Desktop/camtest/asyn_fifo.v Line: 72
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(102): truncated value with size 32 to match size of target (4) File: C:/Users/IDEA/Desktop/camtest/asyn_fifo.v Line: 102
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(103): truncated value with size 32 to match size of target (10) File: C:/Users/IDEA/Desktop/camtest/asyn_fifo.v Line: 103
Info (12128): Elaborating entity "dual_port_sync" for hierarchy "camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0" File: C:/Users/IDEA/Desktop/camtest/asyn_fifo.v Line: 135
Info (12128): Elaborating entity "debounce_explicit" for hierarchy "camera_interface:m0|debounce_explicit:m3" File: C:/Users/IDEA/Desktop/camtest/camera_interface.v Line: 425
Warning (10230): Verilog HDL assignment warning at debounce_explicit.v(88): truncated value with size 32 to match size of target (21) File: C:/Users/IDEA/Desktop/camtest/debounce_explicit.v Line: 88
Warning (10230): Verilog HDL assignment warning at debounce_explicit.v(89): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camtest/debounce_explicit.v Line: 89
Info (12128): Elaborating entity "sdram_interface" for hierarchy "sdram_interface:m1" File: C:/Users/IDEA/Desktop/camtest/camtest.v Line: 82
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(66): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camtest/sdram_interface.v Line: 66
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(72): truncated value with size 32 to match size of target (15) File: C:/Users/IDEA/Desktop/camtest/sdram_interface.v Line: 72
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(78): truncated value with size 32 to match size of target (15) File: C:/Users/IDEA/Desktop/camtest/sdram_interface.v Line: 78
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(82): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camtest/sdram_interface.v Line: 82
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_interface:m1|sdram_controller:m0" File: C:/Users/IDEA/Desktop/camtest/sdram_interface.v Line: 111
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(219): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 219
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(226): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 226
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(232): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 232
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(238): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 238
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(247): truncated value with size 32 to match size of target (1) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 247
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(251): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 251
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(260): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 260
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(275): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 275
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(290): truncated value with size 32 to match size of target (10) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 290
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(295): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 295
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(308): truncated value with size 32 to match size of target (10) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 308
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(314): truncated value with size 32 to match size of target (10) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 314
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(321): truncated value with size 32 to match size of target (16) File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 321
Info (12128): Elaborating entity "vga_interface" for hierarchy "vga_interface:m2" File: C:/Users/IDEA/Desktop/camtest/camtest.v Line: 99
Warning (10272): Verilog HDL Case Statement warning at vga_interface.v(55): case item expression covers a value already covered by a previous case item File: C:/Users/IDEA/Desktop/camtest/vga_interface.v Line: 55
Info (12128): Elaborating entity "vga_core" for hierarchy "vga_interface:m2|vga_core:m0" File: C:/Users/IDEA/Desktop/camtest/vga_interface.v Line: 73
Info (12128): Elaborating entity "dcm_25MHz" for hierarchy "vga_interface:m2|dcm_25MHz:m1" File: C:/Users/IDEA/Desktop/camtest/vga_interface.v Line: 81
Info (12128): Elaborating entity "dcm_165MHz" for hierarchy "dcm_165MHz:m3" File: C:/Users/IDEA/Desktop/camtest/camtest.v Line: 124
Error (12006): Node instance "dcm_sp_inst" instantiates undefined entity "DCM_SP". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/IDEA/Desktop/camtest/dcm_24MHz.v Line: 132
Error (12006): Node instance "clkf_buf" instantiates undefined entity "BUFG". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/IDEA/Desktop/camtest/dcm_24MHz.v Line: 140
Error (12006): Node instance "clkout1_buf" instantiates undefined entity "BUFG". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/IDEA/Desktop/camtest/dcm_24MHz.v Line: 144
Error (12006): Node instance "oddr2_primitive" instantiates undefined entity "ODDR2". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/IDEA/Desktop/camtest/sdram_controller.v Line: 64
Error (12006): Node instance "dcm_sp_inst" instantiates undefined entity "DCM_SP". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/IDEA/Desktop/camtest/dcm_25MHz.v Line: 132
Error (12006): Node instance "clkf_buf" instantiates undefined entity "BUFG". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/IDEA/Desktop/camtest/dcm_25MHz.v Line: 140
Error (12006): Node instance "clkout1_buf" instantiates undefined entity "BUFG". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/IDEA/Desktop/camtest/dcm_25MHz.v Line: 144
Error (12006): Node instance "oddr2_primitive" instantiates undefined entity "ODDR2". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/IDEA/Desktop/camtest/camtest.v Line: 114
Error (12006): Node instance "dcm_sp_inst" instantiates undefined entity "DCM_SP". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/IDEA/Desktop/camtest/dcm_165MHz.v Line: 132
Error (12006): Node instance "clkf_buf" instantiates undefined entity "BUFG". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/IDEA/Desktop/camtest/dcm_165MHz.v Line: 140
Error (12006): Node instance "clkout1_buf" instantiates undefined entity "BUFG". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/IDEA/Desktop/camtest/dcm_165MHz.v Line: 144
Info (144001): Generated suppressed messages file C:/Users/IDEA/Desktop/camtest/output_files/camtest.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 55 warnings
    Error: Peak virtual memory: 4707 megabytes
    Error: Processing ended: Thu Oct 13 16:10:14 2022
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/IDEA/Desktop/camtest/output_files/camtest.map.smsg.


