# system info reloj_tb on 2024.08.19.19:27:25
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1724117209
#
#
# Files generated for reloj_tb on 2024.08.19.19:27:25
files:
filepath,kind,attributes,module,is_top
reloj/testbench/reloj_tb/simulation/reloj_tb.v,VERILOG,,reloj_tb,true
reloj/testbench/reloj_tb/simulation/submodules/reloj.v,VERILOG,,reloj,false
reloj/testbench/reloj_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
reloj/testbench/reloj_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_jtag_uart_0.v,VERILOG,,reloj_jtag_uart_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0.sdc,SDC,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0.vo,VERILOG,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_bht_ram.dat,DAT,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_bht_ram.hex,HEX,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_bht_ram.mif,MIF,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_dc_tag_ram.dat,DAT,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_dc_tag_ram.hex,HEX,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_dc_tag_ram.mif,MIF,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_ic_tag_ram.dat,DAT,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_ic_tag_ram.hex,HEX,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_ic_tag_ram.mif,MIF,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v,VERILOG,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v,VERILOG,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v,VERILOG,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_mult_cell.v,VERILOG,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_nios2_waves.do,OTHER,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_ociram_default_contents.dat,DAT,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_ociram_default_contents.hex,HEX,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_ociram_default_contents.mif,MIF,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_oci_test_bench.v,VERILOG,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_rf_ram_a.dat,DAT,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_rf_ram_a.hex,HEX,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_rf_ram_a.mif,MIF,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_rf_ram_b.dat,DAT,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_rf_ram_b.hex,HEX,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_rf_ram_b.mif,MIF,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_nios2_qsys_0_test_bench.v,VERILOG,,reloj_nios2_qsys_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_onchip_memory2_0.hex,HEX,,reloj_onchip_memory2_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_onchip_memory2_0.v,VERILOG,,reloj_onchip_memory2_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_pio_0.v,VERILOG,,reloj_pio_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_timer_0.v,VERILOG,,reloj_timer_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0.v,VERILOG,,reloj_mm_interconnect_0,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_irq_mapper.sv,SYSTEM_VERILOG,,reloj_irq_mapper,false
reloj/testbench/reloj_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
reloj/testbench/reloj_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
reloj/testbench/reloj_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
reloj/testbench/reloj_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_router,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_router_001,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_router_002,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_router_003,false
reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
reloj/testbench/reloj_tb/simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
reloj/testbench/reloj_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_cmd_demux,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_cmd_demux_001,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_cmd_mux,false
reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_cmd_mux,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_cmd_mux_001,false
reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_cmd_mux_001,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_rsp_demux,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_rsp_demux_001,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_rsp_mux,false
reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_rsp_mux,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_rsp_mux_001,false
reloj/testbench/reloj_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_rsp_mux_001,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,reloj_mm_interconnect_0_avalon_st_adapter,false
reloj/testbench/reloj_tb/simulation/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
reloj_tb.reloj_inst,reloj
reloj_tb.reloj_inst.jtag_uart_0,reloj_jtag_uart_0
reloj_tb.reloj_inst.nios2_qsys_0,reloj_nios2_qsys_0
reloj_tb.reloj_inst.onchip_memory2_0,reloj_onchip_memory2_0
reloj_tb.reloj_inst.pio_0,reloj_pio_0
reloj_tb.reloj_inst.timer_0,reloj_timer_0
reloj_tb.reloj_inst.mm_interconnect_0,reloj_mm_interconnect_0
reloj_tb.reloj_inst.mm_interconnect_0.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
reloj_tb.reloj_inst.mm_interconnect_0.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
reloj_tb.reloj_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
reloj_tb.reloj_inst.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
reloj_tb.reloj_inst.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
reloj_tb.reloj_inst.mm_interconnect_0.nios2_qsys_0_data_master_agent,altera_merlin_master_agent
reloj_tb.reloj_inst.mm_interconnect_0.nios2_qsys_0_instruction_master_agent,altera_merlin_master_agent
reloj_tb.reloj_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
reloj_tb.reloj_inst.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_agent,altera_merlin_slave_agent
reloj_tb.reloj_inst.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
reloj_tb.reloj_inst.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
reloj_tb.reloj_inst.mm_interconnect_0.nios2_qsys_0_jtag_debug_module_agent_rsp_fifo,altera_avalon_sc_fifo
reloj_tb.reloj_inst.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
reloj_tb.reloj_inst.mm_interconnect_0.router,reloj_mm_interconnect_0_router
reloj_tb.reloj_inst.mm_interconnect_0.router_001,reloj_mm_interconnect_0_router_001
reloj_tb.reloj_inst.mm_interconnect_0.router_002,reloj_mm_interconnect_0_router_002
reloj_tb.reloj_inst.mm_interconnect_0.router_003,reloj_mm_interconnect_0_router_003
reloj_tb.reloj_inst.mm_interconnect_0.router_004,reloj_mm_interconnect_0_router_003
reloj_tb.reloj_inst.mm_interconnect_0.nios2_qsys_0_data_master_limiter,altera_merlin_traffic_limiter
reloj_tb.reloj_inst.mm_interconnect_0.nios2_qsys_0_instruction_master_limiter,altera_merlin_traffic_limiter
reloj_tb.reloj_inst.mm_interconnect_0.cmd_demux,reloj_mm_interconnect_0_cmd_demux
reloj_tb.reloj_inst.mm_interconnect_0.cmd_demux_001,reloj_mm_interconnect_0_cmd_demux_001
reloj_tb.reloj_inst.mm_interconnect_0.cmd_mux,reloj_mm_interconnect_0_cmd_mux
reloj_tb.reloj_inst.mm_interconnect_0.cmd_mux_001,reloj_mm_interconnect_0_cmd_mux_001
reloj_tb.reloj_inst.mm_interconnect_0.cmd_mux_002,reloj_mm_interconnect_0_cmd_mux_001
reloj_tb.reloj_inst.mm_interconnect_0.rsp_demux,reloj_mm_interconnect_0_rsp_demux
reloj_tb.reloj_inst.mm_interconnect_0.rsp_demux_001,reloj_mm_interconnect_0_rsp_demux_001
reloj_tb.reloj_inst.mm_interconnect_0.rsp_demux_002,reloj_mm_interconnect_0_rsp_demux_001
reloj_tb.reloj_inst.mm_interconnect_0.rsp_mux,reloj_mm_interconnect_0_rsp_mux
reloj_tb.reloj_inst.mm_interconnect_0.rsp_mux_001,reloj_mm_interconnect_0_rsp_mux_001
reloj_tb.reloj_inst.mm_interconnect_0.avalon_st_adapter,reloj_mm_interconnect_0_avalon_st_adapter
reloj_tb.reloj_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reloj_tb.reloj_inst.mm_interconnect_0.avalon_st_adapter_001,reloj_mm_interconnect_0_avalon_st_adapter
reloj_tb.reloj_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reloj_tb.reloj_inst.mm_interconnect_0.avalon_st_adapter_002,reloj_mm_interconnect_0_avalon_st_adapter
reloj_tb.reloj_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0
reloj_tb.reloj_inst.irq_mapper,reloj_irq_mapper
reloj_tb.reloj_inst.rst_controller,altera_reset_controller
reloj_tb.reloj_inst_clk_bfm,altera_avalon_clock_source
