{
    "CMSSW_7_6_X_2015-07-05-2300": "slc7_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-07-09-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-07-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-07-10-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-07-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-07-04-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-07-10-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-09-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-03-2300": "slc7_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-07-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-07-02-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-07-08-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-07-10-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-07-05-1100": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-07-05-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_6_CLANG_X_2015-07-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-07-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-07-09-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-08-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-07-09-1100": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-07-05-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_6_THREADED_X_2015-07-09-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-07-07-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-07-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-03-1100": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-07-07-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-07-07-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-04-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-07-07-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-07-07-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-02-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-09-2300": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-10-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-04-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-08-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-07-08-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-07-10-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-07-07-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-07-07-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-07-04-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-06-1100": "slc7_amd64_gcc491", 
    "CMSSW_7_5_X_2015-07-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-07-05-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-07-06-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_THREADED_X_2015-07-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-07-07-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-07-05-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT5_X_2015-07-10-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-07-07-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-07-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-07-06-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_6_THREADED_X_2015-07-07-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-04-2300": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_5_X_2015-07-09-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-10-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-07-02-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-07-05-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-07-04-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-08-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-07-05-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-07-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-07-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-07-05-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-10-2300": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_4_X_2015-07-09-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-07-08-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-07-09-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-09-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-07-08-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-07-10-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-03-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-07-05-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-07-10-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-10-1100": "slc6_amd64_gcc491,slc7_amd64_gcc491", 
    "CMSSW_7_5_X_2015-07-10-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-07-06-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_6_X_2015-07-05-1100": "slc7_amd64_gcc491", 
    "CMSSW_7_5_X_2015-07-05-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-07-03-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-07-07-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-07-10-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_THREADED_X_2015-07-10-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-07-07-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-07-04-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-07-10-2300": "slc6_amd64_gcc491"
}