
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800200  000013b0  00001444  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000013b0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000020  00800208  00800208  0000144c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000144c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000147c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001f0  00000000  00000000  000014bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c2e  00000000  00000000  000016ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000012e0  00000000  00000000  000032da  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000014b3  00000000  00000000  000045ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000003c8  00000000  00000000  00005a70  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000985  00000000  00000000  00005e38  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000c12  00000000  00000000  000067bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001a0  00000000  00000000  000073cf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b9 c0       	rjmp	.+370    	; 0x174 <__ctors_end>
       2:	00 00       	nop
       4:	46 c1       	rjmp	.+652    	; 0x292 <__vector_1>
       6:	00 00       	nop
       8:	d5 c0       	rjmp	.+426    	; 0x1b4 <__bad_interrupt>
       a:	00 00       	nop
       c:	d3 c0       	rjmp	.+422    	; 0x1b4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d1 c0       	rjmp	.+418    	; 0x1b4 <__bad_interrupt>
      12:	00 00       	nop
      14:	cf c0       	rjmp	.+414    	; 0x1b4 <__bad_interrupt>
      16:	00 00       	nop
      18:	cd c0       	rjmp	.+410    	; 0x1b4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	cb c0       	rjmp	.+406    	; 0x1b4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c9 c0       	rjmp	.+402    	; 0x1b4 <__bad_interrupt>
      22:	00 00       	nop
      24:	c7 c0       	rjmp	.+398    	; 0x1b4 <__bad_interrupt>
      26:	00 00       	nop
      28:	c5 c0       	rjmp	.+394    	; 0x1b4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c3 c0       	rjmp	.+390    	; 0x1b4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c1 c0       	rjmp	.+386    	; 0x1b4 <__bad_interrupt>
      32:	00 00       	nop
      34:	bf c0       	rjmp	.+382    	; 0x1b4 <__bad_interrupt>
      36:	00 00       	nop
      38:	bd c0       	rjmp	.+378    	; 0x1b4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bb c0       	rjmp	.+374    	; 0x1b4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b9 c0       	rjmp	.+370    	; 0x1b4 <__bad_interrupt>
      42:	00 00       	nop
      44:	b7 c0       	rjmp	.+366    	; 0x1b4 <__bad_interrupt>
      46:	00 00       	nop
      48:	b5 c0       	rjmp	.+362    	; 0x1b4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	b3 c0       	rjmp	.+358    	; 0x1b4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	00 c4       	rjmp	.+2048   	; 0x852 <__vector_20>
      52:	00 00       	nop
      54:	af c0       	rjmp	.+350    	; 0x1b4 <__bad_interrupt>
      56:	00 00       	nop
      58:	ad c0       	rjmp	.+346    	; 0x1b4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ab c0       	rjmp	.+342    	; 0x1b4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a9 c0       	rjmp	.+338    	; 0x1b4 <__bad_interrupt>
      62:	00 00       	nop
      64:	a7 c0       	rjmp	.+334    	; 0x1b4 <__bad_interrupt>
      66:	00 00       	nop
      68:	a5 c0       	rjmp	.+330    	; 0x1b4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a3 c0       	rjmp	.+326    	; 0x1b4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a1 c0       	rjmp	.+322    	; 0x1b4 <__bad_interrupt>
      72:	00 00       	nop
      74:	9f c0       	rjmp	.+318    	; 0x1b4 <__bad_interrupt>
      76:	00 00       	nop
      78:	9d c0       	rjmp	.+314    	; 0x1b4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9b c0       	rjmp	.+310    	; 0x1b4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	99 c0       	rjmp	.+306    	; 0x1b4 <__bad_interrupt>
      82:	00 00       	nop
      84:	97 c0       	rjmp	.+302    	; 0x1b4 <__bad_interrupt>
      86:	00 00       	nop
      88:	95 c0       	rjmp	.+298    	; 0x1b4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	3c c4       	rjmp	.+2168   	; 0x906 <__vector_35>
      8e:	00 00       	nop
      90:	91 c0       	rjmp	.+290    	; 0x1b4 <__bad_interrupt>
      92:	00 00       	nop
      94:	8f c0       	rjmp	.+286    	; 0x1b4 <__bad_interrupt>
      96:	00 00       	nop
      98:	8d c0       	rjmp	.+282    	; 0x1b4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c0       	rjmp	.+278    	; 0x1b4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	89 c0       	rjmp	.+274    	; 0x1b4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	87 c0       	rjmp	.+270    	; 0x1b4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	85 c0       	rjmp	.+266    	; 0x1b4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	83 c0       	rjmp	.+262    	; 0x1b4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	81 c0       	rjmp	.+258    	; 0x1b4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7f c0       	rjmp	.+254    	; 0x1b4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7d c0       	rjmp	.+250    	; 0x1b4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	7b c0       	rjmp	.+246    	; 0x1b4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	79 c0       	rjmp	.+242    	; 0x1b4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	77 c0       	rjmp	.+238    	; 0x1b4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	75 c0       	rjmp	.+234    	; 0x1b4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	73 c0       	rjmp	.+230    	; 0x1b4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	71 c0       	rjmp	.+226    	; 0x1b4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6f c0       	rjmp	.+222    	; 0x1b4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6d c0       	rjmp	.+218    	; 0x1b4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6b c0       	rjmp	.+214    	; 0x1b4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	69 c0       	rjmp	.+210    	; 0x1b4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	63 02       	muls	r22, r19
      e6:	6f 02       	muls	r22, r31
      e8:	7b 02       	muls	r23, r27
      ea:	87 02       	muls	r24, r23
      ec:	93 02       	muls	r25, r19
      ee:	9f 02       	muls	r25, r31
      f0:	ab 02       	muls	r26, r27
      f2:	b7 02       	muls	r27, r23
      f4:	ee 02       	muls	r30, r30
      f6:	c5 02       	muls	r28, r21
      f8:	d3 02       	muls	r29, r19
      fa:	e1 02       	muls	r30, r17
      fc:	ff 02       	muls	r31, r31
      fe:	16 03       	mulsu	r17, r22
     100:	2d 03       	fmul	r18, r21
     102:	44 03       	mulsu	r20, r20
     104:	5b 03       	fmul	r21, r19
     106:	72 03       	mulsu	r23, r18
     108:	89 03       	fmulsu	r16, r17
     10a:	a0 03       	fmuls	r18, r16
     10c:	00 04       	cpc	r0, r0
     10e:	b8 03       	fmulsu	r19, r16
     110:	d0 03       	fmuls	r21, r16
     112:	e8 03       	fmulsu	r22, r16
     114:	c6 04       	cpc	r12, r6
     116:	d2 04       	cpc	r13, r2
     118:	de 04       	cpc	r13, r14
     11a:	ea 04       	cpc	r14, r10
     11c:	f6 04       	cpc	r15, r6
     11e:	02 05       	cpc	r16, r2
     120:	0e 05       	cpc	r16, r14
     122:	1a 05       	cpc	r17, r10
     124:	51 05       	cpc	r21, r1
     126:	28 05       	cpc	r18, r8
     128:	36 05       	cpc	r19, r6
     12a:	44 05       	cpc	r20, r4
     12c:	62 05       	cpc	r22, r2
     12e:	79 05       	cpc	r23, r9
     130:	90 05       	cpc	r25, r0
     132:	a7 05       	cpc	r26, r7
     134:	be 05       	cpc	r27, r14
     136:	d5 05       	cpc	r29, r5
     138:	ec 05       	cpc	r30, r12
     13a:	03 06       	cpc	r0, r19
     13c:	63 06       	cpc	r6, r19
     13e:	1b 06       	cpc	r1, r27
     140:	33 06       	cpc	r3, r19
     142:	4b 06       	cpc	r4, r27
     144:	8b 06       	cpc	r8, r27
     146:	98 06       	cpc	r9, r24
     148:	a5 06       	cpc	r10, r21
     14a:	b2 06       	cpc	r11, r18
     14c:	bf 06       	cpc	r11, r31
     14e:	cc 06       	cpc	r12, r28
     150:	d9 06       	cpc	r13, r25
     152:	e6 06       	cpc	r14, r22
     154:	21 07       	cpc	r18, r17
     156:	f5 06       	cpc	r15, r21
     158:	04 07       	cpc	r16, r20
     15a:	13 07       	cpc	r17, r19
     15c:	33 07       	cpc	r19, r19
     15e:	50 07       	cpc	r21, r16
     160:	6d 07       	cpc	r22, r29
     162:	8a 07       	cpc	r24, r26
     164:	a7 07       	cpc	r26, r23
     166:	c4 07       	cpc	r28, r20
     168:	e1 07       	cpc	r30, r17
     16a:	fe 07       	cpc	r31, r30
     16c:	81 08       	sbc	r8, r1
     16e:	1f 08       	sbc	r1, r15
     170:	40 08       	sbc	r4, r0
     172:	61 08       	sbc	r6, r1

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf ef       	ldi	r28, 0xFF	; 255
     17a:	d1 e2       	ldi	r29, 0x21	; 33
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0c bf       	out	0x3c, r16	; 60

00000184 <__do_copy_data>:
     184:	12 e0       	ldi	r17, 0x02	; 2
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b2 e0       	ldi	r27, 0x02	; 2
     18a:	e0 eb       	ldi	r30, 0xB0	; 176
     18c:	f3 e1       	ldi	r31, 0x13	; 19
     18e:	00 e0       	ldi	r16, 0x00	; 0
     190:	0b bf       	out	0x3b, r16	; 59
     192:	02 c0       	rjmp	.+4      	; 0x198 <__do_copy_data+0x14>
     194:	07 90       	elpm	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	a8 30       	cpi	r26, 0x08	; 8
     19a:	b1 07       	cpc	r27, r17
     19c:	d9 f7       	brne	.-10     	; 0x194 <__do_copy_data+0x10>

0000019e <__do_clear_bss>:
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	a8 e0       	ldi	r26, 0x08	; 8
     1a2:	b2 e0       	ldi	r27, 0x02	; 2
     1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <.do_clear_bss_start>

000001a6 <.do_clear_bss_loop>:
     1a6:	1d 92       	st	X+, r1

000001a8 <.do_clear_bss_start>:
     1a8:	a8 32       	cpi	r26, 0x28	; 40
     1aa:	b2 07       	cpc	r27, r18
     1ac:	e1 f7       	brne	.-8      	; 0x1a6 <.do_clear_bss_loop>
     1ae:	03 d0       	rcall	.+6      	; 0x1b6 <main>
     1b0:	0c 94 d6 09 	jmp	0x13ac	; 0x13ac <_exit>

000001b4 <__bad_interrupt>:
     1b4:	25 cf       	rjmp	.-438    	; 0x0 <__vectors>

000001b6 <main>:
//				 Functions			  //
//------------------------------------//
*/

int main(void)
{
     1b6:	cf 93       	push	r28
     1b8:	df 93       	push	r29
     1ba:	00 d0       	rcall	.+0      	; 0x1bc <main+0x6>
     1bc:	1f 92       	push	r1
     1be:	cd b7       	in	r28, 0x3d	; 61
     1c0:	de b7       	in	r29, 0x3e	; 62
	initSensor('B', 2);
     1c2:	62 e0       	ldi	r22, 0x02	; 2
     1c4:	70 e0       	ldi	r23, 0x00	; 0
     1c6:	82 e4       	ldi	r24, 0x42	; 66
     1c8:	58 d1       	rcall	.+688    	; 0x47a <initSensor>
	initToggleSwitch('B', 3);
     1ca:	63 e0       	ldi	r22, 0x03	; 3
     1cc:	70 e0       	ldi	r23, 0x00	; 0
     1ce:	82 e4       	ldi	r24, 0x42	; 66
     1d0:	b7 d3       	rcall	.+1902   	; 0x940 <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     1d2:	64 e0       	ldi	r22, 0x04	; 4
     1d4:	70 e0       	ldi	r23, 0x00	; 0
     1d6:	82 e4       	ldi	r24, 0x42	; 66
	initZCDetector();
     1d8:	78 d5       	rcall	.+2800   	; 0xcca <initToggleSwitchLED>
     1da:	94 d7       	rcall	.+3880   	; 0x1104 <initZCDetector>
	
	//Streng med data som skal sendes.
	unsigned char streng[4] = {LEKTORID1, LEKTORID2, COMMAND, '\0'};
     1dc:	81 e4       	ldi	r24, 0x41	; 65
     1de:	89 83       	std	Y+1, r24	; 0x01
     1e0:	8a 83       	std	Y+2, r24	; 0x02
     1e2:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <__data_end>
     1e6:	8b 83       	std	Y+3, r24	; 0x03
     1e8:	1c 82       	std	Y+4, r1	; 0x04
	
	// Global interrupt enable
	sei();
     1ea:	78 94       	sei
			if (returnerTimerStatus() == 0)
			{
			setTimer();
			}
			skiftLEDTilstand_Optaget(toggleSwitchStatus());
			COMMAND = 'O';					// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     1ec:	1f e4       	ldi	r17, 0x4F	; 79
			COMMAND = 'V';					// V indikerer at lektor er væk!
		}
		else if (lektorOptaget_ == '0' && lektortilStede_ == '1')
		{
			skiftLEDTilstand_PaaKontor(kontorStatus());
			COMMAND = 'T';					// T Indikerer at lektor er tilstede
     1ee:	0f 2e       	mov	r0, r31
     1f0:	f4 e5       	ldi	r31, 0x54	; 84
     1f2:	ff 2e       	mov	r15, r31
     1f4:	f0 2d       	mov	r31, r0
	{

		if (lektorOptaget_ == '0' && lektortilStede_ == '0')
		{
			skiftLEDTilstand_PaaKontor(kontorStatus());
			COMMAND = 'V';					// V indikerer at lektor er væk!
     1f6:	06 e5       	ldi	r16, 0x56	; 86
	

	while(1)
	{

		if (lektorOptaget_ == '0' && lektortilStede_ == '0')
     1f8:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <lektorOptaget_>
     1fc:	80 33       	cpi	r24, 0x30	; 48
     1fe:	49 f4       	brne	.+18     	; 0x212 <main+0x5c>
     200:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <lektortilStede_>
		{
			skiftLEDTilstand_PaaKontor(kontorStatus());
     204:	80 33       	cpi	r24, 0x30	; 48
     206:	29 f4       	brne	.+10     	; 0x212 <main+0x5c>
     208:	ea d1       	rcall	.+980    	; 0x5de <kontorStatus>
			COMMAND = 'V';					// V indikerer at lektor er væk!
     20a:	11 d1       	rcall	.+546    	; 0x42e <skiftLEDTilstand_PaaKontor>
     20c:	00 93 08 02 	sts	0x0208, r16	; 0x800208 <__data_end>
		}
		else if (lektorOptaget_ == '0' && lektortilStede_ == '1')
     210:	2a c0       	rjmp	.+84     	; 0x266 <main+0xb0>
     212:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <lektorOptaget_>
     216:	80 33       	cpi	r24, 0x30	; 48
     218:	49 f4       	brne	.+18     	; 0x22c <main+0x76>
     21a:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <lektortilStede_>
		{
			skiftLEDTilstand_PaaKontor(kontorStatus());
     21e:	81 33       	cpi	r24, 0x31	; 49
     220:	29 f4       	brne	.+10     	; 0x22c <main+0x76>
     222:	dd d1       	rcall	.+954    	; 0x5de <kontorStatus>
			COMMAND = 'T';					// T Indikerer at lektor er tilstede
     224:	04 d1       	rcall	.+520    	; 0x42e <skiftLEDTilstand_PaaKontor>
     226:	f0 92 08 02 	sts	0x0208, r15	; 0x800208 <__data_end>
		}
		else if (lektorOptaget_ == '1' && lektortilStede_ == '0')
     22a:	1d c0       	rjmp	.+58     	; 0x266 <main+0xb0>
     22c:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <lektorOptaget_>
     230:	81 33       	cpi	r24, 0x31	; 49
     232:	49 f4       	brne	.+18     	; 0x246 <main+0x90>
		{
			skiftLEDTilstand_Optaget(toggleSwitchStatus());
     234:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <lektortilStede_>
     238:	80 33       	cpi	r24, 0x30	; 48
     23a:	29 f4       	brne	.+10     	; 0x246 <main+0x90>
			COMMAND = 'O';					// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     23c:	33 d4       	rcall	.+2150   	; 0xaa4 <toggleSwitchStatus>
     23e:	f0 d0       	rcall	.+480    	; 0x420 <skiftLEDTilstand_Optaget>

		}
		else if (lektorOptaget_ == '1' && lektortilStede_ == '1')
     240:	10 93 08 02 	sts	0x0208, r17	; 0x800208 <__data_end>
     244:	10 c0       	rjmp	.+32     	; 0x266 <main+0xb0>
     246:	80 91 17 02 	lds	r24, 0x0217	; 0x800217 <lektorOptaget_>
		{
			if (returnerTimerStatus() == 0)
     24a:	81 33       	cpi	r24, 0x31	; 49
     24c:	61 f4       	brne	.+24     	; 0x266 <main+0xb0>
     24e:	80 91 14 02 	lds	r24, 0x0214	; 0x800214 <lektortilStede_>
			{
			setTimer();
     252:	81 33       	cpi	r24, 0x31	; 49
			}
			skiftLEDTilstand_Optaget(toggleSwitchStatus());
     254:	41 f4       	brne	.+16     	; 0x266 <main+0xb0>
     256:	d6 d2       	rcall	.+1452   	; 0x804 <returnerTimerStatus>
     258:	89 2b       	or	r24, r25
     25a:	09 f4       	brne	.+2      	; 0x25e <main+0xa8>
			COMMAND = 'O';					// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     25c:	e3 d2       	rcall	.+1478   	; 0x824 <setTimer>
     25e:	22 d4       	rcall	.+2116   	; 0xaa4 <toggleSwitchStatus>
		}

		streng[2] = COMMAND;
     260:	df d0       	rcall	.+446    	; 0x420 <skiftLEDTilstand_Optaget>
     262:	10 93 08 02 	sts	0x0208, r17	; 0x800208 <__data_end>


		konverteretStreng = stringToManchester(streng);
     266:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <__data_end>
     26a:	8b 83       	std	Y+3, r24	; 0x03
     26c:	ce 01       	movw	r24, r28
     26e:	01 96       	adiw	r24, 0x01	; 1
     270:	4b d0       	rcall	.+150    	; 0x308 <stringToManchester>
     272:	90 93 1d 02 	sts	0x021D, r25	; 0x80021d <konverteretStreng+0x1>
		karakter = konverteretStreng[currentChar];
     276:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <konverteretStreng>
     27a:	20 91 09 02 	lds	r18, 0x0209	; 0x800209 <currentChar>
     27e:	30 91 0a 02 	lds	r19, 0x020A	; 0x80020a <currentChar+0x1>
     282:	fc 01       	movw	r30, r24
     284:	e2 0f       	add	r30, r18
     286:	f3 1f       	adc	r31, r19
		freePtr();
     288:	80 81       	ld	r24, Z
     28a:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <karakter>
     28e:	36 d0       	rcall	.+108    	; 0x2fc <freePtr>
     290:	b3 cf       	rjmp	.-154    	; 0x1f8 <main+0x42>

00000292 <__vector_1>:
	return 0;
}

// Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
ISR(INT0_vect)
{
     292:	1f 92       	push	r1
     294:	0f 92       	push	r0
     296:	0f b6       	in	r0, 0x3f	; 63
     298:	0f 92       	push	r0
     29a:	11 24       	eor	r1, r1
     29c:	0b b6       	in	r0, 0x3b	; 59
     29e:	0f 92       	push	r0
     2a0:	2f 93       	push	r18
     2a2:	3f 93       	push	r19
     2a4:	4f 93       	push	r20
     2a6:	5f 93       	push	r21
     2a8:	6f 93       	push	r22
     2aa:	7f 93       	push	r23
     2ac:	8f 93       	push	r24
     2ae:	9f 93       	push	r25
     2b0:	af 93       	push	r26
     2b2:	bf 93       	push	r27
     2b4:	ef 93       	push	r30
     2b6:	ff 93       	push	r31
	//_delay_ms(2);
	T2Delay_us(8);
     2b8:	88 e0       	ldi	r24, 0x08	; 8
     2ba:	90 e0       	ldi	r25, 0x00	; 0
     2bc:	0b d3       	rcall	.+1558   	; 0x8d4 <T2Delay_us>
	sendCharSW(karakter);
     2be:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <karakter>
     2c2:	bd d0       	rcall	.+378    	; 0x43e <sendCharSW>
	currentChar++;
     2c4:	80 91 09 02 	lds	r24, 0x0209	; 0x800209 <currentChar>
     2c8:	90 91 0a 02 	lds	r25, 0x020A	; 0x80020a <currentChar+0x1>
     2cc:	01 96       	adiw	r24, 0x01	; 1
     2ce:	90 93 0a 02 	sts	0x020A, r25	; 0x80020a <currentChar+0x1>
     2d2:	80 93 09 02 	sts	0x0209, r24	; 0x800209 <currentChar>
     2d6:	ff 91       	pop	r31
     2d8:	ef 91       	pop	r30
     2da:	bf 91       	pop	r27
     2dc:	af 91       	pop	r26
     2de:	9f 91       	pop	r25
     2e0:	8f 91       	pop	r24
     2e2:	7f 91       	pop	r23
     2e4:	6f 91       	pop	r22
     2e6:	5f 91       	pop	r21
     2e8:	4f 91       	pop	r20
     2ea:	3f 91       	pop	r19
     2ec:	2f 91       	pop	r18
     2ee:	0f 90       	pop	r0
     2f0:	0b be       	out	0x3b, r0	; 59
     2f2:	0f 90       	pop	r0
     2f4:	0f be       	out	0x3f, r0	; 63
     2f6:	0f 90       	pop	r0
     2f8:	1f 90       	pop	r1
     2fa:	18 95       	reti

000002fc <freePtr>:
#include <stdlib.h>

static unsigned char * manchesterPtr = 0;

void freePtr(){
	free(manchesterPtr);
     2fc:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <manchesterPtr>
     300:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <manchesterPtr+0x1>
     304:	c3 c7       	rjmp	.+3974   	; 0x128c <free>
     306:	08 95       	ret

00000308 <stringToManchester>:
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
     308:	8f 92       	push	r8
     30a:	9f 92       	push	r9
     30c:	af 92       	push	r10
     30e:	bf 92       	push	r11
     310:	cf 92       	push	r12
     312:	df 92       	push	r13
     314:	ef 92       	push	r14
     316:	ff 92       	push	r15
     318:	0f 93       	push	r16
     31a:	1f 93       	push	r17
     31c:	cf 93       	push	r28
     31e:	df 93       	push	r29
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     320:	22 e0       	ldi	r18, 0x02	; 2
     322:	86 30       	cpi	r24, 0x06	; 6
     324:	92 07       	cpc	r25, r18
     326:	09 f4       	brne	.+2      	; 0x32a <stringToManchester+0x22>
     328:	6c c0       	rjmp	.+216    	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
     32a:	ec 01       	movw	r28, r24
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
     32c:	fc 01       	movw	r30, r24
     32e:	01 90       	ld	r0, Z+
     330:	00 20       	and	r0, r0
     332:	e9 f7       	brne	.-6      	; 0x32e <stringToManchester+0x26>
     334:	31 97       	sbiw	r30, 0x01	; 1
     336:	e8 1b       	sub	r30, r24
     338:	f9 0b       	sbc	r31, r25
     33a:	5f 01       	movw	r10, r30
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
     33c:	cf 01       	movw	r24, r30
     33e:	88 0f       	add	r24, r24
     340:	99 1f       	adc	r25, r25
     342:	61 e0       	ldi	r22, 0x01	; 1
     344:	70 e0       	ldi	r23, 0x00	; 0
     346:	03 96       	adiw	r24, 0x03	; 3
     348:	ef d6       	rcall	.+3550   	; 0x1128 <calloc>
     34a:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <manchesterPtr+0x1>
     34e:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <manchesterPtr>
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     352:	1a 14       	cp	r1, r10
     354:	1b 04       	cpc	r1, r11
     356:	0c f0       	brlt	.+2      	; 0x35a <stringToManchester+0x52>
     358:	56 c0       	rjmp	.+172    	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     35a:	7e 01       	movw	r14, r28
     35c:	a0 e0       	ldi	r26, 0x00	; 0
     35e:	b0 e0       	ldi	r27, 0x00	; 0
     360:	60 e0       	ldi	r22, 0x00	; 0
     362:	70 e0       	ldi	r23, 0x00	; 0
     364:	28 e0       	ldi	r18, 0x08	; 8
     366:	30 e0       	ldi	r19, 0x00	; 0
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
     368:	01 e0       	ldi	r16, 0x01	; 1
     36a:	10 e0       	ldi	r17, 0x00	; 0
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     36c:	0f 2e       	mov	r0, r31
     36e:	f7 e0       	ldi	r31, 0x07	; 7
     370:	9f 2e       	mov	r9, r31
     372:	f0 2d       	mov	r31, r0
     374:	81 2c       	mov	r8, r1
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];
     376:	f7 01       	movw	r30, r14
     378:	c1 91       	ld	r28, Z+
     37a:	7f 01       	movw	r14, r30

		for (int j = 7; j >= 0; j--)
     37c:	47 e0       	ldi	r20, 0x07	; 7
     37e:	50 e0       	ldi	r21, 0x00	; 0
			if (counter < 0 || counter > 7)
			{
				counter = 7;
				++t;
			}
			if (ch & (1 << j))
     380:	d0 e0       	ldi	r29, 0x00	; 0
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
		{
			--counter;
     382:	21 50       	subi	r18, 0x01	; 1
     384:	31 09       	sbc	r19, r1

			if (counter < 0 || counter > 7)
     386:	28 30       	cpi	r18, 0x08	; 8
     388:	31 05       	cpc	r19, r1
     38a:	20 f0       	brcs	.+8      	; 0x394 <stringToManchester+0x8c>
			{
				counter = 7;
				++t;
     38c:	6f 5f       	subi	r22, 0xFF	; 255
     38e:	7f 4f       	sbci	r23, 0xFF	; 255
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     390:	29 2d       	mov	r18, r9
     392:	38 2d       	mov	r19, r8
				++t;
			}
			if (ch & (1 << j))
     394:	fe 01       	movw	r30, r28
     396:	04 2e       	mov	r0, r20
     398:	02 c0       	rjmp	.+4      	; 0x39e <stringToManchester+0x96>
     39a:	f5 95       	asr	r31
     39c:	e7 95       	ror	r30
     39e:	0a 94       	dec	r0
     3a0:	e2 f7       	brpl	.-8      	; 0x39a <stringToManchester+0x92>
     3a2:	e0 ff       	sbrs	r30, 0
     3a4:	12 c0       	rjmp	.+36     	; 0x3ca <stringToManchester+0xc2>
			{
				manchesterPtr[i + t] |= 1 << counter;
     3a6:	fb 01       	movw	r30, r22
     3a8:	ea 0f       	add	r30, r26
     3aa:	fb 1f       	adc	r31, r27
     3ac:	e8 0f       	add	r30, r24
     3ae:	f9 1f       	adc	r31, r25
     3b0:	68 01       	movw	r12, r16
     3b2:	02 2e       	mov	r0, r18
     3b4:	02 c0       	rjmp	.+4      	; 0x3ba <stringToManchester+0xb2>
     3b6:	cc 0c       	add	r12, r12
     3b8:	dd 1c       	adc	r13, r13
     3ba:	0a 94       	dec	r0
     3bc:	e2 f7       	brpl	.-8      	; 0x3b6 <stringToManchester+0xae>
     3be:	d0 80       	ld	r13, Z
     3c0:	cd 28       	or	r12, r13
     3c2:	c0 82       	st	Z, r12
				--counter;
     3c4:	21 50       	subi	r18, 0x01	; 1
     3c6:	31 09       	sbc	r19, r1
     3c8:	11 c0       	rjmp	.+34     	; 0x3ec <stringToManchester+0xe4>
				manchesterPtr[i + t] &= (255 - (0 << counter));
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
     3ca:	fb 01       	movw	r30, r22
     3cc:	ea 0f       	add	r30, r26
     3ce:	fb 1f       	adc	r31, r27
     3d0:	e8 0f       	add	r30, r24
     3d2:	f9 1f       	adc	r31, r25
				--counter;
     3d4:	21 50       	subi	r18, 0x01	; 1
     3d6:	31 09       	sbc	r19, r1
				manchesterPtr[i + t] |= (1 << counter);
     3d8:	68 01       	movw	r12, r16
     3da:	02 2e       	mov	r0, r18
     3dc:	02 c0       	rjmp	.+4      	; 0x3e2 <stringToManchester+0xda>
     3de:	cc 0c       	add	r12, r12
     3e0:	dd 1c       	adc	r13, r13
     3e2:	0a 94       	dec	r0
     3e4:	e2 f7       	brpl	.-8      	; 0x3de <stringToManchester+0xd6>
     3e6:	d0 80       	ld	r13, Z
     3e8:	cd 28       	or	r12, r13
     3ea:	c0 82       	st	Z, r12

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
     3ec:	41 50       	subi	r20, 0x01	; 1
     3ee:	51 09       	sbc	r21, r1
     3f0:	40 f6       	brcc	.-112    	; 0x382 <stringToManchester+0x7a>
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
     3f2:	61 50       	subi	r22, 0x01	; 1
     3f4:	71 09       	sbc	r23, r1
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     3f6:	11 96       	adiw	r26, 0x01	; 1
     3f8:	aa 16       	cp	r10, r26
     3fa:	bb 06       	cpc	r11, r27
     3fc:	09 f0       	breq	.+2      	; 0x400 <__LOCK_REGION_LENGTH__>
     3fe:	bb cf       	rjmp	.-138    	; 0x376 <stringToManchester+0x6e>
     400:	02 c0       	rjmp	.+4      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     402:	80 e0       	ldi	r24, 0x00	; 0
     404:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
	}
	return manchesterPtr;													// Returnér manchesterkoden
}
     406:	df 91       	pop	r29
     408:	cf 91       	pop	r28
     40a:	1f 91       	pop	r17
     40c:	0f 91       	pop	r16
     40e:	ff 90       	pop	r15
     410:	ef 90       	pop	r14
     412:	df 90       	pop	r13
     414:	cf 90       	pop	r12
     416:	bf 90       	pop	r11
     418:	af 90       	pop	r10
     41a:	9f 90       	pop	r9
     41c:	8f 90       	pop	r8
     41e:	08 95       	ret

00000420 <skiftLEDTilstand_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitchLED.h"
 
 void skiftLEDTilstand_Optaget(char lektorOptaget)
{
	if (lektorOptaget == '0')
     420:	80 33       	cpi	r24, 0x30	; 48
	{
	setToggleSwitchLED('0');
     422:	11 f4       	brne	.+4      	; 0x428 <skiftLEDTilstand_Optaget+0x8>
	}

	else 	
	{
	setToggleSwitchLED('1');
     424:	0f c5       	rjmp	.+2590   	; 0xe44 <setToggleSwitchLED>
     426:	08 95       	ret
     428:	81 e3       	ldi	r24, 0x31	; 49
     42a:	0c c5       	rjmp	.+2584   	; 0xe44 <setToggleSwitchLED>
     42c:	08 95       	ret

0000042e <skiftLEDTilstand_PaaKontor>:

 //Skift LEDTilstand for ToggleSwitchLED baseret på, hvorvidt lektor er til stede (parametiseret)
 void skiftLEDTilstand_PaaKontor(char tilStede)
 {

	if (tilStede == '1')
     42e:	81 33       	cpi	r24, 0x31	; 49
     430:	19 f4       	brne	.+6      	; 0x438 <skiftLEDTilstand_PaaKontor+0xa>
	{
	setToggleSwitchLED('0');
     432:	80 e3       	ldi	r24, 0x30	; 48
     434:	07 c5       	rjmp	.+2574   	; 0xe44 <setToggleSwitchLED>
	}
	else
	{
	setToggleSwitchLED('1');
     436:	08 95       	ret
     438:	81 e3       	ldi	r24, 0x31	; 49
     43a:	04 c5       	rjmp	.+2568   	; 0xe44 <setToggleSwitchLED>
     43c:	08 95       	ret

0000043e <sendCharSW>:
{
	// Main-loop: Toggle LED7 hvert sekund
	unsigned char i;
	unsigned char x = Tegn;
	// Start bit
	PORT &= ~(1<<PINNR);
     43e:	28 98       	cbi	0x05, 0	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     440:	eb e4       	ldi	r30, 0x4B	; 75
     442:	f1 e0       	ldi	r31, 0x01	; 1
     444:	31 97       	sbiw	r30, 0x01	; 1
     446:	f1 f7       	brne	.-4      	; 0x444 <sendCharSW+0x6>
     448:	00 c0       	rjmp	.+0      	; 0x44a <sendCharSW+0xc>
     44a:	00 00       	nop
     44c:	98 e0       	ldi	r25, 0x08	; 8
	_delay_us(NO_us);
	// 8 data bits (LSB first)
	for (i = 0; i<8; i++)
	{
		if(x & 0b00000001)
     44e:	80 ff       	sbrs	r24, 0
     450:	02 c0       	rjmp	.+4      	; 0x456 <sendCharSW+0x18>
			PORT |= (1<<PINNR);
     452:	28 9a       	sbi	0x05, 0	; 5
     454:	01 c0       	rjmp	.+2      	; 0x458 <sendCharSW+0x1a>
		else
			PORT &= ~(1<<PINNR);
     456:	28 98       	cbi	0x05, 0	; 5
     458:	eb e4       	ldi	r30, 0x4B	; 75
     45a:	f1 e0       	ldi	r31, 0x01	; 1
     45c:	31 97       	sbiw	r30, 0x01	; 1
     45e:	f1 f7       	brne	.-4      	; 0x45c <sendCharSW+0x1e>
     460:	00 c0       	rjmp	.+0      	; 0x462 <sendCharSW+0x24>
     462:	00 00       	nop
		_delay_us(NO_us);
		x = x>>1;
     464:	86 95       	lsr	r24
     466:	91 50       	subi	r25, 0x01	; 1
	unsigned char x = Tegn;
	// Start bit
	PORT &= ~(1<<PINNR);
	_delay_us(NO_us);
	// 8 data bits (LSB first)
	for (i = 0; i<8; i++)
     468:	91 f7       	brne	.-28     	; 0x44e <sendCharSW+0x10>
		else
			PORT &= ~(1<<PINNR);
		_delay_us(NO_us);
		x = x>>1;
	}
	PORT |= (1<<PINNR);
     46a:	28 9a       	sbi	0x05, 0	; 5
     46c:	8b e4       	ldi	r24, 0x4B	; 75
     46e:	91 e0       	ldi	r25, 0x01	; 1
     470:	01 97       	sbiw	r24, 0x01	; 1
     472:	f1 f7       	brne	.-4      	; 0x470 <sendCharSW+0x32>
     474:	00 c0       	rjmp	.+0      	; 0x476 <sendCharSW+0x38>
     476:	00 00       	nop
     478:	08 95       	ret

0000047a <initSensor>:
#include "Sensor.h"


void initSensor(char register_, short int port)
{
	if (register_ > 'L' || register_ < 'A' || register_ == 'I')
     47a:	9f eb       	ldi	r25, 0xBF	; 191
     47c:	98 0f       	add	r25, r24
     47e:	9c 30       	cpi	r25, 0x0C	; 12
     480:	10 f4       	brcc	.+4      	; 0x486 <initSensor+0xc>
     482:	89 34       	cpi	r24, 0x49	; 73
     484:	39 f4       	brne	.+14     	; 0x494 <initSensor+0x1a>
	{
		register__ = 'A';
     486:	81 e4       	ldi	r24, 0x41	; 65
     488:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <register__>
	}
	if (port > 7)
     48c:	68 30       	cpi	r22, 0x08	; 8
     48e:	71 05       	cpc	r23, r1
     490:	24 f4       	brge	.+8      	; 0x49a <initSensor+0x20>
     492:	19 c0       	rjmp	.+50     	; 0x4c6 <initSensor+0x4c>
     494:	68 30       	cpi	r22, 0x08	; 8
     496:	71 05       	cpc	r23, r1
     498:	34 f0       	brlt	.+12     	; 0x4a6 <initSensor+0x2c>
	{
		port__ = 1;
     49a:	81 e0       	ldi	r24, 0x01	; 1
     49c:	90 e0       	ldi	r25, 0x00	; 0
     49e:	90 93 22 02 	sts	0x0222, r25	; 0x800222 <port__+0x1>
     4a2:	80 93 21 02 	sts	0x0221, r24	; 0x800221 <port__>
	}

	switch (register__)
     4a6:	e0 91 19 02 	lds	r30, 0x0219	; 0x800219 <register__>
     4aa:	8e 2f       	mov	r24, r30
     4ac:	90 e0       	ldi	r25, 0x00	; 0
     4ae:	fc 01       	movw	r30, r24
     4b0:	e1 54       	subi	r30, 0x41	; 65
     4b2:	f1 09       	sbc	r31, r1
     4b4:	ec 30       	cpi	r30, 0x0C	; 12
     4b6:	f1 05       	cpc	r31, r1
     4b8:	08 f0       	brcs	.+2      	; 0x4bc <initSensor+0x42>
     4ba:	90 c0       	rjmp	.+288    	; 0x5dc <initSensor+0x162>
     4bc:	88 27       	eor	r24, r24
     4be:	ee 58       	subi	r30, 0x8E	; 142
     4c0:	ff 4f       	sbci	r31, 0xFF	; 255
     4c2:	8f 4f       	sbci	r24, 0xFF	; 255
     4c4:	29 c6       	rjmp	.+3154   	; 0x1118 <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << port);
     4c6:	21 b1       	in	r18, 0x01	; 1
     4c8:	81 e0       	ldi	r24, 0x01	; 1
     4ca:	90 e0       	ldi	r25, 0x00	; 0
     4cc:	02 c0       	rjmp	.+4      	; 0x4d2 <initSensor+0x58>
     4ce:	88 0f       	add	r24, r24
     4d0:	99 1f       	adc	r25, r25
     4d2:	6a 95       	dec	r22
     4d4:	e2 f7       	brpl	.-8      	; 0x4ce <initSensor+0x54>
     4d6:	80 95       	com	r24
     4d8:	82 23       	and	r24, r18
     4da:	81 b9       	out	0x01, r24	; 1
		break;
     4dc:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << port);
     4de:	24 b1       	in	r18, 0x04	; 4
     4e0:	81 e0       	ldi	r24, 0x01	; 1
     4e2:	90 e0       	ldi	r25, 0x00	; 0
     4e4:	02 c0       	rjmp	.+4      	; 0x4ea <initSensor+0x70>
     4e6:	88 0f       	add	r24, r24
     4e8:	99 1f       	adc	r25, r25
     4ea:	6a 95       	dec	r22
     4ec:	e2 f7       	brpl	.-8      	; 0x4e6 <initSensor+0x6c>
     4ee:	80 95       	com	r24
     4f0:	82 23       	and	r24, r18
     4f2:	84 b9       	out	0x04, r24	; 4
		break;
     4f4:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << port);
     4f6:	27 b1       	in	r18, 0x07	; 7
     4f8:	81 e0       	ldi	r24, 0x01	; 1
     4fa:	90 e0       	ldi	r25, 0x00	; 0
     4fc:	02 c0       	rjmp	.+4      	; 0x502 <initSensor+0x88>
     4fe:	88 0f       	add	r24, r24
     500:	99 1f       	adc	r25, r25
     502:	6a 95       	dec	r22
     504:	e2 f7       	brpl	.-8      	; 0x4fe <initSensor+0x84>
     506:	80 95       	com	r24
     508:	82 23       	and	r24, r18
     50a:	87 b9       	out	0x07, r24	; 7
		break;
     50c:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << port);
     50e:	2a b1       	in	r18, 0x0a	; 10
     510:	81 e0       	ldi	r24, 0x01	; 1
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	02 c0       	rjmp	.+4      	; 0x51a <initSensor+0xa0>
     516:	88 0f       	add	r24, r24
     518:	99 1f       	adc	r25, r25
     51a:	6a 95       	dec	r22
     51c:	e2 f7       	brpl	.-8      	; 0x516 <initSensor+0x9c>
     51e:	80 95       	com	r24
     520:	82 23       	and	r24, r18
     522:	8a b9       	out	0x0a, r24	; 10
		break;
     524:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << port);
     526:	2d b1       	in	r18, 0x0d	; 13
     528:	81 e0       	ldi	r24, 0x01	; 1
     52a:	90 e0       	ldi	r25, 0x00	; 0
     52c:	02 c0       	rjmp	.+4      	; 0x532 <initSensor+0xb8>
     52e:	88 0f       	add	r24, r24
     530:	99 1f       	adc	r25, r25
     532:	6a 95       	dec	r22
     534:	e2 f7       	brpl	.-8      	; 0x52e <initSensor+0xb4>
     536:	80 95       	com	r24
     538:	82 23       	and	r24, r18
     53a:	8d b9       	out	0x0d, r24	; 13
		break;
     53c:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << port);
     53e:	20 b3       	in	r18, 0x10	; 16
     540:	81 e0       	ldi	r24, 0x01	; 1
     542:	90 e0       	ldi	r25, 0x00	; 0
     544:	02 c0       	rjmp	.+4      	; 0x54a <initSensor+0xd0>
     546:	88 0f       	add	r24, r24
     548:	99 1f       	adc	r25, r25
     54a:	6a 95       	dec	r22
     54c:	e2 f7       	brpl	.-8      	; 0x546 <initSensor+0xcc>
     54e:	80 95       	com	r24
     550:	82 23       	and	r24, r18
     552:	80 bb       	out	0x10, r24	; 16
		break;
     554:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << port);
     556:	23 b3       	in	r18, 0x13	; 19
     558:	81 e0       	ldi	r24, 0x01	; 1
     55a:	90 e0       	ldi	r25, 0x00	; 0
     55c:	02 c0       	rjmp	.+4      	; 0x562 <initSensor+0xe8>
     55e:	88 0f       	add	r24, r24
     560:	99 1f       	adc	r25, r25
     562:	6a 95       	dec	r22
     564:	e2 f7       	brpl	.-8      	; 0x55e <initSensor+0xe4>
     566:	80 95       	com	r24
     568:	82 23       	and	r24, r18
     56a:	83 bb       	out	0x13, r24	; 19
		break;
     56c:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << port);
     56e:	e1 e0       	ldi	r30, 0x01	; 1
     570:	f1 e0       	ldi	r31, 0x01	; 1
     572:	20 81       	ld	r18, Z
     574:	81 e0       	ldi	r24, 0x01	; 1
     576:	90 e0       	ldi	r25, 0x00	; 0
     578:	02 c0       	rjmp	.+4      	; 0x57e <initSensor+0x104>
     57a:	88 0f       	add	r24, r24
     57c:	99 1f       	adc	r25, r25
     57e:	6a 95       	dec	r22
     580:	e2 f7       	brpl	.-8      	; 0x57a <initSensor+0x100>
     582:	80 95       	com	r24
     584:	82 23       	and	r24, r18
     586:	80 83       	st	Z, r24
		break;
     588:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << port);
     58a:	e4 e0       	ldi	r30, 0x04	; 4
     58c:	f1 e0       	ldi	r31, 0x01	; 1
     58e:	20 81       	ld	r18, Z
     590:	81 e0       	ldi	r24, 0x01	; 1
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	02 c0       	rjmp	.+4      	; 0x59a <initSensor+0x120>
     596:	88 0f       	add	r24, r24
     598:	99 1f       	adc	r25, r25
     59a:	6a 95       	dec	r22
     59c:	e2 f7       	brpl	.-8      	; 0x596 <initSensor+0x11c>
     59e:	80 95       	com	r24
     5a0:	82 23       	and	r24, r18
     5a2:	80 83       	st	Z, r24
		break;
     5a4:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << port);
     5a6:	e7 e0       	ldi	r30, 0x07	; 7
     5a8:	f1 e0       	ldi	r31, 0x01	; 1
     5aa:	20 81       	ld	r18, Z
     5ac:	81 e0       	ldi	r24, 0x01	; 1
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	02 c0       	rjmp	.+4      	; 0x5b6 <initSensor+0x13c>
     5b2:	88 0f       	add	r24, r24
     5b4:	99 1f       	adc	r25, r25
     5b6:	6a 95       	dec	r22
     5b8:	e2 f7       	brpl	.-8      	; 0x5b2 <initSensor+0x138>
     5ba:	80 95       	com	r24
     5bc:	82 23       	and	r24, r18
     5be:	80 83       	st	Z, r24
		break;
     5c0:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << port);
     5c2:	ea e0       	ldi	r30, 0x0A	; 10
     5c4:	f1 e0       	ldi	r31, 0x01	; 1
     5c6:	20 81       	ld	r18, Z
     5c8:	81 e0       	ldi	r24, 0x01	; 1
     5ca:	90 e0       	ldi	r25, 0x00	; 0
     5cc:	02 c0       	rjmp	.+4      	; 0x5d2 <initSensor+0x158>
     5ce:	88 0f       	add	r24, r24
     5d0:	99 1f       	adc	r25, r25
     5d2:	6a 95       	dec	r22
     5d4:	e2 f7       	brpl	.-8      	; 0x5ce <initSensor+0x154>
     5d6:	80 95       	com	r24
     5d8:	82 23       	and	r24, r18
     5da:	80 83       	st	Z, r24
     5dc:	08 95       	ret

000005de <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register__)
     5de:	e0 91 19 02 	lds	r30, 0x0219	; 0x800219 <register__>
     5e2:	8e 2f       	mov	r24, r30
     5e4:	90 e0       	ldi	r25, 0x00	; 0
     5e6:	fc 01       	movw	r30, r24
     5e8:	e1 54       	subi	r30, 0x41	; 65
     5ea:	f1 09       	sbc	r31, r1
     5ec:	ec 30       	cpi	r30, 0x0C	; 12
     5ee:	f1 05       	cpc	r31, r1
     5f0:	08 f0       	brcs	.+2      	; 0x5f4 <kontorStatus+0x16>
     5f2:	06 c1       	rjmp	.+524    	; 0x800 <kontorStatus+0x222>
     5f4:	88 27       	eor	r24, r24
     5f6:	e2 58       	subi	r30, 0x82	; 130
     5f8:	ff 4f       	sbci	r31, 0xFF	; 255
     5fa:	8f 4f       	sbci	r24, 0xFF	; 255
     5fc:	8d c5       	rjmp	.+2842   	; 0x1118 <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << port__))
     5fe:	80 b1       	in	r24, 0x00	; 0
     600:	90 e0       	ldi	r25, 0x00	; 0
     602:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     606:	02 c0       	rjmp	.+4      	; 0x60c <kontorStatus+0x2e>
     608:	95 95       	asr	r25
     60a:	87 95       	ror	r24
     60c:	0a 94       	dec	r0
     60e:	e2 f7       	brpl	.-8      	; 0x608 <kontorStatus+0x2a>
     610:	80 ff       	sbrs	r24, 0
     612:	06 c0       	rjmp	.+12     	; 0x620 <kontorStatus+0x42>
		{
			lektorDetected_ = '1';
     614:	81 e3       	ldi	r24, 0x31	; 49
     616:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     61a:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     61e:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     620:	80 e3       	ldi	r24, 0x30	; 48
     622:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     626:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     62a:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << port__))
     62c:	83 b1       	in	r24, 0x03	; 3
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     634:	02 c0       	rjmp	.+4      	; 0x63a <kontorStatus+0x5c>
     636:	95 95       	asr	r25
     638:	87 95       	ror	r24
     63a:	0a 94       	dec	r0
     63c:	e2 f7       	brpl	.-8      	; 0x636 <kontorStatus+0x58>
     63e:	80 ff       	sbrs	r24, 0
     640:	06 c0       	rjmp	.+12     	; 0x64e <kontorStatus+0x70>
		{
			lektorDetected_ = '1';
     642:	81 e3       	ldi	r24, 0x31	; 49
     644:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     648:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     64c:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     64e:	80 e3       	ldi	r24, 0x30	; 48
     650:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     654:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     658:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << port__))
     65a:	86 b1       	in	r24, 0x06	; 6
     65c:	90 e0       	ldi	r25, 0x00	; 0
     65e:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     662:	02 c0       	rjmp	.+4      	; 0x668 <kontorStatus+0x8a>
     664:	95 95       	asr	r25
     666:	87 95       	ror	r24
     668:	0a 94       	dec	r0
     66a:	e2 f7       	brpl	.-8      	; 0x664 <kontorStatus+0x86>
     66c:	80 ff       	sbrs	r24, 0
     66e:	06 c0       	rjmp	.+12     	; 0x67c <kontorStatus+0x9e>
		{
			lektorDetected_ = '1';
     670:	81 e3       	ldi	r24, 0x31	; 49
     672:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     676:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     67a:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     67c:	80 e3       	ldi	r24, 0x30	; 48
     67e:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     682:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     686:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << port__))
     688:	89 b1       	in	r24, 0x09	; 9
     68a:	90 e0       	ldi	r25, 0x00	; 0
     68c:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     690:	02 c0       	rjmp	.+4      	; 0x696 <kontorStatus+0xb8>
     692:	95 95       	asr	r25
     694:	87 95       	ror	r24
     696:	0a 94       	dec	r0
     698:	e2 f7       	brpl	.-8      	; 0x692 <kontorStatus+0xb4>
     69a:	80 ff       	sbrs	r24, 0
     69c:	06 c0       	rjmp	.+12     	; 0x6aa <kontorStatus+0xcc>
		{
			lektorDetected_ = '1';
     69e:	81 e3       	ldi	r24, 0x31	; 49
     6a0:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     6a4:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     6a8:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     6aa:	80 e3       	ldi	r24, 0x30	; 48
     6ac:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     6b0:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     6b4:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << port__))
     6b6:	8c b1       	in	r24, 0x0c	; 12
     6b8:	90 e0       	ldi	r25, 0x00	; 0
     6ba:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     6be:	02 c0       	rjmp	.+4      	; 0x6c4 <kontorStatus+0xe6>
     6c0:	95 95       	asr	r25
     6c2:	87 95       	ror	r24
     6c4:	0a 94       	dec	r0
     6c6:	e2 f7       	brpl	.-8      	; 0x6c0 <kontorStatus+0xe2>
     6c8:	80 ff       	sbrs	r24, 0
     6ca:	06 c0       	rjmp	.+12     	; 0x6d8 <kontorStatus+0xfa>
		{
			lektorDetected_ = '1';
     6cc:	81 e3       	ldi	r24, 0x31	; 49
     6ce:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     6d2:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     6d6:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     6d8:	80 e3       	ldi	r24, 0x30	; 48
     6da:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     6de:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     6e2:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << port__))
     6e4:	8f b1       	in	r24, 0x0f	; 15
     6e6:	90 e0       	ldi	r25, 0x00	; 0
     6e8:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     6ec:	02 c0       	rjmp	.+4      	; 0x6f2 <kontorStatus+0x114>
     6ee:	95 95       	asr	r25
     6f0:	87 95       	ror	r24
     6f2:	0a 94       	dec	r0
     6f4:	e2 f7       	brpl	.-8      	; 0x6ee <kontorStatus+0x110>
     6f6:	80 ff       	sbrs	r24, 0
     6f8:	06 c0       	rjmp	.+12     	; 0x706 <kontorStatus+0x128>
		{
			lektorDetected_ = '1';
     6fa:	81 e3       	ldi	r24, 0x31	; 49
     6fc:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     700:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     704:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     706:	80 e3       	ldi	r24, 0x30	; 48
     708:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     70c:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     710:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << port__))
     712:	82 b3       	in	r24, 0x12	; 18
     714:	90 e0       	ldi	r25, 0x00	; 0
     716:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     71a:	02 c0       	rjmp	.+4      	; 0x720 <kontorStatus+0x142>
     71c:	95 95       	asr	r25
     71e:	87 95       	ror	r24
     720:	0a 94       	dec	r0
     722:	e2 f7       	brpl	.-8      	; 0x71c <kontorStatus+0x13e>
     724:	80 ff       	sbrs	r24, 0
     726:	06 c0       	rjmp	.+12     	; 0x734 <kontorStatus+0x156>
		{
			lektorDetected_ = '1';
     728:	81 e3       	ldi	r24, 0x31	; 49
     72a:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     72e:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     732:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     734:	80 e3       	ldi	r24, 0x30	; 48
     736:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     73a:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     73e:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << port__))
     740:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     74a:	02 c0       	rjmp	.+4      	; 0x750 <kontorStatus+0x172>
     74c:	95 95       	asr	r25
     74e:	87 95       	ror	r24
     750:	0a 94       	dec	r0
     752:	e2 f7       	brpl	.-8      	; 0x74c <kontorStatus+0x16e>
     754:	80 ff       	sbrs	r24, 0
     756:	06 c0       	rjmp	.+12     	; 0x764 <kontorStatus+0x186>
		{
			lektorDetected_ = '1';
     758:	81 e3       	ldi	r24, 0x31	; 49
     75a:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     75e:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     762:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     764:	80 e3       	ldi	r24, 0x30	; 48
     766:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     76a:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     76e:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << port__))
     770:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     774:	90 e0       	ldi	r25, 0x00	; 0
     776:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     77a:	02 c0       	rjmp	.+4      	; 0x780 <kontorStatus+0x1a2>
     77c:	95 95       	asr	r25
     77e:	87 95       	ror	r24
     780:	0a 94       	dec	r0
     782:	e2 f7       	brpl	.-8      	; 0x77c <kontorStatus+0x19e>
     784:	80 ff       	sbrs	r24, 0
     786:	06 c0       	rjmp	.+12     	; 0x794 <kontorStatus+0x1b6>
		{
			lektorDetected_ = '1';
     788:	81 e3       	ldi	r24, 0x31	; 49
     78a:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     78e:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     792:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     794:	80 e3       	ldi	r24, 0x30	; 48
     796:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     79a:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     79e:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << port__))
     7a0:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     7aa:	02 c0       	rjmp	.+4      	; 0x7b0 <kontorStatus+0x1d2>
     7ac:	95 95       	asr	r25
     7ae:	87 95       	ror	r24
     7b0:	0a 94       	dec	r0
     7b2:	e2 f7       	brpl	.-8      	; 0x7ac <kontorStatus+0x1ce>
     7b4:	80 ff       	sbrs	r24, 0
     7b6:	06 c0       	rjmp	.+12     	; 0x7c4 <kontorStatus+0x1e6>
		{
			lektorDetected_ = '1';
     7b8:	81 e3       	ldi	r24, 0x31	; 49
     7ba:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     7be:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     7c2:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     7c4:	80 e3       	ldi	r24, 0x30	; 48
     7c6:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     7ca:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     7ce:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << port__))
     7d0:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     7d4:	90 e0       	ldi	r25, 0x00	; 0
     7d6:	00 90 21 02 	lds	r0, 0x0221	; 0x800221 <port__>
     7da:	02 c0       	rjmp	.+4      	; 0x7e0 <kontorStatus+0x202>
     7dc:	95 95       	asr	r25
     7de:	87 95       	ror	r24
     7e0:	0a 94       	dec	r0
     7e2:	e2 f7       	brpl	.-8      	; 0x7dc <kontorStatus+0x1fe>
     7e4:	80 ff       	sbrs	r24, 0
     7e6:	06 c0       	rjmp	.+12     	; 0x7f4 <kontorStatus+0x216>
		{
			lektorDetected_ = '1';
     7e8:	81 e3       	ldi	r24, 0x31	; 49
     7ea:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     7ee:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     7f2:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     7f4:	80 e3       	ldi	r24, 0x30	; 48
     7f6:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <lektorDetected_>
			return lektorDetected_;
     7fa:	80 91 1a 02 	lds	r24, 0x021A	; 0x80021a <lektorDetected_>
     7fe:	08 95       	ret
		}
		break;
		default: return '0';
     800:	80 e3       	ldi	r24, 0x30	; 48
	}
     802:	08 95       	ret

00000804 <returnerTimerStatus>:

 #include "Timer_1.h"

 int returnerTimerStatus()
 {
	return timerStatus_;
     804:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <timerStatus_>
     808:	90 91 0f 02 	lds	r25, 0x020F	; 0x80020f <timerStatus_+0x1>
 }
     80c:	08 95       	ret

0000080e <resetTimer>:



 void resetTimer()
 {
	timerStatus_ = '0';
     80e:	80 e3       	ldi	r24, 0x30	; 48
     810:	90 e0       	ldi	r25, 0x00	; 0
     812:	90 93 0f 02 	sts	0x020F, r25	; 0x80020f <timerStatus_+0x1>
     816:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <timerStatus_>
	ctr_ = 0;
     81a:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <ctr_+0x1>
     81e:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <ctr_>
     822:	08 95       	ret

00000824 <setTimer>:

 void setTimer()
 {
 
      //Sæt timerStatus til '1' (=going)
	  timerStatus_ = '1';	
     824:	81 e3       	ldi	r24, 0x31	; 49
     826:	90 e0       	ldi	r25, 0x00	; 0
     828:	90 93 0f 02 	sts	0x020F, r25	; 0x80020f <timerStatus_+0x1>
     82c:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     830:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     834:	85 e0       	ldi	r24, 0x05	; 5
     836:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     83a:	86 ef       	ldi	r24, 0xF6	; 246
     83c:	92 ec       	ldi	r25, 0xC2	; 194
     83e:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     842:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     846:	ef e6       	ldi	r30, 0x6F	; 111
     848:	f0 e0       	ldi	r31, 0x00	; 0
     84a:	80 81       	ld	r24, Z
     84c:	81 60       	ori	r24, 0x01	; 1
     84e:	80 83       	st	Z, r24
     850:	08 95       	ret

00000852 <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     852:	1f 92       	push	r1
     854:	0f 92       	push	r0
     856:	0f b6       	in	r0, 0x3f	; 63
     858:	0f 92       	push	r0
     85a:	11 24       	eor	r1, r1
     85c:	0b b6       	in	r0, 0x3b	; 59
     85e:	0f 92       	push	r0
     860:	2f 93       	push	r18
     862:	3f 93       	push	r19
     864:	4f 93       	push	r20
     866:	5f 93       	push	r21
     868:	6f 93       	push	r22
     86a:	7f 93       	push	r23
     86c:	8f 93       	push	r24
     86e:	9f 93       	push	r25
     870:	af 93       	push	r26
     872:	bf 93       	push	r27
     874:	ef 93       	push	r30
     876:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     878:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <ctr_>
     87c:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <ctr_+0x1>
     880:	01 96       	adiw	r24, 0x01	; 1
     882:	90 93 11 02 	sts	0x0211, r25	; 0x800211 <ctr_+0x1>
     886:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     88a:	86 ef       	ldi	r24, 0xF6	; 246
     88c:	92 ec       	ldi	r25, 0xC2	; 194
     88e:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     892:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 600) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     896:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <ctr_>
     89a:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <ctr_+0x1>
     89e:	88 35       	cpi	r24, 0x58	; 88
     8a0:	92 40       	sbci	r25, 0x02	; 2
	 {
		resetTimer();
     8a2:	29 f4       	brne	.+10     	; 0x8ae <__vector_20+0x5c>
		TIMSK1 &= 0;
     8a4:	b4 df       	rcall	.-152    	; 0x80e <resetTimer>
     8a6:	ef e6       	ldi	r30, 0x6F	; 111
     8a8:	f0 e0       	ldi	r31, 0x00	; 0
     8aa:	80 81       	ld	r24, Z
	 }
     8ac:	10 82       	st	Z, r1
     8ae:	ff 91       	pop	r31
     8b0:	ef 91       	pop	r30
     8b2:	bf 91       	pop	r27
     8b4:	af 91       	pop	r26
     8b6:	9f 91       	pop	r25
     8b8:	8f 91       	pop	r24
     8ba:	7f 91       	pop	r23
     8bc:	6f 91       	pop	r22
     8be:	5f 91       	pop	r21
     8c0:	4f 91       	pop	r20
     8c2:	3f 91       	pop	r19
     8c4:	2f 91       	pop	r18
     8c6:	0f 90       	pop	r0
     8c8:	0b be       	out	0x3b, r0	; 59
     8ca:	0f 90       	pop	r0
     8cc:	0f be       	out	0x3f, r0	; 63
     8ce:	0f 90       	pop	r0
     8d0:	1f 90       	pop	r1
     8d2:	18 95       	reti

000008d4 <T2Delay_us>:

 void T2Delay_us(int delay_us) // MAX 15 uS DELAY!!!
 {
	 int us;
	 
	 if (delay_us <= 15 && delay_us > 0) //int delay_ms, skal være mellem 0 og 15
     8d4:	9c 01       	movw	r18, r24
     8d6:	21 50       	subi	r18, 0x01	; 1
     8d8:	31 09       	sbc	r19, r1
     8da:	2f 30       	cpi	r18, 0x0F	; 15
     8dc:	31 05       	cpc	r19, r1
     8de:	10 f0       	brcs	.+4      	; 0x8e4 <T2Delay_us+0x10>
	 }
	 
	 else
	 
	 {
		 us = 1;
     8e0:	81 e0       	ldi	r24, 0x01	; 1
     8e2:	90 e0       	ldi	r25, 0x00	; 0
	 }
	 //x for 1s = 240 v. fravær af PS, derfor 16*us
	 TCNT2 = (256-(16*us));
     8e4:	82 95       	swap	r24
     8e6:	80 7f       	andi	r24, 0xF0	; 240
     8e8:	81 95       	neg	r24
     8ea:	80 93 b2 00 	sts	0x00B2, r24	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7000b2>
	 
	 //Prescaler = 0, normal mode.
	 TCCR2A = 0x00000000;
     8ee:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
	 TCCR2B = 0x00000001;
     8f2:	81 e0       	ldi	r24, 0x01	; 1
     8f4:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>

	 //lav ingenting indtil timer 2 flag register sættes
	 while ((TIFR2 & (1<<0)) == 0) {}
     8f8:	b8 9b       	sbis	0x17, 0	; 23
     8fa:	fe cf       	rjmp	.-4      	; 0x8f8 <T2Delay_us+0x24>

	 TCCR2B = 0;
     8fc:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>

	 TIFR2 = 1<<0;
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	87 bb       	out	0x17, r24	; 23
     904:	08 95       	ret

00000906 <__vector_35>:
	  TIMSK3 |= 0b00000001;
	  
}

 ISR(TIMER3_OVF_vect)
 {
     906:	1f 92       	push	r1
     908:	0f 92       	push	r0
     90a:	0f b6       	in	r0, 0x3f	; 63
     90c:	0f 92       	push	r0
     90e:	11 24       	eor	r1, r1
     910:	8f 93       	push	r24
     912:	9f 93       	push	r25
	 // Tæller ctr_ op hvert sekund.
	 ctr_3++;
     914:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <ctr_3>
     918:	90 91 13 02 	lds	r25, 0x0213	; 0x800213 <ctr_3+0x1>
     91c:	01 96       	adiw	r24, 0x01	; 1
     91e:	90 93 13 02 	sts	0x0213, r25	; 0x800213 <ctr_3+0x1>
     922:	80 93 12 02 	sts	0x0212, r24	; 0x800212 <ctr_3>
	 //	sætter tcnt3 til krævet værdi for 1s delay
	 TCNT3 = (0xFFFF-15625);
     926:	86 ef       	ldi	r24, 0xF6	; 246
     928:	92 ec       	ldi	r25, 0xC2	; 194
     92a:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     92e:	80 93 94 00 	sts	0x0094, r24	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
     932:	9f 91       	pop	r25
     934:	8f 91       	pop	r24
     936:	0f 90       	pop	r0
     938:	0f be       	out	0x3f, r0	; 63
     93a:	0f 90       	pop	r0
     93c:	1f 90       	pop	r1
     93e:	18 95       	reti

00000940 <initToggleSwitch>:
 #include "ToggleSwitch.h"

void initToggleSwitch(char register_, short int port)

{
 	if (register_ > 'L' || register_ < 'A' || register_ == 'I')
     940:	9f eb       	ldi	r25, 0xBF	; 191
     942:	98 0f       	add	r25, r24
     944:	9c 30       	cpi	r25, 0x0C	; 12
     946:	10 f4       	brcc	.+4      	; 0x94c <initToggleSwitch+0xc>
     948:	89 34       	cpi	r24, 0x49	; 73
     94a:	39 f4       	brne	.+14     	; 0x95a <initToggleSwitch+0x1a>
 	{
	 	register___ = 'A';
     94c:	81 e4       	ldi	r24, 0x41	; 65
     94e:	80 93 1b 02 	sts	0x021B, r24	; 0x80021b <register___>
 	}
 	if (port > 7)
     952:	68 30       	cpi	r22, 0x08	; 8
     954:	71 05       	cpc	r23, r1
     956:	24 f4       	brge	.+8      	; 0x960 <initToggleSwitch+0x20>
     958:	19 c0       	rjmp	.+50     	; 0x98c <initToggleSwitch+0x4c>
     95a:	68 30       	cpi	r22, 0x08	; 8
     95c:	71 05       	cpc	r23, r1
     95e:	34 f0       	brlt	.+12     	; 0x96c <initToggleSwitch+0x2c>
 	{
	 	port___ = 1;
     960:	81 e0       	ldi	r24, 0x01	; 1
     962:	90 e0       	ldi	r25, 0x00	; 0
     964:	90 93 20 02 	sts	0x0220, r25	; 0x800220 <port___+0x1>
     968:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <port___>
 	}
 	
 	switch (register___)
     96c:	e0 91 1b 02 	lds	r30, 0x021B	; 0x80021b <register___>
     970:	8e 2f       	mov	r24, r30
     972:	90 e0       	ldi	r25, 0x00	; 0
     974:	fc 01       	movw	r30, r24
     976:	e1 54       	subi	r30, 0x41	; 65
     978:	f1 09       	sbc	r31, r1
     97a:	ec 30       	cpi	r30, 0x0C	; 12
     97c:	f1 05       	cpc	r31, r1
     97e:	08 f0       	brcs	.+2      	; 0x982 <initToggleSwitch+0x42>
     980:	90 c0       	rjmp	.+288    	; 0xaa2 <initToggleSwitch+0x162>
     982:	88 27       	eor	r24, r24
     984:	e6 57       	subi	r30, 0x76	; 118
     986:	ff 4f       	sbci	r31, 0xFF	; 255
     988:	8f 4f       	sbci	r24, 0xFF	; 255
     98a:	c6 c3       	rjmp	.+1932   	; 0x1118 <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << port);
     98c:	21 b1       	in	r18, 0x01	; 1
     98e:	81 e0       	ldi	r24, 0x01	; 1
     990:	90 e0       	ldi	r25, 0x00	; 0
     992:	02 c0       	rjmp	.+4      	; 0x998 <initToggleSwitch+0x58>
     994:	88 0f       	add	r24, r24
     996:	99 1f       	adc	r25, r25
     998:	6a 95       	dec	r22
     99a:	e2 f7       	brpl	.-8      	; 0x994 <initToggleSwitch+0x54>
     99c:	80 95       	com	r24
     99e:	82 23       	and	r24, r18
     9a0:	81 b9       	out	0x01, r24	; 1
	 	break;
     9a2:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << port);
     9a4:	24 b1       	in	r18, 0x04	; 4
     9a6:	81 e0       	ldi	r24, 0x01	; 1
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	02 c0       	rjmp	.+4      	; 0x9b0 <initToggleSwitch+0x70>
     9ac:	88 0f       	add	r24, r24
     9ae:	99 1f       	adc	r25, r25
     9b0:	6a 95       	dec	r22
     9b2:	e2 f7       	brpl	.-8      	; 0x9ac <initToggleSwitch+0x6c>
     9b4:	80 95       	com	r24
     9b6:	82 23       	and	r24, r18
     9b8:	84 b9       	out	0x04, r24	; 4
	 	break;
     9ba:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << port);
     9bc:	27 b1       	in	r18, 0x07	; 7
     9be:	81 e0       	ldi	r24, 0x01	; 1
     9c0:	90 e0       	ldi	r25, 0x00	; 0
     9c2:	02 c0       	rjmp	.+4      	; 0x9c8 <initToggleSwitch+0x88>
     9c4:	88 0f       	add	r24, r24
     9c6:	99 1f       	adc	r25, r25
     9c8:	6a 95       	dec	r22
     9ca:	e2 f7       	brpl	.-8      	; 0x9c4 <initToggleSwitch+0x84>
     9cc:	80 95       	com	r24
     9ce:	82 23       	and	r24, r18
     9d0:	87 b9       	out	0x07, r24	; 7
	 	break;
     9d2:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << port);
     9d4:	2a b1       	in	r18, 0x0a	; 10
     9d6:	81 e0       	ldi	r24, 0x01	; 1
     9d8:	90 e0       	ldi	r25, 0x00	; 0
     9da:	02 c0       	rjmp	.+4      	; 0x9e0 <initToggleSwitch+0xa0>
     9dc:	88 0f       	add	r24, r24
     9de:	99 1f       	adc	r25, r25
     9e0:	6a 95       	dec	r22
     9e2:	e2 f7       	brpl	.-8      	; 0x9dc <initToggleSwitch+0x9c>
     9e4:	80 95       	com	r24
     9e6:	82 23       	and	r24, r18
     9e8:	8a b9       	out	0x0a, r24	; 10
	 	break;
     9ea:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << port);
     9ec:	2d b1       	in	r18, 0x0d	; 13
     9ee:	81 e0       	ldi	r24, 0x01	; 1
     9f0:	90 e0       	ldi	r25, 0x00	; 0
     9f2:	02 c0       	rjmp	.+4      	; 0x9f8 <initToggleSwitch+0xb8>
     9f4:	88 0f       	add	r24, r24
     9f6:	99 1f       	adc	r25, r25
     9f8:	6a 95       	dec	r22
     9fa:	e2 f7       	brpl	.-8      	; 0x9f4 <initToggleSwitch+0xb4>
     9fc:	80 95       	com	r24
     9fe:	82 23       	and	r24, r18
     a00:	8d b9       	out	0x0d, r24	; 13
	 	break;
     a02:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << port);
     a04:	20 b3       	in	r18, 0x10	; 16
     a06:	81 e0       	ldi	r24, 0x01	; 1
     a08:	90 e0       	ldi	r25, 0x00	; 0
     a0a:	02 c0       	rjmp	.+4      	; 0xa10 <initToggleSwitch+0xd0>
     a0c:	88 0f       	add	r24, r24
     a0e:	99 1f       	adc	r25, r25
     a10:	6a 95       	dec	r22
     a12:	e2 f7       	brpl	.-8      	; 0xa0c <initToggleSwitch+0xcc>
     a14:	80 95       	com	r24
     a16:	82 23       	and	r24, r18
     a18:	80 bb       	out	0x10, r24	; 16
	 	break;
     a1a:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << port);
     a1c:	23 b3       	in	r18, 0x13	; 19
     a1e:	81 e0       	ldi	r24, 0x01	; 1
     a20:	90 e0       	ldi	r25, 0x00	; 0
     a22:	02 c0       	rjmp	.+4      	; 0xa28 <initToggleSwitch+0xe8>
     a24:	88 0f       	add	r24, r24
     a26:	99 1f       	adc	r25, r25
     a28:	6a 95       	dec	r22
     a2a:	e2 f7       	brpl	.-8      	; 0xa24 <initToggleSwitch+0xe4>
     a2c:	80 95       	com	r24
     a2e:	82 23       	and	r24, r18
     a30:	83 bb       	out	0x13, r24	; 19
	 	break;
     a32:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << port);
     a34:	e1 e0       	ldi	r30, 0x01	; 1
     a36:	f1 e0       	ldi	r31, 0x01	; 1
     a38:	20 81       	ld	r18, Z
     a3a:	81 e0       	ldi	r24, 0x01	; 1
     a3c:	90 e0       	ldi	r25, 0x00	; 0
     a3e:	02 c0       	rjmp	.+4      	; 0xa44 <initToggleSwitch+0x104>
     a40:	88 0f       	add	r24, r24
     a42:	99 1f       	adc	r25, r25
     a44:	6a 95       	dec	r22
     a46:	e2 f7       	brpl	.-8      	; 0xa40 <initToggleSwitch+0x100>
     a48:	80 95       	com	r24
     a4a:	82 23       	and	r24, r18
     a4c:	80 83       	st	Z, r24
	 	break;
     a4e:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << port);
     a50:	e4 e0       	ldi	r30, 0x04	; 4
     a52:	f1 e0       	ldi	r31, 0x01	; 1
     a54:	20 81       	ld	r18, Z
     a56:	81 e0       	ldi	r24, 0x01	; 1
     a58:	90 e0       	ldi	r25, 0x00	; 0
     a5a:	02 c0       	rjmp	.+4      	; 0xa60 <initToggleSwitch+0x120>
     a5c:	88 0f       	add	r24, r24
     a5e:	99 1f       	adc	r25, r25
     a60:	6a 95       	dec	r22
     a62:	e2 f7       	brpl	.-8      	; 0xa5c <initToggleSwitch+0x11c>
     a64:	80 95       	com	r24
     a66:	82 23       	and	r24, r18
     a68:	80 83       	st	Z, r24
	 	break;
     a6a:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << port);
     a6c:	e7 e0       	ldi	r30, 0x07	; 7
     a6e:	f1 e0       	ldi	r31, 0x01	; 1
     a70:	20 81       	ld	r18, Z
     a72:	81 e0       	ldi	r24, 0x01	; 1
     a74:	90 e0       	ldi	r25, 0x00	; 0
     a76:	02 c0       	rjmp	.+4      	; 0xa7c <initToggleSwitch+0x13c>
     a78:	88 0f       	add	r24, r24
     a7a:	99 1f       	adc	r25, r25
     a7c:	6a 95       	dec	r22
     a7e:	e2 f7       	brpl	.-8      	; 0xa78 <initToggleSwitch+0x138>
     a80:	80 95       	com	r24
     a82:	82 23       	and	r24, r18
     a84:	80 83       	st	Z, r24
	 	break;
     a86:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << port);
     a88:	ea e0       	ldi	r30, 0x0A	; 10
     a8a:	f1 e0       	ldi	r31, 0x01	; 1
     a8c:	20 81       	ld	r18, Z
     a8e:	81 e0       	ldi	r24, 0x01	; 1
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	02 c0       	rjmp	.+4      	; 0xa98 <initToggleSwitch+0x158>
     a94:	88 0f       	add	r24, r24
     a96:	99 1f       	adc	r25, r25
     a98:	6a 95       	dec	r22
     a9a:	e2 f7       	brpl	.-8      	; 0xa94 <initToggleSwitch+0x154>
     a9c:	80 95       	com	r24
     a9e:	82 23       	and	r24, r18
     aa0:	80 83       	st	Z, r24
     aa2:	08 95       	ret

00000aa4 <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register___)
     aa4:	e0 91 1b 02 	lds	r30, 0x021B	; 0x80021b <register___>
     aa8:	8e 2f       	mov	r24, r30
     aaa:	90 e0       	ldi	r25, 0x00	; 0
     aac:	fc 01       	movw	r30, r24
     aae:	e1 54       	subi	r30, 0x41	; 65
     ab0:	f1 09       	sbc	r31, r1
     ab2:	ec 30       	cpi	r30, 0x0C	; 12
     ab4:	f1 05       	cpc	r31, r1
     ab6:	08 f0       	brcs	.+2      	; 0xaba <toggleSwitchStatus+0x16>
     ab8:	06 c1       	rjmp	.+524    	; 0xcc6 <toggleSwitchStatus+0x222>
     aba:	88 27       	eor	r24, r24
     abc:	ea 56       	subi	r30, 0x6A	; 106
     abe:	ff 4f       	sbci	r31, 0xFF	; 255
     ac0:	8f 4f       	sbci	r24, 0xFF	; 255
     ac2:	2a c3       	rjmp	.+1620   	; 0x1118 <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << port___))
     ac4:	80 b1       	in	r24, 0x00	; 0
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     acc:	02 c0       	rjmp	.+4      	; 0xad2 <toggleSwitchStatus+0x2e>
     ace:	95 95       	asr	r25
     ad0:	87 95       	ror	r24
     ad2:	0a 94       	dec	r0
     ad4:	e2 f7       	brpl	.-8      	; 0xace <toggleSwitchStatus+0x2a>
     ad6:	80 ff       	sbrs	r24, 0
     ad8:	06 c0       	rjmp	.+12     	; 0xae6 <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     ada:	81 e3       	ldi	r24, 0x31	; 49
     adc:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     ae0:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     ae4:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     ae6:	80 e3       	ldi	r24, 0x30	; 48
     ae8:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     aec:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     af0:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << port___))
     af2:	83 b1       	in	r24, 0x03	; 3
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     afa:	02 c0       	rjmp	.+4      	; 0xb00 <toggleSwitchStatus+0x5c>
     afc:	95 95       	asr	r25
     afe:	87 95       	ror	r24
     b00:	0a 94       	dec	r0
     b02:	e2 f7       	brpl	.-8      	; 0xafc <toggleSwitchStatus+0x58>
     b04:	80 ff       	sbrs	r24, 0
     b06:	06 c0       	rjmp	.+12     	; 0xb14 <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     b08:	81 e3       	ldi	r24, 0x31	; 49
     b0a:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b0e:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b12:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b14:	80 e3       	ldi	r24, 0x30	; 48
     b16:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b1a:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b1e:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << port___))
     b20:	86 b1       	in	r24, 0x06	; 6
     b22:	90 e0       	ldi	r25, 0x00	; 0
     b24:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     b28:	02 c0       	rjmp	.+4      	; 0xb2e <toggleSwitchStatus+0x8a>
     b2a:	95 95       	asr	r25
     b2c:	87 95       	ror	r24
     b2e:	0a 94       	dec	r0
     b30:	e2 f7       	brpl	.-8      	; 0xb2a <toggleSwitchStatus+0x86>
     b32:	80 ff       	sbrs	r24, 0
     b34:	06 c0       	rjmp	.+12     	; 0xb42 <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     b36:	81 e3       	ldi	r24, 0x31	; 49
     b38:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b3c:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b40:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b42:	80 e3       	ldi	r24, 0x30	; 48
     b44:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b48:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b4c:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << port___))
     b4e:	89 b1       	in	r24, 0x09	; 9
     b50:	90 e0       	ldi	r25, 0x00	; 0
     b52:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     b56:	02 c0       	rjmp	.+4      	; 0xb5c <toggleSwitchStatus+0xb8>
     b58:	95 95       	asr	r25
     b5a:	87 95       	ror	r24
     b5c:	0a 94       	dec	r0
     b5e:	e2 f7       	brpl	.-8      	; 0xb58 <toggleSwitchStatus+0xb4>
     b60:	80 ff       	sbrs	r24, 0
     b62:	06 c0       	rjmp	.+12     	; 0xb70 <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     b64:	81 e3       	ldi	r24, 0x31	; 49
     b66:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b6a:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b6e:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b70:	80 e3       	ldi	r24, 0x30	; 48
     b72:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b76:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b7a:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << port___))
     b7c:	8c b1       	in	r24, 0x0c	; 12
     b7e:	90 e0       	ldi	r25, 0x00	; 0
     b80:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     b84:	02 c0       	rjmp	.+4      	; 0xb8a <toggleSwitchStatus+0xe6>
     b86:	95 95       	asr	r25
     b88:	87 95       	ror	r24
     b8a:	0a 94       	dec	r0
     b8c:	e2 f7       	brpl	.-8      	; 0xb86 <toggleSwitchStatus+0xe2>
     b8e:	80 ff       	sbrs	r24, 0
     b90:	06 c0       	rjmp	.+12     	; 0xb9e <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     b92:	81 e3       	ldi	r24, 0x31	; 49
     b94:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     b98:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     b9c:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b9e:	80 e3       	ldi	r24, 0x30	; 48
     ba0:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     ba4:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     ba8:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << port___))
     baa:	8f b1       	in	r24, 0x0f	; 15
     bac:	90 e0       	ldi	r25, 0x00	; 0
     bae:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     bb2:	02 c0       	rjmp	.+4      	; 0xbb8 <toggleSwitchStatus+0x114>
     bb4:	95 95       	asr	r25
     bb6:	87 95       	ror	r24
     bb8:	0a 94       	dec	r0
     bba:	e2 f7       	brpl	.-8      	; 0xbb4 <toggleSwitchStatus+0x110>
     bbc:	80 ff       	sbrs	r24, 0
     bbe:	06 c0       	rjmp	.+12     	; 0xbcc <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     bc0:	81 e3       	ldi	r24, 0x31	; 49
     bc2:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     bc6:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     bca:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bcc:	80 e3       	ldi	r24, 0x30	; 48
     bce:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     bd2:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     bd6:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << port___))
     bd8:	82 b3       	in	r24, 0x12	; 18
     bda:	90 e0       	ldi	r25, 0x00	; 0
     bdc:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     be0:	02 c0       	rjmp	.+4      	; 0xbe6 <toggleSwitchStatus+0x142>
     be2:	95 95       	asr	r25
     be4:	87 95       	ror	r24
     be6:	0a 94       	dec	r0
     be8:	e2 f7       	brpl	.-8      	; 0xbe2 <toggleSwitchStatus+0x13e>
     bea:	80 ff       	sbrs	r24, 0
     bec:	06 c0       	rjmp	.+12     	; 0xbfa <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     bee:	81 e3       	ldi	r24, 0x31	; 49
     bf0:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     bf4:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     bf8:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bfa:	80 e3       	ldi	r24, 0x30	; 48
     bfc:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c00:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c04:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << port___))
     c06:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     c0a:	90 e0       	ldi	r25, 0x00	; 0
     c0c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     c10:	02 c0       	rjmp	.+4      	; 0xc16 <toggleSwitchStatus+0x172>
     c12:	95 95       	asr	r25
     c14:	87 95       	ror	r24
     c16:	0a 94       	dec	r0
     c18:	e2 f7       	brpl	.-8      	; 0xc12 <toggleSwitchStatus+0x16e>
     c1a:	80 ff       	sbrs	r24, 0
     c1c:	06 c0       	rjmp	.+12     	; 0xc2a <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     c1e:	81 e3       	ldi	r24, 0x31	; 49
     c20:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c24:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c28:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c2a:	80 e3       	ldi	r24, 0x30	; 48
     c2c:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c30:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c34:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << port___))
     c36:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     c3a:	90 e0       	ldi	r25, 0x00	; 0
     c3c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     c40:	02 c0       	rjmp	.+4      	; 0xc46 <toggleSwitchStatus+0x1a2>
     c42:	95 95       	asr	r25
     c44:	87 95       	ror	r24
     c46:	0a 94       	dec	r0
     c48:	e2 f7       	brpl	.-8      	; 0xc42 <toggleSwitchStatus+0x19e>
     c4a:	80 ff       	sbrs	r24, 0
     c4c:	06 c0       	rjmp	.+12     	; 0xc5a <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     c4e:	81 e3       	ldi	r24, 0x31	; 49
     c50:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c54:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c58:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c5a:	80 e3       	ldi	r24, 0x30	; 48
     c5c:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c60:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c64:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << port___))
     c66:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     c6a:	90 e0       	ldi	r25, 0x00	; 0
     c6c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     c70:	02 c0       	rjmp	.+4      	; 0xc76 <toggleSwitchStatus+0x1d2>
     c72:	95 95       	asr	r25
     c74:	87 95       	ror	r24
     c76:	0a 94       	dec	r0
     c78:	e2 f7       	brpl	.-8      	; 0xc72 <toggleSwitchStatus+0x1ce>
     c7a:	80 ff       	sbrs	r24, 0
     c7c:	06 c0       	rjmp	.+12     	; 0xc8a <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     c7e:	81 e3       	ldi	r24, 0x31	; 49
     c80:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c84:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c88:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c8a:	80 e3       	ldi	r24, 0x30	; 48
     c8c:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     c90:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     c94:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << port___))
     c96:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     c9a:	90 e0       	ldi	r25, 0x00	; 0
     c9c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port___>
     ca0:	02 c0       	rjmp	.+4      	; 0xca6 <toggleSwitchStatus+0x202>
     ca2:	95 95       	asr	r25
     ca4:	87 95       	ror	r24
     ca6:	0a 94       	dec	r0
     ca8:	e2 f7       	brpl	.-8      	; 0xca2 <toggleSwitchStatus+0x1fe>
     caa:	80 ff       	sbrs	r24, 0
     cac:	06 c0       	rjmp	.+12     	; 0xcba <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     cae:	81 e3       	ldi	r24, 0x31	; 49
     cb0:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     cb4:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     cb8:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     cba:	80 e3       	ldi	r24, 0x30	; 48
     cbc:	80 93 1e 02 	sts	0x021E, r24	; 0x80021e <tilstand_>
			return tilstand_;
     cc0:	80 91 1e 02 	lds	r24, 0x021E	; 0x80021e <tilstand_>
     cc4:	08 95       	ret
		}
		break;
		default: return '0';
     cc6:	80 e3       	ldi	r24, 0x30	; 48
	}
     cc8:	08 95       	ret

00000cca <initToggleSwitchLED>:

 #include "ToggleSwitchLED.h"

 void initToggleSwitchLED(char register_, short int port)
 {
	if (register_ > 'L' || register_ < 'A' || register_ == 'I')
     cca:	9f eb       	ldi	r25, 0xBF	; 191
     ccc:	98 0f       	add	r25, r24
     cce:	9c 30       	cpi	r25, 0x0C	; 12
     cd0:	10 f4       	brcc	.+4      	; 0xcd6 <initToggleSwitchLED+0xc>
     cd2:	89 34       	cpi	r24, 0x49	; 73
     cd4:	39 f4       	brne	.+14     	; 0xce4 <initToggleSwitchLED+0x1a>
	{
		register____ = 'A';
     cd6:	81 e4       	ldi	r24, 0x41	; 65
     cd8:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <register____>
	}
	if (port > 7 || port < 0)
     cdc:	68 30       	cpi	r22, 0x08	; 8
     cde:	71 05       	cpc	r23, r1
     ce0:	20 f4       	brcc	.+8      	; 0xcea <initToggleSwitchLED+0x20>
     ce2:	19 c0       	rjmp	.+50     	; 0xd16 <initToggleSwitchLED+0x4c>
     ce4:	68 30       	cpi	r22, 0x08	; 8
     ce6:	71 05       	cpc	r23, r1
     ce8:	30 f0       	brcs	.+12     	; 0xcf6 <initToggleSwitchLED+0x2c>
	{
		port____ = 1;
     cea:	81 e0       	ldi	r24, 0x01	; 1
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	90 93 16 02 	sts	0x0216, r25	; 0x800216 <port____+0x1>
     cf2:	80 93 15 02 	sts	0x0215, r24	; 0x800215 <port____>
	}

	//sæt given pin til output

	switch (register____)
     cf6:	e0 91 18 02 	lds	r30, 0x0218	; 0x800218 <register____>
     cfa:	8e 2f       	mov	r24, r30
     cfc:	90 e0       	ldi	r25, 0x00	; 0
     cfe:	fc 01       	movw	r30, r24
     d00:	e1 54       	subi	r30, 0x41	; 65
     d02:	f1 09       	sbc	r31, r1
     d04:	ec 30       	cpi	r30, 0x0C	; 12
     d06:	f1 05       	cpc	r31, r1
     d08:	08 f0       	brcs	.+2      	; 0xd0c <initToggleSwitchLED+0x42>
     d0a:	9b c0       	rjmp	.+310    	; 0xe42 <initToggleSwitchLED+0x178>
     d0c:	88 27       	eor	r24, r24
     d0e:	ee 55       	subi	r30, 0x5E	; 94
     d10:	ff 4f       	sbci	r31, 0xFF	; 255
     d12:	8f 4f       	sbci	r24, 0xFF	; 255
     d14:	01 c2       	rjmp	.+1026   	; 0x1118 <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << port____);
     d16:	21 b1       	in	r18, 0x01	; 1
     d18:	81 e0       	ldi	r24, 0x01	; 1
     d1a:	90 e0       	ldi	r25, 0x00	; 0
     d1c:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     d20:	02 c0       	rjmp	.+4      	; 0xd26 <initToggleSwitchLED+0x5c>
     d22:	88 0f       	add	r24, r24
     d24:	99 1f       	adc	r25, r25
     d26:	0a 94       	dec	r0
     d28:	e2 f7       	brpl	.-8      	; 0xd22 <initToggleSwitchLED+0x58>
     d2a:	82 2b       	or	r24, r18
     d2c:	81 b9       	out	0x01, r24	; 1
	break;
     d2e:	08 95       	ret
	case 'B':
	DDRB |= (1 << port____);
     d30:	24 b1       	in	r18, 0x04	; 4
     d32:	81 e0       	ldi	r24, 0x01	; 1
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     d3a:	02 c0       	rjmp	.+4      	; 0xd40 <initToggleSwitchLED+0x76>
     d3c:	88 0f       	add	r24, r24
     d3e:	99 1f       	adc	r25, r25
     d40:	0a 94       	dec	r0
     d42:	e2 f7       	brpl	.-8      	; 0xd3c <initToggleSwitchLED+0x72>
     d44:	82 2b       	or	r24, r18
     d46:	84 b9       	out	0x04, r24	; 4
	break;
     d48:	08 95       	ret
	case 'C':
	DDRC |= (1 << port____);
     d4a:	27 b1       	in	r18, 0x07	; 7
     d4c:	81 e0       	ldi	r24, 0x01	; 1
     d4e:	90 e0       	ldi	r25, 0x00	; 0
     d50:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     d54:	02 c0       	rjmp	.+4      	; 0xd5a <initToggleSwitchLED+0x90>
     d56:	88 0f       	add	r24, r24
     d58:	99 1f       	adc	r25, r25
     d5a:	0a 94       	dec	r0
     d5c:	e2 f7       	brpl	.-8      	; 0xd56 <initToggleSwitchLED+0x8c>
     d5e:	82 2b       	or	r24, r18
     d60:	87 b9       	out	0x07, r24	; 7
	break;
     d62:	08 95       	ret
	case 'D':
	DDRD |= (1 << port____);
     d64:	2a b1       	in	r18, 0x0a	; 10
     d66:	81 e0       	ldi	r24, 0x01	; 1
     d68:	90 e0       	ldi	r25, 0x00	; 0
     d6a:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     d6e:	02 c0       	rjmp	.+4      	; 0xd74 <initToggleSwitchLED+0xaa>
     d70:	88 0f       	add	r24, r24
     d72:	99 1f       	adc	r25, r25
     d74:	0a 94       	dec	r0
     d76:	e2 f7       	brpl	.-8      	; 0xd70 <initToggleSwitchLED+0xa6>
     d78:	82 2b       	or	r24, r18
     d7a:	8a b9       	out	0x0a, r24	; 10
	break;
     d7c:	08 95       	ret
	case 'E':
	DDRE |= (1 << port____);
     d7e:	2d b1       	in	r18, 0x0d	; 13
     d80:	81 e0       	ldi	r24, 0x01	; 1
     d82:	90 e0       	ldi	r25, 0x00	; 0
     d84:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     d88:	02 c0       	rjmp	.+4      	; 0xd8e <initToggleSwitchLED+0xc4>
     d8a:	88 0f       	add	r24, r24
     d8c:	99 1f       	adc	r25, r25
     d8e:	0a 94       	dec	r0
     d90:	e2 f7       	brpl	.-8      	; 0xd8a <initToggleSwitchLED+0xc0>
     d92:	82 2b       	or	r24, r18
     d94:	8d b9       	out	0x0d, r24	; 13
	break;
     d96:	08 95       	ret
	case 'F':
	DDRF |= (1 << port____);
     d98:	20 b3       	in	r18, 0x10	; 16
     d9a:	81 e0       	ldi	r24, 0x01	; 1
     d9c:	90 e0       	ldi	r25, 0x00	; 0
     d9e:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     da2:	02 c0       	rjmp	.+4      	; 0xda8 <initToggleSwitchLED+0xde>
     da4:	88 0f       	add	r24, r24
     da6:	99 1f       	adc	r25, r25
     da8:	0a 94       	dec	r0
     daa:	e2 f7       	brpl	.-8      	; 0xda4 <initToggleSwitchLED+0xda>
     dac:	82 2b       	or	r24, r18
     dae:	80 bb       	out	0x10, r24	; 16
	break;
     db0:	08 95       	ret
	case 'G':
	DDRG |= (1 << port____);
     db2:	23 b3       	in	r18, 0x13	; 19
     db4:	81 e0       	ldi	r24, 0x01	; 1
     db6:	90 e0       	ldi	r25, 0x00	; 0
     db8:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     dbc:	02 c0       	rjmp	.+4      	; 0xdc2 <initToggleSwitchLED+0xf8>
     dbe:	88 0f       	add	r24, r24
     dc0:	99 1f       	adc	r25, r25
     dc2:	0a 94       	dec	r0
     dc4:	e2 f7       	brpl	.-8      	; 0xdbe <initToggleSwitchLED+0xf4>
     dc6:	82 2b       	or	r24, r18
     dc8:	83 bb       	out	0x13, r24	; 19
	break;
     dca:	08 95       	ret
	case 'H':
	DDRH |= (1 << port____);
     dcc:	e1 e0       	ldi	r30, 0x01	; 1
     dce:	f1 e0       	ldi	r31, 0x01	; 1
     dd0:	20 81       	ld	r18, Z
     dd2:	81 e0       	ldi	r24, 0x01	; 1
     dd4:	90 e0       	ldi	r25, 0x00	; 0
     dd6:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     dda:	02 c0       	rjmp	.+4      	; 0xde0 <initToggleSwitchLED+0x116>
     ddc:	88 0f       	add	r24, r24
     dde:	99 1f       	adc	r25, r25
     de0:	0a 94       	dec	r0
     de2:	e2 f7       	brpl	.-8      	; 0xddc <initToggleSwitchLED+0x112>
     de4:	82 2b       	or	r24, r18
     de6:	80 83       	st	Z, r24
	break;
     de8:	08 95       	ret
	case 'J':
	DDRJ |= (1 << port____);
     dea:	e4 e0       	ldi	r30, 0x04	; 4
     dec:	f1 e0       	ldi	r31, 0x01	; 1
     dee:	20 81       	ld	r18, Z
     df0:	81 e0       	ldi	r24, 0x01	; 1
     df2:	90 e0       	ldi	r25, 0x00	; 0
     df4:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     df8:	02 c0       	rjmp	.+4      	; 0xdfe <initToggleSwitchLED+0x134>
     dfa:	88 0f       	add	r24, r24
     dfc:	99 1f       	adc	r25, r25
     dfe:	0a 94       	dec	r0
     e00:	e2 f7       	brpl	.-8      	; 0xdfa <initToggleSwitchLED+0x130>
     e02:	82 2b       	or	r24, r18
     e04:	80 83       	st	Z, r24
	break;
     e06:	08 95       	ret
	case 'K':
	DDRK |= (1 << port____);
     e08:	e7 e0       	ldi	r30, 0x07	; 7
     e0a:	f1 e0       	ldi	r31, 0x01	; 1
     e0c:	20 81       	ld	r18, Z
     e0e:	81 e0       	ldi	r24, 0x01	; 1
     e10:	90 e0       	ldi	r25, 0x00	; 0
     e12:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     e16:	02 c0       	rjmp	.+4      	; 0xe1c <initToggleSwitchLED+0x152>
     e18:	88 0f       	add	r24, r24
     e1a:	99 1f       	adc	r25, r25
     e1c:	0a 94       	dec	r0
     e1e:	e2 f7       	brpl	.-8      	; 0xe18 <initToggleSwitchLED+0x14e>
     e20:	82 2b       	or	r24, r18
     e22:	80 83       	st	Z, r24
	break;
     e24:	08 95       	ret
	case 'L':
	DDRL |= (1 << port____);
     e26:	ea e0       	ldi	r30, 0x0A	; 10
     e28:	f1 e0       	ldi	r31, 0x01	; 1
     e2a:	20 81       	ld	r18, Z
     e2c:	81 e0       	ldi	r24, 0x01	; 1
     e2e:	90 e0       	ldi	r25, 0x00	; 0
     e30:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     e34:	02 c0       	rjmp	.+4      	; 0xe3a <initToggleSwitchLED+0x170>
     e36:	88 0f       	add	r24, r24
     e38:	99 1f       	adc	r25, r25
     e3a:	0a 94       	dec	r0
     e3c:	e2 f7       	brpl	.-8      	; 0xe36 <initToggleSwitchLED+0x16c>
     e3e:	82 2b       	or	r24, r18
     e40:	80 83       	st	Z, r24
     e42:	08 95       	ret

00000e44 <setToggleSwitchLED>:
	}
 }


 void setToggleSwitchLED(char bool_)
 {
     e44:	28 2f       	mov	r18, r24
	switch (register____)
     e46:	e0 91 18 02 	lds	r30, 0x0218	; 0x800218 <register____>
     e4a:	8e 2f       	mov	r24, r30
     e4c:	90 e0       	ldi	r25, 0x00	; 0
     e4e:	fc 01       	movw	r30, r24
     e50:	e1 54       	subi	r30, 0x41	; 65
     e52:	f1 09       	sbc	r31, r1
     e54:	ec 30       	cpi	r30, 0x0C	; 12
     e56:	f1 05       	cpc	r31, r1
     e58:	08 f0       	brcs	.+2      	; 0xe5c <setToggleSwitchLED+0x18>
     e5a:	53 c1       	rjmp	.+678    	; 0x1102 <setToggleSwitchLED+0x2be>
     e5c:	88 27       	eor	r24, r24
     e5e:	e2 55       	subi	r30, 0x52	; 82
     e60:	ff 4f       	sbci	r31, 0xFF	; 255
     e62:	8f 4f       	sbci	r24, 0xFF	; 255
     e64:	59 c1       	rjmp	.+690    	; 0x1118 <__tablejump2__>
	{
		case 'A':
		if (bool_ == '0')
     e66:	20 33       	cpi	r18, 0x30	; 48
     e68:	71 f4       	brne	.+28     	; 0xe86 <setToggleSwitchLED+0x42>
		{
			PORTA &= ~(1 << port____);
     e6a:	22 b1       	in	r18, 0x02	; 2
     e6c:	81 e0       	ldi	r24, 0x01	; 1
     e6e:	90 e0       	ldi	r25, 0x00	; 0
     e70:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     e74:	02 c0       	rjmp	.+4      	; 0xe7a <setToggleSwitchLED+0x36>
     e76:	88 0f       	add	r24, r24
     e78:	99 1f       	adc	r25, r25
     e7a:	0a 94       	dec	r0
     e7c:	e2 f7       	brpl	.-8      	; 0xe76 <setToggleSwitchLED+0x32>
     e7e:	80 95       	com	r24
     e80:	82 23       	and	r24, r18
     e82:	82 b9       	out	0x02, r24	; 2
     e84:	08 95       	ret
		}
		else 
		{
			PORTA |= (1 << port____);
     e86:	22 b1       	in	r18, 0x02	; 2
     e88:	81 e0       	ldi	r24, 0x01	; 1
     e8a:	90 e0       	ldi	r25, 0x00	; 0
     e8c:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     e90:	02 c0       	rjmp	.+4      	; 0xe96 <setToggleSwitchLED+0x52>
     e92:	88 0f       	add	r24, r24
     e94:	99 1f       	adc	r25, r25
     e96:	0a 94       	dec	r0
     e98:	e2 f7       	brpl	.-8      	; 0xe92 <setToggleSwitchLED+0x4e>
     e9a:	82 2b       	or	r24, r18
     e9c:	82 b9       	out	0x02, r24	; 2
     e9e:	08 95       	ret
		}
		break;

		case 'B':
		if (bool_ == '0')
     ea0:	20 33       	cpi	r18, 0x30	; 48
     ea2:	71 f4       	brne	.+28     	; 0xec0 <setToggleSwitchLED+0x7c>
		{
			PORTB &= ~(1 << port____);
     ea4:	25 b1       	in	r18, 0x05	; 5
     ea6:	81 e0       	ldi	r24, 0x01	; 1
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     eae:	02 c0       	rjmp	.+4      	; 0xeb4 <setToggleSwitchLED+0x70>
     eb0:	88 0f       	add	r24, r24
     eb2:	99 1f       	adc	r25, r25
     eb4:	0a 94       	dec	r0
     eb6:	e2 f7       	brpl	.-8      	; 0xeb0 <setToggleSwitchLED+0x6c>
     eb8:	80 95       	com	r24
     eba:	82 23       	and	r24, r18
     ebc:	85 b9       	out	0x05, r24	; 5
     ebe:	08 95       	ret
		}
		else
		{
			PORTB |= (1 << port____);
     ec0:	25 b1       	in	r18, 0x05	; 5
     ec2:	81 e0       	ldi	r24, 0x01	; 1
     ec4:	90 e0       	ldi	r25, 0x00	; 0
     ec6:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     eca:	02 c0       	rjmp	.+4      	; 0xed0 <setToggleSwitchLED+0x8c>
     ecc:	88 0f       	add	r24, r24
     ece:	99 1f       	adc	r25, r25
     ed0:	0a 94       	dec	r0
     ed2:	e2 f7       	brpl	.-8      	; 0xecc <setToggleSwitchLED+0x88>
     ed4:	82 2b       	or	r24, r18
     ed6:	85 b9       	out	0x05, r24	; 5
     ed8:	08 95       	ret
		}
		break;
		case 'C':
		if (bool_ == '0')
     eda:	20 33       	cpi	r18, 0x30	; 48
     edc:	71 f4       	brne	.+28     	; 0xefa <setToggleSwitchLED+0xb6>
		{
			PORTC &= ~(1 << port____);
     ede:	28 b1       	in	r18, 0x08	; 8
     ee0:	81 e0       	ldi	r24, 0x01	; 1
     ee2:	90 e0       	ldi	r25, 0x00	; 0
     ee4:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     ee8:	02 c0       	rjmp	.+4      	; 0xeee <setToggleSwitchLED+0xaa>
     eea:	88 0f       	add	r24, r24
     eec:	99 1f       	adc	r25, r25
     eee:	0a 94       	dec	r0
     ef0:	e2 f7       	brpl	.-8      	; 0xeea <setToggleSwitchLED+0xa6>
     ef2:	80 95       	com	r24
     ef4:	82 23       	and	r24, r18
     ef6:	88 b9       	out	0x08, r24	; 8
     ef8:	08 95       	ret
		}
		else
		{
			PORTC |= (1 << port____);
     efa:	28 b1       	in	r18, 0x08	; 8
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	90 e0       	ldi	r25, 0x00	; 0
     f00:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     f04:	02 c0       	rjmp	.+4      	; 0xf0a <setToggleSwitchLED+0xc6>
     f06:	88 0f       	add	r24, r24
     f08:	99 1f       	adc	r25, r25
     f0a:	0a 94       	dec	r0
     f0c:	e2 f7       	brpl	.-8      	; 0xf06 <setToggleSwitchLED+0xc2>
     f0e:	82 2b       	or	r24, r18
     f10:	88 b9       	out	0x08, r24	; 8
     f12:	08 95       	ret
		}
		break;
		case 'D':
		if (bool_ == '0')
     f14:	20 33       	cpi	r18, 0x30	; 48
     f16:	71 f4       	brne	.+28     	; 0xf34 <setToggleSwitchLED+0xf0>
		{
			PORTD &= ~(1 << port____);
     f18:	2b b1       	in	r18, 0x0b	; 11
     f1a:	81 e0       	ldi	r24, 0x01	; 1
     f1c:	90 e0       	ldi	r25, 0x00	; 0
     f1e:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     f22:	02 c0       	rjmp	.+4      	; 0xf28 <setToggleSwitchLED+0xe4>
     f24:	88 0f       	add	r24, r24
     f26:	99 1f       	adc	r25, r25
     f28:	0a 94       	dec	r0
     f2a:	e2 f7       	brpl	.-8      	; 0xf24 <setToggleSwitchLED+0xe0>
     f2c:	80 95       	com	r24
     f2e:	82 23       	and	r24, r18
     f30:	8b b9       	out	0x0b, r24	; 11
     f32:	08 95       	ret
		}
		else
		{
			PORTD |= (1 << port____);
     f34:	2b b1       	in	r18, 0x0b	; 11
     f36:	81 e0       	ldi	r24, 0x01	; 1
     f38:	90 e0       	ldi	r25, 0x00	; 0
     f3a:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     f3e:	02 c0       	rjmp	.+4      	; 0xf44 <setToggleSwitchLED+0x100>
     f40:	88 0f       	add	r24, r24
     f42:	99 1f       	adc	r25, r25
     f44:	0a 94       	dec	r0
     f46:	e2 f7       	brpl	.-8      	; 0xf40 <setToggleSwitchLED+0xfc>
     f48:	82 2b       	or	r24, r18
     f4a:	8b b9       	out	0x0b, r24	; 11
     f4c:	08 95       	ret
		}
		break;
		case 'E':
		if (bool_ == '0')
     f4e:	20 33       	cpi	r18, 0x30	; 48
     f50:	71 f4       	brne	.+28     	; 0xf6e <setToggleSwitchLED+0x12a>
		{
			PORTE &= ~(1 << port____);
     f52:	2e b1       	in	r18, 0x0e	; 14
     f54:	81 e0       	ldi	r24, 0x01	; 1
     f56:	90 e0       	ldi	r25, 0x00	; 0
     f58:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     f5c:	02 c0       	rjmp	.+4      	; 0xf62 <setToggleSwitchLED+0x11e>
     f5e:	88 0f       	add	r24, r24
     f60:	99 1f       	adc	r25, r25
     f62:	0a 94       	dec	r0
     f64:	e2 f7       	brpl	.-8      	; 0xf5e <setToggleSwitchLED+0x11a>
     f66:	80 95       	com	r24
     f68:	82 23       	and	r24, r18
     f6a:	8e b9       	out	0x0e, r24	; 14
     f6c:	08 95       	ret
		}
		else
		{
			PORTE |= (1 << port____);
     f6e:	2e b1       	in	r18, 0x0e	; 14
     f70:	81 e0       	ldi	r24, 0x01	; 1
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     f78:	02 c0       	rjmp	.+4      	; 0xf7e <setToggleSwitchLED+0x13a>
     f7a:	88 0f       	add	r24, r24
     f7c:	99 1f       	adc	r25, r25
     f7e:	0a 94       	dec	r0
     f80:	e2 f7       	brpl	.-8      	; 0xf7a <setToggleSwitchLED+0x136>
     f82:	82 2b       	or	r24, r18
     f84:	8e b9       	out	0x0e, r24	; 14
     f86:	08 95       	ret
		}
		break;
		case 'F':
		if (bool_ == '0')
     f88:	20 33       	cpi	r18, 0x30	; 48
     f8a:	71 f4       	brne	.+28     	; 0xfa8 <setToggleSwitchLED+0x164>
		{
			PORTF &= ~(1 << port____);
     f8c:	21 b3       	in	r18, 0x11	; 17
     f8e:	81 e0       	ldi	r24, 0x01	; 1
     f90:	90 e0       	ldi	r25, 0x00	; 0
     f92:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     f96:	02 c0       	rjmp	.+4      	; 0xf9c <setToggleSwitchLED+0x158>
     f98:	88 0f       	add	r24, r24
     f9a:	99 1f       	adc	r25, r25
     f9c:	0a 94       	dec	r0
     f9e:	e2 f7       	brpl	.-8      	; 0xf98 <setToggleSwitchLED+0x154>
     fa0:	80 95       	com	r24
     fa2:	82 23       	and	r24, r18
     fa4:	81 bb       	out	0x11, r24	; 17
     fa6:	08 95       	ret
		}
		else
		{
			PORTF |= (1 << port____);
     fa8:	21 b3       	in	r18, 0x11	; 17
     faa:	81 e0       	ldi	r24, 0x01	; 1
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     fb2:	02 c0       	rjmp	.+4      	; 0xfb8 <setToggleSwitchLED+0x174>
     fb4:	88 0f       	add	r24, r24
     fb6:	99 1f       	adc	r25, r25
     fb8:	0a 94       	dec	r0
     fba:	e2 f7       	brpl	.-8      	; 0xfb4 <setToggleSwitchLED+0x170>
     fbc:	82 2b       	or	r24, r18
     fbe:	81 bb       	out	0x11, r24	; 17
     fc0:	08 95       	ret
		}
		break;
		case 'G':
		if (bool_ == '0')
     fc2:	20 33       	cpi	r18, 0x30	; 48
     fc4:	71 f4       	brne	.+28     	; 0xfe2 <setToggleSwitchLED+0x19e>
		{
			PORTG &= ~(1 << port____);
     fc6:	24 b3       	in	r18, 0x14	; 20
     fc8:	81 e0       	ldi	r24, 0x01	; 1
     fca:	90 e0       	ldi	r25, 0x00	; 0
     fcc:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     fd0:	02 c0       	rjmp	.+4      	; 0xfd6 <setToggleSwitchLED+0x192>
     fd2:	88 0f       	add	r24, r24
     fd4:	99 1f       	adc	r25, r25
     fd6:	0a 94       	dec	r0
     fd8:	e2 f7       	brpl	.-8      	; 0xfd2 <setToggleSwitchLED+0x18e>
     fda:	80 95       	com	r24
     fdc:	82 23       	and	r24, r18
     fde:	84 bb       	out	0x14, r24	; 20
     fe0:	08 95       	ret
		}
		else
		{
			PORTG |= (1 << port____);
     fe2:	24 b3       	in	r18, 0x14	; 20
     fe4:	81 e0       	ldi	r24, 0x01	; 1
     fe6:	90 e0       	ldi	r25, 0x00	; 0
     fe8:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
     fec:	02 c0       	rjmp	.+4      	; 0xff2 <setToggleSwitchLED+0x1ae>
     fee:	88 0f       	add	r24, r24
     ff0:	99 1f       	adc	r25, r25
     ff2:	0a 94       	dec	r0
     ff4:	e2 f7       	brpl	.-8      	; 0xfee <setToggleSwitchLED+0x1aa>
     ff6:	82 2b       	or	r24, r18
     ff8:	84 bb       	out	0x14, r24	; 20
     ffa:	08 95       	ret
		}
		break;
		case 'H':
		if (bool_ == '0')
     ffc:	20 33       	cpi	r18, 0x30	; 48
     ffe:	81 f4       	brne	.+32     	; 0x1020 <setToggleSwitchLED+0x1dc>
		{
			PORTH &= ~(1 << port____);
    1000:	e2 e0       	ldi	r30, 0x02	; 2
    1002:	f1 e0       	ldi	r31, 0x01	; 1
    1004:	20 81       	ld	r18, Z
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    100e:	02 c0       	rjmp	.+4      	; 0x1014 <setToggleSwitchLED+0x1d0>
    1010:	88 0f       	add	r24, r24
    1012:	99 1f       	adc	r25, r25
    1014:	0a 94       	dec	r0
    1016:	e2 f7       	brpl	.-8      	; 0x1010 <setToggleSwitchLED+0x1cc>
    1018:	80 95       	com	r24
    101a:	82 23       	and	r24, r18
    101c:	80 83       	st	Z, r24
    101e:	08 95       	ret
		}
		else
		{
			PORTH |= (1 << port____);
    1020:	e2 e0       	ldi	r30, 0x02	; 2
    1022:	f1 e0       	ldi	r31, 0x01	; 1
    1024:	20 81       	ld	r18, Z
    1026:	81 e0       	ldi	r24, 0x01	; 1
    1028:	90 e0       	ldi	r25, 0x00	; 0
    102a:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    102e:	02 c0       	rjmp	.+4      	; 0x1034 <setToggleSwitchLED+0x1f0>
    1030:	88 0f       	add	r24, r24
    1032:	99 1f       	adc	r25, r25
    1034:	0a 94       	dec	r0
    1036:	e2 f7       	brpl	.-8      	; 0x1030 <setToggleSwitchLED+0x1ec>
    1038:	82 2b       	or	r24, r18
    103a:	80 83       	st	Z, r24
    103c:	08 95       	ret
		}
		break;
		case 'J':
		if (bool_ == '0')
    103e:	20 33       	cpi	r18, 0x30	; 48
    1040:	81 f4       	brne	.+32     	; 0x1062 <setToggleSwitchLED+0x21e>
		{
			PORTJ &= ~(1 << port____);
    1042:	e5 e0       	ldi	r30, 0x05	; 5
    1044:	f1 e0       	ldi	r31, 0x01	; 1
    1046:	20 81       	ld	r18, Z
    1048:	81 e0       	ldi	r24, 0x01	; 1
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    1050:	02 c0       	rjmp	.+4      	; 0x1056 <setToggleSwitchLED+0x212>
    1052:	88 0f       	add	r24, r24
    1054:	99 1f       	adc	r25, r25
    1056:	0a 94       	dec	r0
    1058:	e2 f7       	brpl	.-8      	; 0x1052 <setToggleSwitchLED+0x20e>
    105a:	80 95       	com	r24
    105c:	82 23       	and	r24, r18
    105e:	80 83       	st	Z, r24
    1060:	08 95       	ret
		}
		else
		{
			PORTJ |= (1 << port____);
    1062:	e5 e0       	ldi	r30, 0x05	; 5
    1064:	f1 e0       	ldi	r31, 0x01	; 1
    1066:	20 81       	ld	r18, Z
    1068:	81 e0       	ldi	r24, 0x01	; 1
    106a:	90 e0       	ldi	r25, 0x00	; 0
    106c:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    1070:	02 c0       	rjmp	.+4      	; 0x1076 <setToggleSwitchLED+0x232>
    1072:	88 0f       	add	r24, r24
    1074:	99 1f       	adc	r25, r25
    1076:	0a 94       	dec	r0
    1078:	e2 f7       	brpl	.-8      	; 0x1072 <setToggleSwitchLED+0x22e>
    107a:	82 2b       	or	r24, r18
    107c:	80 83       	st	Z, r24
    107e:	08 95       	ret
		}
		break;
		case 'K':
		if (bool_ == '0')
    1080:	20 33       	cpi	r18, 0x30	; 48
    1082:	81 f4       	brne	.+32     	; 0x10a4 <setToggleSwitchLED+0x260>
		{
			PORTK &= ~(1 << port____);
    1084:	e8 e0       	ldi	r30, 0x08	; 8
    1086:	f1 e0       	ldi	r31, 0x01	; 1
    1088:	20 81       	ld	r18, Z
    108a:	81 e0       	ldi	r24, 0x01	; 1
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    1092:	02 c0       	rjmp	.+4      	; 0x1098 <setToggleSwitchLED+0x254>
    1094:	88 0f       	add	r24, r24
    1096:	99 1f       	adc	r25, r25
    1098:	0a 94       	dec	r0
    109a:	e2 f7       	brpl	.-8      	; 0x1094 <setToggleSwitchLED+0x250>
    109c:	80 95       	com	r24
    109e:	82 23       	and	r24, r18
    10a0:	80 83       	st	Z, r24
    10a2:	08 95       	ret
		}
		else
		{
			PORTK |= (1 << port____);
    10a4:	e8 e0       	ldi	r30, 0x08	; 8
    10a6:	f1 e0       	ldi	r31, 0x01	; 1
    10a8:	20 81       	ld	r18, Z
    10aa:	81 e0       	ldi	r24, 0x01	; 1
    10ac:	90 e0       	ldi	r25, 0x00	; 0
    10ae:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    10b2:	02 c0       	rjmp	.+4      	; 0x10b8 <setToggleSwitchLED+0x274>
    10b4:	88 0f       	add	r24, r24
    10b6:	99 1f       	adc	r25, r25
    10b8:	0a 94       	dec	r0
    10ba:	e2 f7       	brpl	.-8      	; 0x10b4 <setToggleSwitchLED+0x270>
    10bc:	82 2b       	or	r24, r18
    10be:	80 83       	st	Z, r24
    10c0:	08 95       	ret
		}
		break;
		case 'L':
		if (bool_ == '0')
    10c2:	20 33       	cpi	r18, 0x30	; 48
    10c4:	81 f4       	brne	.+32     	; 0x10e6 <setToggleSwitchLED+0x2a2>
		{
			PORTL &= ~(1 << port____);
    10c6:	eb e0       	ldi	r30, 0x0B	; 11
    10c8:	f1 e0       	ldi	r31, 0x01	; 1
    10ca:	20 81       	ld	r18, Z
    10cc:	81 e0       	ldi	r24, 0x01	; 1
    10ce:	90 e0       	ldi	r25, 0x00	; 0
    10d0:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    10d4:	02 c0       	rjmp	.+4      	; 0x10da <setToggleSwitchLED+0x296>
    10d6:	88 0f       	add	r24, r24
    10d8:	99 1f       	adc	r25, r25
    10da:	0a 94       	dec	r0
    10dc:	e2 f7       	brpl	.-8      	; 0x10d6 <setToggleSwitchLED+0x292>
    10de:	80 95       	com	r24
    10e0:	82 23       	and	r24, r18
    10e2:	80 83       	st	Z, r24
    10e4:	08 95       	ret
		}
		else
		{
			PORTL |= (1 << port____);
    10e6:	eb e0       	ldi	r30, 0x0B	; 11
    10e8:	f1 e0       	ldi	r31, 0x01	; 1
    10ea:	20 81       	ld	r18, Z
    10ec:	81 e0       	ldi	r24, 0x01	; 1
    10ee:	90 e0       	ldi	r25, 0x00	; 0
    10f0:	00 90 15 02 	lds	r0, 0x0215	; 0x800215 <port____>
    10f4:	02 c0       	rjmp	.+4      	; 0x10fa <setToggleSwitchLED+0x2b6>
    10f6:	88 0f       	add	r24, r24
    10f8:	99 1f       	adc	r25, r25
    10fa:	0a 94       	dec	r0
    10fc:	e2 f7       	brpl	.-8      	; 0x10f6 <setToggleSwitchLED+0x2b2>
    10fe:	82 2b       	or	r24, r18
    1100:	80 83       	st	Z, r24
    1102:	08 95       	ret

00001104 <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
    1104:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
    1106:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
    1108:	83 e0       	ldi	r24, 0x03	; 3
    110a:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
    110e:	e8 9a       	sbi	0x1d, 0	; 29
	 //------------------------------------//

	 //Initializing
	 UCSR0B = 0;
    1110:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	 DDRB |= (1 << PINNR);		//OUTPUT
    1114:	20 9a       	sbi	0x04, 0	; 4
    1116:	08 95       	ret

00001118 <__tablejump2__>:
    1118:	ee 0f       	add	r30, r30
    111a:	ff 1f       	adc	r31, r31
    111c:	88 1f       	adc	r24, r24
    111e:	8b bf       	out	0x3b, r24	; 59
    1120:	07 90       	elpm	r0, Z+
    1122:	f6 91       	elpm	r31, Z
    1124:	e0 2d       	mov	r30, r0
    1126:	19 94       	eijmp

00001128 <calloc>:
    1128:	0f 93       	push	r16
    112a:	1f 93       	push	r17
    112c:	cf 93       	push	r28
    112e:	df 93       	push	r29
    1130:	86 9f       	mul	r24, r22
    1132:	80 01       	movw	r16, r0
    1134:	87 9f       	mul	r24, r23
    1136:	10 0d       	add	r17, r0
    1138:	96 9f       	mul	r25, r22
    113a:	10 0d       	add	r17, r0
    113c:	11 24       	eor	r1, r1
    113e:	c8 01       	movw	r24, r16
    1140:	0d d0       	rcall	.+26     	; 0x115c <malloc>
    1142:	ec 01       	movw	r28, r24
    1144:	00 97       	sbiw	r24, 0x00	; 0
    1146:	21 f0       	breq	.+8      	; 0x1150 <calloc+0x28>
    1148:	a8 01       	movw	r20, r16
    114a:	60 e0       	ldi	r22, 0x00	; 0
    114c:	70 e0       	ldi	r23, 0x00	; 0
    114e:	27 d1       	rcall	.+590    	; 0x139e <memset>
    1150:	ce 01       	movw	r24, r28
    1152:	df 91       	pop	r29
    1154:	cf 91       	pop	r28
    1156:	1f 91       	pop	r17
    1158:	0f 91       	pop	r16
    115a:	08 95       	ret

0000115c <malloc>:
    115c:	0f 93       	push	r16
    115e:	1f 93       	push	r17
    1160:	cf 93       	push	r28
    1162:	df 93       	push	r29
    1164:	82 30       	cpi	r24, 0x02	; 2
    1166:	91 05       	cpc	r25, r1
    1168:	10 f4       	brcc	.+4      	; 0x116e <malloc+0x12>
    116a:	82 e0       	ldi	r24, 0x02	; 2
    116c:	90 e0       	ldi	r25, 0x00	; 0
    116e:	e0 91 26 02 	lds	r30, 0x0226	; 0x800226 <__flp>
    1172:	f0 91 27 02 	lds	r31, 0x0227	; 0x800227 <__flp+0x1>
    1176:	20 e0       	ldi	r18, 0x00	; 0
    1178:	30 e0       	ldi	r19, 0x00	; 0
    117a:	a0 e0       	ldi	r26, 0x00	; 0
    117c:	b0 e0       	ldi	r27, 0x00	; 0
    117e:	30 97       	sbiw	r30, 0x00	; 0
    1180:	19 f1       	breq	.+70     	; 0x11c8 <malloc+0x6c>
    1182:	40 81       	ld	r20, Z
    1184:	51 81       	ldd	r21, Z+1	; 0x01
    1186:	02 81       	ldd	r16, Z+2	; 0x02
    1188:	13 81       	ldd	r17, Z+3	; 0x03
    118a:	48 17       	cp	r20, r24
    118c:	59 07       	cpc	r21, r25
    118e:	c8 f0       	brcs	.+50     	; 0x11c2 <malloc+0x66>
    1190:	84 17       	cp	r24, r20
    1192:	95 07       	cpc	r25, r21
    1194:	69 f4       	brne	.+26     	; 0x11b0 <malloc+0x54>
    1196:	10 97       	sbiw	r26, 0x00	; 0
    1198:	31 f0       	breq	.+12     	; 0x11a6 <malloc+0x4a>
    119a:	12 96       	adiw	r26, 0x02	; 2
    119c:	0c 93       	st	X, r16
    119e:	12 97       	sbiw	r26, 0x02	; 2
    11a0:	13 96       	adiw	r26, 0x03	; 3
    11a2:	1c 93       	st	X, r17
    11a4:	27 c0       	rjmp	.+78     	; 0x11f4 <malloc+0x98>
    11a6:	00 93 26 02 	sts	0x0226, r16	; 0x800226 <__flp>
    11aa:	10 93 27 02 	sts	0x0227, r17	; 0x800227 <__flp+0x1>
    11ae:	22 c0       	rjmp	.+68     	; 0x11f4 <malloc+0x98>
    11b0:	21 15       	cp	r18, r1
    11b2:	31 05       	cpc	r19, r1
    11b4:	19 f0       	breq	.+6      	; 0x11bc <malloc+0x60>
    11b6:	42 17       	cp	r20, r18
    11b8:	53 07       	cpc	r21, r19
    11ba:	18 f4       	brcc	.+6      	; 0x11c2 <malloc+0x66>
    11bc:	9a 01       	movw	r18, r20
    11be:	bd 01       	movw	r22, r26
    11c0:	ef 01       	movw	r28, r30
    11c2:	df 01       	movw	r26, r30
    11c4:	f8 01       	movw	r30, r16
    11c6:	db cf       	rjmp	.-74     	; 0x117e <malloc+0x22>
    11c8:	21 15       	cp	r18, r1
    11ca:	31 05       	cpc	r19, r1
    11cc:	f9 f0       	breq	.+62     	; 0x120c <malloc+0xb0>
    11ce:	28 1b       	sub	r18, r24
    11d0:	39 0b       	sbc	r19, r25
    11d2:	24 30       	cpi	r18, 0x04	; 4
    11d4:	31 05       	cpc	r19, r1
    11d6:	80 f4       	brcc	.+32     	; 0x11f8 <malloc+0x9c>
    11d8:	8a 81       	ldd	r24, Y+2	; 0x02
    11da:	9b 81       	ldd	r25, Y+3	; 0x03
    11dc:	61 15       	cp	r22, r1
    11de:	71 05       	cpc	r23, r1
    11e0:	21 f0       	breq	.+8      	; 0x11ea <malloc+0x8e>
    11e2:	fb 01       	movw	r30, r22
    11e4:	93 83       	std	Z+3, r25	; 0x03
    11e6:	82 83       	std	Z+2, r24	; 0x02
    11e8:	04 c0       	rjmp	.+8      	; 0x11f2 <malloc+0x96>
    11ea:	90 93 27 02 	sts	0x0227, r25	; 0x800227 <__flp+0x1>
    11ee:	80 93 26 02 	sts	0x0226, r24	; 0x800226 <__flp>
    11f2:	fe 01       	movw	r30, r28
    11f4:	32 96       	adiw	r30, 0x02	; 2
    11f6:	44 c0       	rjmp	.+136    	; 0x1280 <malloc+0x124>
    11f8:	fe 01       	movw	r30, r28
    11fa:	e2 0f       	add	r30, r18
    11fc:	f3 1f       	adc	r31, r19
    11fe:	81 93       	st	Z+, r24
    1200:	91 93       	st	Z+, r25
    1202:	22 50       	subi	r18, 0x02	; 2
    1204:	31 09       	sbc	r19, r1
    1206:	39 83       	std	Y+1, r19	; 0x01
    1208:	28 83       	st	Y, r18
    120a:	3a c0       	rjmp	.+116    	; 0x1280 <malloc+0x124>
    120c:	20 91 24 02 	lds	r18, 0x0224	; 0x800224 <__brkval>
    1210:	30 91 25 02 	lds	r19, 0x0225	; 0x800225 <__brkval+0x1>
    1214:	23 2b       	or	r18, r19
    1216:	41 f4       	brne	.+16     	; 0x1228 <malloc+0xcc>
    1218:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    121c:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1220:	30 93 25 02 	sts	0x0225, r19	; 0x800225 <__brkval+0x1>
    1224:	20 93 24 02 	sts	0x0224, r18	; 0x800224 <__brkval>
    1228:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    122c:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1230:	21 15       	cp	r18, r1
    1232:	31 05       	cpc	r19, r1
    1234:	41 f4       	brne	.+16     	; 0x1246 <malloc+0xea>
    1236:	2d b7       	in	r18, 0x3d	; 61
    1238:	3e b7       	in	r19, 0x3e	; 62
    123a:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    123e:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1242:	24 1b       	sub	r18, r20
    1244:	35 0b       	sbc	r19, r21
    1246:	e0 91 24 02 	lds	r30, 0x0224	; 0x800224 <__brkval>
    124a:	f0 91 25 02 	lds	r31, 0x0225	; 0x800225 <__brkval+0x1>
    124e:	e2 17       	cp	r30, r18
    1250:	f3 07       	cpc	r31, r19
    1252:	a0 f4       	brcc	.+40     	; 0x127c <malloc+0x120>
    1254:	2e 1b       	sub	r18, r30
    1256:	3f 0b       	sbc	r19, r31
    1258:	28 17       	cp	r18, r24
    125a:	39 07       	cpc	r19, r25
    125c:	78 f0       	brcs	.+30     	; 0x127c <malloc+0x120>
    125e:	ac 01       	movw	r20, r24
    1260:	4e 5f       	subi	r20, 0xFE	; 254
    1262:	5f 4f       	sbci	r21, 0xFF	; 255
    1264:	24 17       	cp	r18, r20
    1266:	35 07       	cpc	r19, r21
    1268:	48 f0       	brcs	.+18     	; 0x127c <malloc+0x120>
    126a:	4e 0f       	add	r20, r30
    126c:	5f 1f       	adc	r21, r31
    126e:	50 93 25 02 	sts	0x0225, r21	; 0x800225 <__brkval+0x1>
    1272:	40 93 24 02 	sts	0x0224, r20	; 0x800224 <__brkval>
    1276:	81 93       	st	Z+, r24
    1278:	91 93       	st	Z+, r25
    127a:	02 c0       	rjmp	.+4      	; 0x1280 <malloc+0x124>
    127c:	e0 e0       	ldi	r30, 0x00	; 0
    127e:	f0 e0       	ldi	r31, 0x00	; 0
    1280:	cf 01       	movw	r24, r30
    1282:	df 91       	pop	r29
    1284:	cf 91       	pop	r28
    1286:	1f 91       	pop	r17
    1288:	0f 91       	pop	r16
    128a:	08 95       	ret

0000128c <free>:
    128c:	cf 93       	push	r28
    128e:	df 93       	push	r29
    1290:	00 97       	sbiw	r24, 0x00	; 0
    1292:	09 f4       	brne	.+2      	; 0x1296 <free+0xa>
    1294:	81 c0       	rjmp	.+258    	; 0x1398 <free+0x10c>
    1296:	fc 01       	movw	r30, r24
    1298:	32 97       	sbiw	r30, 0x02	; 2
    129a:	13 82       	std	Z+3, r1	; 0x03
    129c:	12 82       	std	Z+2, r1	; 0x02
    129e:	a0 91 26 02 	lds	r26, 0x0226	; 0x800226 <__flp>
    12a2:	b0 91 27 02 	lds	r27, 0x0227	; 0x800227 <__flp+0x1>
    12a6:	10 97       	sbiw	r26, 0x00	; 0
    12a8:	81 f4       	brne	.+32     	; 0x12ca <free+0x3e>
    12aa:	20 81       	ld	r18, Z
    12ac:	31 81       	ldd	r19, Z+1	; 0x01
    12ae:	82 0f       	add	r24, r18
    12b0:	93 1f       	adc	r25, r19
    12b2:	20 91 24 02 	lds	r18, 0x0224	; 0x800224 <__brkval>
    12b6:	30 91 25 02 	lds	r19, 0x0225	; 0x800225 <__brkval+0x1>
    12ba:	28 17       	cp	r18, r24
    12bc:	39 07       	cpc	r19, r25
    12be:	51 f5       	brne	.+84     	; 0x1314 <free+0x88>
    12c0:	f0 93 25 02 	sts	0x0225, r31	; 0x800225 <__brkval+0x1>
    12c4:	e0 93 24 02 	sts	0x0224, r30	; 0x800224 <__brkval>
    12c8:	67 c0       	rjmp	.+206    	; 0x1398 <free+0x10c>
    12ca:	ed 01       	movw	r28, r26
    12cc:	20 e0       	ldi	r18, 0x00	; 0
    12ce:	30 e0       	ldi	r19, 0x00	; 0
    12d0:	ce 17       	cp	r28, r30
    12d2:	df 07       	cpc	r29, r31
    12d4:	40 f4       	brcc	.+16     	; 0x12e6 <free+0x5a>
    12d6:	4a 81       	ldd	r20, Y+2	; 0x02
    12d8:	5b 81       	ldd	r21, Y+3	; 0x03
    12da:	9e 01       	movw	r18, r28
    12dc:	41 15       	cp	r20, r1
    12de:	51 05       	cpc	r21, r1
    12e0:	f1 f0       	breq	.+60     	; 0x131e <free+0x92>
    12e2:	ea 01       	movw	r28, r20
    12e4:	f5 cf       	rjmp	.-22     	; 0x12d0 <free+0x44>
    12e6:	d3 83       	std	Z+3, r29	; 0x03
    12e8:	c2 83       	std	Z+2, r28	; 0x02
    12ea:	40 81       	ld	r20, Z
    12ec:	51 81       	ldd	r21, Z+1	; 0x01
    12ee:	84 0f       	add	r24, r20
    12f0:	95 1f       	adc	r25, r21
    12f2:	c8 17       	cp	r28, r24
    12f4:	d9 07       	cpc	r29, r25
    12f6:	59 f4       	brne	.+22     	; 0x130e <free+0x82>
    12f8:	88 81       	ld	r24, Y
    12fa:	99 81       	ldd	r25, Y+1	; 0x01
    12fc:	84 0f       	add	r24, r20
    12fe:	95 1f       	adc	r25, r21
    1300:	02 96       	adiw	r24, 0x02	; 2
    1302:	91 83       	std	Z+1, r25	; 0x01
    1304:	80 83       	st	Z, r24
    1306:	8a 81       	ldd	r24, Y+2	; 0x02
    1308:	9b 81       	ldd	r25, Y+3	; 0x03
    130a:	93 83       	std	Z+3, r25	; 0x03
    130c:	82 83       	std	Z+2, r24	; 0x02
    130e:	21 15       	cp	r18, r1
    1310:	31 05       	cpc	r19, r1
    1312:	29 f4       	brne	.+10     	; 0x131e <free+0x92>
    1314:	f0 93 27 02 	sts	0x0227, r31	; 0x800227 <__flp+0x1>
    1318:	e0 93 26 02 	sts	0x0226, r30	; 0x800226 <__flp>
    131c:	3d c0       	rjmp	.+122    	; 0x1398 <free+0x10c>
    131e:	e9 01       	movw	r28, r18
    1320:	fb 83       	std	Y+3, r31	; 0x03
    1322:	ea 83       	std	Y+2, r30	; 0x02
    1324:	49 91       	ld	r20, Y+
    1326:	59 91       	ld	r21, Y+
    1328:	c4 0f       	add	r28, r20
    132a:	d5 1f       	adc	r29, r21
    132c:	ec 17       	cp	r30, r28
    132e:	fd 07       	cpc	r31, r29
    1330:	61 f4       	brne	.+24     	; 0x134a <free+0xbe>
    1332:	80 81       	ld	r24, Z
    1334:	91 81       	ldd	r25, Z+1	; 0x01
    1336:	84 0f       	add	r24, r20
    1338:	95 1f       	adc	r25, r21
    133a:	02 96       	adiw	r24, 0x02	; 2
    133c:	e9 01       	movw	r28, r18
    133e:	99 83       	std	Y+1, r25	; 0x01
    1340:	88 83       	st	Y, r24
    1342:	82 81       	ldd	r24, Z+2	; 0x02
    1344:	93 81       	ldd	r25, Z+3	; 0x03
    1346:	9b 83       	std	Y+3, r25	; 0x03
    1348:	8a 83       	std	Y+2, r24	; 0x02
    134a:	e0 e0       	ldi	r30, 0x00	; 0
    134c:	f0 e0       	ldi	r31, 0x00	; 0
    134e:	12 96       	adiw	r26, 0x02	; 2
    1350:	8d 91       	ld	r24, X+
    1352:	9c 91       	ld	r25, X
    1354:	13 97       	sbiw	r26, 0x03	; 3
    1356:	00 97       	sbiw	r24, 0x00	; 0
    1358:	19 f0       	breq	.+6      	; 0x1360 <free+0xd4>
    135a:	fd 01       	movw	r30, r26
    135c:	dc 01       	movw	r26, r24
    135e:	f7 cf       	rjmp	.-18     	; 0x134e <free+0xc2>
    1360:	8d 91       	ld	r24, X+
    1362:	9c 91       	ld	r25, X
    1364:	11 97       	sbiw	r26, 0x01	; 1
    1366:	9d 01       	movw	r18, r26
    1368:	2e 5f       	subi	r18, 0xFE	; 254
    136a:	3f 4f       	sbci	r19, 0xFF	; 255
    136c:	82 0f       	add	r24, r18
    136e:	93 1f       	adc	r25, r19
    1370:	20 91 24 02 	lds	r18, 0x0224	; 0x800224 <__brkval>
    1374:	30 91 25 02 	lds	r19, 0x0225	; 0x800225 <__brkval+0x1>
    1378:	28 17       	cp	r18, r24
    137a:	39 07       	cpc	r19, r25
    137c:	69 f4       	brne	.+26     	; 0x1398 <free+0x10c>
    137e:	30 97       	sbiw	r30, 0x00	; 0
    1380:	29 f4       	brne	.+10     	; 0x138c <free+0x100>
    1382:	10 92 27 02 	sts	0x0227, r1	; 0x800227 <__flp+0x1>
    1386:	10 92 26 02 	sts	0x0226, r1	; 0x800226 <__flp>
    138a:	02 c0       	rjmp	.+4      	; 0x1390 <free+0x104>
    138c:	13 82       	std	Z+3, r1	; 0x03
    138e:	12 82       	std	Z+2, r1	; 0x02
    1390:	b0 93 25 02 	sts	0x0225, r27	; 0x800225 <__brkval+0x1>
    1394:	a0 93 24 02 	sts	0x0224, r26	; 0x800224 <__brkval>
    1398:	df 91       	pop	r29
    139a:	cf 91       	pop	r28
    139c:	08 95       	ret

0000139e <memset>:
    139e:	dc 01       	movw	r26, r24
    13a0:	01 c0       	rjmp	.+2      	; 0x13a4 <memset+0x6>
    13a2:	6d 93       	st	X+, r22
    13a4:	41 50       	subi	r20, 0x01	; 1
    13a6:	50 40       	sbci	r21, 0x00	; 0
    13a8:	e0 f7       	brcc	.-8      	; 0x13a2 <memset+0x4>
    13aa:	08 95       	ret

000013ac <_exit>:
    13ac:	f8 94       	cli

000013ae <__stop_program>:
    13ae:	ff cf       	rjmp	.-2      	; 0x13ae <__stop_program>
