Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 18 16:08:27 2019
| Host         : DESKTOP-U1OB0E7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 207 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1009 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.787        0.000                      0                   33        0.262        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.787        0.000                      0                   33        0.262        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 2.055ns (48.713%)  route 2.164ns (51.287%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 14.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.350     4.509    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.379     4.888 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.910     5.798    clk_gen/count2[11]
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.119     5.917 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.386     6.303    clk_gen/count20_carry_i_7_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I4_O)        0.267     6.570 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.860     7.430    clk_gen/count20_carry_i_3_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.105     7.535 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.535    clk_gen/count2_0[4]
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.867 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_gen/count20_carry_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.965 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.008     7.973    clk_gen/count20_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry__1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__2_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__3_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__4_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__5_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.728 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     8.728    clk_gen/count20_carry__6_n_6
    SLICE_X28Y30         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.250    14.250    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.241    14.491    
                         clock uncertainty           -0.035    14.456    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)        0.059    14.515    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.852ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.990ns (47.910%)  route 2.164ns (52.090%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 14.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.350     4.509    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.379     4.888 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.910     5.798    clk_gen/count2[11]
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.119     5.917 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.386     6.303    clk_gen/count20_carry_i_7_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I4_O)        0.267     6.570 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.860     7.430    clk_gen/count20_carry_i_3_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.105     7.535 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.535    clk_gen/count2_0[4]
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.867 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_gen/count20_carry_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.965 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.008     7.973    clk_gen/count20_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry__1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__2_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__3_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__4_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__5_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.663 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     8.663    clk_gen/count20_carry__6_n_5
    SLICE_X28Y30         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.250    14.250    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.241    14.491    
                         clock uncertainty           -0.035    14.456    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)        0.059    14.515    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                  5.852    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 1.971ns (47.671%)  route 2.164ns (52.329%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 14.250 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.350     4.509    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.379     4.888 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.910     5.798    clk_gen/count2[11]
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.119     5.917 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.386     6.303    clk_gen/count20_carry_i_7_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I4_O)        0.267     6.570 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.860     7.430    clk_gen/count20_carry_i_3_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.105     7.535 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.535    clk_gen/count2_0[4]
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.867 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_gen/count20_carry_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.965 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.008     7.973    clk_gen/count20_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry__1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__2_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__3_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__4_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.463 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.463    clk_gen/count20_carry__5_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.644 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     8.644    clk_gen/count20_carry__6_n_7
    SLICE_X28Y30         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.250    14.250    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.241    14.491    
                         clock uncertainty           -0.035    14.456    
    SLICE_X28Y30         FDRE (Setup_fdre_C_D)        0.059    14.515    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.957ns (47.493%)  route 2.164ns (52.507%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.350     4.509    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.379     4.888 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.910     5.798    clk_gen/count2[11]
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.119     5.917 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.386     6.303    clk_gen/count20_carry_i_7_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I4_O)        0.267     6.570 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.860     7.430    clk_gen/count20_carry_i_3_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.105     7.535 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.535    clk_gen/count2_0[4]
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.867 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_gen/count20_carry_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.965 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.008     7.973    clk_gen/count20_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry__1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__2_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__3_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__4_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.630 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.630    clk_gen/count20_carry__5_n_6
    SLICE_X28Y29         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.249    14.249    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.241    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 1.952ns (47.429%)  route 2.164ns (52.571%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.350     4.509    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.379     4.888 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.910     5.798    clk_gen/count2[11]
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.119     5.917 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.386     6.303    clk_gen/count20_carry_i_7_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I4_O)        0.267     6.570 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.860     7.430    clk_gen/count20_carry_i_3_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.105     7.535 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.535    clk_gen/count2_0[4]
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.867 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_gen/count20_carry_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.965 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.008     7.973    clk_gen/count20_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry__1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__2_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__3_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__4_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.625 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     8.625    clk_gen/count20_carry__5_n_4
    SLICE_X28Y29         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.249    14.249    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.241    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 1.892ns (46.651%)  route 2.164ns (53.349%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.350     4.509    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.379     4.888 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.910     5.798    clk_gen/count2[11]
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.119     5.917 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.386     6.303    clk_gen/count20_carry_i_7_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I4_O)        0.267     6.570 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.860     7.430    clk_gen/count20_carry_i_3_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.105     7.535 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.535    clk_gen/count2_0[4]
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.867 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_gen/count20_carry_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.965 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.008     7.973    clk_gen/count20_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry__1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__2_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__3_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__4_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.565 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     8.565    clk_gen/count20_carry__5_n_5
    SLICE_X28Y29         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.249    14.249    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.241    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 1.873ns (46.400%)  route 2.164ns (53.600%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.249ns = ( 14.249 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.350     4.509    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.379     4.888 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.910     5.798    clk_gen/count2[11]
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.119     5.917 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.386     6.303    clk_gen/count20_carry_i_7_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I4_O)        0.267     6.570 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.860     7.430    clk_gen/count20_carry_i_3_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.105     7.535 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.535    clk_gen/count2_0[4]
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.867 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_gen/count20_carry_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.965 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.008     7.973    clk_gen/count20_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry__1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__2_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__3_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.365 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.365    clk_gen/count20_carry__4_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     8.546 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.546    clk_gen/count20_carry__5_n_7
    SLICE_X28Y29         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.249    14.249    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y29         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.241    14.490    
                         clock uncertainty           -0.035    14.455    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)        0.059    14.514    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  5.968    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.859ns (46.214%)  route 2.164ns (53.786%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 14.247 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.350     4.509    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.379     4.888 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.910     5.798    clk_gen/count2[11]
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.119     5.917 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.386     6.303    clk_gen/count20_carry_i_7_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I4_O)        0.267     6.570 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.860     7.430    clk_gen/count20_carry_i_3_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.105     7.535 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.535    clk_gen/count2_0[4]
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.867 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_gen/count20_carry_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.965 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.008     7.973    clk_gen/count20_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry__1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__2_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__3_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     8.532 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.532    clk_gen/count20_carry__4_n_6
    SLICE_X28Y28         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.247    14.247    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.241    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X28Y28         FDRE (Setup_fdre_C_D)        0.059    14.512    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.985ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.854ns (46.147%)  route 2.164ns (53.853%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 14.247 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.350     4.509    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.379     4.888 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.910     5.798    clk_gen/count2[11]
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.119     5.917 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.386     6.303    clk_gen/count20_carry_i_7_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I4_O)        0.267     6.570 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.860     7.430    clk_gen/count20_carry_i_3_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.105     7.535 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.535    clk_gen/count2_0[4]
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.867 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_gen/count20_carry_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.965 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.008     7.973    clk_gen/count20_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry__1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__2_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__3_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     8.527 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.527    clk_gen/count20_carry__4_n_4
    SLICE_X28Y28         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.247    14.247    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.241    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X28Y28         FDRE (Setup_fdre_C_D)        0.059    14.512    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  5.985    

Slack (MET) :             6.045ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.794ns (45.330%)  route 2.164ns (54.670%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 14.247 - 10.000 ) 
    Source Clock Delay      (SCD):    4.509ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.350     4.509    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.379     4.888 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.910     5.798    clk_gen/count2[11]
    SLICE_X29Y24         LUT4 (Prop_lut4_I2_O)        0.119     5.917 r  clk_gen/count20_carry_i_7/O
                         net (fo=1, routed)           0.386     6.303    clk_gen/count20_carry_i_7_n_0
    SLICE_X29Y28         LUT5 (Prop_lut5_I4_O)        0.267     6.570 r  clk_gen/count20_carry_i_3/O
                         net (fo=6, routed)           0.860     7.430    clk_gen/count20_carry_i_3_n_0
    SLICE_X28Y23         LUT5 (Prop_lut5_I2_O)        0.105     7.535 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     7.535    clk_gen/count2_0[4]
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     7.867 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     7.867    clk_gen/count20_carry_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.965 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.008     7.973    clk_gen/count20_carry__0_n_0
    SLICE_X28Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.071 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.071    clk_gen/count20_carry__1_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.169 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.169    clk_gen/count20_carry__2_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.267 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.267    clk_gen/count20_carry__3_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     8.467 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.467    clk_gen/count20_carry__4_n_5
    SLICE_X28Y28         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.247    14.247    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.241    14.488    
                         clock uncertainty           -0.035    14.453    
    SLICE_X28Y28         FDRE (Setup_fdre_C_D)        0.059    14.512    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                          -8.467    
  -------------------------------------------------------------------
                         slack                                  6.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.550     1.433    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.167     1.741    clk_gen/count2[0]
    SLICE_X29Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.786 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    clk_gen/count2[0]_i_1_n_0
    SLICE_X29Y24         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     1.944    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.091     1.524    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.127     1.703    clk_gen/count2[15]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.814    clk_gen/count20_carry__2_n_5
    SLICE_X28Y26         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.818     1.945    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.252ns (66.407%)  route 0.127ns (33.593%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.550     1.433    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.702    clk_gen/count2[7]
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.813 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.813    clk_gen/count20_carry__0_n_5
    SLICE_X28Y24         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     1.944    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.099%)  route 0.129ns (33.901%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.550     1.433    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.129     1.703    clk_gen/count2[11]
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.814    clk_gen/count20_carry__1_n_5
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     1.944    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.252ns (66.084%)  route 0.129ns (33.916%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.555     1.438    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.129     1.708    clk_gen/count2[31]
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.819    clk_gen/count20_carry__6_n_5
    SLICE_X28Y30         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.823     1.950    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y30         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.105     1.543    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.252ns (65.730%)  route 0.131ns (34.270%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.131     1.707    clk_gen/count2[3]
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.818    clk_gen/count20_carry_n_5
    SLICE_X28Y23         FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.818     1.945    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X28Y23         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.420%)  route 0.190ns (50.580%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.190     1.765    clk_gen/clk_5KHz_reg_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.810 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.810    clk_gen/clk_5KHz_i_1_n_0
    SLICE_X29Y26         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.818     1.945    clk_gen/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.511     1.434    
    SLICE_X29Y26         FDRE (Hold_fdre_C_D)         0.091     1.525    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.285ns (69.094%)  route 0.127ns (30.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.127     1.703    clk_gen/count2[15]
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.847 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.847    clk_gen/count20_carry__2_n_4
    SLICE_X28Y26         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.818     1.945    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y26         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.105     1.539    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.285ns (69.094%)  route 0.127ns (30.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.550     1.433    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.127     1.702    clk_gen/count2[7]
    SLICE_X28Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.846 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.846    clk_gen/count20_carry__0_n_4
    SLICE_X28Y24         FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     1.944    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.285ns (68.800%)  route 0.129ns (31.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.550     1.433    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.129     1.703    clk_gen/count2[11]
    SLICE_X28Y25         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.847 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.847    clk_gen/count20_carry__1_n_4
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     1.944    clk_gen/clk_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.105     1.538    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y24   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y25   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y25   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y25   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y26   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y26   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y26   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y26   clk_gen/count2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y27   clk_gen/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y24   clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y23   clk_gen/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y26   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk_gen/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk_gen/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y26   clk_gen/count2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y23   clk_gen/count2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y26   clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y23   clk_gen/count2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y23   clk_gen/count2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y23   clk_gen/count2_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y22   reg_hex_reg[12]/C



