$comment
	File created using the following command:
		vcd file MU0CPUFINAL.msim.vcd -direction
$end
$date
	Mon Feb 24 15:17:24 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module MU0CPU_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var wire 1 " address [11] $end
$var wire 1 # address [10] $end
$var wire 1 $ address [9] $end
$var wire 1 % address [8] $end
$var wire 1 & address [7] $end
$var wire 1 ' address [6] $end
$var wire 1 ( address [5] $end
$var wire 1 ) address [4] $end
$var wire 1 * address [3] $end
$var wire 1 + address [2] $end
$var wire 1 , address [1] $end
$var wire 1 - address [0] $end
$var wire 1 . beforemux3 [15] $end
$var wire 1 / beforemux3 [14] $end
$var wire 1 0 beforemux3 [13] $end
$var wire 1 1 beforemux3 [12] $end
$var wire 1 2 beforemux3 [11] $end
$var wire 1 3 beforemux3 [10] $end
$var wire 1 4 beforemux3 [9] $end
$var wire 1 5 beforemux3 [8] $end
$var wire 1 6 beforemux3 [7] $end
$var wire 1 7 beforemux3 [6] $end
$var wire 1 8 beforemux3 [5] $end
$var wire 1 9 beforemux3 [4] $end
$var wire 1 : beforemux3 [3] $end
$var wire 1 ; beforemux3 [2] $end
$var wire 1 < beforemux3 [1] $end
$var wire 1 = beforemux3 [0] $end
$var wire 1 > exec1 $end
$var wire 1 ? exec2 $end
$var wire 1 @ fetch $end
$var wire 1 A MERGED [15] $end
$var wire 1 B MERGED [14] $end
$var wire 1 C MERGED [13] $end
$var wire 1 D MERGED [12] $end
$var wire 1 E MERGED [11] $end
$var wire 1 F MERGED [10] $end
$var wire 1 G MERGED [9] $end
$var wire 1 H MERGED [8] $end
$var wire 1 I MERGED [7] $end
$var wire 1 J MERGED [6] $end
$var wire 1 K MERGED [5] $end
$var wire 1 L MERGED [4] $end
$var wire 1 M MERGED [3] $end
$var wire 1 N MERGED [2] $end
$var wire 1 O MERGED [1] $end
$var wire 1 P MERGED [0] $end
$var wire 1 Q out [15] $end
$var wire 1 R out [14] $end
$var wire 1 S out [13] $end
$var wire 1 T out [12] $end
$var wire 1 U out [11] $end
$var wire 1 V out [10] $end
$var wire 1 W out [9] $end
$var wire 1 X out [8] $end
$var wire 1 Y out [7] $end
$var wire 1 Z out [6] $end
$var wire 1 [ out [5] $end
$var wire 1 \ out [4] $end
$var wire 1 ] out [3] $end
$var wire 1 ^ out [2] $end
$var wire 1 _ out [1] $end
$var wire 1 ` out [0] $end
$var wire 1 a OUTPUT_ACC [15] $end
$var wire 1 b OUTPUT_ACC [14] $end
$var wire 1 c OUTPUT_ACC [13] $end
$var wire 1 d OUTPUT_ACC [12] $end
$var wire 1 e OUTPUT_ACC [11] $end
$var wire 1 f OUTPUT_ACC [10] $end
$var wire 1 g OUTPUT_ACC [9] $end
$var wire 1 h OUTPUT_ACC [8] $end
$var wire 1 i OUTPUT_ACC [7] $end
$var wire 1 j OUTPUT_ACC [6] $end
$var wire 1 k OUTPUT_ACC [5] $end
$var wire 1 l OUTPUT_ACC [4] $end
$var wire 1 m OUTPUT_ACC [3] $end
$var wire 1 n OUTPUT_ACC [2] $end
$var wire 1 o OUTPUT_ACC [1] $end
$var wire 1 p OUTPUT_ACC [0] $end
$var wire 1 q pcout [11] $end
$var wire 1 r pcout [10] $end
$var wire 1 s pcout [9] $end
$var wire 1 t pcout [8] $end
$var wire 1 u pcout [7] $end
$var wire 1 v pcout [6] $end
$var wire 1 w pcout [5] $end
$var wire 1 x pcout [4] $end
$var wire 1 y pcout [3] $end
$var wire 1 z pcout [2] $end
$var wire 1 { pcout [1] $end
$var wire 1 | pcout [0] $end
$var wire 1 } sel_busmux $end
$var wire 1 ~ STATE [2] $end
$var wire 1 !! STATE [1] $end
$var wire 1 "! STATE [0] $end

$scope module i1 $end
$var wire 1 #! gnd $end
$var wire 1 $! vcc $end
$var wire 1 %! unknown $end
$var tri1 1 &! devclrn $end
$var tri1 1 '! devpor $end
$var tri1 1 (! devoe $end
$var wire 1 )! exec1~output_o $end
$var wire 1 *! exec2~output_o $end
$var wire 1 +! fetch~output_o $end
$var wire 1 ,! sel_busmux~output_o $end
$var wire 1 -! address[11]~output_o $end
$var wire 1 .! address[10]~output_o $end
$var wire 1 /! address[9]~output_o $end
$var wire 1 0! address[8]~output_o $end
$var wire 1 1! address[7]~output_o $end
$var wire 1 2! address[6]~output_o $end
$var wire 1 3! address[5]~output_o $end
$var wire 1 4! address[4]~output_o $end
$var wire 1 5! address[3]~output_o $end
$var wire 1 6! address[2]~output_o $end
$var wire 1 7! address[1]~output_o $end
$var wire 1 8! address[0]~output_o $end
$var wire 1 9! beforemux3[15]~output_o $end
$var wire 1 :! beforemux3[14]~output_o $end
$var wire 1 ;! beforemux3[13]~output_o $end
$var wire 1 <! beforemux3[12]~output_o $end
$var wire 1 =! beforemux3[11]~output_o $end
$var wire 1 >! beforemux3[10]~output_o $end
$var wire 1 ?! beforemux3[9]~output_o $end
$var wire 1 @! beforemux3[8]~output_o $end
$var wire 1 A! beforemux3[7]~output_o $end
$var wire 1 B! beforemux3[6]~output_o $end
$var wire 1 C! beforemux3[5]~output_o $end
$var wire 1 D! beforemux3[4]~output_o $end
$var wire 1 E! beforemux3[3]~output_o $end
$var wire 1 F! beforemux3[2]~output_o $end
$var wire 1 G! beforemux3[1]~output_o $end
$var wire 1 H! beforemux3[0]~output_o $end
$var wire 1 I! MERGED[15]~output_o $end
$var wire 1 J! MERGED[14]~output_o $end
$var wire 1 K! MERGED[13]~output_o $end
$var wire 1 L! MERGED[12]~output_o $end
$var wire 1 M! MERGED[11]~output_o $end
$var wire 1 N! MERGED[10]~output_o $end
$var wire 1 O! MERGED[9]~output_o $end
$var wire 1 P! MERGED[8]~output_o $end
$var wire 1 Q! MERGED[7]~output_o $end
$var wire 1 R! MERGED[6]~output_o $end
$var wire 1 S! MERGED[5]~output_o $end
$var wire 1 T! MERGED[4]~output_o $end
$var wire 1 U! MERGED[3]~output_o $end
$var wire 1 V! MERGED[2]~output_o $end
$var wire 1 W! MERGED[1]~output_o $end
$var wire 1 X! MERGED[0]~output_o $end
$var wire 1 Y! out[15]~output_o $end
$var wire 1 Z! out[14]~output_o $end
$var wire 1 [! out[13]~output_o $end
$var wire 1 \! out[12]~output_o $end
$var wire 1 ]! out[11]~output_o $end
$var wire 1 ^! out[10]~output_o $end
$var wire 1 _! out[9]~output_o $end
$var wire 1 `! out[8]~output_o $end
$var wire 1 a! out[7]~output_o $end
$var wire 1 b! out[6]~output_o $end
$var wire 1 c! out[5]~output_o $end
$var wire 1 d! out[4]~output_o $end
$var wire 1 e! out[3]~output_o $end
$var wire 1 f! out[2]~output_o $end
$var wire 1 g! out[1]~output_o $end
$var wire 1 h! out[0]~output_o $end
$var wire 1 i! OUTPUT_ACC[15]~output_o $end
$var wire 1 j! OUTPUT_ACC[14]~output_o $end
$var wire 1 k! OUTPUT_ACC[13]~output_o $end
$var wire 1 l! OUTPUT_ACC[12]~output_o $end
$var wire 1 m! OUTPUT_ACC[11]~output_o $end
$var wire 1 n! OUTPUT_ACC[10]~output_o $end
$var wire 1 o! OUTPUT_ACC[9]~output_o $end
$var wire 1 p! OUTPUT_ACC[8]~output_o $end
$var wire 1 q! OUTPUT_ACC[7]~output_o $end
$var wire 1 r! OUTPUT_ACC[6]~output_o $end
$var wire 1 s! OUTPUT_ACC[5]~output_o $end
$var wire 1 t! OUTPUT_ACC[4]~output_o $end
$var wire 1 u! OUTPUT_ACC[3]~output_o $end
$var wire 1 v! OUTPUT_ACC[2]~output_o $end
$var wire 1 w! OUTPUT_ACC[1]~output_o $end
$var wire 1 x! OUTPUT_ACC[0]~output_o $end
$var wire 1 y! pcout[11]~output_o $end
$var wire 1 z! pcout[10]~output_o $end
$var wire 1 {! pcout[9]~output_o $end
$var wire 1 |! pcout[8]~output_o $end
$var wire 1 }! pcout[7]~output_o $end
$var wire 1 ~! pcout[6]~output_o $end
$var wire 1 !" pcout[5]~output_o $end
$var wire 1 "" pcout[4]~output_o $end
$var wire 1 #" pcout[3]~output_o $end
$var wire 1 $" pcout[2]~output_o $end
$var wire 1 %" pcout[1]~output_o $end
$var wire 1 &" pcout[0]~output_o $end
$var wire 1 '" STATE[2]~output_o $end
$var wire 1 (" STATE[1]~output_o $end
$var wire 1 )" STATE[0]~output_o $end
$var wire 1 *" CLK~input_o $end
$var wire 1 +" inst10|NS~0_combout $end
$var wire 1 ," register3|stupid_dff~0_combout $end
$var wire 1 -" register3|stupid_dff~q $end
$var wire 1 ." decoder|MUX3~0_combout $end
$var wire 1 /" decoder|add_sub~1_combout $end
$var wire 1 0" inst4|auto_generated|counter_comb_bita0~sumout $end
$var wire 1 1" ALU|auto_generated|add_sub_cella[0]~2_cout $end
$var wire 1 2" MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 3" inst10|EXEC2~combout $end
$var wire 1 4" decoder|shift_right~0_combout $end
$var wire 1 5" decoder|SLOAD_ACC~combout $end
$var wire 1 6" decoder|enable_acc~0_combout $end
$var wire 1 7" inst4|auto_generated|counter_comb_bita10~COUT $end
$var wire 1 8" inst4|auto_generated|counter_comb_bita11~sumout $end
$var wire 1 9" MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 :" decoder|SLOAD~0_combout $end
$var wire 1 ;" inst4|auto_generated|_~0_combout $end
$var wire 1 <" inst4|auto_generated|_~1_combout $end
$var wire 1 =" MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 >" MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 ?" inst4|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 @" inst4|auto_generated|counter_comb_bita1~sumout $end
$var wire 1 A" MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 B" inst4|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 C" inst4|auto_generated|counter_comb_bita2~sumout $end
$var wire 1 D" MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 E" inst4|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 F" inst4|auto_generated|counter_comb_bita3~sumout $end
$var wire 1 G" MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 H" inst4|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 I" inst4|auto_generated|counter_comb_bita4~sumout $end
$var wire 1 J" MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 K" inst4|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 L" inst4|auto_generated|counter_comb_bita5~sumout $end
$var wire 1 M" MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 N" inst4|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 O" inst4|auto_generated|counter_comb_bita6~sumout $end
$var wire 1 P" MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 Q" inst4|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 R" inst4|auto_generated|counter_comb_bita7~sumout $end
$var wire 1 S" MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 T" inst4|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 U" inst4|auto_generated|counter_comb_bita8~sumout $end
$var wire 1 V" MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 W" inst4|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 X" inst4|auto_generated|counter_comb_bita9~sumout $end
$var wire 1 Y" MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 Z" inst4|auto_generated|counter_comb_bita9~COUT $end
$var wire 1 [" inst4|auto_generated|counter_comb_bita10~sumout $end
$var wire 1 \" MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 ]" MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 ^" MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 _" MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 `" MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 a" MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 b" MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 c" MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 d" MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 e" MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 f" ALU|auto_generated|add_sub_cella[0]~COUT $end
$var wire 1 g" ALU|auto_generated|add_sub_cella[1]~COUT $end
$var wire 1 h" ALU|auto_generated|add_sub_cella[2]~COUT $end
$var wire 1 i" ALU|auto_generated|add_sub_cella[3]~COUT $end
$var wire 1 j" ALU|auto_generated|add_sub_cella[4]~COUT $end
$var wire 1 k" ALU|auto_generated|add_sub_cella[5]~COUT $end
$var wire 1 l" ALU|auto_generated|add_sub_cella[6]~COUT $end
$var wire 1 m" ALU|auto_generated|add_sub_cella[7]~COUT $end
$var wire 1 n" ALU|auto_generated|add_sub_cella[8]~COUT $end
$var wire 1 o" ALU|auto_generated|add_sub_cella[9]~COUT $end
$var wire 1 p" MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 q" MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 r" MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 s" MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 t" MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 u" MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 v" MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 w" MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 x" MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 y" MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 z" MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 {" MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 |" ALU|auto_generated|add_sub_cella[10]~COUT $end
$var wire 1 }" MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 ~" ALU|auto_generated|add_sub_cella[11]~COUT $end
$var wire 1 !# MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 "# MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 ## decoder|shift_right~1_combout $end
$var wire 1 $# ALU|auto_generated|add_sub_cella[12]~COUT $end
$var wire 1 %# ALU|auto_generated|add_sub_cella[13]~COUT $end
$var wire 1 &# ALU|auto_generated|add_sub_cella[14]~COUT $end
$var wire 1 '# MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 (# MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 )# MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 *# MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 +# decoder|WREN~0_combout $end
$var wire 1 ,# decoder|add_sub~0_combout $end
$var wire 1 -# inst10|NS[1]~1_combout $end
$var wire 1 .# register3|inst1~q $end
$var wire 1 /# inst10|EXEC1~0_combout $end
$var wire 1 0# decoder|MUX1~0_combout $end
$var wire 1 1# ACC|dffs [15] $end
$var wire 1 2# ACC|dffs [14] $end
$var wire 1 3# ACC|dffs [13] $end
$var wire 1 4# ACC|dffs [12] $end
$var wire 1 5# ACC|dffs [11] $end
$var wire 1 6# ACC|dffs [10] $end
$var wire 1 7# ACC|dffs [9] $end
$var wire 1 8# ACC|dffs [8] $end
$var wire 1 9# ACC|dffs [7] $end
$var wire 1 :# ACC|dffs [6] $end
$var wire 1 ;# ACC|dffs [5] $end
$var wire 1 <# ACC|dffs [4] $end
$var wire 1 =# ACC|dffs [3] $end
$var wire 1 ># ACC|dffs [2] $end
$var wire 1 ?# ACC|dffs [1] $end
$var wire 1 @# ACC|dffs [0] $end
$var wire 1 A# ALU|auto_generated|result [15] $end
$var wire 1 B# ALU|auto_generated|result [14] $end
$var wire 1 C# ALU|auto_generated|result [13] $end
$var wire 1 D# ALU|auto_generated|result [12] $end
$var wire 1 E# ALU|auto_generated|result [11] $end
$var wire 1 F# ALU|auto_generated|result [10] $end
$var wire 1 G# ALU|auto_generated|result [9] $end
$var wire 1 H# ALU|auto_generated|result [8] $end
$var wire 1 I# ALU|auto_generated|result [7] $end
$var wire 1 J# ALU|auto_generated|result [6] $end
$var wire 1 K# ALU|auto_generated|result [5] $end
$var wire 1 L# ALU|auto_generated|result [4] $end
$var wire 1 M# ALU|auto_generated|result [3] $end
$var wire 1 N# ALU|auto_generated|result [2] $end
$var wire 1 O# ALU|auto_generated|result [1] $end
$var wire 1 P# ALU|auto_generated|result [0] $end
$var wire 1 Q# inst4|auto_generated|counter_reg_bit [11] $end
$var wire 1 R# inst4|auto_generated|counter_reg_bit [10] $end
$var wire 1 S# inst4|auto_generated|counter_reg_bit [9] $end
$var wire 1 T# inst4|auto_generated|counter_reg_bit [8] $end
$var wire 1 U# inst4|auto_generated|counter_reg_bit [7] $end
$var wire 1 V# inst4|auto_generated|counter_reg_bit [6] $end
$var wire 1 W# inst4|auto_generated|counter_reg_bit [5] $end
$var wire 1 X# inst4|auto_generated|counter_reg_bit [4] $end
$var wire 1 Y# inst4|auto_generated|counter_reg_bit [3] $end
$var wire 1 Z# inst4|auto_generated|counter_reg_bit [2] $end
$var wire 1 [# inst4|auto_generated|counter_reg_bit [1] $end
$var wire 1 \# inst4|auto_generated|counter_reg_bit [0] $end
$var wire 1 ]# IR|dffs [15] $end
$var wire 1 ^# IR|dffs [14] $end
$var wire 1 _# IR|dffs [13] $end
$var wire 1 `# IR|dffs [12] $end
$var wire 1 a# IR|dffs [11] $end
$var wire 1 b# IR|dffs [10] $end
$var wire 1 c# IR|dffs [9] $end
$var wire 1 d# IR|dffs [8] $end
$var wire 1 e# IR|dffs [7] $end
$var wire 1 f# IR|dffs [6] $end
$var wire 1 g# IR|dffs [5] $end
$var wire 1 h# IR|dffs [4] $end
$var wire 1 i# IR|dffs [3] $end
$var wire 1 j# IR|dffs [2] $end
$var wire 1 k# IR|dffs [1] $end
$var wire 1 l# IR|dffs [0] $end
$var wire 1 m# ram|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 n# ram|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 o# ram|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 p# ram|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 q# ram|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 r# ram|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 s# ram|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 t# ram|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 u# ram|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 v# ram|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 w# ram|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 x# ram|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 y# ram|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 z# ram|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 {# ram|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 |# ram|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 }# ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 ~# ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 !$ ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 "$ ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 #$ ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 $$ ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 %$ ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 &$ ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 '$ ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 ($ ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 )$ ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 *$ ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 +$ ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 ,$ ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 -$ ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 .$ ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
1f"
1g"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
1|"
0}"
1~"
0!#
0"#
0##
1$#
1%#
1&#
0'#
0(#
0)#
0*#
0+#
1,#
0-#
0.#
0/#
00#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0>
0?
1@
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0}
1"!
0!!
0~
0#!
1$!
x%!
1&!
1'!
1(!
0)!
0*!
1+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
1)"
1*"
0+"
1,"
0-"
1."
0/"
10"
11"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
$end
#5000
0!
0*"
#10000
1!
1*"
1-"
1+"
10#
1/#
1)!
1,!
0)"
0+!
0@
0"!
1}
1>
0,"
1-#
1("
1!!
#10001
1,$
1~#
1|#
1m#
19!
1Y!
1H!
1h!
0,#
1A#
1;"
14"
1>"
0f"
1P#
1`
1=
1Q
1.
00#
12"
1X!
0,!
0g"
1O#
16"
15"
1<"
0}
1P
0-#
0("
0h"
1N#
0!!
0i"
1M#
0j"
1L#
0k"
1K#
0l"
1J#
0m"
1I#
0n"
1H#
0o"
1G#
0|"
1F#
0~"
1E#
0$#
1D#
0%#
1C#
0&#
1B#
0A#
#15000
0!
0*"
#20000
1!
1*"
1l#
1]#
0-"
1\#
1@#
1x!
1&"
0+"
1f"
0P#
1?"
1|
1p
0/#
1{"
00"
18!
0)!
1)"
1+!
1g"
0O#
04"
1@
1"!
0>
1-
1@"
1,"
1h"
0N#
06"
05"
1i"
0M#
1j"
0L#
1k"
0K#
1l"
0J#
1m"
0I#
1n"
0H#
1o"
0G#
1|"
0F#
1~"
0E#
1$#
0D#
1%#
0C#
1&#
0B#
1A#
#25000
0!
0*"
#30000
1!
1*"
1-"
1[#
0\#
0&"
1%"
1+"
0?"
1B"
1{
0|
1/#
0{"
10"
1z"
0@"
17!
08!
1)!
0)"
0+!
0B"
14"
0@
0"!
1>
0-
1,
1@"
1C"
0,"
16"
15"
0C"
#30001
0,$
1.$
0|#
1p#
1<!
1\!
0H!
0h!
1"#
0$#
1D#
0>"
1P#
0`
0=
1T
11
02"
0X!
0%#
1C#
0;"
05"
0."
0P
0&#
1B#
0<"
1)#
1'#
1!#
12"
1X!
1L!
1I!
1K!
0A#
1C
1A
1D
1P
1(#
1J!
1B
0'#
0I!
0A
#35000
0!
0*"
#40000
1!
1*"
1`#
0l#
0-"
0@#
0x!
0+"
0P#
0p
0/#
0)!
1)"
1+!
04"
1@
1"!
0>
02"
1,"
0X!
06"
0P
#40001
0~#
1-$
1}#
0m#
1o#
1n#
1:!
1Z!
1;!
1[!
09!
0Y!
0B#
0C#
1A#
0Q
0.
1S
10
1R
1/
1'#
0)#
0(#
0J!
0K!
1I!
1A
0C
0B
#45000
0!
0*"
#50000
1!
1*"
1_#
0]#
1^#
1-"
1*#
1;"
1+"
1/#
1)!
0)"
0+!
0;"
0@
0"!
1>
0,"
#55000
0!
0*"
#60000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#65000
0!
0*"
#70000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#75000
0!
0*"
#80000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#85000
0!
0*"
#90000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#95000
0!
0*"
#100000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#105000
0!
0*"
#110000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#115000
0!
0*"
#120000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#125000
0!
0*"
#130000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#135000
0!
0*"
#140000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#145000
0!
0*"
#150000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#155000
0!
0*"
#160000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#165000
0!
0*"
#170000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#175000
0!
0*"
#180000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#185000
0!
0*"
#190000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#195000
0!
0*"
#200000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#205000
0!
0*"
#210000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#215000
0!
0*"
#220000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#225000
0!
0*"
#230000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#235000
0!
0*"
#240000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#245000
0!
0*"
#250000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#255000
0!
0*"
#260000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#265000
0!
0*"
#270000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#275000
0!
0*"
#280000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#285000
0!
0*"
#290000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#295000
0!
0*"
#300000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#305000
0!
0*"
#310000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#315000
0!
0*"
#320000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#325000
0!
0*"
#330000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#335000
0!
0*"
#340000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#345000
0!
0*"
#350000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#355000
0!
0*"
#360000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#365000
0!
0*"
#370000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#375000
0!
0*"
#380000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#385000
0!
0*"
#390000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#395000
0!
0*"
#400000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#405000
0!
0*"
#410000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#415000
0!
0*"
#420000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#425000
0!
0*"
#430000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#435000
0!
0*"
#440000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#445000
0!
0*"
#450000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#455000
0!
0*"
#460000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#465000
0!
0*"
#470000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#475000
0!
0*"
#480000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#485000
0!
0*"
#490000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#495000
0!
0*"
#500000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#505000
0!
0*"
#510000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#515000
0!
0*"
#520000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#525000
0!
0*"
#530000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#535000
0!
0*"
#540000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#545000
0!
0*"
#550000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#555000
0!
0*"
#560000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#565000
0!
0*"
#570000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#575000
0!
0*"
#580000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#585000
0!
0*"
#590000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#595000
0!
0*"
#600000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#605000
0!
0*"
#610000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#615000
0!
0*"
#620000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#625000
0!
0*"
#630000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#635000
0!
0*"
#640000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#645000
0!
0*"
#650000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#655000
0!
0*"
#660000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#665000
0!
0*"
#670000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#675000
0!
0*"
#680000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#685000
0!
0*"
#690000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#695000
0!
0*"
#700000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#705000
0!
0*"
#710000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#715000
0!
0*"
#720000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#725000
0!
0*"
#730000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#735000
0!
0*"
#740000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#745000
0!
0*"
#750000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#755000
0!
0*"
#760000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#765000
0!
0*"
#770000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#775000
0!
0*"
#780000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#785000
0!
0*"
#790000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#795000
0!
0*"
#800000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#805000
0!
0*"
#810000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#815000
0!
0*"
#820000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#825000
0!
0*"
#830000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#835000
0!
0*"
#840000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#845000
0!
0*"
#850000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#855000
0!
0*"
#860000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#865000
0!
0*"
#870000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#875000
0!
0*"
#880000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#885000
0!
0*"
#890000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#895000
0!
0*"
#900000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#905000
0!
0*"
#910000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#915000
0!
0*"
#920000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#925000
0!
0*"
#930000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#935000
0!
0*"
#940000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#945000
0!
0*"
#950000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#955000
0!
0*"
#960000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#965000
0!
0*"
#970000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#975000
0!
0*"
#980000
1!
1*"
0-"
0+"
0/#
0)!
1)"
1+!
1@
1"!
0>
1,"
#985000
0!
0*"
#990000
1!
1*"
1-"
1+"
1/#
1)!
0)"
0+!
0@
0"!
1>
0,"
#995000
0!
0*"
#1000000
