--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml cm0_wrapper.twx cm0_wrapper.ncd -o cm0_wrapper.twr
cm0_wrapper.pcf -ucf cm0_wrapper.ucf

Design file:              cm0_wrapper.ncd
Physical constraint file: cm0_wrapper.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clkm = PERIOD TIMEGRP "clkm" 13.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 304615939 paths analyzed, 2648 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.331ns.
--------------------------------------------------------------------------------

Paths for end point cortexm0/u_logic/M413z4 (SLICE_X23Y126.AX), 427701 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Svk2z4 (FF)
  Destination:          cortexm0/u_logic/M413z4 (FF)
  Requirement:          13.500ns
  Data Path Delay:      13.253ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (0.715 - 0.758)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Svk2z4 to cortexm0/u_logic/M413z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y129.CQ     Tcko                  0.408   cortexm0/u_logic/Svk2z4
                                                       cortexm0/u_logic/Svk2z4
    SLICE_X31Y125.B4     net (fanout=148)      1.138   cortexm0/u_logic/Svk2z4
    SLICE_X31Y125.B      Tilo                  0.259   cortexm0/u_logic/Bv03z4
                                                       cortexm0/u_logic/R40wx431
    SLICE_X33Y129.A1     net (fanout=3)        0.948   cortexm0/u_logic/R40wx43
    SLICE_X33Y129.A      Tilo                  0.259   cortexm0/u_logic/An73z4
                                                       cortexm0/u_logic/R40wx410_SW0
    SLICE_X33Y126.A3     net (fanout=1)        1.317   N502
    SLICE_X33Y126.A      Tilo                  0.259   cortexm0/u_logic/X533z4
                                                       cortexm0/u_logic/R40wx410
    SLICE_X28Y126.D4     net (fanout=1)        0.812   cortexm0/u_logic/R40wx412
    SLICE_X28Y126.D      Tilo                  0.203   cortexm0/u_logic/X6m2z4
                                                       cortexm0/u_logic/R40wx411
    SLICE_X22Y126.D3     net (fanout=11)       0.739   cortexm0/u_logic/R40wx4
    SLICE_X22Y126.COUT   Topcyd                0.260   cortexm0/u_logic/Madd_n16585_cy<4>
                                                       cortexm0/u_logic/Madd_n16585_lut<4>
                                                       cortexm0/u_logic/Madd_n16585_cy<4>
    SLICE_X22Y127.CIN    net (fanout=1)        0.003   cortexm0/u_logic/Madd_n16585_cy<4>
    SLICE_X22Y127.BMUX   Tcinb                 0.260   cortexm0/u_logic/Madd_n16585_cy<8>
                                                       cortexm0/u_logic/Madd_n16585_cy<8>
    SLICE_X26Y125.B5     net (fanout=1)        0.837   cortexm0/u_logic/n16585<6>
    SLICE_X26Y125.COUT   Topcyb                0.375   cortexm0/u_logic/Gju2z4
                                                       cortexm0/u_logic/n16585<6>_rt
                                                       cortexm0/u_logic/Madd_Pri3z4_cy<8>
    SLICE_X26Y126.CIN    net (fanout=1)        0.003   cortexm0/u_logic/Madd_Pri3z4_cy<8>
    SLICE_X26Y126.COUT   Tbyp                  0.076   cortexm0/u_logic/Fn33z4
                                                       cortexm0/u_logic/Madd_Pri3z4_cy<12>
    SLICE_X26Y127.CIN    net (fanout=1)        0.003   cortexm0/u_logic/Madd_Pri3z4_cy<12>
    SLICE_X26Y127.AMUX   Tcina                 0.177   cortexm0/u_logic/Rek2z4
                                                       cortexm0/u_logic/Madd_Pri3z4_cy<16>
    SLICE_X23Y119.A1     net (fanout=6)        2.586   cortexm0/u_logic/Pri3z4<13>
    SLICE_X23Y119.A      Tilo                  0.259   cortexm0/u_logic/Gjt2z4
                                                       cortexm0/u_logic/Uf1wx4_SW3
    SLICE_X21Y119.D2     net (fanout=1)        0.669   N684
    SLICE_X21Y119.D      Tilo                  0.259   cortexm0/u_logic/Bk33z4
                                                       cortexm0/u_logic/Qd1wx4
    SLICE_X23Y126.AX     net (fanout=15)       1.081   cortexm0/u_logic/Qd1wx4
    SLICE_X23Y126.CLK    Tdick                 0.063   cortexm0/u_logic/M413z4
                                                       cortexm0/u_logic/M413z4
    -------------------------------------------------  ---------------------------
    Total                                     13.253ns (3.117ns logic, 10.136ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Svk2z4 (FF)
  Destination:          cortexm0/u_logic/M413z4 (FF)
  Requirement:          13.500ns
  Data Path Delay:      13.253ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (0.715 - 0.758)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Svk2z4 to cortexm0/u_logic/M413z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y129.CQ     Tcko                  0.408   cortexm0/u_logic/Svk2z4
                                                       cortexm0/u_logic/Svk2z4
    SLICE_X31Y125.B4     net (fanout=148)      1.138   cortexm0/u_logic/Svk2z4
    SLICE_X31Y125.B      Tilo                  0.259   cortexm0/u_logic/Bv03z4
                                                       cortexm0/u_logic/R40wx431
    SLICE_X33Y129.A1     net (fanout=3)        0.948   cortexm0/u_logic/R40wx43
    SLICE_X33Y129.A      Tilo                  0.259   cortexm0/u_logic/An73z4
                                                       cortexm0/u_logic/R40wx410_SW0
    SLICE_X33Y126.A3     net (fanout=1)        1.317   N502
    SLICE_X33Y126.A      Tilo                  0.259   cortexm0/u_logic/X533z4
                                                       cortexm0/u_logic/R40wx410
    SLICE_X28Y126.D4     net (fanout=1)        0.812   cortexm0/u_logic/R40wx412
    SLICE_X28Y126.D      Tilo                  0.203   cortexm0/u_logic/X6m2z4
                                                       cortexm0/u_logic/R40wx411
    SLICE_X22Y126.D3     net (fanout=11)       0.739   cortexm0/u_logic/R40wx4
    SLICE_X22Y126.COUT   Topcyd                0.260   cortexm0/u_logic/Madd_n16585_cy<4>
                                                       cortexm0/u_logic/Madd_n16585_lut<4>
                                                       cortexm0/u_logic/Madd_n16585_cy<4>
    SLICE_X22Y127.CIN    net (fanout=1)        0.003   cortexm0/u_logic/Madd_n16585_cy<4>
    SLICE_X22Y127.COUT   Tbyp                  0.076   cortexm0/u_logic/Madd_n16585_cy<8>
                                                       cortexm0/u_logic/Madd_n16585_cy<8>
    SLICE_X22Y128.CIN    net (fanout=1)        0.003   cortexm0/u_logic/Madd_n16585_cy<8>
    SLICE_X22Y128.BMUX   Tcinb                 0.260   cortexm0/u_logic/Madd_n16585_cy<12>
                                                       cortexm0/u_logic/Madd_n16585_cy<12>
    SLICE_X26Y126.B5     net (fanout=1)        0.837   cortexm0/u_logic/n16585<10>
    SLICE_X26Y126.COUT   Topcyb                0.375   cortexm0/u_logic/Fn33z4
                                                       cortexm0/u_logic/n16585<10>_rt
                                                       cortexm0/u_logic/Madd_Pri3z4_cy<12>
    SLICE_X26Y127.CIN    net (fanout=1)        0.003   cortexm0/u_logic/Madd_Pri3z4_cy<12>
    SLICE_X26Y127.AMUX   Tcina                 0.177   cortexm0/u_logic/Rek2z4
                                                       cortexm0/u_logic/Madd_Pri3z4_cy<16>
    SLICE_X23Y119.A1     net (fanout=6)        2.586   cortexm0/u_logic/Pri3z4<13>
    SLICE_X23Y119.A      Tilo                  0.259   cortexm0/u_logic/Gjt2z4
                                                       cortexm0/u_logic/Uf1wx4_SW3
    SLICE_X21Y119.D2     net (fanout=1)        0.669   N684
    SLICE_X21Y119.D      Tilo                  0.259   cortexm0/u_logic/Bk33z4
                                                       cortexm0/u_logic/Qd1wx4
    SLICE_X23Y126.AX     net (fanout=15)       1.081   cortexm0/u_logic/Qd1wx4
    SLICE_X23Y126.CLK    Tdick                 0.063   cortexm0/u_logic/M413z4
                                                       cortexm0/u_logic/M413z4
    -------------------------------------------------  ---------------------------
    Total                                     13.253ns (3.117ns logic, 10.136ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Svk2z4 (FF)
  Destination:          cortexm0/u_logic/M413z4 (FF)
  Requirement:          13.500ns
  Data Path Delay:      13.189ns (Levels of Logic = 11)
  Clock Path Skew:      -0.043ns (0.715 - 0.758)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Svk2z4 to cortexm0/u_logic/M413z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y129.CQ     Tcko                  0.408   cortexm0/u_logic/Svk2z4
                                                       cortexm0/u_logic/Svk2z4
    SLICE_X31Y125.B4     net (fanout=148)      1.138   cortexm0/u_logic/Svk2z4
    SLICE_X31Y125.B      Tilo                  0.259   cortexm0/u_logic/Bv03z4
                                                       cortexm0/u_logic/R40wx431
    SLICE_X33Y129.A1     net (fanout=3)        0.948   cortexm0/u_logic/R40wx43
    SLICE_X33Y129.A      Tilo                  0.259   cortexm0/u_logic/An73z4
                                                       cortexm0/u_logic/R40wx410_SW0
    SLICE_X33Y126.A3     net (fanout=1)        1.317   N502
    SLICE_X33Y126.A      Tilo                  0.259   cortexm0/u_logic/X533z4
                                                       cortexm0/u_logic/R40wx410
    SLICE_X28Y126.D4     net (fanout=1)        0.812   cortexm0/u_logic/R40wx412
    SLICE_X28Y126.D      Tilo                  0.203   cortexm0/u_logic/X6m2z4
                                                       cortexm0/u_logic/R40wx411
    SLICE_X22Y126.D3     net (fanout=11)       0.739   cortexm0/u_logic/R40wx4
    SLICE_X22Y126.DMUX   Topdd                 0.374   cortexm0/u_logic/Madd_n16585_cy<4>
                                                       cortexm0/u_logic/Madd_n16585_lut<4>
                                                       cortexm0/u_logic/Madd_n16585_cy<4>
    SLICE_X26Y124.D4     net (fanout=1)        0.958   cortexm0/u_logic/n16585<4>
    SLICE_X26Y124.COUT   Topcyd                0.260   cortexm0/u_logic/X563z4
                                                       cortexm0/u_logic/n16585<4>_rt
                                                       cortexm0/u_logic/Madd_Pri3z4_cy<4>
    SLICE_X26Y125.CIN    net (fanout=1)        0.003   cortexm0/u_logic/Madd_Pri3z4_cy<4>
    SLICE_X26Y125.COUT   Tbyp                  0.076   cortexm0/u_logic/Gju2z4
                                                       cortexm0/u_logic/Madd_Pri3z4_cy<8>
    SLICE_X26Y126.CIN    net (fanout=1)        0.003   cortexm0/u_logic/Madd_Pri3z4_cy<8>
    SLICE_X26Y126.COUT   Tbyp                  0.076   cortexm0/u_logic/Fn33z4
                                                       cortexm0/u_logic/Madd_Pri3z4_cy<12>
    SLICE_X26Y127.CIN    net (fanout=1)        0.003   cortexm0/u_logic/Madd_Pri3z4_cy<12>
    SLICE_X26Y127.AMUX   Tcina                 0.177   cortexm0/u_logic/Rek2z4
                                                       cortexm0/u_logic/Madd_Pri3z4_cy<16>
    SLICE_X23Y119.A1     net (fanout=6)        2.586   cortexm0/u_logic/Pri3z4<13>
    SLICE_X23Y119.A      Tilo                  0.259   cortexm0/u_logic/Gjt2z4
                                                       cortexm0/u_logic/Uf1wx4_SW3
    SLICE_X21Y119.D2     net (fanout=1)        0.669   N684
    SLICE_X21Y119.D      Tilo                  0.259   cortexm0/u_logic/Bk33z4
                                                       cortexm0/u_logic/Qd1wx4
    SLICE_X23Y126.AX     net (fanout=15)       1.081   cortexm0/u_logic/Qd1wx4
    SLICE_X23Y126.CLK    Tdick                 0.063   cortexm0/u_logic/M413z4
                                                       cortexm0/u_logic/M413z4
    -------------------------------------------------  ---------------------------
    Total                                     13.189ns (2.932ns logic, 10.257ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point cortexm0/u_logic/B1q2z4 (SLICE_X26Y123.AX), 248027 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Fgm2z4 (FF)
  Destination:          cortexm0/u_logic/B1q2z4 (FF)
  Requirement:          13.500ns
  Data Path Delay:      13.271ns (Levels of Logic = 11)
  Clock Path Skew:      -0.019ns (0.721 - 0.740)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Fgm2z4 to cortexm0/u_logic/B1q2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y129.AQ     Tcko                  0.391   cortexm0/u_logic/Sjj2z4
                                                       cortexm0/u_logic/Fgm2z4
    SLICE_X25Y126.A3     net (fanout=114)      1.043   cortexm0/u_logic/Fgm2z4
    SLICE_X25Y126.A      Tilo                  0.259   cortexm0/u_logic/Psv2z4
                                                       cortexm0/u_logic/Ylbwx43
    SLICE_X25Y128.A4     net (fanout=1)        0.594   cortexm0/u_logic/Ylbwx43
    SLICE_X25Y128.A      Tilo                  0.259   cortexm0/u_logic/Gf73z4
                                                       cortexm0/u_logic/Ylbwx44
    SLICE_X21Y122.C6     net (fanout=5)        0.849   cortexm0/u_logic/Ylbwx4
    SLICE_X21Y122.C      Tilo                  0.259   cortexm0/u_logic/Oir2z4
                                                       cortexm0/u_logic/Jiowx411
    SLICE_X21Y122.A3     net (fanout=3)        1.125   cortexm0/u_logic/Jiowx41
    SLICE_X21Y122.A      Tilo                  0.259   cortexm0/u_logic/Oir2z4
                                                       cortexm0/u_logic/Zoqwx4_Gpqwx4_AND_3581_o1
    SLICE_X24Y124.B6     net (fanout=4)        1.028   cortexm0/u_logic/Zoqwx4_Gpqwx4_AND_3581_o
    SLICE_X24Y124.B      Tilo                  0.203   cortexm0/u_logic/H8qwx4
                                                       cortexm0/u_logic/Mmux_J7ewx413
    SLICE_X25Y120.A5     net (fanout=2)        0.572   cortexm0/u_logic/Mmux_J7ewx412
    SLICE_X25Y120.A      Tilo                  0.259   cortexm0/u_logic/T9v2z4
                                                       cortexm0/u_logic/Zbpwx4_Gcpwx4_AND_3447_o5
    SLICE_X32Y122.D6     net (fanout=7)        0.900   cortexm0/u_logic/Zbpwx4_Gcpwx4_AND_3447_o
    SLICE_X32Y122.D      Tilo                  0.203   cortexm0/u_logic/Hyz2z4
                                                       cortexm0/u_logic/X61wx44_SW0_SW1_SW0_SW0
    SLICE_X33Y119.C4     net (fanout=1)        0.672   N1408
    SLICE_X33Y119.C      Tilo                  0.259   N1095
                                                       cortexm0/u_logic/X61wx44_SW0_SW1
    SLICE_X30Y115.D2     net (fanout=5)        0.964   N938
    SLICE_X30Y115.D      Tilo                  0.205   cortexm0/u_logic/Ywi2z4
                                                       cortexm0/u_logic/E4pwx4_L4pwx4_OR_793_o_SW3_SW2
    SLICE_X22Y114.A1     net (fanout=1)        0.978   N1291
    SLICE_X22Y114.A      Tilo                  0.205   cortexm0/u_logic/Ycu2z4
                                                       cortexm0/u_logic/X61wx44_SW0
    SLICE_X22Y114.B6     net (fanout=2)        0.124   N371
    SLICE_X22Y114.B      Tilo                  0.205   cortexm0/u_logic/Ycu2z4
                                                       cortexm0/u_logic/M41wx4
    SLICE_X26Y123.AX     net (fanout=15)       1.320   cortexm0/u_logic/M41wx4
    SLICE_X26Y123.CLK    Tdick                 0.136   cortexm0/u_logic/B1q2z4
                                                       cortexm0/u_logic/B1q2z4
    -------------------------------------------------  ---------------------------
    Total                                     13.271ns (3.102ns logic, 10.169ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Rni2z4 (FF)
  Destination:          cortexm0/u_logic/B1q2z4 (FF)
  Requirement:          13.500ns
  Data Path Delay:      13.236ns (Levels of Logic = 11)
  Clock Path Skew:      -0.016ns (0.721 - 0.737)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Rni2z4 to cortexm0/u_logic/B1q2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y131.CQ     Tcko                  0.391   cortexm0/u_logic/Rni2z4
                                                       cortexm0/u_logic/Rni2z4
    SLICE_X25Y126.A4     net (fanout=85)       1.008   cortexm0/u_logic/Rni2z4
    SLICE_X25Y126.A      Tilo                  0.259   cortexm0/u_logic/Psv2z4
                                                       cortexm0/u_logic/Ylbwx43
    SLICE_X25Y128.A4     net (fanout=1)        0.594   cortexm0/u_logic/Ylbwx43
    SLICE_X25Y128.A      Tilo                  0.259   cortexm0/u_logic/Gf73z4
                                                       cortexm0/u_logic/Ylbwx44
    SLICE_X21Y122.C6     net (fanout=5)        0.849   cortexm0/u_logic/Ylbwx4
    SLICE_X21Y122.C      Tilo                  0.259   cortexm0/u_logic/Oir2z4
                                                       cortexm0/u_logic/Jiowx411
    SLICE_X21Y122.A3     net (fanout=3)        1.125   cortexm0/u_logic/Jiowx41
    SLICE_X21Y122.A      Tilo                  0.259   cortexm0/u_logic/Oir2z4
                                                       cortexm0/u_logic/Zoqwx4_Gpqwx4_AND_3581_o1
    SLICE_X24Y124.B6     net (fanout=4)        1.028   cortexm0/u_logic/Zoqwx4_Gpqwx4_AND_3581_o
    SLICE_X24Y124.B      Tilo                  0.203   cortexm0/u_logic/H8qwx4
                                                       cortexm0/u_logic/Mmux_J7ewx413
    SLICE_X25Y120.A5     net (fanout=2)        0.572   cortexm0/u_logic/Mmux_J7ewx412
    SLICE_X25Y120.A      Tilo                  0.259   cortexm0/u_logic/T9v2z4
                                                       cortexm0/u_logic/Zbpwx4_Gcpwx4_AND_3447_o5
    SLICE_X32Y122.D6     net (fanout=7)        0.900   cortexm0/u_logic/Zbpwx4_Gcpwx4_AND_3447_o
    SLICE_X32Y122.D      Tilo                  0.203   cortexm0/u_logic/Hyz2z4
                                                       cortexm0/u_logic/X61wx44_SW0_SW1_SW0_SW0
    SLICE_X33Y119.C4     net (fanout=1)        0.672   N1408
    SLICE_X33Y119.C      Tilo                  0.259   N1095
                                                       cortexm0/u_logic/X61wx44_SW0_SW1
    SLICE_X30Y115.D2     net (fanout=5)        0.964   N938
    SLICE_X30Y115.D      Tilo                  0.205   cortexm0/u_logic/Ywi2z4
                                                       cortexm0/u_logic/E4pwx4_L4pwx4_OR_793_o_SW3_SW2
    SLICE_X22Y114.A1     net (fanout=1)        0.978   N1291
    SLICE_X22Y114.A      Tilo                  0.205   cortexm0/u_logic/Ycu2z4
                                                       cortexm0/u_logic/X61wx44_SW0
    SLICE_X22Y114.B6     net (fanout=2)        0.124   N371
    SLICE_X22Y114.B      Tilo                  0.205   cortexm0/u_logic/Ycu2z4
                                                       cortexm0/u_logic/M41wx4
    SLICE_X26Y123.AX     net (fanout=15)       1.320   cortexm0/u_logic/M41wx4
    SLICE_X26Y123.CLK    Tdick                 0.136   cortexm0/u_logic/B1q2z4
                                                       cortexm0/u_logic/B1q2z4
    -------------------------------------------------  ---------------------------
    Total                                     13.236ns (3.102ns logic, 10.134ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Psv2z4 (FF)
  Destination:          cortexm0/u_logic/B1q2z4 (FF)
  Requirement:          13.500ns
  Data Path Delay:      13.221ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.249 - 0.263)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Psv2z4 to cortexm0/u_logic/B1q2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y126.AQ     Tcko                  0.391   cortexm0/u_logic/Psv2z4
                                                       cortexm0/u_logic/Psv2z4
    SLICE_X25Y126.A1     net (fanout=2)        0.993   cortexm0/u_logic/Psv2z4
    SLICE_X25Y126.A      Tilo                  0.259   cortexm0/u_logic/Psv2z4
                                                       cortexm0/u_logic/Ylbwx43
    SLICE_X25Y128.A4     net (fanout=1)        0.594   cortexm0/u_logic/Ylbwx43
    SLICE_X25Y128.A      Tilo                  0.259   cortexm0/u_logic/Gf73z4
                                                       cortexm0/u_logic/Ylbwx44
    SLICE_X21Y122.C6     net (fanout=5)        0.849   cortexm0/u_logic/Ylbwx4
    SLICE_X21Y122.C      Tilo                  0.259   cortexm0/u_logic/Oir2z4
                                                       cortexm0/u_logic/Jiowx411
    SLICE_X21Y122.A3     net (fanout=3)        1.125   cortexm0/u_logic/Jiowx41
    SLICE_X21Y122.A      Tilo                  0.259   cortexm0/u_logic/Oir2z4
                                                       cortexm0/u_logic/Zoqwx4_Gpqwx4_AND_3581_o1
    SLICE_X24Y124.B6     net (fanout=4)        1.028   cortexm0/u_logic/Zoqwx4_Gpqwx4_AND_3581_o
    SLICE_X24Y124.B      Tilo                  0.203   cortexm0/u_logic/H8qwx4
                                                       cortexm0/u_logic/Mmux_J7ewx413
    SLICE_X25Y120.A5     net (fanout=2)        0.572   cortexm0/u_logic/Mmux_J7ewx412
    SLICE_X25Y120.A      Tilo                  0.259   cortexm0/u_logic/T9v2z4
                                                       cortexm0/u_logic/Zbpwx4_Gcpwx4_AND_3447_o5
    SLICE_X32Y122.D6     net (fanout=7)        0.900   cortexm0/u_logic/Zbpwx4_Gcpwx4_AND_3447_o
    SLICE_X32Y122.D      Tilo                  0.203   cortexm0/u_logic/Hyz2z4
                                                       cortexm0/u_logic/X61wx44_SW0_SW1_SW0_SW0
    SLICE_X33Y119.C4     net (fanout=1)        0.672   N1408
    SLICE_X33Y119.C      Tilo                  0.259   N1095
                                                       cortexm0/u_logic/X61wx44_SW0_SW1
    SLICE_X30Y115.D2     net (fanout=5)        0.964   N938
    SLICE_X30Y115.D      Tilo                  0.205   cortexm0/u_logic/Ywi2z4
                                                       cortexm0/u_logic/E4pwx4_L4pwx4_OR_793_o_SW3_SW2
    SLICE_X22Y114.A1     net (fanout=1)        0.978   N1291
    SLICE_X22Y114.A      Tilo                  0.205   cortexm0/u_logic/Ycu2z4
                                                       cortexm0/u_logic/X61wx44_SW0
    SLICE_X22Y114.B6     net (fanout=2)        0.124   N371
    SLICE_X22Y114.B      Tilo                  0.205   cortexm0/u_logic/Ycu2z4
                                                       cortexm0/u_logic/M41wx4
    SLICE_X26Y123.AX     net (fanout=15)       1.320   cortexm0/u_logic/M41wx4
    SLICE_X26Y123.CLK    Tdick                 0.136   cortexm0/u_logic/B1q2z4
                                                       cortexm0/u_logic/B1q2z4
    -------------------------------------------------  ---------------------------
    Total                                     13.221ns (3.102ns logic, 10.119ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point cortexm0/u_logic/Lqr2z4 (SLICE_X33Y125.BX), 563522 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Rni2z4 (FF)
  Destination:          cortexm0/u_logic/Lqr2z4 (FF)
  Requirement:          13.500ns
  Data Path Delay:      13.293ns (Levels of Logic = 9)
  Clock Path Skew:      0.004ns (0.741 - 0.737)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Rni2z4 to cortexm0/u_logic/Lqr2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y131.CQ     Tcko                  0.391   cortexm0/u_logic/Rni2z4
                                                       cortexm0/u_logic/Rni2z4
    SLICE_X30Y124.A1     net (fanout=85)       2.276   cortexm0/u_logic/Rni2z4
    SLICE_X30Y124.A      Tilo                  0.205   cortexm0/u_logic/Gf43z4
                                                       cortexm0/u_logic/Qxuwx45
    SLICE_X21Y122.D5     net (fanout=6)        1.347   cortexm0/u_logic/Qxuwx4
    SLICE_X21Y122.D      Tilo                  0.259   cortexm0/u_logic/Oir2z4
                                                       cortexm0/u_logic/U3ywx4_B4ywx4_AND_4463_o1
    SLICE_X24Y121.A2     net (fanout=3)        1.085   cortexm0/u_logic/U3ywx4_B4ywx4_AND_4463_o
    SLICE_X24Y121.A      Tilo                  0.203   cortexm0/u_logic/Spl2z4
                                                       cortexm0/u_logic/Cuxwx41
    SLICE_X25Y121.C3     net (fanout=3)        0.304   cortexm0/u_logic/Cuxwx4
    SLICE_X25Y121.C      Tilo                  0.259   N16
                                                       cortexm0/u_logic/Fsxwx4_Msxwx4_AND_4433_o4
    SLICE_X27Y123.A1     net (fanout=7)        0.845   cortexm0/u_logic/Fsxwx4_Msxwx4_AND_4433_o
    SLICE_X27Y123.A      Tilo                  0.259   cortexm0/u_logic/Zu33z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
    SLICE_X27Y123.B6     net (fanout=2)        0.124   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
    SLICE_X27Y123.B      Tilo                  0.259   cortexm0/u_logic/Zu33z4
                                                       cortexm0/u_logic/Hfxwx4_Ofxwx4_AND_4393_o6_SW0
    SLICE_X27Y121.C5     net (fanout=2)        1.548   N866
    SLICE_X27Y121.C      Tilo                  0.259   cortexm0/u_logic/S2r2z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o11_SW2
    SLICE_X31Y118.A6     net (fanout=1)        0.686   N1245
    SLICE_X31Y118.A      Tilo                  0.259   cortexm0/u_logic/Cbvwx4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o11
    SLICE_X42Y128.A5     net (fanout=8)        1.386   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o
    SLICE_X42Y128.A      Tilo                  0.205   cortexm0/u_logic/Na73z4
                                                       cortexm0/u_logic/B91wx4
    SLICE_X33Y125.BX     net (fanout=15)       1.071   cortexm0/u_logic/B91wx4
    SLICE_X33Y125.CLK    Tdick                 0.063   cortexm0/u_logic/Lqr2z4
                                                       cortexm0/u_logic/Lqr2z4
    -------------------------------------------------  ---------------------------
    Total                                     13.293ns (2.621ns logic, 10.672ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Sjj2z4 (FF)
  Destination:          cortexm0/u_logic/Lqr2z4 (FF)
  Requirement:          13.500ns
  Data Path Delay:      13.196ns (Levels of Logic = 11)
  Clock Path Skew:      0.001ns (0.741 - 0.740)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Sjj2z4 to cortexm0/u_logic/Lqr2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y129.CQ     Tcko                  0.391   cortexm0/u_logic/Sjj2z4
                                                       cortexm0/u_logic/Sjj2z4
    SLICE_X29Y128.B4     net (fanout=118)      2.046   cortexm0/u_logic/Sjj2z4
    SLICE_X29Y128.B      Tilo                  0.259   cortexm0/u_logic/Ggk2z4
                                                       cortexm0/u_logic/F8wwx45_SW1
    SLICE_X29Y128.A3     net (fanout=1)        0.458   N1181
    SLICE_X29Y128.A      Tilo                  0.259   cortexm0/u_logic/Ggk2z4
                                                       cortexm0/u_logic/F8wwx45
    SLICE_X20Y130.C5     net (fanout=8)        0.870   cortexm0/u_logic/F8wwx4
    SLICE_X20Y130.C      Tilo                  0.204   N72
                                                       cortexm0/u_logic/Mmux_Bdpwx418_SW0
    SLICE_X21Y125.C5     net (fanout=2)        0.566   N72
    SLICE_X21Y125.C      Tilo                  0.259   cortexm0/u_logic/Zaxwx4
                                                       cortexm0/u_logic/Mmux_Bdpwx418
    SLICE_X27Y122.D6     net (fanout=4)        0.772   cortexm0/u_logic/Xs7wx4
    SLICE_X27Y122.D      Tilo                  0.259   cortexm0/u_logic/Cmn2z4
                                                       cortexm0/u_logic/I5xwx4_P5xwx4_AND_4367_o21
    SLICE_X27Y122.C6     net (fanout=1)        0.118   cortexm0/u_logic/I5xwx4_P5xwx4_AND_4367_o2
    SLICE_X27Y122.C      Tilo                  0.259   cortexm0/u_logic/Cmn2z4
                                                       cortexm0/u_logic/I5xwx4_P5xwx4_AND_4367_o6
    SLICE_X27Y123.A5     net (fanout=2)        0.357   cortexm0/u_logic/I5xwx4_P5xwx4_AND_4367_o7
    SLICE_X27Y123.A      Tilo                  0.259   cortexm0/u_logic/Zu33z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
    SLICE_X27Y123.B6     net (fanout=2)        0.124   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
    SLICE_X27Y123.B      Tilo                  0.259   cortexm0/u_logic/Zu33z4
                                                       cortexm0/u_logic/Hfxwx4_Ofxwx4_AND_4393_o6_SW0
    SLICE_X27Y121.C5     net (fanout=2)        1.548   N866
    SLICE_X27Y121.C      Tilo                  0.259   cortexm0/u_logic/S2r2z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o11_SW2
    SLICE_X31Y118.A6     net (fanout=1)        0.686   N1245
    SLICE_X31Y118.A      Tilo                  0.259   cortexm0/u_logic/Cbvwx4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o11
    SLICE_X42Y128.A5     net (fanout=8)        1.386   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o
    SLICE_X42Y128.A      Tilo                  0.205   cortexm0/u_logic/Na73z4
                                                       cortexm0/u_logic/B91wx4
    SLICE_X33Y125.BX     net (fanout=15)       1.071   cortexm0/u_logic/B91wx4
    SLICE_X33Y125.CLK    Tdick                 0.063   cortexm0/u_logic/Lqr2z4
                                                       cortexm0/u_logic/Lqr2z4
    -------------------------------------------------  ---------------------------
    Total                                     13.196ns (3.194ns logic, 10.002ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cortexm0/u_logic/Gip2z4 (FF)
  Destination:          cortexm0/u_logic/Lqr2z4 (FF)
  Requirement:          13.500ns
  Data Path Delay:      13.167ns (Levels of Logic = 10)
  Clock Path Skew:      0.002ns (0.269 - 0.267)
  Source Clock:         clkm_BUFGP rising at 0.000ns
  Destination Clock:    clkm_BUFGP rising at 13.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cortexm0/u_logic/Gip2z4 to cortexm0/u_logic/Lqr2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y122.AQ     Tcko                  0.391   cortexm0/u_logic/Gip2z4
                                                       cortexm0/u_logic/Gip2z4
    SLICE_X30Y124.B5     net (fanout=2)        1.546   cortexm0/u_logic/Gip2z4
    SLICE_X30Y124.B      Tilo                  0.205   cortexm0/u_logic/Gf43z4
                                                       cortexm0/u_logic/Qxuwx45_SW1
    SLICE_X30Y124.A3     net (fanout=1)        0.399   N988
    SLICE_X30Y124.A      Tilo                  0.205   cortexm0/u_logic/Gf43z4
                                                       cortexm0/u_logic/Qxuwx45
    SLICE_X21Y122.D5     net (fanout=6)        1.347   cortexm0/u_logic/Qxuwx4
    SLICE_X21Y122.D      Tilo                  0.259   cortexm0/u_logic/Oir2z4
                                                       cortexm0/u_logic/U3ywx4_B4ywx4_AND_4463_o1
    SLICE_X24Y121.A2     net (fanout=3)        1.085   cortexm0/u_logic/U3ywx4_B4ywx4_AND_4463_o
    SLICE_X24Y121.A      Tilo                  0.203   cortexm0/u_logic/Spl2z4
                                                       cortexm0/u_logic/Cuxwx41
    SLICE_X25Y121.C3     net (fanout=3)        0.304   cortexm0/u_logic/Cuxwx4
    SLICE_X25Y121.C      Tilo                  0.259   N16
                                                       cortexm0/u_logic/Fsxwx4_Msxwx4_AND_4433_o4
    SLICE_X27Y123.A1     net (fanout=7)        0.845   cortexm0/u_logic/Fsxwx4_Msxwx4_AND_4433_o
    SLICE_X27Y123.A      Tilo                  0.259   cortexm0/u_logic/Zu33z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
    SLICE_X27Y123.B6     net (fanout=2)        0.124   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o3
    SLICE_X27Y123.B      Tilo                  0.259   cortexm0/u_logic/Zu33z4
                                                       cortexm0/u_logic/Hfxwx4_Ofxwx4_AND_4393_o6_SW0
    SLICE_X27Y121.C5     net (fanout=2)        1.548   N866
    SLICE_X27Y121.C      Tilo                  0.259   cortexm0/u_logic/S2r2z4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o11_SW2
    SLICE_X31Y118.A6     net (fanout=1)        0.686   N1245
    SLICE_X31Y118.A      Tilo                  0.259   cortexm0/u_logic/Cbvwx4
                                                       cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o11
    SLICE_X42Y128.A5     net (fanout=8)        1.386   cortexm0/u_logic/Uqwwx4_Brwwx4_AND_4324_o
    SLICE_X42Y128.A      Tilo                  0.205   cortexm0/u_logic/Na73z4
                                                       cortexm0/u_logic/B91wx4
    SLICE_X33Y125.BX     net (fanout=15)       1.071   cortexm0/u_logic/B91wx4
    SLICE_X33Y125.CLK    Tdick                 0.063   cortexm0/u_logic/Lqr2z4
                                                       cortexm0/u_logic/Lqr2z4
    -------------------------------------------------  ---------------------------
    Total                                     13.167ns (2.826ns logic, 10.341ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkm = PERIOD TIMEGRP "clkm" 13.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cortexm0/u_logic/Hak2z4 (SLICE_X38Y128.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cortexm0/u_logic/Hak2z4 (FF)
  Destination:          cortexm0/u_logic/Hak2z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm_BUFGP rising at 13.500ns
  Destination Clock:    clkm_BUFGP rising at 13.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cortexm0/u_logic/Hak2z4 to cortexm0/u_logic/Hak2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y128.AQ     Tcko                  0.200   cortexm0/u_logic/Hak2z4
                                                       cortexm0/u_logic/Hak2z4
    SLICE_X38Y128.A6     net (fanout=5)        0.021   cortexm0/u_logic/Hak2z4
    SLICE_X38Y128.CLK    Tah         (-Th)    -0.190   cortexm0/u_logic/Hak2z4
                                                       cortexm0/u_logic/Galvx41
                                                       cortexm0/u_logic/Hak2z4
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point cortexm0/u_logic/Rkd3z4 (SLICE_X42Y122.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cortexm0/u_logic/Rkd3z4 (FF)
  Destination:          cortexm0/u_logic/Rkd3z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm_BUFGP rising at 13.500ns
  Destination Clock:    clkm_BUFGP rising at 13.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cortexm0/u_logic/Rkd3z4 to cortexm0/u_logic/Rkd3z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y122.AQ     Tcko                  0.200   cortexm0/u_logic/Rkd3z4
                                                       cortexm0/u_logic/Rkd3z4
    SLICE_X42Y122.A6     net (fanout=5)        0.021   cortexm0/u_logic/Rkd3z4
    SLICE_X42Y122.CLK    Tah         (-Th)    -0.190   cortexm0/u_logic/Rkd3z4
                                                       cortexm0/u_logic/Hvivx41
                                                       cortexm0/u_logic/Rkd3z4
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point cortexm0/u_logic/Ckw2z4 (SLICE_X10Y116.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cortexm0/u_logic/Ckw2z4 (FF)
  Destination:          cortexm0/u_logic/Ckw2z4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkm_BUFGP rising at 13.500ns
  Destination Clock:    clkm_BUFGP rising at 13.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cortexm0/u_logic/Ckw2z4 to cortexm0/u_logic/Ckw2z4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y116.AQ     Tcko                  0.200   cortexm0/u_logic/Ckw2z4
                                                       cortexm0/u_logic/Ckw2z4
    SLICE_X10Y116.A6     net (fanout=2)        0.022   cortexm0/u_logic/Ckw2z4
    SLICE_X10Y116.CLK    Tah         (-Th)    -0.190   cortexm0/u_logic/Ckw2z4
                                                       cortexm0/u_logic/Ophvx41
                                                       cortexm0/u_logic/Ckw2z4
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkm = PERIOD TIMEGRP "clkm" 13.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 11.770ns (period - min period limit)
  Period: 13.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clkm_BUFGP/BUFG/I0
  Logical resource: clkm_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clkm_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 11.861ns (period - min period limit)
  Period: 13.500ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cm0_led_OBUF/CLK0
  Logical resource: cm0_led/CK0
  Location pin: OLOGIC_X5Y173.CLK0
  Clock network: clkm_BUFGP
--------------------------------------------------------------------------------
Slack: 13.070ns (period - min period limit)
  Period: 13.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cortexm0/u_logic/Hq23z4/CLK
  Logical resource: cortexm0/u_logic/Hq23z4/CK
  Location pin: SLICE_X6Y121.CLK
  Clock network: clkm_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkm
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkm           |   13.331|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 304615939 paths, 0 nets, and 18423 connections

Design statistics:
   Minimum period:  13.331ns{1}   (Maximum frequency:  75.013MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 27 02:25:48 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4763 MB



