{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 390.0000"
  ],
  "cts__clock__skew__hold": -3.3348,
  "cts__clock__skew__hold__post_repair": 3.0689,
  "cts__clock__skew__hold__pre_repair": 3.0689,
  "cts__clock__skew__setup": -3.3348,
  "cts__clock__skew__setup__post_repair": 3.0689,
  "cts__clock__skew__setup__pre_repair": 3.0689,
  "cts__design__instance__area": 47.4142,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 46.2915,
  "cts__design__instance__area__pre_repair": 46.2915,
  "cts__design__instance__area__stdcell": 47.4142,
  "cts__design__instance__area__stdcell__post_repair": 46.2915,
  "cts__design__instance__area__stdcell__pre_repair": 46.2915,
  "cts__design__instance__count": 504,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 489,
  "cts__design__instance__count__pre_repair": 489,
  "cts__design__instance__count__setup_buffer": 15.0,
  "cts__design__instance__count__stdcell": 504,
  "cts__design__instance__count__stdcell__post_repair": 489,
  "cts__design__instance__count__stdcell__pre_repair": 489,
  "cts__design__instance__displacement__max": 0.868,
  "cts__design__instance__displacement__mean": 0.013,
  "cts__design__instance__displacement__total": 6.848,
  "cts__design__instance__utilization": 0.2407,
  "cts__design__instance__utilization__post_repair": 0.235,
  "cts__design__instance__utilization__pre_repair": 0.235,
  "cts__design__instance__utilization__stdcell": 0.2407,
  "cts__design__instance__utilization__stdcell__post_repair": 0.235,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.235,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0003,
  "cts__power__internal__total__post_repair": 0.0003,
  "cts__power__internal__total__pre_repair": 0.0003,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0002,
  "cts__power__switching__total__post_repair": 0.0002,
  "cts__power__switching__total__pre_repair": 0.0002,
  "cts__power__total": 0.0005,
  "cts__power__total__post_repair": 0.0004,
  "cts__power__total__pre_repair": 0.0004,
  "cts__route__wirelength__estimated": 876.703,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.7931,
  "cts__timing__drv__max_cap_limit__post_repair": 0.7837,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.7837,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.4449,
  "cts__timing__drv__max_slew_limit__post_repair": 0.4415,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.4415,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -111.75,
  "cts__timing__setup__tns__post_repair": -238.59,
  "cts__timing__setup__tns__pre_repair": -238.59,
  "cts__timing__setup__ws": -21.19,
  "cts__timing__setup__ws__post_repair": -47.69,
  "cts__timing__setup__ws__pre_repair": -47.69,
  "detailedplace__cpu__total": 2.18,
  "detailedplace__design__instance__area": 44.294,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 44.294,
  "detailedplace__design__instance__count": 450,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 450,
  "detailedplace__design__instance__displacement__max": 1.098,
  "detailedplace__design__instance__displacement__mean": 0.145,
  "detailedplace__design__instance__displacement__total": 65.62,
  "detailedplace__design__instance__utilization": 0.2248,
  "detailedplace__design__instance__utilization__stdcell": 0.2248,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 197392.0,
  "detailedplace__power__internal__total": 0.0002,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0001,
  "detailedplace__power__total": 0.0003,
  "detailedplace__route__wirelength__estimated": 834.418,
  "detailedplace__runtime__total": "0:02.32",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.7837,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.4412,
  "detailedplace__timing__drv__setup_violation_count": 0,
  "detailedplace__timing__setup__tns": 0.0,
  "detailedplace__timing__setup__ws": 3.47,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 446,
  "detailedroute__route__drc_errors__iter:2": 202,
  "detailedroute__route__drc_errors__iter:3": 244,
  "detailedroute__route__drc_errors__iter:4": 58,
  "detailedroute__route__drc_errors__iter:5": 22,
  "detailedroute__route__drc_errors__iter:6": 1,
  "detailedroute__route__drc_errors__iter:7": 0,
  "detailedroute__route__net": 459,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 3298,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 3298,
  "detailedroute__route__wirelength": 1231,
  "detailedroute__route__wirelength__iter:1": 1224,
  "detailedroute__route__wirelength__iter:2": 1230,
  "detailedroute__route__wirelength__iter:3": 1224,
  "detailedroute__route__wirelength__iter:4": 1228,
  "detailedroute__route__wirelength__iter:5": 1229,
  "detailedroute__route__wirelength__iter:6": 1229,
  "detailedroute__route__wirelength__iter:7": 1231,
  "finish__clock__skew__hold": -2.9734,
  "finish__clock__skew__setup": 2.777,
  "finish__cpu__total": 6.85,
  "finish__design__instance__area": 47.4142,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 47.4142,
  "finish__design__instance__count": 504,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 504,
  "finish__design__instance__utilization": 0.2407,
  "finish__design__instance__utilization__stdcell": 0.2407,
  "finish__design__io": 54,
  "finish__mem__peak": 719508.0,
  "finish__power__internal__total": 0.0003,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0002,
  "finish__power__total": 0.0005,
  "finish__runtime__total": "0:07.49",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.7888,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.5451,
  "finish__timing__drv__setup_violation_count": 1.0,
  "finish__timing__setup__tns": -0.67,
  "finish__timing__setup__ws": -0.44,
  "finish__timing__wns_percent_delay": -0.140252,
  "floorplan__cpu__total": 2.0,
  "floorplan__design__instance__area": 36.2896,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 36.2896,
  "floorplan__design__instance__count": 293,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 293,
  "floorplan__design__instance__utilization": 0.1842,
  "floorplan__design__instance__utilization__stdcell": 0.1842,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 193184.0,
  "floorplan__power__internal__total": 0.0002,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0001,
  "floorplan__power__total": 0.0003,
  "floorplan__runtime__total": "0:02.17",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 55.21,
  "globalplace__cpu__total": 2.4,
  "globalplace__design__instance__area": 39.3223,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 39.3223,
  "globalplace__design__instance__count": 397,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 397,
  "globalplace__design__instance__utilization": 0.1996,
  "globalplace__design__instance__utilization__stdcell": 0.1996,
  "globalplace__design__io": 54,
  "globalplace__mem__peak": 202392.0,
  "globalplace__power__internal__total": 0.0002,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0001,
  "globalplace__power__total": 0.0003,
  "globalplace__runtime__total": "0:02.54",
  "globalplace__timing__setup__tns": 0.0,
  "globalplace__timing__setup__ws": 12.06,
  "globalroute__clock__skew__hold": -3.8142,
  "globalroute__clock__skew__setup": -3.8142,
  "globalroute__design__instance__area": 47.4142,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 47.4142,
  "globalroute__design__instance__count": 504,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 504,
  "globalroute__design__instance__utilization": 0.2407,
  "globalroute__design__instance__utilization__stdcell": 0.2407,
  "globalroute__design__io": 54,
  "globalroute__power__internal__total": 0.0003,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0002,
  "globalroute__power__total": 0.0005,
  "globalroute__timing__clock__slack": -31.248,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.7882,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.4072,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -178.4,
  "globalroute__timing__setup__ws": -31.25,
  "placeopt__cpu__total": 2.4,
  "placeopt__design__instance__area": 44.294,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 39.3223,
  "placeopt__design__instance__area__stdcell": 44.294,
  "placeopt__design__instance__area__stdcell__pre_opt": 39.3223,
  "placeopt__design__instance__count": 450,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 397,
  "placeopt__design__instance__count__stdcell": 450,
  "placeopt__design__instance__count__stdcell__pre_opt": 397,
  "placeopt__design__instance__utilization": 0.2248,
  "placeopt__design__instance__utilization__pre_opt": 0.1996,
  "placeopt__design__instance__utilization__stdcell": 0.2248,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.1996,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 202392.0,
  "placeopt__power__internal__total": 0.0002,
  "placeopt__power__internal__total__pre_opt": 0.0002,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0001,
  "placeopt__power__switching__total__pre_opt": 0.0001,
  "placeopt__power__total": 0.0003,
  "placeopt__power__total__pre_opt": 0.0003,
  "placeopt__runtime__total": "0:02.54",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.7852,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.4482,
  "placeopt__timing__drv__setup_violation_count": 0,
  "placeopt__timing__setup__tns": 0.0,
  "placeopt__timing__setup__tns__pre_opt": 0.0,
  "placeopt__timing__setup__ws": 2.91,
  "placeopt__timing__setup__ws__pre_opt": 12.06,
  "run__flow__design": "gcd",
  "run__flow__generate_date": "2022-12-28 15:59",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-6190-g4f1108b6f",
  "run__flow__platform": "asap7",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "a947b24256d894aa12cb61f8e5267821c695c711",
  "run__flow__scripts_commit": "a947b24256d894aa12cb61f8e5267821c695c711",
  "run__flow__uuid": "61442168-f37d-47f4-9658-e75594d7ca27",
  "run__flow__variant": "base",
  "synth__cpu__total": 4.77,
  "synth__design__instance__area__stdcell": 38.1267,
  "synth__design__instance__count__stdcell": 315.0,
  "synth__mem__peak": 150944.0,
  "synth__runtime__total": "0:05.26",
  "total_time": "0:00:22.320000"
}