4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
6	 d:/rtl_fpga/verilog/aula21_bcd3bits/sum_correction.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
6	 d:/rtl_fpga/verilog/aula21_bcd3bits/sum_correction.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
6	 d:/rtl_fpga/verilog/aula21_bcd3bits/sum_correction.v
5	 d:/rtl_fpga/verilog/aula21_bcd3bits/detector.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
6	 d:/rtl_fpga/verilog/aula21_bcd3bits/sum_correction.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
6	 d:/rtl_fpga/verilog/aula21_bcd3bits/sum_correction.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
6	 d:/rtl_fpga/verilog/aula21_bcd3bits/sum_correction.v
5	 d:/rtl_fpga/verilog/aula21_bcd3bits/detector.v
4	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_3bits.v
6	 d:/rtl_fpga/verilog/aula21_bcd3bits/sum_correction.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
6	 d:/rtl_fpga/verilog/aula21_bcd3bits/sum_correction.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
3	 d:/rtl_fpga/verilog/aula21_bcd3bits/bcd_1bit.v
6	 d:/rtl_fpga/verilog/aula21_bcd3bits/sum_correction.v
5	 d:/rtl_fpga/verilog/aula21_bcd3bits/detector.v
