#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 16 12:26:35 2024
# Process ID: 5456
# Current directory: C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.runs/synth_1
# Command line: vivado.exe -log Parking_Count.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Parking_Count.tcl
# Log file: C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.runs/synth_1/Parking_Count.vds
# Journal file: C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Parking_Count.tcl -notrace
Command: synth_design -top Parking_Count -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5416 
WARNING: [Synth 8-2611] redeclaration of ansi port Seg is not allowed [C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.srcs/sources_1/new/Parking_Count.v:30]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 351.305 ; gain = 111.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Parking_Count' [C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.srcs/sources_1/new/Parking_Count.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.srcs/sources_1/new/Parking_Count.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Parking_Count' (1#1) [C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.srcs/sources_1/new/Parking_Count.v:23]
WARNING: [Synth 8-3917] design Parking_Count has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 384.223 ; gain = 144.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 384.223 ; gain = 144.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 384.223 ; gain = 144.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.srcs/constrs_1/new/Parking_Count_Nexys.xdc]
Finished Parsing XDC File [C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.srcs/constrs_1/new/Parking_Count_Nexys.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.srcs/constrs_1/new/Parking_Count_Nexys.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Parking_Count_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Parking_Count_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 694.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 694.254 ; gain = 454.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 694.254 ; gain = 454.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 694.254 ; gain = 454.555
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Seg_reg' [C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.srcs/sources_1/new/Parking_Count.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 694.254 ; gain = 454.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
+---Muxes : 
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Parking_Count 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
+---Muxes : 
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Parking_Count has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[4] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[3] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design Parking_Count has port AN[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 694.254 ; gain = 454.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 731.227 ; gain = 491.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 731.227 ; gain = 491.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Seg_reg[6]) is unused and will be removed from module Parking_Count.
WARNING: [Synth 8-3332] Sequential element (Seg_reg[5]) is unused and will be removed from module Parking_Count.
WARNING: [Synth 8-3332] Sequential element (Seg_reg[4]) is unused and will be removed from module Parking_Count.
WARNING: [Synth 8-3332] Sequential element (Seg_reg[3]) is unused and will be removed from module Parking_Count.
WARNING: [Synth 8-3332] Sequential element (Seg_reg[2]) is unused and will be removed from module Parking_Count.
WARNING: [Synth 8-3332] Sequential element (Seg_reg[1]) is unused and will be removed from module Parking_Count.
WARNING: [Synth 8-3332] Sequential element (Seg_reg[0]) is unused and will be removed from module Parking_Count.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:01:05 . Memory (MB): peak = 732.828 ; gain = 493.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:01:07 . Memory (MB): peak = 733.953 ; gain = 494.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:01:07 . Memory (MB): peak = 733.953 ; gain = 494.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:01:07 . Memory (MB): peak = 733.953 ; gain = 494.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:01:07 . Memory (MB): peak = 733.953 ; gain = 494.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:01:07 . Memory (MB): peak = 733.953 ; gain = 494.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:01:07 . Memory (MB): peak = 733.953 ; gain = 494.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     1|
|2     |LUT5 |     2|
|3     |LUT6 |     7|
|4     |IBUF |     8|
|5     |OBUF |    15|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    33|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:01:07 . Memory (MB): peak = 733.953 ; gain = 494.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:47 . Memory (MB): peak = 734.023 ; gain = 184.293
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:01:08 . Memory (MB): peak = 734.023 ; gain = 494.324
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 756.109 ; gain = 529.738
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/Parking_Management_FPGA/Parking_Management_FPGA.runs/synth_1/Parking_Count.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Parking_Count_utilization_synth.rpt -pb Parking_Count_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 756.109 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 16 12:28:04 2024...
