'''
Logic submodule
===============

This submodule contains all of the logic
'''