////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : SELECTOR.vf
// /___/   /\     Timestamp : 11/14/2021 16:43:20
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog D:/Workers/Xilinx/Lab09/SELECTOR.vf -w D:/Workers/Xilinx/Lab09/SELECTOR.sch
//Design Name: SELECTOR
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 100 ps / 10 ps

module CB2CE_HXILINX_SELECTOR(CEO, Q0, Q1, TC, C, CE, CLR);
   
   localparam TERMINAL_COUNT = 2'b11;
   
   output             CEO;
   output             Q0;
   output             Q1;
   output             TC;

   input 	      C;	
   input 	      CE;	
   input 	      CLR;	
   
   reg                Q0;
   reg                Q1;
   
   always @(posedge C or posedge CLR)
     begin
	if (CLR)
	  {Q1, Q0} <= 2'b00;
	else if (CE)
	  {Q1,Q0} <= {Q1,Q0} + 1;
     end
   
   assign CEO = TC & CE;
   assign TC = ({Q1,Q0} == TERMINAL_COUNT);
   
endmodule
`timescale 1ns / 1ps

module SELECTOR(CLK, 
                S);

    input CLK;
   output [1:0] S;
   
   wire XLXN_81;
   
   (* HU_SET = "XLXI_14_3" *) 
   CB2CE_HXILINX_SELECTOR  XLXI_14 (.C(CLK), 
                                   .CE(XLXN_81), 
                                   .CLR(), 
                                   .CEO(), 
                                   .Q0(S[0]), 
                                   .Q1(S[1]), 
                                   .TC());
   VCC  XLXI_29 (.P(XLXN_81));
endmodule
