{"vcs1":{"timestamp_begin":1682335101.776652846, "rt":0.88, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682335102.690988905, "rt":1.31, "ut":0.20, "st":0.30}}
{"link":{"timestamp_begin":1682335104.027529654, "rt":1.95, "ut":0.07, "st":1.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682335101.470633412}
{"VCS_COMP_START_TIME": 1682335101.470633412}
{"VCS_COMP_END_TIME": 1682335106.726680733}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340772}}
{"stitch_vcselab": {"peak_mem": 238988}}
