// Seed: 3517522596
module module_0 (
    output uwire id_0,
    output wor   id_1,
    input  uwire id_2,
    output tri   id_3,
    input  wand  id_4,
    input  tri0  id_5,
    input  wand  id_6,
    input  tri1  id_7,
    output wire  id_8,
    input  tri0  id_9,
    output tri   id_10
);
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    output wire id_3,
    input uwire id_4,
    input wand id_5,
    input tri0 id_6
    , id_12,
    input tri0 id_7
    , id_13,
    input supply0 id_8,
    output tri0 id_9,
    output tri0 id_10
);
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_6,
      id_9,
      id_5,
      id_8,
      id_6,
      id_5,
      id_9,
      id_2,
      id_10
  );
  assign modCall_1.id_1 = 0;
endmodule
