//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19805474
// Cuda compilation tools, release 7.5, V7.5.16
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	deltasBatch

.visible .entry deltasBatch(
	.param .u64 deltasBatch_param_0,
	.param .u64 deltasBatch_param_1,
	.param .u64 deltasBatch_param_2,
	.param .u64 deltasBatch_param_3,
	.param .u32 deltasBatch_param_4,
	.param .u32 deltasBatch_param_5
)
{
	.local .align 4 .b8 	__local_depot0[20];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<32>;
	.reg .f32 	%f<110>;
	.reg .b32 	%r<138>;
	.reg .b64 	%rd<101>;


	mov.u64 	%rd100, __local_depot0;
	cvta.local.u64 	%SP, %rd100;
	ld.param.u64 	%rd20, [deltasBatch_param_0];
	ld.param.u64 	%rd21, [deltasBatch_param_1];
	ld.param.u64 	%rd22, [deltasBatch_param_2];
	ld.param.u64 	%rd23, [deltasBatch_param_3];
	ld.param.u32 	%r25, [deltasBatch_param_4];
	ld.param.u32 	%r26, [deltasBatch_param_5];
	cvta.to.global.u64 	%rd1, %rd23;
	add.u64 	%rd24, %SP, 0;
	cvta.to.local.u64 	%rd2, %rd24;
	mov.u32 	%r27, %ntid.x;
	mov.u32 	%r28, %ctaid.x;
	mov.u32 	%r1, %tid.x;
	mad.lo.s32 	%r29, %r27, %r28, %r1;
	mul.lo.s32 	%r2, %r26, 5;
	add.s32 	%r30, %r2, 11;
	mul.lo.s32 	%r3, %r29, %r30;
	setp.lt.s32	%p1, %r26, 0;
	@%p1 bra 	BB0_5;

	add.s32 	%r4, %r26, 1;
	mad.lo.s32 	%r35, %r26, 5, 11;
	mul.lo.s32 	%r5, %r29, %r35;
	mov.u32 	%r129, 0;

BB0_2:
	mad.lo.s32 	%r37, %r4, %r129, %r5;
	mul.wide.s32 	%rd25, %r37, 4;
	add.s64 	%rd94, %rd1, %rd25;
	mov.u32 	%r130, -1;

BB0_3:
	mov.u32 	%r38, 0;
	st.global.u32 	[%rd94], %r38;
	add.s64 	%rd94, %rd94, 4;
	add.s32 	%r130, %r130, 1;
	setp.lt.s32	%p2, %r130, %r26;
	@%p2 bra 	BB0_3;

	add.s32 	%r129, %r129, 1;
	setp.lt.s32	%p3, %r129, 5;
	@%p3 bra 	BB0_2;

BB0_5:
	add.s32 	%r39, %r2, %r3;
	mul.wide.s32 	%rd26, %r39, 4;
	add.s64 	%rd27, %rd1, %rd26;
	mov.u64 	%rd28, 0;
	st.global.u32 	[%rd27+24], %rd28;
	st.global.u32 	[%rd27+20], %rd28;
	st.global.u32 	[%rd27+32], %rd28;
	st.global.u32 	[%rd27+28], %rd28;
	st.global.u32 	[%rd27+40], %rd28;
	st.global.u32 	[%rd27+36], %rd28;
	setp.lt.s32	%p4, %r25, 1;
	@%p4 bra 	BB0_32;

	mad.lo.s32 	%r45, %r26, 5, 11;
	mul.lo.s32 	%r10, %r29, %r45;
	mov.u32 	%r40, 0;
	cvta.to.global.u64 	%rd29, %rd20;
	cvta.to.global.u64 	%rd48, %rd21;
	mov.u32 	%r135, %r40;

BB0_7:
	mul.lo.s32 	%r51, %r26, %r25;
	mul.lo.s32 	%r52, %r26, %r135;
	mad.lo.s32 	%r53, %r51, %r29, %r52;
	mul.wide.s32 	%rd30, %r53, 4;
	add.s64 	%rd6, %rd29, %rd30;
	setp.gt.s32	%p5, %r26, 0;
	mov.u32 	%r134, %r40;
	@%p5 bra 	BB0_9;
	bra.uni 	BB0_8;

BB0_9:
	mov.u32 	%r12, %r134;
	add.s32 	%r57, %r26, 1;
	cvta.to.global.u64 	%rd8, %rd22;
	mul.lo.s32 	%r13, %r57, %r12;
	mul.wide.s32 	%rd40, %r13, 4;
	add.s64 	%rd95, %rd8, %rd40;
	mov.f32 	%f102, 0f00000000;
	mov.u32 	%r133, %r40;
	mov.u64 	%rd98, %rd6;

BB0_10:
	mov.u64 	%rd10, %rd98;
	ld.global.f32 	%f38, [%rd95];
	ld.global.f32 	%f39, [%rd10];
	fma.rn.f32 	%f102, %f39, %f38, %f102;
	add.s64 	%rd95, %rd95, 4;
	add.s64 	%rd13, %rd10, 4;
	add.s32 	%r133, %r133, 1;
	setp.lt.s32	%p11, %r133, %r26;
	mov.u64 	%rd98, %rd13;
	@%p11 bra 	BB0_10;

	add.s32 	%r58, %r13, %r26;
	mul.wide.s32 	%rd41, %r58, 4;
	add.s64 	%rd42, %rd8, %rd41;
	ld.global.f32 	%f40, [%rd42];
	add.f32 	%f41, %f102, %f40;
	setp.gt.f32	%p12, %f41, 0f00000000;
	mul.wide.s32 	%rd43, %r12, 4;
	add.s64 	%rd44, %rd2, %rd43;
	selp.f32	%f42, 0f3F800000, 0f00000000, %p12;
	st.local.f32 	[%rd44], %f42;
	add.s32 	%r16, %r12, 1;
	setp.lt.s32	%p13, %r16, 5;
	mov.u32 	%r134, %r16;
	@%p13 bra 	BB0_9;

	ld.local.f32 	%f109, [%rd2];
	ld.local.f32 	%f106, [%rd2+4];
	ld.local.f32 	%f105, [%rd2+8];
	ld.local.f32 	%f104, [%rd2+12];
	ld.local.f32 	%f103, [%rd2+16];
	bra.uni 	BB0_13;

BB0_8:
	cvta.to.global.u64 	%rd31, %rd22;
	mul.wide.s32 	%rd32, %r26, 4;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.f32 	%f27, [%rd33];
	add.f32 	%f28, %f27, 0f00000000;
	setp.gt.f32	%p6, %f28, 0f00000000;
	selp.f32	%f109, 0f3F800000, 0f00000000, %p6;
	st.local.f32 	[%rd2], %f109;
	shl.b32 	%r54, %r26, 2;
	cvt.s64.s32	%rd34, %r54;
	add.s64 	%rd35, %rd33, %rd34;
	ld.global.f32 	%f29, [%rd35+4];
	add.f32 	%f30, %f29, 0f00000000;
	setp.gt.f32	%p7, %f30, 0f00000000;
	selp.f32	%f106, 0f3F800000, 0f00000000, %p7;
	st.local.f32 	[%rd2+4], %f106;
	add.s64 	%rd36, %rd35, %rd34;
	ld.global.f32 	%f31, [%rd36+8];
	add.f32 	%f32, %f31, 0f00000000;
	setp.gt.f32	%p8, %f32, 0f00000000;
	selp.f32	%f105, 0f3F800000, 0f00000000, %p8;
	st.local.f32 	[%rd2+8], %f105;
	add.s64 	%rd37, %rd36, %rd34;
	ld.global.f32 	%f33, [%rd37+12];
	add.f32 	%f34, %f33, 0f00000000;
	setp.gt.f32	%p9, %f34, 0f00000000;
	selp.f32	%f104, 0f3F800000, 0f00000000, %p9;
	st.local.f32 	[%rd2+12], %f104;
	shl.b32 	%r55, %r26, 3;
	cvt.s64.s32	%rd38, %r55;
	add.s64 	%rd39, %rd36, %rd38;
	ld.global.f32 	%f35, [%rd39+16];
	add.f32 	%f36, %f35, 0f00000000;
	setp.gt.f32	%p10, %f36, 0f00000000;
	selp.f32	%f103, 0f3F800000, 0f00000000, %p10;
	st.local.f32 	[%rd2+16], %f103;

BB0_13:
	mov.f32 	%f108, %f109;
	mad.lo.s32 	%r59, %r26, 5, 5;
	cvta.to.global.u64 	%rd45, %rd22;
	mul.wide.s32 	%rd46, %r59, 4;
	add.s64 	%rd47, %rd45, %rd46;
	ld.global.f32 	%f43, [%rd47];
	fma.rn.f32 	%f44, %f108, %f43, 0f00000000;
	ld.global.f32 	%f45, [%rd47+4];
	fma.rn.f32 	%f46, %f106, %f45, %f44;
	ld.global.f32 	%f47, [%rd47+8];
	fma.rn.f32 	%f48, %f105, %f47, %f46;
	ld.global.f32 	%f49, [%rd47+12];
	fma.rn.f32 	%f50, %f104, %f49, %f48;
	ld.global.f32 	%f51, [%rd47+16];
	fma.rn.f32 	%f52, %f103, %f51, %f50;
	ld.global.f32 	%f53, [%rd47+20];
	add.f32 	%f54, %f52, %f53;
	setp.gt.f32	%p14, %f54, 0f00000000;
	selp.f32	%f55, 0f3F800000, 0f00000000, %p14;
	mad.lo.s32 	%r64, %r29, %r25, %r135;
	mul.wide.s32 	%rd49, %r64, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.f32 	%f56, [%rd50];
	sub.f32 	%f18, %f56, %f55;
	setp.eq.f32	%p15, %f18, 0f00000000;
	@%p15 bra 	BB0_31;

	mad.lo.s32 	%r72, %r29, %r30, %r2;
	mul.wide.s32 	%rd51, %r72, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.f32 	%f57, [%rd52+20];
	fma.rn.f32 	%f58, %f18, %f108, %f57;
	ld.global.f32 	%f59, [%rd52+24];
	ld.global.f32 	%f60, [%rd52+28];
	ld.global.f32 	%f61, [%rd52+32];
	ld.global.f32 	%f62, [%rd52+36];
	ld.global.f32 	%f63, [%rd52+40];
	st.global.f32 	[%rd52+20], %f58;
	fma.rn.f32 	%f64, %f18, %f106, %f59;
	st.global.f32 	[%rd52+24], %f64;
	fma.rn.f32 	%f65, %f18, %f105, %f60;
	st.global.f32 	[%rd52+28], %f65;
	fma.rn.f32 	%f66, %f18, %f104, %f61;
	st.global.f32 	[%rd52+32], %f66;
	fma.rn.f32 	%f67, %f18, %f103, %f62;
	st.global.f32 	[%rd52+36], %f67;
	add.f32 	%f68, %f18, %f63;
	st.global.f32 	[%rd52+40], %f68;
	add.s32 	%r17, %r2, 5;
	mov.u32 	%r136, 0;
	@%p5 bra 	BB0_26;

	ld.global.f32 	%f69, [%rd47];
	mul.f32 	%f70, %f18, %f69;
	setp.gt.f32	%p17, %f70, 0f00000000;
	selp.f32	%f71, 0f3F800000, 0f00000000, %p17;
	sub.f32 	%f19, %f71, %f108;
	setp.eq.f32	%p18, %f19, 0f00000000;
	@%p18 bra 	BB0_17;

	mad.lo.s32 	%r79, %r29, %r45, %r26;
	mul.wide.s32 	%rd57, %r79, 4;
	add.s64 	%rd58, %rd1, %rd57;
	ld.global.f32 	%f72, [%rd58];
	add.f32 	%f73, %f19, %f72;
	st.global.f32 	[%rd58], %f73;

BB0_17:
	ld.global.f32 	%f74, [%rd47+4];
	mul.f32 	%f75, %f18, %f74;
	setp.gt.f32	%p19, %f75, 0f00000000;
	selp.f32	%f76, 0f3F800000, 0f00000000, %p19;
	sub.f32 	%f20, %f76, %f106;
	setp.eq.f32	%p20, %f20, 0f00000000;
	@%p20 bra 	BB0_19;

	mad.lo.s32 	%r86, %r29, %r45, %r26;
	mul.wide.s32 	%rd63, %r86, 4;
	add.s64 	%rd64, %rd1, %rd63;
	shl.b32 	%r87, %r26, 2;
	cvt.s64.s32	%rd65, %r87;
	add.s64 	%rd66, %rd64, %rd65;
	ld.global.f32 	%f77, [%rd66+4];
	add.f32 	%f78, %f20, %f77;
	st.global.f32 	[%rd66+4], %f78;

BB0_19:
	ld.global.f32 	%f79, [%rd47+8];
	mul.f32 	%f80, %f18, %f79;
	setp.gt.f32	%p21, %f80, 0f00000000;
	selp.f32	%f81, 0f3F800000, 0f00000000, %p21;
	sub.f32 	%f21, %f81, %f105;
	setp.eq.f32	%p22, %f21, 0f00000000;
	@%p22 bra 	BB0_21;

	shl.b32 	%r89, %r26, 1;
	mad.lo.s32 	%r95, %r29, %r45, %r89;
	add.s32 	%r96, %r95, %r26;
	add.s32 	%r97, %r96, 2;
	mul.wide.s32 	%rd71, %r97, 4;
	add.s64 	%rd72, %rd1, %rd71;
	ld.global.f32 	%f82, [%rd72];
	add.f32 	%f83, %f21, %f82;
	st.global.f32 	[%rd72], %f83;

BB0_21:
	ld.global.f32 	%f84, [%rd47+12];
	mul.f32 	%f85, %f18, %f84;
	setp.gt.f32	%p23, %f85, 0f00000000;
	selp.f32	%f86, 0f3F800000, 0f00000000, %p23;
	sub.f32 	%f22, %f86, %f104;
	setp.eq.f32	%p24, %f22, 0f00000000;
	@%p24 bra 	BB0_23;

	add.s32 	%r99, %r26, 1;
	mad.lo.s32 	%r106, %r99, 3, %r10;
	add.s32 	%r107, %r106, %r26;
	mul.wide.s32 	%rd77, %r107, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.f32 	%f87, [%rd78];
	add.f32 	%f88, %f22, %f87;
	st.global.f32 	[%rd78], %f88;

BB0_23:
	ld.global.f32 	%f89, [%rd47+16];
	mul.f32 	%f90, %f18, %f89;
	setp.gt.f32	%p25, %f90, 0f00000000;
	selp.f32	%f91, 0f3F800000, 0f00000000, %p25;
	sub.f32 	%f23, %f91, %f103;
	setp.eq.f32	%p26, %f23, 0f00000000;
	@%p26 bra 	BB0_31;

	shl.b32 	%r109, %r26, 2;
	mad.lo.s32 	%r115, %r29, %r45, %r109;
	add.s32 	%r116, %r115, %r26;
	add.s32 	%r117, %r116, 4;
	mul.wide.s32 	%rd83, %r117, 4;
	add.s64 	%rd84, %rd1, %rd83;
	ld.global.f32 	%f92, [%rd84];
	add.f32 	%f93, %f23, %f92;
	st.global.f32 	[%rd84], %f93;
	bra.uni 	BB0_31;

BB0_25:
	mul.wide.s32 	%rd92, %r136, 4;
	add.s64 	%rd93, %rd2, %rd92;
	ld.local.f32 	%f108, [%rd93];

BB0_26:
	mov.f32 	%f24, %f108;
	add.s32 	%r118, %r26, 1;
	mad.lo.s32 	%r19, %r118, %r136, %r10;
	add.s32 	%r119, %r136, %r17;
	mul.wide.s32 	%rd86, %r119, 4;
	add.s64 	%rd87, %rd45, %rd86;
	ld.global.f32 	%f94, [%rd87];
	mul.f32 	%f95, %f18, %f94;
	setp.gt.f32	%p27, %f95, 0f00000000;
	selp.f32	%f96, 0f3F800000, 0f00000000, %p27;
	sub.f32 	%f25, %f96, %f24;
	setp.eq.f32	%p28, %f25, 0f00000000;
	@%p28 bra 	BB0_30;

	mul.wide.s32 	%rd88, %r19, 4;
	add.s64 	%rd99, %rd1, %rd88;
	mad.lo.s32 	%r20, %r136, %r118, %r10;
	mov.u32 	%r137, 0;
	mov.u64 	%rd97, %rd6;

BB0_28:
	ld.global.f32 	%f97, [%rd97];
	ld.global.f32 	%f98, [%rd99];
	fma.rn.f32 	%f99, %f25, %f97, %f98;
	st.global.f32 	[%rd99], %f99;
	add.s64 	%rd99, %rd99, 4;
	add.s64 	%rd97, %rd97, 4;
	add.s32 	%r137, %r137, 1;
	setp.lt.s32	%p29, %r137, %r26;
	@%p29 bra 	BB0_28;

	add.s32 	%r128, %r20, %r26;
	mul.wide.s32 	%rd90, %r128, 4;
	add.s64 	%rd91, %rd1, %rd90;
	ld.global.f32 	%f100, [%rd91];
	add.f32 	%f101, %f25, %f100;
	st.global.f32 	[%rd91], %f101;

BB0_30:
	add.s32 	%r136, %r136, 1;
	setp.lt.s32	%p30, %r136, 5;
	@%p30 bra 	BB0_25;

BB0_31:
	add.s32 	%r135, %r135, 1;
	setp.lt.s32	%p31, %r135, %r25;
	@%p31 bra 	BB0_7;

BB0_32:
	ret;
}


