
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4944 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 333.395 ; gain = 124.016
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/top.v:25]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.runs/synth_1/.Xil/Vivado-9752-LAPTOP-L1N8U9P6/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (2#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.runs/synth_1/.Xil/Vivado-9752-LAPTOP-L1N8U9P6/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.runs/synth_1/.Xil/Vivado-9752-LAPTOP-L1N8U9P6/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_1' (3#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.runs/synth_1/.Xil/Vivado-9752-LAPTOP-L1N8U9P6/realtime/blk_mem_gen_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'HashIn' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/HashIn.v:23]
WARNING: [Synth 8-5788] Register RAM_reg[5] in module HashIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/HashIn.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[4] in module HashIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/HashIn.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[3] in module HashIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/HashIn.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[2] in module HashIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/HashIn.v:39]
WARNING: [Synth 8-5788] Register RAM_reg[1] in module HashIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/HashIn.v:39]
INFO: [Synth 8-256] done synthesizing module 'HashIn' (4#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/HashIn.v:23]
INFO: [Synth 8-638] synthesizing module 'MsgIn' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:23]
WARNING: [Synth 8-5788] Register RAM_reg[16] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[15] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[14] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[13] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[12] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[11] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[10] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[9] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[8] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[7] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[6] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[5] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[4] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[3] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[2] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
WARNING: [Synth 8-5788] Register RAM_reg[1] in module MsgIn is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:40]
INFO: [Synth 8-256] done synthesizing module 'MsgIn' (5#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/MsgIn.v:23]
INFO: [Synth 8-638] synthesizing module 'SHA1Core' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:23]
	Parameter SHA1_RESET bound to: 0 - type: integer 
	Parameter SHA1_INIT bound to: 1 - type: integer 
	Parameter SHA1_W_ROUNDS bound to: 2 - type: integer 
	Parameter SHA1_F0_ROUNDS bound to: 3 - type: integer 
	Parameter SHA1_F1_ROUNDS bound to: 4 - type: integer 
	Parameter SHA1_F2_ROUNDS bound to: 5 - type: integer 
	Parameter SHA1_F3_ROUNDS bound to: 6 - type: integer 
	Parameter SHA1_FINAL bound to: 7 - type: integer 
	Parameter SHA1_DIGEST bound to: 8 - type: integer 
	Parameter SHA1_DIGEST_DONE bound to: 9 - type: integer 
	Parameter SHA1_IDLE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SHA1Core' (6#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'msg_len' does not match port width (10) of module 'SHA1Core' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/top.v:49]
INFO: [Synth 8-638] synthesizing module 'HashOut' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/HashOut.v:23]
	Parameter RESET bound to: 0 - type: integer 
	Parameter HASH_READ bound to: 1 - type: integer 
	Parameter HASH_OUT0 bound to: 2 - type: integer 
	Parameter HASH_OUT1 bound to: 3 - type: integer 
	Parameter HASH_OUT2 bound to: 4 - type: integer 
	Parameter HASH_OUT3 bound to: 5 - type: integer 
	Parameter HASH_OUT4 bound to: 6 - type: integer 
	Parameter HASH_OUT_DONE bound to: 7 - type: integer 
WARNING: [Synth 8-5788] Register temp_reg in module HashOut is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/HashOut.v:49]
WARNING: [Synth 8-5788] Register hash_out_reg in module HashOut is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/HashOut.v:53]
INFO: [Synth 8-256] done synthesizing module 'HashOut' (7#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/HashOut.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/top.v:25]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[31]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[30]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[29]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[28]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[27]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[26]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[25]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[24]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[23]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[22]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[21]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[20]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[19]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[18]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[17]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[16]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[15]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[14]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[13]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[12]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[11]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 394.488 ; gain = 185.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 394.488 ; gain = 185.109
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'B0' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/top.v:44]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_1' instantiated as 'B1' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/top.v:46]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.runs/synth_1/.Xil/Vivado-9752-LAPTOP-L1N8U9P6/dcp/blk_mem_gen_0_in_context.xdc] for cell 'B0'
Finished Parsing XDC File [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.runs/synth_1/.Xil/Vivado-9752-LAPTOP-L1N8U9P6/dcp/blk_mem_gen_0_in_context.xdc] for cell 'B0'
Parsing XDC File [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.runs/synth_1/.Xil/Vivado-9752-LAPTOP-L1N8U9P6/dcp_2/blk_mem_gen_1_in_context.xdc] for cell 'B1'
Finished Parsing XDC File [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.runs/synth_1/.Xil/Vivado-9752-LAPTOP-L1N8U9P6/dcp_2/blk_mem_gen_1_in_context.xdc] for cell 'B1'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 709.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 713.523 ; gain = 504.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 713.523 ; gain = 504.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 713.523 ; gain = 504.145
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "RAM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RAM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "digest_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digest_done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'count_reg' in module 'HashOut'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'digest_done_reg' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'digest_out_reg' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:782]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[4]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:775]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:775]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:775]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:775]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:775]
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:107]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[4]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:93]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[61]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[63]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[62]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[64]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[66]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[65]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[67]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[69]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[68]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[70]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[72]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[71]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[73]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[75]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[74]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[76]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[77]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[78]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[79]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[41]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[43]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[42]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[45]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[44]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[47]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[46]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[49]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[48]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[51]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[50]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[53]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[52]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[55]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[54]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[57]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[56]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[58]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[12]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[6]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[4]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[9]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[14]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[11]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[8]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[5]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[13]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[10]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[7]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[15]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[59]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:120]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:121]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:122]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[22]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[21]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[23]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[25]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[24]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[26]' [C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.srcs/sources_1/new/SHA1Core.v:98]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                             0000
                 iSTATE0 |                          0000010 |                             0001
                 iSTATE1 |                          0000100 |                             0010
                 iSTATE2 |                          0001000 |                             0011
                 iSTATE3 |                          0010000 |                             0100
                 iSTATE5 |                          0100000 |                             0101
*
                 iSTATE4 |                          1000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'count_reg' using encoding 'one-hot' in module 'HashOut'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 713.523 ; gain = 504.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |SHA1Core__GB0 |           1|     19373|
|2     |SHA1Core__GB1 |           1|     19429|
|3     |SHA1Core__GB2 |           1|      9202|
|4     |SHA1Core__GB3 |           1|     10099|
|5     |top__GC0      |           1|      2933|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 80    
	   2 Input     32 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 2     
+---XORs : 
	   3 Input     32 Bit         XORs := 40    
	   4 Input     32 Bit         XORs := 64    
+---Registers : 
	              512 Bit    Registers := 1     
	              160 Bit    Registers := 2     
	               32 Bit    Registers := 22    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   9 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SHA1Core 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 80    
	   2 Input     32 Bit       Adders := 6     
+---XORs : 
	   3 Input     32 Bit         XORs := 40    
	   4 Input     32 Bit         XORs := 64    
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 13    
	   9 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module HashIn 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module MsgIn 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
Module HashOut 
Detailed RTL Component Info : 
+---Registers : 
	              160 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "HI1/RAM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HI1/RAM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HI1/RAM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HI1/RAM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "HI1/RAM_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M1/RAM_reg[1]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[31]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[30]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[29]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[28]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[27]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[26]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[25]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[24]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[23]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[22]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[21]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[20]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[19]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[18]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[17]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[16]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[15]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[14]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[13]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[12]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[11]
WARNING: [Synth 8-3331] design top has unconnected port msgLenBits[10]
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][27]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][29]' (LD) to 'SH1i_0/k_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][22]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][24]' (LD) to 'SH1i_0/k_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][0]' (LD) to 'SH1i_0/k_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][2]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][6]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][7]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][9]' (LD) to 'SH1i_0/k_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][11]' (LD) to 'SH1i_0/k_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][12]' (LD) to 'SH1i_0/k_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][14]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][16]' (LD) to 'SH1i_0/k_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][17]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][19]' (LD) to 'SH1i_0/k_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][21]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][26]' (LD) to 'SH1i_0/k_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][31]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][4]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][5]' (LD) to 'SH1i_0/k_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][10]' (LD) to 'SH1i_0/k_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][15]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][20]' (LD) to 'SH1i_0/k_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][25]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][30]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][3]' (LD) to 'SH1i_0/k_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][8]' (LD) to 'SH1i_0/k_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][13]' (LD) to 'SH1i_0/k_reg[3][18]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][18]' (LD) to 'SH1i_0/k_reg[3][23]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][23]' (LD) to 'SH1i_0/k_reg[3][28]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][28]' (LD) to 'SH1i_0/k_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[3][1]' (LD) to 'SH1i_0/k_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][0]' (LD) to 'SH1i_0/k_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][1]' (LD) to 'SH1i_0/k_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][2]' (LD) to 'SH1i_0/k_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][3]' (LD) to 'SH1i_0/k_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][4]' (LD) to 'SH1i_0/k_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][5]' (LD) to 'SH1i_0/k_reg[2][8]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][6]' (LD) to 'SH1i_0/k_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][7]' (LD) to 'SH1i_0/k_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][8]' (LD) to 'SH1i_0/k_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][9]' (LD) to 'SH1i_0/k_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][10]' (LD) to 'SH1i_0/k_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][11]' (LD) to 'SH1i_0/k_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][12]' (LD) to 'SH1i_0/k_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][13]' (LD) to 'SH1i_0/k_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][14]' (LD) to 'SH1i_0/k_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][15]' (LD) to 'SH1i_0/k_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][16]' (LD) to 'SH1i_0/k_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][17]' (LD) to 'SH1i_0/k_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][18]' (LD) to 'SH1i_0/k_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][19]' (LD) to 'SH1i_0/k_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][20]' (LD) to 'SH1i_0/k_reg[2][24]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][21]' (LD) to 'SH1i_0/k_reg[2][22]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][22]' (LD) to 'SH1i_0/k_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][23]' (LD) to 'SH1i_0/k_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][24]' (LD) to 'SH1i_0/k_reg[2][25]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][25]' (LD) to 'SH1i_0/k_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][26]' (LD) to 'SH1i_0/k_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][27]' (LD) to 'SH1i_0/k_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][28]' (LD) to 'SH1i_0/k_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'SH1i_0/k_reg[2][29]' (LD) to 'SH1i_0/k_reg[2][30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH1i_0/\k_reg[2][30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SH1i_0/\k_reg[2][31] )
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][27]' (LD) to 'SH1i_1/k_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][29]' (LD) to 'SH1i_1/k_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][22]' (LD) to 'SH1i_1/k_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][24]' (LD) to 'SH1i_1/k_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][0]' (LD) to 'SH1i_1/k_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][2]' (LD) to 'SH1i_1/k_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][6]' (LD) to 'SH1i_1/k_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][7]' (LD) to 'SH1i_1/k_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][9]' (LD) to 'SH1i_1/k_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][11]' (LD) to 'SH1i_1/k_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][12]' (LD) to 'SH1i_1/k_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][14]' (LD) to 'SH1i_1/k_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][16]' (LD) to 'SH1i_1/k_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][17]' (LD) to 'SH1i_1/k_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][19]' (LD) to 'SH1i_1/k_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][21]' (LD) to 'SH1i_1/k_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][26]' (LD) to 'SH1i_1/k_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][31]' (LD) to 'SH1i_1/k_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][4]' (LD) to 'SH1i_1/k_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][5]' (LD) to 'SH1i_1/k_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][10]' (LD) to 'SH1i_1/k_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][15]' (LD) to 'SH1i_1/k_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][20]' (LD) to 'SH1i_1/k_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][25]' (LD) to 'SH1i_1/k_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][30]' (LD) to 'SH1i_1/k_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][3]' (LD) to 'SH1i_1/k_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][8]' (LD) to 'SH1i_1/k_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][13]' (LD) to 'SH1i_1/k_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][18]' (LD) to 'SH1i_1/k_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SH1i_1/\k_reg[1][23] )
INFO: [Synth 8-3886] merging instance 'SH1i_1/k_reg[1][28]' (LD) to 'SH1i_1/k_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH1i_1/\k_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'SH1i_3/k_reg[0][0]' (LD) to 'SH1i_3/k_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'SH1i_3/k_reg[0][1]' (LD) to 'SH1i_3/k_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'SH1i_3/k_reg[0][2]' (LD) to 'SH1i_3/k_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'SH1i_3/k_reg[0][3]' (LD) to 'SH1i_3/k_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'SH1i_3/k_reg[0][4]' (LD) to 'SH1i_3/k_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'SH1i_3/k_reg[0][5]' (LD) to 'SH1i_3/k_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'SH1i_3/k_reg[0][6]' (LD) to 'SH1i_3/k_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'SH1i_3/k_reg[0][7]' (LD) to 'SH1i_3/k_reg[0][8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (SH1i_3/\k_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (SH1i_3/\k_reg[0][31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 891.570 ; gain = 682.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |SHA1Core__GB0 |           1|     23588|
|2     |SHA1Core__GB1 |           1|     31058|
|3     |SHA1Core__GB2 |           1|      8800|
|4     |SHA1Core__GB3 |           1|      9146|
|5     |top__GC0      |           1|      2029|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 891.570 ; gain = 682.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 891.570 ; gain = 682.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |SHA1Core__GB0 |           1|     23588|
|2     |SHA1Core__GB1 |           1|     31058|
|3     |SHA1Core__GB2 |           1|      8800|
|4     |SHA1Core__GB3 |           1|      9146|
|5     |top__GC0      |           1|      2029|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:01:53 . Memory (MB): peak = 1029.434 ; gain = 820.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:57 . Memory (MB): peak = 1029.434 ; gain = 820.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:01:57 . Memory (MB): peak = 1029.434 ; gain = 820.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:01:58 . Memory (MB): peak = 1029.434 ; gain = 820.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:02:02 . Memory (MB): peak = 1029.434 ; gain = 820.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 1029.434 ; gain = 820.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 1029.434 ; gain = 820.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
|2     |blk_mem_gen_1 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |blk_mem_gen_1 |     1|
|3     |BUFG          |    11|
|4     |CARRY4        |  1320|
|5     |LUT1          |     9|
|6     |LUT2          |  3845|
|7     |LUT3          |   393|
|8     |LUT4          |  3107|
|9     |LUT5          |  3025|
|10    |LUT6          |  6685|
|11    |FDCE          |   701|
|12    |FDPE          |     1|
|13    |FDRE          |   864|
|14    |LD            |  1128|
|15    |LDC           |  2721|
|16    |IBUF          |    14|
|17    |OBUF          |    33|
+------+--------------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          | 23921|
|2     |  C0     |counter   |    25|
|3     |  C1     |counter_0 |    39|
|4     |  HI1    |HashIn    |   322|
|5     |  HO1    |HashOut   |   276|
|6     |  M1     |MsgIn     |  1542|
|7     |  SH1    |SHA1Core  | 19252|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:55 ; elapsed = 00:02:02 . Memory (MB): peak = 1029.434 ; gain = 820.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 145 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:35 ; elapsed = 00:01:47 . Memory (MB): peak = 1029.434 ; gain = 451.844
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:02:03 . Memory (MB): peak = 1029.434 ; gain = 820.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5183 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'SHA1Core' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3849 instances were transformed.
  LD => LDCE: 1128 instances
  LDC => LDCE: 2721 instances

INFO: [Common 17-83] Releasing license: Synthesis
188 Infos, 171 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:04 . Memory (MB): peak = 1029.434 ; gain = 774.441
INFO: [Common 17-1381] The checkpoint 'C:/College/Thesis/VivadoProjects/SHA1_BRAM/SHA1_BRAM.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1029.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 29 16:46:07 2017...
