# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../BCD_6bit.sv" \
"../../../../../add3.sv" \
"../../../../../BCD_6bit_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
