

================================================================
== Vivado HLS Report for 'chebyshev_openmp'
================================================================
* Date:           Mon Apr 20 15:30:29 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.365|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------------+-------------+-------------+-------------+---------+
    |          Latency          |          Interval         | Pipeline|
    |     min     |     max     |     min     |     max     |   Type  |
    +-------------+-------------+-------------+-------------+---------+
    |  53821309133|  53821309133|  53821309133|  53821309133|   none  |
    +-------------+-------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+
        |             |          Latency          | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  |     min     |     max     |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |    134217728|    134217728|          2|          -|          -|  67108864|    no    |
        |- Loop 2     |  53687091400|  53687091400|  536870914|          -|          -|       100|    no    |
        | + Loop 2.1  |    536870912|    536870912|          8|          -|          -|  67108864|    no    |
        +-------------+-------------+-------------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      9|       0|     291|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |   241664|      -|     118|       0|    0|
|Multiplexer      |        -|      -|       -|     143|    -|
|Register         |        -|      -|     287|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |   241664|      9|     405|     434|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    37179|      1|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------+---------------------------+---------+----+----+-----+----------+-----+------+-------------+
    |   Memory   |           Module          | BRAM_18K| FF | LUT| URAM|   Words  | Bits| Banks| W*Bits*Banks|
    +------------+---------------------------+---------+----+----+-----+----------+-----+------+-------------+
    |data_in_U   |chebyshev_openmp_data_in   |   110592|  54|   0|    0|  67108864|   27|     1|   1811939328|
    |data_out_U  |chebyshev_openmp_data_out  |   131072|  64|   0|    0|  67108864|   32|     1|   2147483648|
    +------------+---------------------------+---------+----+----+-----+----------+-----+------+-------------+
    |Total       |                           |   241664| 118|   0|    0| 134217728|   59|     2| -2147483648 |
    +------------+---------------------------+---------+----+----+-----+----------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln79_1_fu_208_p2  |     *    |      3|  0|  21|          32|          32|
    |mul_ln79_2_fu_218_p2  |     *    |      3|  0|  21|          32|          27|
    |mul_ln79_fu_191_p2    |     *    |      3|  0|  41|          27|          27|
    |add_ln79_1_fu_213_p2  |     +    |      0|  0|  39|           3|          32|
    |add_ln79_fu_202_p2    |     +    |      0|  0|  39|           6|          32|
    |i_fu_160_p2           |     +    |      0|  0|  15|           7|           1|
    |k_1_fu_176_p2         |     +    |      0|  0|  34|          27|           1|
    |k_fu_142_p2           |     +    |      0|  0|  34|          27|           1|
    |icmp_ln66_fu_136_p2   |   icmp   |      0|  0|  18|          27|          28|
    |icmp_ln73_fu_154_p2   |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln77_fu_170_p2   |   icmp   |      0|  0|  18|          27|          28|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      9|  0| 291|         222|         215|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |data_in_address0   |  15|          3|   27|         81|
    |data_out_address0  |  21|          4|   27|        108|
    |data_out_d0        |  15|          3|   32|         96|
    |i_0_reg_114        |   9|          2|    7|         14|
    |k1_0_reg_125       |   9|          2|   27|         54|
    |k_0_reg_100        |   9|          2|   27|         54|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 143|         32|  148|        423|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |A_reg_277           |  27|   0|   32|          5|
    |ap_CS_fsm           |  15|   0|   15|          0|
    |i_0_reg_114         |   7|   0|    7|          0|
    |i_reg_249           |   7|   0|    7|          0|
    |k1_0_reg_125        |  27|   0|   27|          0|
    |k_0_reg_100         |  27|   0|   27|          0|
    |k_1_reg_262         |  27|   0|   27|          0|
    |k_reg_231           |  27|   0|   27|          0|
    |mul_ln79_1_reg_288  |  32|   0|   32|          0|
    |mul_ln79_2_reg_293  |  32|   0|   32|          0|
    |mul_ln79_reg_282    |  32|   0|   32|          0|
    |zext_ln78_reg_267   |  27|   0|   64|         37|
    +--------------------+----+----+-----+-----------+
    |Total               | 287|   0|  329|         42|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------+-----+-----+------------+------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | chebyshev_openmp | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | chebyshev_openmp | return value |
|ap_start   |  in |    1| ap_ctrl_hs | chebyshev_openmp | return value |
|ap_done    | out |    1| ap_ctrl_hs | chebyshev_openmp | return value |
|ap_idle    | out |    1| ap_ctrl_hs | chebyshev_openmp | return value |
|ap_ready   | out |    1| ap_ctrl_hs | chebyshev_openmp | return value |
|ap_return  | out |   32| ap_ctrl_hs | chebyshev_openmp | return value |
|idx        |  in |   32|   ap_none  |        idx       |    scalar    |
+-----------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 13 5 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 5 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %idx) nounwind, !map !13"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @chebyshev_openmp_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%idx_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %idx) nounwind"   --->   Operation 19 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.66ns)   --->   "%data_in = alloca [67108864 x i27], align 4" [chebyshev.cpp:63]   --->   Operation 20 'alloca' 'data_in' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_1 : Operation 21 [1/1] (2.66ns)   --->   "%data_out = alloca [67108864 x i32], align 16" [chebyshev.cpp:64]   --->   Operation 21 'alloca' 'data_out' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_1 : Operation 22 [1/1] (1.06ns)   --->   "br label %1" [chebyshev.cpp:66]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%k_0 = phi i27 [ 0, %0 ], [ %k, %2 ]"   --->   Operation 23 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.53ns)   --->   "%icmp_ln66 = icmp eq i27 %k_0, -67108864" [chebyshev.cpp:66]   --->   Operation 24 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 67108864, i64 67108864, i64 67108864) nounwind"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.69ns)   --->   "%k = add i27 %k_0, 1" [chebyshev.cpp:66]   --->   Operation 26 'add' 'k' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %.preheader1.preheader, label %2" [chebyshev.cpp:66]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i27 %k_0 to i64" [chebyshev.cpp:67]   --->   Operation 28 'zext' 'zext_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [67108864 x i27]* %data_in, i64 0, i64 %zext_ln67" [chebyshev.cpp:67]   --->   Operation 29 'getelementptr' 'data_in_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.66ns)   --->   "store i27 %k_0, i27* %data_in_addr, align 4" [chebyshev.cpp:67]   --->   Operation 30 'store' <Predicate = (!icmp_ln66)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr inbounds [67108864 x i32]* %data_out, i64 0, i64 %zext_ln67" [chebyshev.cpp:68]   --->   Operation 31 'getelementptr' 'data_out_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.66ns)   --->   "store i32 0, i32* %data_out_addr, align 4" [chebyshev.cpp:68]   --->   Operation 32 'store' <Predicate = (!icmp_ln66)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_2 : Operation 33 [1/1] (1.06ns)   --->   "br label %.preheader1" [chebyshev.cpp:73]   --->   Operation 33 'br' <Predicate = (icmp_ln66)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 34 [1/2] (2.66ns)   --->   "store i27 %k_0, i27* %data_in_addr, align 4" [chebyshev.cpp:67]   --->   Operation 34 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_3 : Operation 35 [1/2] (2.66ns)   --->   "store i32 0, i32* %data_out_addr, align 4" [chebyshev.cpp:68]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [chebyshev.cpp:66]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 37 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.18ns)   --->   "%icmp_ln73 = icmp eq i7 %i_0, -28" [chebyshev.cpp:73]   --->   Operation 38 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 39 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.37ns)   --->   "%i = add i7 %i_0, 1" [chebyshev.cpp:73]   --->   Operation 40 'add' 'i' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %4, label %.preheader.preheader" [chebyshev.cpp:73]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.06ns)   --->   "br label %.preheader" [chebyshev.cpp:77]   --->   Operation 42 'br' <Predicate = (!icmp_ln73)> <Delay = 1.06>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i32 %idx_read to i64" [chebyshev.cpp:87]   --->   Operation 43 'sext' 'sext_ln87' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%data_out_addr_1 = getelementptr inbounds [67108864 x i32]* %data_out, i64 0, i64 %sext_ln87" [chebyshev.cpp:87]   --->   Operation 44 'getelementptr' 'data_out_addr_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_4 : Operation 45 [4/4] (2.66ns)   --->   "%v = load i32* %data_out_addr_1, align 4" [chebyshev.cpp:87]   --->   Operation 45 'load' 'v' <Predicate = (icmp_ln73)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>

State 5 <SV = 3> <Delay = 2.66>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%k1_0 = phi i27 [ %k_1, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 46 'phi' 'k1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.53ns)   --->   "%icmp_ln77 = icmp eq i27 %k1_0, -67108864" [chebyshev.cpp:77]   --->   Operation 47 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 1.53> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 67108864, i64 67108864, i64 67108864) nounwind"   --->   Operation 48 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.69ns)   --->   "%k_1 = add i27 %k1_0, 1" [chebyshev.cpp:77]   --->   Operation 49 'add' 'k_1' <Predicate = true> <Delay = 1.69> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %.preheader1.loopexit, label %3" [chebyshev.cpp:77]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i27 %k1_0 to i64" [chebyshev.cpp:78]   --->   Operation 51 'zext' 'zext_ln78' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%data_in_addr_1 = getelementptr [67108864 x i27]* %data_in, i64 0, i64 %zext_ln78" [chebyshev.cpp:78]   --->   Operation 52 'getelementptr' 'data_in_addr_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_5 : Operation 53 [4/4] (2.66ns)   --->   "%data_in_load = load i27* %data_in_addr_1, align 4" [chebyshev.cpp:78]   --->   Operation 53 'load' 'data_in_load' <Predicate = (!icmp_ln77)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 54 'br' <Predicate = (icmp_ln77)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.66>
ST_6 : Operation 55 [3/4] (2.66ns)   --->   "%data_in_load = load i27* %data_in_addr_1, align 4" [chebyshev.cpp:78]   --->   Operation 55 'load' 'data_in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>

State 7 <SV = 5> <Delay = 2.66>
ST_7 : Operation 56 [2/4] (2.66ns)   --->   "%data_in_load = load i27* %data_in_addr_1, align 4" [chebyshev.cpp:78]   --->   Operation 56 'load' 'data_in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>

State 8 <SV = 6> <Delay = 8.28>
ST_8 : Operation 57 [1/4] (2.66ns)   --->   "%data_in_load = load i27* %data_in_addr_1, align 4" [chebyshev.cpp:78]   --->   Operation 57 'load' 'data_in_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%A = zext i27 %data_in_load to i32" [chebyshev.cpp:78]   --->   Operation 58 'zext' 'A' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (5.62ns)   --->   "%mul_ln79 = mul i32 %A, %A" [chebyshev.cpp:79]   --->   Operation 59 'mul' 'mul_ln79' <Predicate = true> <Delay = 5.62> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 8.36>
ST_9 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%shl_ln79 = shl i32 %mul_ln79, 4" [chebyshev.cpp:79]   --->   Operation 60 'shl' 'shl_ln79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln79 = add nsw i32 -20, %shl_ln79" [chebyshev.cpp:79]   --->   Operation 61 'add' 'add_ln79' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/1] (6.58ns)   --->   "%mul_ln79_1 = mul i32 %add_ln79, %mul_ln79" [chebyshev.cpp:79]   --->   Operation 62 'mul' 'mul_ln79_1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 8.36>
ST_10 : Operation 63 [1/1] (1.78ns)   --->   "%add_ln79_1 = add nsw i32 5, %mul_ln79_1" [chebyshev.cpp:79]   --->   Operation 63 'add' 'add_ln79_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (6.58ns)   --->   "%mul_ln79_2 = mul nsw i32 %add_ln79_1, %A" [chebyshev.cpp:79]   --->   Operation 64 'mul' 'mul_ln79_2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 2.66>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%data_out_addr_2 = getelementptr inbounds [67108864 x i32]* %data_out, i64 0, i64 %zext_ln78" [chebyshev.cpp:79]   --->   Operation 65 'getelementptr' 'data_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [2/2] (2.66ns)   --->   "store i32 %mul_ln79_2, i32* %data_out_addr_2, align 4" [chebyshev.cpp:79]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>

State 12 <SV = 10> <Delay = 2.66>
ST_12 : Operation 67 [1/2] (2.66ns)   --->   "store i32 %mul_ln79_2, i32* %data_out_addr_2, align 4" [chebyshev.cpp:79]   --->   Operation 67 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader" [chebyshev.cpp:77]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 2.66>
ST_13 : Operation 69 [3/4] (2.66ns)   --->   "%v = load i32* %data_out_addr_1, align 4" [chebyshev.cpp:87]   --->   Operation 69 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>

State 14 <SV = 4> <Delay = 2.66>
ST_14 : Operation 70 [2/4] (2.66ns)   --->   "%v = load i32* %data_out_addr_1, align 4" [chebyshev.cpp:87]   --->   Operation 70 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>

State 15 <SV = 5> <Delay = 2.66>
ST_15 : Operation 71 [1/4] (2.66ns)   --->   "%v = load i32* %data_out_addr_1, align 4" [chebyshev.cpp:87]   --->   Operation 71 'load' 'v' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 67108864> <RAM>
ST_15 : Operation 72 [1/1] (0.00ns)   --->   "ret i32 %v" [chebyshev.cpp:92]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000]
idx_read          (read             ) [ 0011111111111000]
data_in           (alloca           ) [ 0011111111111000]
data_out          (alloca           ) [ 0011111111111000]
br_ln66           (br               ) [ 0111000000000000]
k_0               (phi              ) [ 0011000000000000]
icmp_ln66         (icmp             ) [ 0011000000000000]
empty             (speclooptripcount) [ 0000000000000000]
k                 (add              ) [ 0111000000000000]
br_ln66           (br               ) [ 0000000000000000]
zext_ln67         (zext             ) [ 0000000000000000]
data_in_addr      (getelementptr    ) [ 0001000000000000]
data_out_addr     (getelementptr    ) [ 0001000000000000]
br_ln73           (br               ) [ 0011111111111000]
store_ln67        (store            ) [ 0000000000000000]
store_ln68        (store            ) [ 0000000000000000]
br_ln66           (br               ) [ 0111000000000000]
i_0               (phi              ) [ 0000100000000000]
icmp_ln73         (icmp             ) [ 0000111111111000]
empty_3           (speclooptripcount) [ 0000000000000000]
i                 (add              ) [ 0010111111111000]
br_ln73           (br               ) [ 0000000000000000]
br_ln77           (br               ) [ 0000111111111000]
sext_ln87         (sext             ) [ 0000000000000000]
data_out_addr_1   (getelementptr    ) [ 0000000000000111]
k1_0              (phi              ) [ 0000010000000000]
icmp_ln77         (icmp             ) [ 0000111111111000]
empty_4           (speclooptripcount) [ 0000000000000000]
k_1               (add              ) [ 0000111111111000]
br_ln77           (br               ) [ 0000000000000000]
zext_ln78         (zext             ) [ 0000001111110000]
data_in_addr_1    (getelementptr    ) [ 0000001110000000]
br_ln0            (br               ) [ 0010111111111000]
data_in_load      (load             ) [ 0000000000000000]
A                 (zext             ) [ 0000000001100000]
mul_ln79          (mul              ) [ 0000000001000000]
shl_ln79          (shl              ) [ 0000000000000000]
add_ln79          (add              ) [ 0000000000000000]
mul_ln79_1        (mul              ) [ 0000000000100000]
add_ln79_1        (add              ) [ 0000000000000000]
mul_ln79_2        (mul              ) [ 0000000000011000]
data_out_addr_2   (getelementptr    ) [ 0000000000001000]
store_ln79        (store            ) [ 0000000000000000]
br_ln77           (br               ) [ 0000111111111000]
v                 (load             ) [ 0000000000000000]
ret_ln92          (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="chebyshev_openmp_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="data_in_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_in/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="data_out_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_out/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="idx_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="data_in_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="27" slack="0"/>
<pin id="58" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="27" slack="0"/>
<pin id="62" dir="0" index="1" bw="27" slack="0"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln67/2 data_in_load/5 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_out_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="27" slack="0"/>
<pin id="70" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="27" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln68/2 v/4 store_ln79/11 "/>
</bind>
</comp>

<comp id="79" class="1004" name="data_out_addr_1_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr_1/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="data_in_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="27" slack="0"/>
<pin id="90" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr_1/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="data_out_addr_2_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="27" slack="6"/>
<pin id="97" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr_2/11 "/>
</bind>
</comp>

<comp id="100" class="1005" name="k_0_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="27" slack="1"/>
<pin id="102" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="k_0_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="27" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_0_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="1"/>
<pin id="116" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_0_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="125" class="1005" name="k1_0_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="27" slack="1"/>
<pin id="127" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="k1_0 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="k1_0_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="27" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="1" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k1_0/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln66_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="27" slack="0"/>
<pin id="138" dir="0" index="1" bw="27" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="k_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="27" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln67_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="27" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln73_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="7" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln87_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln87/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln77_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="27" slack="0"/>
<pin id="172" dir="0" index="1" bw="27" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="k_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="27" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln78_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="27" slack="0"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="A_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="27" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="A/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="mul_ln79_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="27" slack="0"/>
<pin id="193" dir="0" index="1" bw="27" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/8 "/>
</bind>
</comp>

<comp id="197" class="1004" name="shl_ln79_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln79/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln79_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/9 "/>
</bind>
</comp>

<comp id="208" class="1004" name="mul_ln79_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_1/9 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln79_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="1"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/10 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mul_ln79_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="27" slack="2"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79_2/10 "/>
</bind>
</comp>

<comp id="223" class="1005" name="idx_read_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2"/>
<pin id="225" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="idx_read "/>
</bind>
</comp>

<comp id="231" class="1005" name="k_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="27" slack="0"/>
<pin id="233" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="236" class="1005" name="data_in_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="27" slack="1"/>
<pin id="238" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="data_out_addr_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="27" slack="1"/>
<pin id="243" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_out_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="254" class="1005" name="data_out_addr_1_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="27" slack="1"/>
<pin id="256" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_out_addr_1 "/>
</bind>
</comp>

<comp id="262" class="1005" name="k_1_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="27" slack="0"/>
<pin id="264" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="267" class="1005" name="zext_ln78_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="6"/>
<pin id="269" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln78 "/>
</bind>
</comp>

<comp id="272" class="1005" name="data_in_addr_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="27" slack="1"/>
<pin id="274" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr_1 "/>
</bind>
</comp>

<comp id="277" class="1005" name="A_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2"/>
<pin id="279" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A "/>
</bind>
</comp>

<comp id="282" class="1005" name="mul_ln79_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln79 "/>
</bind>
</comp>

<comp id="288" class="1005" name="mul_ln79_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln79_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="mul_ln79_2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln79_2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="data_out_addr_2_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="27" slack="1"/>
<pin id="300" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="data_out_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="24" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="54" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="24" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="24" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="85"><net_src comp="79" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="86" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="93" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="111"><net_src comp="100" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="4"/><net_sink comp="60" pin=1"/></net>

<net id="113"><net_src comp="105" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="140"><net_src comp="105" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="105" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="22" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="105" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="158"><net_src comp="118" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="118" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="174"><net_src comp="129" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="129" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="129" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="190"><net_src comp="60" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="197" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="48" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="234"><net_src comp="142" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="239"><net_src comp="54" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="244"><net_src comp="66" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="252"><net_src comp="160" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="257"><net_src comp="79" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="265"><net_src comp="176" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="270"><net_src comp="182" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="275"><net_src comp="86" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="280"><net_src comp="187" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="285"><net_src comp="191" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="291"><net_src comp="208" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="296"><net_src comp="218" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="301"><net_src comp="93" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="72" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: chebyshev_openmp : idx | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln66 : 1
		k : 1
		br_ln66 : 2
		zext_ln67 : 1
		data_in_addr : 2
		store_ln67 : 3
		data_out_addr : 2
		store_ln68 : 3
	State 3
	State 4
		icmp_ln73 : 1
		i : 1
		br_ln73 : 2
		data_out_addr_1 : 1
		v : 2
	State 5
		icmp_ln77 : 1
		k_1 : 1
		br_ln77 : 2
		zext_ln78 : 1
		data_in_addr_1 : 2
		data_in_load : 3
	State 6
	State 7
	State 8
		A : 1
		mul_ln79 : 2
	State 9
		mul_ln79_1 : 1
	State 10
		mul_ln79_2 : 1
	State 11
		store_ln79 : 1
	State 12
	State 13
	State 14
	State 15
		ret_ln92 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |       k_fu_142      |    0    |    0    |    34   |
|          |       i_fu_160      |    0    |    0    |    15   |
|    add   |      k_1_fu_176     |    0    |    0    |    34   |
|          |   add_ln79_fu_202   |    0    |    0    |    39   |
|          |  add_ln79_1_fu_213  |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |   mul_ln79_fu_191   |    3    |    0    |    41   |
|    mul   |  mul_ln79_1_fu_208  |    3    |    0    |    21   |
|          |  mul_ln79_2_fu_218  |    3    |    0    |    21   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln66_fu_136  |    0    |    0    |    18   |
|   icmp   |   icmp_ln73_fu_154  |    0    |    0    |    11   |
|          |   icmp_ln77_fu_170  |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|   read   | idx_read_read_fu_48 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln67_fu_148  |    0    |    0    |    0    |
|   zext   |   zext_ln78_fu_182  |    0    |    0    |    0    |
|          |       A_fu_187      |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln87_fu_166  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    shl   |   shl_ln79_fu_197   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    9    |    0    |   291   |
|----------|---------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| data_in| 110592 |   54   |    0   |    0   |
|data_out| 131072 |   64   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total | 241664 |   118  |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       A_reg_277       |   32   |
| data_in_addr_1_reg_272|   27   |
|  data_in_addr_reg_236 |   27   |
|data_out_addr_1_reg_254|   27   |
|data_out_addr_2_reg_298|   27   |
| data_out_addr_reg_241 |   27   |
|      i_0_reg_114      |    7   |
|       i_reg_249       |    7   |
|    idx_read_reg_223   |   32   |
|      k1_0_reg_125     |   27   |
|      k_0_reg_100      |   27   |
|      k_1_reg_262      |   27   |
|       k_reg_231       |   27   |
|   mul_ln79_1_reg_288  |   32   |
|   mul_ln79_2_reg_293  |   32   |
|    mul_ln79_reg_282   |   32   |
|   zext_ln78_reg_267   |   64   |
+-----------------------+--------+
|         Total         |   481  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   4  |  27  |   108  ||    21   |
| grp_access_fu_60 |  p1  |   2  |  27  |   54   ||    9    |
| grp_access_fu_72 |  p0  |   6  |  27  |   162  ||    33   |
| grp_access_fu_72 |  p1  |   2  |  32  |   64   ||    9    |
|    k_0_reg_100   |  p0  |   2  |  27  |   54   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   442  ||  5.716  ||    81   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    9   |    -   |    0   |   291  |    -   |
|   Memory  | 241664 |    -   |    -   |   118  |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   81   |    -   |
|  Register |    -   |    -   |    -   |   481  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   | 241664 |    9   |    5   |   599  |   372  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
