{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573255213065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573255213072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 15:20:12 2019 " "Processing started: Fri Nov 08 15:20:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573255213072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573255213072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573255213072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573255213937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573255213937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255223980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573255223980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R0 r0 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R0\" differs only in case from object \"r0\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573255223996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573255223997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573255223997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573255223997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R4 r4 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R4\" differs only in case from object \"r4\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573255223997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R5 r5 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R5\" differs only in case from object \"r5\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573255223997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R6 r6 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R6\" differs only in case from object \"r6\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573255223997 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R7 r7 regfile.v(10) " "Verilog HDL Declaration information at regfile.v(10): object \"R7\" differs only in case from object \"r7\" in the same scope" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573255223997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 6 6 " "Found 6 design units, including 6 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224000 ""} { "Info" "ISGN_ENTITY_NAME" "2 Dec " "Found entity 2: Dec" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224000 ""} { "Info" "ISGN_ENTITY_NAME" "3 regmux " "Found entity 3: regmux" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224000 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux16 " "Found entity 4: Mux16" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224000 ""} { "Info" "ISGN_ENTITY_NAME" "5 ANDer " "Found entity 5: ANDer" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224000 ""} { "Info" "ISGN_ENTITY_NAME" "6 vDFFE " "Found entity 6: vDFFE" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573255224000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 3 3 " "Found 3 design units, including 3 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224014 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX2 " "Found entity 2: MUX2" {  } { { "datapath.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/datapath.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224014 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX4 " "Found entity 3: MUX4" {  } { { "datapath.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/datapath.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573255224014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PCsel pcSel cpu.v(31) " "Verilog HDL Declaration information at cpu.v(31): object \"PCsel\" differs only in case from object \"pcSel\" in the same scope" {  } { { "cpu.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573255224031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 5 5 " "Found 5 design units, including 5 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224033 ""} { "Info" "ISGN_ENTITY_NAME" "2 InDecoder " "Found entity 2: InDecoder" {  } { { "cpu.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224033 ""} { "Info" "ISGN_ENTITY_NAME" "3 SignExtend " "Found entity 3: SignExtend" {  } { { "cpu.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224033 ""} { "Info" "ISGN_ENTITY_NAME" "4 state1 " "Found entity 4: state1" {  } { { "cpu.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224033 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX29 " "Found entity 5: MUX29" {  } { { "cpu.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573255224033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 3 3 " "Found 3 design units, including 3 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224056 ""} { "Info" "ISGN_ENTITY_NAME" "2 AddSub " "Found entity 2: AddSub" {  } { { "alu.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/alu.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224056 ""} { "Info" "ISGN_ENTITY_NAME" "3 Adder " "Found entity 3: Adder" {  } { { "alu.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/alu.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573255224056 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab8_top.v(27) " "Verilog HDL warning at lab8_top.v(27): extended using \"x\" or \"z\"" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1573255224063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_top.v 4 4 " "Found 4 design units, including 4 entities, in source file lab8_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_top " "Found entity 1: lab8_top" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224066 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAM " "Found entity 2: RAM" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224066 ""} { "Info" "ISGN_ENTITY_NAME" "3 indevice " "Found entity 3: indevice" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224066 ""} { "Info" "ISGN_ENTITY_NAME" "4 outdevice " "Found entity 4: outdevice" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573255224066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write lab8_top.v(19) " "Verilog HDL Implicit Net warning at lab8_top.v(19): created implicit net for \"write\"" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "N lab8_top.v(20) " "Verilog HDL Implicit Net warning at lab8_top.v(20): created implicit net for \"N\"" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "V lab8_top.v(20) " "Verilog HDL Implicit Net warning at lab8_top.v(20): created implicit net for \"V\"" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224066 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Z lab8_top.v(20) " "Verilog HDL Implicit Net warning at lab8_top.v(20): created implicit net for \"Z\"" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8_top " "Elaborating entity \"lab8_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573255224264 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9\] lab8_top.v(5) " "Output port \"LEDR\[9\]\" at lab8_top.v(5) has no driver" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573255224283 "|lab8_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lab8_top.v(6) " "Output port \"HEX0\" at lab8_top.v(6) has no driver" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573255224283 "|lab8_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lab8_top.v(6) " "Output port \"HEX1\" at lab8_top.v(6) has no driver" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573255224283 "|lab8_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lab8_top.v(6) " "Output port \"HEX2\" at lab8_top.v(6) has no driver" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573255224283 "|lab8_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lab8_top.v(6) " "Output port \"HEX3\" at lab8_top.v(6) has no driver" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573255224283 "|lab8_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lab8_top.v(6) " "Output port \"HEX4\" at lab8_top.v(6) has no driver" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573255224284 "|lab8_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lab8_top.v(6) " "Output port \"HEX5\" at lab8_top.v(6) has no driver" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573255224284 "|lab8_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:MEM " "Elaborating entity \"RAM\" for hierarchy \"RAM:MEM\"" {  } { { "lab8_top.v" "MEM" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU\"" {  } { { "lab8_top.v" "CPU" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|vDFFE:ireg " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|vDFFE:ireg\"" {  } { { "cpu.v" "ireg" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InDecoder cpu:CPU\|InDecoder:id " "Elaborating entity \"InDecoder\" for hierarchy \"cpu:CPU\|InDecoder:id\"" {  } { { "cpu.v" "id" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224391 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.v(59) " "Verilog HDL Case Statement information at cpu.v(59): all case item expressions in this case statement are onehot" {  } { { "cpu.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 59 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1573255224405 "|lab8_top|cpu:CPU|InDecoder:id"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend cpu:CPU\|InDecoder:id\|SignExtend:sx8 " "Elaborating entity \"SignExtend\" for hierarchy \"cpu:CPU\|InDecoder:id\|SignExtend:sx8\"" {  } { { "cpu.v" "sx8" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend cpu:CPU\|InDecoder:id\|SignExtend:sx5 " "Elaborating entity \"SignExtend\" for hierarchy \"cpu:CPU\|InDecoder:id\|SignExtend:sx5\"" {  } { { "cpu.v" "sx5" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state1 cpu:CPU\|state1:FSM " "Elaborating entity \"state1\" for hierarchy \"cpu:CPU\|state1:FSM\"" {  } { { "cpu.v" "FSM" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224428 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.v(194) " "Verilog HDL Case Statement information at cpu.v(194): all case item expressions in this case statement are onehot" {  } { { "cpu.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 194 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1573255224452 "|lab8_top|cpu:CPU|state1:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:CPU\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"cpu:CPU\|datapath:DP\"" {  } { { "cpu.v" "DP" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 cpu:CPU\|datapath:DP\|MUX4:pos9 " "Elaborating entity \"MUX4\" for hierarchy \"cpu:CPU\|datapath:DP\|MUX4:pos9\"" {  } { { "datapath.v" "pos9" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224472 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath.v(56) " "Verilog HDL Case Statement information at datapath.v(56): all case item expressions in this case statement are onehot" {  } { { "datapath.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/datapath.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1573255224484 "|lab8_top|cpu:CPU|datapath:DP|MUX4:pos9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:CPU\|datapath:DP\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\"" {  } { { "datapath.v" "REGFILE" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDer cpu:CPU\|datapath:DP\|regfile:REGFILE\|ANDer:wn " "Elaborating entity \"ANDer\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|ANDer:wn\"" {  } { { "regfile.v" "wn" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec cpu:CPU\|datapath:DP\|regfile:REGFILE\|ANDer:wn\|Dec:wn " "Elaborating entity \"Dec\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|ANDer:wn\|Dec:wn\"" {  } { { "regfile.v" "wn" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224524 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(33) " "Verilog HDL assignment warning at regfile.v(33): truncated value with size 32 to match size of target (8)" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573255224536 "|lab8_top|cpu:CPU|datapath:DP|regfile:REGFILE|ANDer:wn|Dec:wn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regmux cpu:CPU\|datapath:DP\|regfile:REGFILE\|regmux:rn " "Elaborating entity \"regmux\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|regmux:rn\"" {  } { { "regfile.v" "rn" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16 cpu:CPU\|datapath:DP\|regfile:REGFILE\|regmux:rn\|Mux16:r " "Elaborating entity \"Mux16\" for hierarchy \"cpu:CPU\|datapath:DP\|regfile:REGFILE\|regmux:rn\|Mux16:r\"" {  } { { "regfile.v" "r" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224562 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "regfile.v(54) " "Verilog HDL Case Statement information at regfile.v(54): all case item expressions in this case statement are onehot" {  } { { "regfile.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/regfile.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1573255224580 "|lab8_top|cpu:CPU|datapath:DP|regfile:REGFILE|regmux:rn|Mux16:r"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter cpu:CPU\|datapath:DP\|shifter:T2 " "Elaborating entity \"shifter\" for hierarchy \"cpu:CPU\|datapath:DP\|shifter:T2\"" {  } { { "datapath.v" "T2" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 shifter.v(11) " "Verilog HDL assignment warning at shifter.v(11): truncated value with size 17 to match size of target (16)" {  } { { "shifter.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/shifter.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573255224594 "|lab8_top|cpu:CPU|datapath:DP|shifter:T2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 cpu:CPU\|datapath:DP\|MUX2:pos7 " "Elaborating entity \"MUX2\" for hierarchy \"cpu:CPU\|datapath:DP\|MUX2:pos7\"" {  } { { "datapath.v" "pos7" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/datapath.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:CPU\|datapath:DP\|ALU:T1 " "Elaborating entity \"ALU\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:T1\"" {  } { { "datapath.v" "T1" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub cpu:CPU\|datapath:DP\|ALU:T1\|AddSub:ovfcheck " "Elaborating entity \"AddSub\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:T1\|AddSub:ovfcheck\"" {  } { { "alu.v" "ovfcheck" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder cpu:CPU\|datapath:DP\|ALU:T1\|AddSub:ovfcheck\|Adder:ai " "Elaborating entity \"Adder\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:T1\|AddSub:ovfcheck\|Adder:ai\"" {  } { { "alu.v" "ai" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/alu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder cpu:CPU\|datapath:DP\|ALU:T1\|AddSub:ovfcheck\|Adder:as " "Elaborating entity \"Adder\" for hierarchy \"cpu:CPU\|datapath:DP\|ALU:T1\|AddSub:ovfcheck\|Adder:as\"" {  } { { "alu.v" "as" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/alu.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|datapath:DP\|vDFFE:status " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|datapath:DP\|vDFFE:status\"" {  } { { "datapath.v" "status" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224704 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pcbox.v(14) " "Verilog HDL information at pcbox.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "pcbox.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/pcbox.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573255224746 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pcbox.v 1 1 " "Using design file pcbox.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PCbox " "Found entity 1: PCbox" {  } { { "pcbox.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/pcbox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255224746 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1573255224746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCbox cpu:CPU\|PCbox:PCsel " "Elaborating entity \"PCbox\" for hierarchy \"cpu:CPU\|PCbox:PCsel\"" {  } { { "cpu.v" "PCsel" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX29 cpu:CPU\|MUX29:pcSel " "Elaborating entity \"MUX29\" for hierarchy \"cpu:CPU\|MUX29:pcSel\"" {  } { { "cpu.v" "pcSel" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFFE cpu:CPU\|vDFFE:progC " "Elaborating entity \"vDFFE\" for hierarchy \"cpu:CPU\|vDFFE:progC\"" {  } { { "cpu.v" "progC" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "indevice indevice:id " "Elaborating entity \"indevice\" for hierarchy \"indevice:id\"" {  } { { "lab8_top.v" "id" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outdevice outdevice:od " "Elaborating entity \"outdevice\" for hierarchy \"outdevice:od\"" {  } { { "lab8_top.v" "od" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255224815 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[0\] " "Converted tri-state buffer \"read_data\[0\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[1\] " "Converted tri-state buffer \"read_data\[1\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[2\] " "Converted tri-state buffer \"read_data\[2\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[3\] " "Converted tri-state buffer \"read_data\[3\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[4\] " "Converted tri-state buffer \"read_data\[4\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[5\] " "Converted tri-state buffer \"read_data\[5\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[6\] " "Converted tri-state buffer \"read_data\[6\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[7\] " "Converted tri-state buffer \"read_data\[7\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[8\] " "Converted tri-state buffer \"read_data\[8\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[9\] " "Converted tri-state buffer \"read_data\[9\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[10\] " "Converted tri-state buffer \"read_data\[10\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[11\] " "Converted tri-state buffer \"read_data\[11\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[12\] " "Converted tri-state buffer \"read_data\[12\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[13\] " "Converted tri-state buffer \"read_data\[13\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[14\] " "Converted tri-state buffer \"read_data\[14\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "read_data\[15\] " "Converted tri-state buffer \"read_data\[15\]\" feeding internal logic into a wire" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573255225495 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1573255225495 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:MEM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:MEM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8_top.ram0_RAM_adc09678.hdl.mif " "Parameter INIT_FILE set to db/lab8_top.ram0_RAM_adc09678.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573255225782 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573255225782 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573255225782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:MEM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:MEM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255226054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:MEM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:MEM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8_top.ram0_RAM_adc09678.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8_top.ram0_RAM_adc09678.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573255226054 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573255226054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ser1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ser1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ser1 " "Found entity 1: altsyncram_ser1" {  } { { "db/altsyncram_ser1.tdf" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/db/altsyncram_ser1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573255226154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573255226154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573255226546 "|lab8_top|HEX5[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573255226546 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573255226643 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573255227105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/output_files/lab8_top.map.smsg " "Generated suppressed messages file C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/output_files/lab8_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573255227249 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573255227599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573255227599 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573255227902 "|lab8_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573255227902 "|lab8_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573255227902 "|lab8_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573255227902 "|lab8_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "lab8_top.v" "" { Text "C:/Users/nickz/Desktop/CPEN 211/Labs/lab8/lab8_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1573255227902 "|lab8_top|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1573255227902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "584 " "Implemented 584 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573255227904 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573255227904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "501 " "Implemented 501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573255227904 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573255227904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573255227904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573255227960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 15:20:27 2019 " "Processing ended: Fri Nov 08 15:20:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573255227960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573255227960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573255227960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573255227960 ""}
