# UVM-Sync FIFO

Synchronous FIFO design with depth of 8 bit. 
- 4 different testcases used
- 2 sequences for read and write
-  

EDA Playground link
https://www.edaplayground.com/x/AQtt


TESTBENCH ARCHITECTURE
![image](https://github.com/user-attachments/assets/598637a6-3ba4-424f-bdb8-3855282d4b7a)

