// Seed: 1934759416
module module_0 #(
    parameter id_5 = 32'd35
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wor id_2;
  output supply1 id_1;
  parameter time id_5 = 1;
  assign id_2 = -1 & -1;
  logic [7:0] id_6;
  assign id_2 = id_2;
  wire id_7;
  assign id_1 = -1;
  wand id_8;
  assign id_6[-1] = 1;
  defparam id_5.id_5 = id_5;
  logic [1 : -1] id_9 = id_8;
  assign id_8 = -1'd0;
  always @(posedge "");
  parameter id_10 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_6,
      id_5
  );
  output reg id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  if (1 & -1) always @(posedge -1) id_11 = {-1, id_2};
endmodule
