<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308')">rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.04</td>
<td class="s10 cl rt"><a href="mod114.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod114.html#Toggle" > 28.12</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod114.html#inst_tag_11553"  onclick="showContent('inst_tag_11553')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></td>
<td class="s7 cl rt"> 72.57</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11553_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod114.html#inst_tag_11553_Toggle" > 17.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11553_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod114.html#inst_tag_11552"  onclick="showContent('inst_tag_11552')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></td>
<td class="s7 cl rt"> 72.92</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11552_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod114.html#inst_tag_11552_Toggle" > 18.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11552_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod114.html#inst_tag_11546"  onclick="showContent('inst_tag_11546')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></td>
<td class="s7 cl rt"> 73.26</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11546_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod114.html#inst_tag_11546_Toggle" > 19.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11546_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod114.html#inst_tag_11548"  onclick="showContent('inst_tag_11548')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></td>
<td class="s7 cl rt"> 73.26</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11548_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod114.html#inst_tag_11548_Toggle" > 19.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11548_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod114.html#inst_tag_11547"  onclick="showContent('inst_tag_11547')">config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></td>
<td class="s7 cl rt"> 74.31</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11547_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod114.html#inst_tag_11547_Toggle" > 22.92</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11547_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod114.html#inst_tag_11549"  onclick="showContent('inst_tag_11549')">config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></td>
<td class="s7 cl rt"> 74.31</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11549_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod114.html#inst_tag_11549_Toggle" > 22.92</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11549_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod114.html#inst_tag_11550"  onclick="showContent('inst_tag_11550')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11550_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod114.html#inst_tag_11550_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11550_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod114.html#inst_tag_11551"  onclick="showContent('inst_tag_11551')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11551_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod114.html#inst_tag_11551_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11551_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_11553'>
<hr>
<a name="inst_tag_11553"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_11553" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.57</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11553_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod114.html#inst_tag_11553_Toggle" > 17.71</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11553_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.46</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 24.88</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  4.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  4.76</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2255.html#inst_tag_194293" >FPGA0_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2073.html#inst_tag_177170" id="tag_urg_inst_177170">Ofp</a></td>
<td class="s5 cl rt"> 54.02</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94138" id="tag_urg_inst_94138">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34017" id="tag_urg_inst_34017">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33924" id="tag_urg_inst_33924">urs41</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33923" id="tag_urg_inst_33923">urs42</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_3.html#inst_tag_259051" id="tag_urg_inst_259051">ursrrrg</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78368" id="tag_urg_inst_78368">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11552'>
<hr>
<a name="inst_tag_11552"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_11552" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.92</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11552_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod114.html#inst_tag_11552_Toggle" > 18.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11552_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.99</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 26.98</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.76</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.52</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod778.html#inst_tag_39363" >fpga_axi_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2073.html#inst_tag_177169" id="tag_urg_inst_177169">Ofp</a></td>
<td class="s5 cl rt"> 54.46</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.67</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94136" id="tag_urg_inst_94136">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34016" id="tag_urg_inst_34016">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33920" id="tag_urg_inst_33920">urs41</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33919" id="tag_urg_inst_33919">urs42</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_3.html#inst_tag_259041" id="tag_urg_inst_259041">ursrrrg</a></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78365" id="tag_urg_inst_78365">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11546'>
<hr>
<a name="inst_tag_11546"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_11546" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.26</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11546_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod114.html#inst_tag_11546_Toggle" > 19.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11546_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.09</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.40</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod720.html#inst_tag_38002" >Switch33_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2073.html#inst_tag_177163" id="tag_urg_inst_177163">Ofp</a></td>
<td class="s5 cl rt"> 55.80</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.67</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94108" id="tag_urg_inst_94108">Rf</a></td>
<td class="s7 cl rt"> 74.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_33999" id="tag_urg_inst_33999">urs</a></td>
<td class="s7 cl rt"> 79.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33860" id="tag_urg_inst_33860">urs41</a></td>
<td class="s8 cl rt"> 88.46</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.38</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33859" id="tag_urg_inst_33859">urs42</a></td>
<td class="s8 cl rt"> 88.46</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.38</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_2.html#inst_tag_258926" id="tag_urg_inst_258926">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78326" id="tag_urg_inst_78326">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11548'>
<hr>
<a name="inst_tag_11548"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_11548" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.26</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11548_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod114.html#inst_tag_11548_Toggle" > 19.79</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11548_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.09</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.40</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2912.html#inst_tag_259362" >Switch29_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2073.html#inst_tag_177165" id="tag_urg_inst_177165">Ofp</a></td>
<td class="s5 cl rt"> 55.80</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.67</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94110" id="tag_urg_inst_94110">Rf</a></td>
<td class="s7 cl rt"> 74.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34001" id="tag_urg_inst_34001">urs</a></td>
<td class="s7 cl rt"> 79.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33865" id="tag_urg_inst_33865">urs41</a></td>
<td class="s8 cl rt"> 88.46</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.38</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33864" id="tag_urg_inst_33864">urs42</a></td>
<td class="s8 cl rt"> 88.46</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.38</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_2.html#inst_tag_258935" id="tag_urg_inst_258935">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78328" id="tag_urg_inst_78328">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11547'>
<hr>
<a name="inst_tag_11547"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_11547" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.31</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11547_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod114.html#inst_tag_11547_Toggle" > 22.92</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11547_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.96</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.88</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  9.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  9.04</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod720.html#inst_tag_38002" >Switch33_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2073.html#inst_tag_177164" id="tag_urg_inst_177164">Ofp</a></td>
<td class="s5 cl rt"> 56.24</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94109" id="tag_urg_inst_94109">Rf</a></td>
<td class="s7 cl rt"> 75.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34000" id="tag_urg_inst_34000">urs</a></td>
<td class="s7 cl rt"> 79.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33862" id="tag_urg_inst_33862">urs41</a></td>
<td class="s9 cl rt"> 93.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.77</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33861" id="tag_urg_inst_33861">urs42</a></td>
<td class="s9 cl rt"> 93.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.77</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_2.html#inst_tag_258927" id="tag_urg_inst_258927">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78327" id="tag_urg_inst_78327">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11549'>
<hr>
<a name="inst_tag_11549"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_11549" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.31</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11549_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod114.html#inst_tag_11549_Toggle" > 22.92</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11549_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.96</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.88</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.87</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2912.html#inst_tag_259362" >Switch29_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2073.html#inst_tag_177166" id="tag_urg_inst_177166">Ofp</a></td>
<td class="s5 cl rt"> 56.24</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94111" id="tag_urg_inst_94111">Rf</a></td>
<td class="s7 cl rt"> 75.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34002" id="tag_urg_inst_34002">urs</a></td>
<td class="s7 cl rt"> 79.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33867" id="tag_urg_inst_33867">urs41</a></td>
<td class="s9 cl rt"> 93.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.77</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33866" id="tag_urg_inst_33866">urs42</a></td>
<td class="s9 cl rt"> 93.59</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.77</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_2.html#inst_tag_258936" id="tag_urg_inst_258936">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78329" id="tag_urg_inst_78329">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11550'>
<hr>
<a name="inst_tag_11550"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_11550" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11550_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod114.html#inst_tag_11550_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11550_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.68</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.74</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.77</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod749.html#inst_tag_39189" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2073.html#inst_tag_177167" id="tag_urg_inst_177167">Ofp</a></td>
<td class="s5 cl rt"> 55.35</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94112" id="tag_urg_inst_94112">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34003" id="tag_urg_inst_34003">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33870" id="tag_urg_inst_33870">urs41</a></td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33869" id="tag_urg_inst_33869">urs42</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_2.html#inst_tag_258938" id="tag_urg_inst_258938">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78330" id="tag_urg_inst_78330">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_11551'>
<hr>
<a name="inst_tag_11551"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_11551" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11551_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod114.html#inst_tag_11551_Toggle" > 25.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod114.html#inst_tag_11551_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.68</td>
<td class="s9 cl rt"> 94.67</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 36.74</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  7.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  7.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2062.html#inst_tag_177119" >FPGA1_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2073.html#inst_tag_177168" id="tag_urg_inst_177168">Ofp</a></td>
<td class="s5 cl rt"> 55.35</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.33</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1500.html#inst_tag_94114" id="tag_urg_inst_94114">Rf</a></td>
<td class="s8 cl rt"> 84.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod663.html#inst_tag_34004" id="tag_urg_inst_34004">urs</a></td>
<td class="s8 cl rt"> 81.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33874" id="tag_urg_inst_33874">urs41</a></td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.92</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod659.html#inst_tag_33873" id="tag_urg_inst_33873">urs42</a></td>
<td class="s9 cl rt"> 94.87</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.62</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2899_2.html#inst_tag_258948" id="tag_urg_inst_258948">ursrrrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1256.html#inst_tag_78333" id="tag_urg_inst_78333">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod114.html" >rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39380</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39402</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39362                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39363      1/1          		if ( ! Sys_Clk_RstN )
39364      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39365      1/1          		else if ( RegRd | ~ PwrOn )
39366      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39367                   	assign Int_RdPtr = RdPtr_0;
39368                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39369      1/1          		if ( ! Sys_Clk_RstN )
39370      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39371      1/1          		else if ( RegRd | ~ PwrOn )
39372      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39373                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39374                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39375                   	assign WakeUpInt = ~ RdEmpty;
39376                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39377                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39378                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39379                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39380      1/1          		if ( ! Sys_Clk_RstN )
39381      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39382      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39383                   	assign Tx_Data = TxOut_Data;
39384                   	assign Tx_Head = TxOut_Head;
39385                   	assign Tx_Tail = TxOut_Tail;
39386                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39387                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39388                   			.Clk( Sys_Clk )
39389                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39390                   		,	.Clk_En( Sys_Clk_En )
39391                   		,	.Clk_EnS( Sys_Clk_EnS )
39392                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39393                   		,	.Clk_RstN( Sys_Clk_RstN )
39394                   		,	.Clk_Tm( Sys_Clk_Tm )
39395                   		,	.O( Cont )
39396                   		,	.Reset( Tx1_Rdy )
39397                   		,	.Set( Tx1_Vld )
39398                   		);
39399                   	// synopsys translate_off
39400                   	// synthesis translate_off
39401                   	always @( posedge Sys_Clk )
39402      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39403      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39404      <font color = "grey">unreachable  </font>				dontStop = 0;
39405      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39406      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39407      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39408      <font color = "grey">unreachable  </font>					$stop;
39409                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39410                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod114.html" >rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">13</td>
<td class="rt">56.52 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">27</td>
<td class="rt">28.12 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">14</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod114.html" >rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39380</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39363      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39364      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39365      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39366      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39369      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39370      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39371      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39372      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39380      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39381      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39382      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11553'>
<a name="inst_tag_11553_Line"></a>
<b>Line Coverage for Instance : <a href="mod114.html#inst_tag_11553" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39380</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39402</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39362                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39363      1/1          		if ( ! Sys_Clk_RstN )
39364      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39365      1/1          		else if ( RegRd | ~ PwrOn )
39366      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39367                   	assign Int_RdPtr = RdPtr_0;
39368                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39369      1/1          		if ( ! Sys_Clk_RstN )
39370      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39371      1/1          		else if ( RegRd | ~ PwrOn )
39372      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39373                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39374                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39375                   	assign WakeUpInt = ~ RdEmpty;
39376                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39377                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39378                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39379                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39380      1/1          		if ( ! Sys_Clk_RstN )
39381      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39382      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39383                   	assign Tx_Data = TxOut_Data;
39384                   	assign Tx_Head = TxOut_Head;
39385                   	assign Tx_Tail = TxOut_Tail;
39386                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39387                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39388                   			.Clk( Sys_Clk )
39389                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39390                   		,	.Clk_En( Sys_Clk_En )
39391                   		,	.Clk_EnS( Sys_Clk_EnS )
39392                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39393                   		,	.Clk_RstN( Sys_Clk_RstN )
39394                   		,	.Clk_Tm( Sys_Clk_Tm )
39395                   		,	.O( Cont )
39396                   		,	.Reset( Tx1_Rdy )
39397                   		,	.Set( Tx1_Vld )
39398                   		);
39399                   	// synopsys translate_off
39400                   	// synthesis translate_off
39401                   	always @( posedge Sys_Clk )
39402      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39403      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39404      <font color = "grey">unreachable  </font>				dontStop = 0;
39405      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39406      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39407      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39408      <font color = "grey">unreachable  </font>					$stop;
39409                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39410                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11553_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod114.html#inst_tag_11553" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">4</td>
<td class="rt">17.39 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">17</td>
<td class="rt">17.71 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">12</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">5</td>
<td class="rt">10.42 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">4</td>
<td class="rt">17.39 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">17</td>
<td class="rt">17.71 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">12</td>
<td class="rt">25.00 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">5</td>
<td class="rt">10.42 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11553_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod114.html#inst_tag_11553" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39380</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39363      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39364      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39365      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39366      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39369      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39370      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39371      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39372      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39380      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39381      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39382      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11552'>
<a name="inst_tag_11552_Line"></a>
<b>Line Coverage for Instance : <a href="mod114.html#inst_tag_11552" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39380</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39402</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39362                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39363      1/1          		if ( ! Sys_Clk_RstN )
39364      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39365      1/1          		else if ( RegRd | ~ PwrOn )
39366      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39367                   	assign Int_RdPtr = RdPtr_0;
39368                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39369      1/1          		if ( ! Sys_Clk_RstN )
39370      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39371      1/1          		else if ( RegRd | ~ PwrOn )
39372      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39373                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39374                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39375                   	assign WakeUpInt = ~ RdEmpty;
39376                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39377                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39378                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39379                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39380      1/1          		if ( ! Sys_Clk_RstN )
39381      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39382      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39383                   	assign Tx_Data = TxOut_Data;
39384                   	assign Tx_Head = TxOut_Head;
39385                   	assign Tx_Tail = TxOut_Tail;
39386                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39387                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39388                   			.Clk( Sys_Clk )
39389                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39390                   		,	.Clk_En( Sys_Clk_En )
39391                   		,	.Clk_EnS( Sys_Clk_EnS )
39392                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39393                   		,	.Clk_RstN( Sys_Clk_RstN )
39394                   		,	.Clk_Tm( Sys_Clk_Tm )
39395                   		,	.O( Cont )
39396                   		,	.Reset( Tx1_Rdy )
39397                   		,	.Set( Tx1_Vld )
39398                   		);
39399                   	// synopsys translate_off
39400                   	// synthesis translate_off
39401                   	always @( posedge Sys_Clk )
39402      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39403      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39404      <font color = "grey">unreachable  </font>				dontStop = 0;
39405      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39406      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39407      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39408      <font color = "grey">unreachable  </font>					$stop;
39409                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39410                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11552_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod114.html#inst_tag_11552" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">18</td>
<td class="rt">18.75 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">5</td>
<td class="rt">10.42 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">5</td>
<td class="rt">21.74 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">18</td>
<td class="rt">18.75 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">5</td>
<td class="rt">10.42 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11552_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod114.html#inst_tag_11552" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39380</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39363      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39364      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39365      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39366      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39369      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39370      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39371      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39372      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39380      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39381      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39382      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11546'>
<a name="inst_tag_11546_Line"></a>
<b>Line Coverage for Instance : <a href="mod114.html#inst_tag_11546" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39380</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39402</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39362                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39363      1/1          		if ( ! Sys_Clk_RstN )
39364      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39365      1/1          		else if ( RegRd | ~ PwrOn )
39366      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39367                   	assign Int_RdPtr = RdPtr_0;
39368                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39369      1/1          		if ( ! Sys_Clk_RstN )
39370      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39371      1/1          		else if ( RegRd | ~ PwrOn )
39372      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39373                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39374                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39375                   	assign WakeUpInt = ~ RdEmpty;
39376                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39377                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39378                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39379                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39380      1/1          		if ( ! Sys_Clk_RstN )
39381      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39382      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39383                   	assign Tx_Data = TxOut_Data;
39384                   	assign Tx_Head = TxOut_Head;
39385                   	assign Tx_Tail = TxOut_Tail;
39386                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39387                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39388                   			.Clk( Sys_Clk )
39389                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39390                   		,	.Clk_En( Sys_Clk_En )
39391                   		,	.Clk_EnS( Sys_Clk_EnS )
39392                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39393                   		,	.Clk_RstN( Sys_Clk_RstN )
39394                   		,	.Clk_Tm( Sys_Clk_Tm )
39395                   		,	.O( Cont )
39396                   		,	.Reset( Tx1_Rdy )
39397                   		,	.Set( Tx1_Vld )
39398                   		);
39399                   	// synopsys translate_off
39400                   	// synthesis translate_off
39401                   	always @( posedge Sys_Clk )
39402      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39403      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39404      <font color = "grey">unreachable  </font>				dontStop = 0;
39405      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39406      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39407      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39408      <font color = "grey">unreachable  </font>					$stop;
39409                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39410                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11546_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod114.html#inst_tag_11546" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">6</td>
<td class="rt">26.09 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">19</td>
<td class="rt">19.79 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">6</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">6</td>
<td class="rt">26.09 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">19</td>
<td class="rt">19.79 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">6</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11546_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod114.html#inst_tag_11546" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39380</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39363      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39364      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39365      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39366      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39369      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39370      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39371      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39372      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39380      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39381      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39382      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11548'>
<a name="inst_tag_11548_Line"></a>
<b>Line Coverage for Instance : <a href="mod114.html#inst_tag_11548" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39380</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39402</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39362                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39363      1/1          		if ( ! Sys_Clk_RstN )
39364      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39365      1/1          		else if ( RegRd | ~ PwrOn )
39366      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39367                   	assign Int_RdPtr = RdPtr_0;
39368                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39369      1/1          		if ( ! Sys_Clk_RstN )
39370      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39371      1/1          		else if ( RegRd | ~ PwrOn )
39372      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39373                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39374                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39375                   	assign WakeUpInt = ~ RdEmpty;
39376                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39377                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39378                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39379                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39380      1/1          		if ( ! Sys_Clk_RstN )
39381      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39382      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39383                   	assign Tx_Data = TxOut_Data;
39384                   	assign Tx_Head = TxOut_Head;
39385                   	assign Tx_Tail = TxOut_Tail;
39386                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39387                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39388                   			.Clk( Sys_Clk )
39389                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39390                   		,	.Clk_En( Sys_Clk_En )
39391                   		,	.Clk_EnS( Sys_Clk_EnS )
39392                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39393                   		,	.Clk_RstN( Sys_Clk_RstN )
39394                   		,	.Clk_Tm( Sys_Clk_Tm )
39395                   		,	.O( Cont )
39396                   		,	.Reset( Tx1_Rdy )
39397                   		,	.Set( Tx1_Vld )
39398                   		);
39399                   	// synopsys translate_off
39400                   	// synthesis translate_off
39401                   	always @( posedge Sys_Clk )
39402      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39403      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39404      <font color = "grey">unreachable  </font>				dontStop = 0;
39405      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39406      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39407      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39408      <font color = "grey">unreachable  </font>					$stop;
39409                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39410                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11548_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod114.html#inst_tag_11548" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">6</td>
<td class="rt">26.09 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">19</td>
<td class="rt">19.79 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">6</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">6</td>
<td class="rt">26.09 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">19</td>
<td class="rt">19.79 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">6</td>
<td class="rt">12.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11548_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod114.html#inst_tag_11548" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39380</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39363      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39364      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39365      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39366      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39369      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39370      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39371      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39372      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39380      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39381      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39382      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11547'>
<a name="inst_tag_11547_Line"></a>
<b>Line Coverage for Instance : <a href="mod114.html#inst_tag_11547" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39380</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39402</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39362                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39363      1/1          		if ( ! Sys_Clk_RstN )
39364      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39365      1/1          		else if ( RegRd | ~ PwrOn )
39366      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39367                   	assign Int_RdPtr = RdPtr_0;
39368                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39369      1/1          		if ( ! Sys_Clk_RstN )
39370      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39371      1/1          		else if ( RegRd | ~ PwrOn )
39372      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39373                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39374                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39375                   	assign WakeUpInt = ~ RdEmpty;
39376                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39377                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39378                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39379                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39380      1/1          		if ( ! Sys_Clk_RstN )
39381      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39382      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39383                   	assign Tx_Data = TxOut_Data;
39384                   	assign Tx_Head = TxOut_Head;
39385                   	assign Tx_Tail = TxOut_Tail;
39386                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39387                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39388                   			.Clk( Sys_Clk )
39389                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39390                   		,	.Clk_En( Sys_Clk_En )
39391                   		,	.Clk_EnS( Sys_Clk_EnS )
39392                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39393                   		,	.Clk_RstN( Sys_Clk_RstN )
39394                   		,	.Clk_Tm( Sys_Clk_Tm )
39395                   		,	.O( Cont )
39396                   		,	.Reset( Tx1_Rdy )
39397                   		,	.Set( Tx1_Vld )
39398                   		);
39399                   	// synopsys translate_off
39400                   	// synthesis translate_off
39401                   	always @( posedge Sys_Clk )
39402      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39403      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39404      <font color = "grey">unreachable  </font>				dontStop = 0;
39405      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39406      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39407      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39408      <font color = "grey">unreachable  </font>					$stop;
39409                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39410                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11547_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod114.html#inst_tag_11547" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">9</td>
<td class="rt">39.13 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">22</td>
<td class="rt">22.92 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">9</td>
<td class="rt">18.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">9</td>
<td class="rt">39.13 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">22</td>
<td class="rt">22.92 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">9</td>
<td class="rt">18.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11547_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod114.html#inst_tag_11547" >config_ss_tb.DUT.flexnoc.flexnoc.Switch33_main.SrvRxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39380</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39363      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39364      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39365      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39366      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39369      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39370      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39371      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39372      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39380      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39381      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39382      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11549'>
<a name="inst_tag_11549_Line"></a>
<b>Line Coverage for Instance : <a href="mod114.html#inst_tag_11549" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39380</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39402</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39362                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39363      1/1          		if ( ! Sys_Clk_RstN )
39364      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39365      1/1          		else if ( RegRd | ~ PwrOn )
39366      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39367                   	assign Int_RdPtr = RdPtr_0;
39368                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39369      1/1          		if ( ! Sys_Clk_RstN )
39370      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39371      1/1          		else if ( RegRd | ~ PwrOn )
39372      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39373                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39374                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39375                   	assign WakeUpInt = ~ RdEmpty;
39376                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39377                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39378                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39379                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39380      1/1          		if ( ! Sys_Clk_RstN )
39381      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39382      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39383                   	assign Tx_Data = TxOut_Data;
39384                   	assign Tx_Head = TxOut_Head;
39385                   	assign Tx_Tail = TxOut_Tail;
39386                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39387                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39388                   			.Clk( Sys_Clk )
39389                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39390                   		,	.Clk_En( Sys_Clk_En )
39391                   		,	.Clk_EnS( Sys_Clk_EnS )
39392                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39393                   		,	.Clk_RstN( Sys_Clk_RstN )
39394                   		,	.Clk_Tm( Sys_Clk_Tm )
39395                   		,	.O( Cont )
39396                   		,	.Reset( Tx1_Rdy )
39397                   		,	.Set( Tx1_Vld )
39398                   		);
39399                   	// synopsys translate_off
39400                   	// synthesis translate_off
39401                   	always @( posedge Sys_Clk )
39402      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39403      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39404      <font color = "grey">unreachable  </font>				dontStop = 0;
39405      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39406      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39407      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39408      <font color = "grey">unreachable  </font>					$stop;
39409                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39410                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11549_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod114.html#inst_tag_11549" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">9</td>
<td class="rt">39.13 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">22</td>
<td class="rt">22.92 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">9</td>
<td class="rt">18.75 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">9</td>
<td class="rt">39.13 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">22</td>
<td class="rt">22.92 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">9</td>
<td class="rt">18.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11549_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod114.html#inst_tag_11549" >config_ss_tb.DUT.flexnoc.flexnoc.Switch29_main.SrvRxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39380</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39363      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39364      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39365      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39366      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39369      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39370      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39371      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39372      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39380      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39381      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39382      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11550'>
<a name="inst_tag_11550_Line"></a>
<b>Line Coverage for Instance : <a href="mod114.html#inst_tag_11550" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39380</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39402</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39362                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39363      1/1          		if ( ! Sys_Clk_RstN )
39364      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39365      1/1          		else if ( RegRd | ~ PwrOn )
39366      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39367                   	assign Int_RdPtr = RdPtr_0;
39368                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39369      1/1          		if ( ! Sys_Clk_RstN )
39370      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39371      1/1          		else if ( RegRd | ~ PwrOn )
39372      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39373                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39374                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39375                   	assign WakeUpInt = ~ RdEmpty;
39376                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39377                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39378                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39379                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39380      1/1          		if ( ! Sys_Clk_RstN )
39381      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39382      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39383                   	assign Tx_Data = TxOut_Data;
39384                   	assign Tx_Head = TxOut_Head;
39385                   	assign Tx_Tail = TxOut_Tail;
39386                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39387                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39388                   			.Clk( Sys_Clk )
39389                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39390                   		,	.Clk_En( Sys_Clk_En )
39391                   		,	.Clk_EnS( Sys_Clk_EnS )
39392                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39393                   		,	.Clk_RstN( Sys_Clk_RstN )
39394                   		,	.Clk_Tm( Sys_Clk_Tm )
39395                   		,	.O( Cont )
39396                   		,	.Reset( Tx1_Rdy )
39397                   		,	.Set( Tx1_Vld )
39398                   		);
39399                   	// synopsys translate_off
39400                   	// synthesis translate_off
39401                   	always @( posedge Sys_Clk )
39402      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39403      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39404      <font color = "grey">unreachable  </font>				dontStop = 0;
39405      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39406      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39407      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39408      <font color = "grey">unreachable  </font>					$stop;
39409                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39410                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11550_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod114.html#inst_tag_11550" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">24</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">11</td>
<td class="rt">22.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">24</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">11</td>
<td class="rt">22.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11550_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod114.html#inst_tag_11550" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvRxClkAdapt_Switch28_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39380</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39363      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39364      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39365      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39366      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39369      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39370      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39371      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39372      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39380      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39381      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39382      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_11551'>
<a name="inst_tag_11551_Line"></a>
<b>Line Coverage for Instance : <a href="mod114.html#inst_tag_11551" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>11</td><td>11</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39363</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39380</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>39402</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
39362                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39363      1/1          		if ( ! Sys_Clk_RstN )
39364      1/1          			RdCnt &lt;= #1.0 ( 3'b0 );
39365      1/1          		else if ( RegRd | ~ PwrOn )
39366      1/1          			RdCnt &lt;= #1.0 ( PrvRdCnt &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39367                   	assign Int_RdPtr = RdPtr_0;
39368                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39369      1/1          		if ( ! Sys_Clk_RstN )
39370      1/1          			RdPtr_0 &lt;= #1.0 ( 2'b0 );
39371      1/1          		else if ( RegRd | ~ PwrOn )
39372      1/1          			RdPtr_0 &lt;= #1.0 ( RdPtr_0 + 2'b01 &amp; ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39373                   	assign Int_RxCtl_PwrOnRstAck = RxPwrOnRstSync1;
39374                   	assign Sys_Pwr_Idle = RdEmpty &amp; Pwr_RstFsm_Idle &amp; PipePwr_Idle;
39375                   	assign WakeUpInt = ~ RdEmpty;
39376                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39377                   	assign WakeUp_Other = WakeUpInt | WakeUpPwr;
39378                   	assign Sys_Pwr_WakeUp = WakeUp_Other | Pwr_RstFsm_WakeUp | PipePwr_WakeUp;
39379                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39380      1/1          		if ( ! Sys_Clk_RstN )
39381      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39382      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
39383                   	assign Tx_Data = TxOut_Data;
39384                   	assign Tx_Head = TxOut_Head;
39385                   	assign Tx_Tail = TxOut_Tail;
39386                   	assign Tx_Vld = TxOut_Vld &amp; PwrOn;
39387                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
39388                   			.Clk( Sys_Clk )
39389                   		,	.Clk_ClkS( Sys_Clk_ClkS )
39390                   		,	.Clk_En( Sys_Clk_En )
39391                   		,	.Clk_EnS( Sys_Clk_EnS )
39392                   		,	.Clk_RetRstN( Sys_Clk_RetRstN )
39393                   		,	.Clk_RstN( Sys_Clk_RstN )
39394                   		,	.Clk_Tm( Sys_Clk_Tm )
39395                   		,	.O( Cont )
39396                   		,	.Reset( Tx1_Rdy )
39397                   		,	.Set( Tx1_Vld )
39398                   		);
39399                   	// synopsys translate_off
39400                   	// synthesis translate_off
39401                   	always @( posedge Sys_Clk )
39402      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
39403      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Cont &amp; ~ Tx1_Vld ) !== 1'b0 ) begin
39404      <font color = "grey">unreachable  </font>				dontStop = 0;
39405      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
39406      <font color = "grey">unreachable  </font>				if (!dontStop) begin
39407      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Tx.Vld retractation due to bad reg-synchronizer jitter modeling.&quot; );
39408      <font color = "grey">unreachable  </font>					$stop;
39409                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
39410                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_11551_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod114.html#inst_tag_11551" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">96</td>
<td class="rt">24</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">11</td>
<td class="rt">22.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">23</td>
<td class="rt">11</td>
<td class="rt">47.83 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">24</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">13</td>
<td class="rt">27.08 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">11</td>
<td class="rt">22.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_11551_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod114.html#inst_tag_11551" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.SrvRxClkAdapt_Switch32_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">8</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39363</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39380</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39363      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39364      			RdCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39365      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39366      			RdCnt <= #1.0 ( PrvRdCnt & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39369      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39370      			RdPtr_0 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39371      		else if ( RegRd | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39372      			RdPtr_0 <= #1.0 ( RdPtr_0 + 2'b01 & ~ { 2 { ( RdPtr_0 == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39380      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39381      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39382      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_11546">
    <li>
      <a href="#inst_tag_11546_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11546_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11546_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11547">
    <li>
      <a href="#inst_tag_11547_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11547_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11547_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11548">
    <li>
      <a href="#inst_tag_11548_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11548_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11548_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11549">
    <li>
      <a href="#inst_tag_11549_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11549_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11549_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11550">
    <li>
      <a href="#inst_tag_11550_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11550_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11550_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11551">
    <li>
      <a href="#inst_tag_11551_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11551_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11551_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11552">
    <li>
      <a href="#inst_tag_11552_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11552_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11552_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_11553">
    <li>
      <a href="#inst_tag_11553_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_11553_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_11553_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Tu_0b2a8308">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
