Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Thu Jan  4 09:28:06 2018
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_timing_summary_routed.rpt -rpx MIPS_CPU_timing_summary_routed.rpx
| Design       : MIPS_CPU
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 615 register/latch pins with no clock driven by root clock pin: touch_btn[5] (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[10]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[8]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CP0_REG_0/cause_o_reg[9]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[0]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[10]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[8]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: CP0_REG_0/status_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: EX_0/cp0_reg_read_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[0]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[10]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[11]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[12]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[13]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[14]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[15]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[16]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[17]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[18]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[19]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[20]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[21]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[22]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[23]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[24]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[25]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[26]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[27]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[28]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[29]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[2]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[30]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[31]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[3]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[4]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[5]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[6]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[7]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[8]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/current_inst_address_o_reg[9]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[10]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[11]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[12]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/except_type_o_reg[8]/Q (HIGH)

 There are 169 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[0]/Q (HIGH)

 There are 169 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[1]/Q (HIGH)

 There are 169 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[2]/Q (HIGH)

 There are 169 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[3]/Q (HIGH)

 There are 169 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/is_load_store_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_en_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[9]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[0]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[2]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[3]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[4]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[5]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[0]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[2]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[5]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_0/cp0_cause_reg[10]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[0]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[10]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[11]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[12]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[13]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[14]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[15]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[16]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[17]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[18]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[19]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[1]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[20]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[21]/Q (HIGH)

 There are 291 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[22]/Q (HIGH)

 There are 311 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[23]/Q (HIGH)

 There are 311 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[24]/Q (HIGH)

 There are 311 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[25]/Q (HIGH)

 There are 311 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[26]/Q (HIGH)

 There are 311 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[27]/Q (HIGH)

 There are 311 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[28]/Q (HIGH)

 There are 311 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[2]/Q (HIGH)

 There are 311 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[30]/Q (HIGH)

 There are 311 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[31]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[3]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[4]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[5]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[6]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[7]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[8]/Q (HIGH)

 There are 121 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[9]/Q (HIGH)

 There are 311 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/ce_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[9]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[0]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[1]/Q (HIGH)

 There are 218 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/we_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[0]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[10]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[1]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[8]/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_data_o_reg[9]/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_we_o_reg/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[0]/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[1]/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[2]/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[3]/Q (HIGH)

 There are 106 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/wb_cp0_reg_write_addr_o_reg[4]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: PC_0/en_o_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SERIAL_RECEIVER/RxD_data_ready_reg/Q (HIGH)

 There are 1211 register/latch pins with no clock driven by root clock pin: clk_array_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4314 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 141 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     18.851        0.000                      0                  108        0.177        0.000                      0                  108        9.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk       {0.000 10.000}     20.000          50.000          
clk_uart  {0.000 45.211}     90.422          11.059          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                18.851        0.000                      0                    4        0.248        0.000                      0                    4        9.500        0.000                       0                     5  
clk_uart           87.540        0.000                      0                  104        0.177        0.000                      0                  104       44.711        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       18.851ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.851ns  (required time - arrival time)
  Source:                 clk_array_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.601ns (50.837%)  route 0.581ns (49.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 24.621 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.380     4.907    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.348     5.255 r  clk_array_reg[3]/Q
                         net (fo=99, routed)          0.581     5.837    clk_array_reg__0[3]
    SLICE_X48Y95         LUT4 (Prop_lut4_I3_O)        0.253     6.090 r  clk_array[3]_i_1/O
                         net (fo=1, routed)           0.000     6.090    plusOp[3]
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.266    24.621    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[3]/C
                         clock pessimism              0.286    24.907    
                         clock uncertainty           -0.035    24.872    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)        0.069    24.941    clk_array_reg[3]
  -------------------------------------------------------------------
                         required time                         24.941    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                 18.851    

Slack (MET) :             18.964ns  (required time - arrival time)
  Source:                 clk_array_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.484ns (46.875%)  route 0.549ns (53.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 24.621 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.380     4.907    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.379     5.286 r  clk_array_reg[2]/Q
                         net (fo=2, routed)           0.549     5.835    clk_array_reg_n_8_[2]
    SLICE_X48Y95         LUT3 (Prop_lut3_I2_O)        0.105     5.940 r  clk_array[2]_i_1/O
                         net (fo=1, routed)           0.000     5.940    plusOp[2]
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.266    24.621    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[2]/C
                         clock pessimism              0.286    24.907    
                         clock uncertainty           -0.035    24.872    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)        0.032    24.904    clk_array_reg[2]
  -------------------------------------------------------------------
                         required time                         24.904    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                 18.964    

Slack (MET) :             19.094ns  (required time - arrival time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.484ns (53.745%)  route 0.417ns (46.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 24.621 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.380     4.907    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.379     5.286 f  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.417     5.703    clk_array_reg_n_8_[0]
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.105     5.808 r  clk_array[0]_i_1/O
                         net (fo=1, routed)           0.000     5.808    plusOp[0]
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.266    24.621    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[0]/C
                         clock pessimism              0.286    24.907    
                         clock uncertainty           -0.035    24.872    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)        0.030    24.902    clk_array_reg[0]
  -------------------------------------------------------------------
                         required time                         24.902    
                         arrival time                          -5.808    
  -------------------------------------------------------------------
                         slack                                 19.094    

Slack (MET) :             19.101ns  (required time - arrival time)
  Source:                 clk_array_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.593ns (63.576%)  route 0.340ns (36.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 24.621 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.380     4.907    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.348     5.255 r  clk_array_reg[1]/Q
                         net (fo=3, routed)           0.340     5.595    clk_array_reg_n_8_[1]
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.245     5.840 r  clk_array[1]_i_1/O
                         net (fo=1, routed)           0.000     5.840    plusOp[1]
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    D18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.266    24.621    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[1]/C
                         clock pessimism              0.286    24.907    
                         clock uncertainty           -0.035    24.872    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)        0.069    24.941    clk_array_reg[1]
  -------------------------------------------------------------------
                         required time                         24.941    
                         arrival time                          -5.840    
  -------------------------------------------------------------------
                         slack                                 19.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.184ns (51.782%)  route 0.171ns (48.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.566     1.700    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.171     2.013    clk_array_reg_n_8_[0]
    SLICE_X48Y95         LUT4 (Prop_lut4_I1_O)        0.043     2.056 r  clk_array[3]_i_1/O
                         net (fo=1, routed)           0.000     2.056    plusOp[3]
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.837     2.226    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[3]/C
                         clock pessimism             -0.525     1.700    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.107     1.807    clk_array_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.898%)  route 0.177ns (49.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.566     1.700    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.177     2.018    clk_array_reg_n_8_[0]
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.042     2.060 r  clk_array[1]_i_1/O
                         net (fo=1, routed)           0.000     2.060    plusOp[1]
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.837     2.226    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[1]/C
                         clock pessimism             -0.525     1.700    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.107     1.807    clk_array_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.052%)  route 0.171ns (47.948%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.566     1.700    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.841 r  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.171     2.013    clk_array_reg_n_8_[0]
    SLICE_X48Y95         LUT3 (Prop_lut3_I0_O)        0.045     2.058 r  clk_array[2]_i_1/O
                         net (fo=1, routed)           0.000     2.058    plusOp[2]
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.837     2.226    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[2]/C
                         clock pessimism             -0.525     1.700    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.092     1.792    clk_array_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 clk_array_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_array_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.304%)  route 0.177ns (48.696%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.566     1.700    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141     1.841 f  clk_array_reg[0]/Q
                         net (fo=4, routed)           0.177     2.018    clk_array_reg_n_8_[0]
    SLICE_X48Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.063 r  clk_array[0]_i_1/O
                         net (fo=1, routed)           0.000     2.063    plusOp[0]
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.837     2.226    clk_IBUF_BUFG
    SLICE_X48Y95         FDRE                                         r  clk_array_reg[0]/C
                         clock pessimism             -0.525     1.700    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.091     1.791    clk_array_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X48Y95    clk_array_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X48Y95    clk_array_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X48Y95    clk_array_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X48Y95    clk_array_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y95    clk_array_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack       87.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       44.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.540ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.765ns (28.877%)  route 1.884ns (71.123%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 95.734 - 90.422 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.453     5.944    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y90          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.379     6.323 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.918     7.241    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     7.359 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=5, routed)           0.680     8.040    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.268     8.308 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.286     8.593    SERIAL_RECEIVER/tickgen_n_8
    SLICE_X5Y87          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.342    95.734    SERIAL_RECEIVER/CLK
    SLICE_X5Y87          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
                         clock pessimism              0.603    96.337    
                         clock uncertainty           -0.035    96.302    
    SLICE_X5Y87          FDRE (Setup_fdre_C_CE)      -0.168    96.134    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         96.134    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 87.540    

Slack (MET) :             87.540ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.765ns (28.877%)  route 1.884ns (71.123%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 95.734 - 90.422 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.453     5.944    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y90          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.379     6.323 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.918     7.241    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     7.359 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=5, routed)           0.680     8.040    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.268     8.308 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.286     8.593    SERIAL_RECEIVER/tickgen_n_8
    SLICE_X5Y87          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.342    95.734    SERIAL_RECEIVER/CLK
    SLICE_X5Y87          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/C
                         clock pessimism              0.603    96.337    
                         clock uncertainty           -0.035    96.302    
    SLICE_X5Y87          FDRE (Setup_fdre_C_CE)      -0.168    96.134    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]
  -------------------------------------------------------------------
                         required time                         96.134    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 87.540    

Slack (MET) :             87.540ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.765ns (28.877%)  route 1.884ns (71.123%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 95.734 - 90.422 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.453     5.944    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y90          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.379     6.323 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.918     7.241    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     7.359 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=5, routed)           0.680     8.040    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.268     8.308 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.286     8.593    SERIAL_RECEIVER/tickgen_n_8
    SLICE_X5Y87          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.342    95.734    SERIAL_RECEIVER/CLK
    SLICE_X5Y87          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/C
                         clock pessimism              0.603    96.337    
                         clock uncertainty           -0.035    96.302    
    SLICE_X5Y87          FDRE (Setup_fdre_C_CE)      -0.168    96.134    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]
  -------------------------------------------------------------------
                         required time                         96.134    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 87.540    

Slack (MET) :             87.540ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 0.765ns (28.877%)  route 1.884ns (71.123%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.312ns = ( 95.734 - 90.422 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.453     5.944    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y90          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.379     6.323 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.918     7.241    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     7.359 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=5, routed)           0.680     8.040    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X5Y87          LUT6 (Prop_lut6_I3_O)        0.268     8.308 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.286     8.593    SERIAL_RECEIVER/tickgen_n_8
    SLICE_X5Y87          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.342    95.734    SERIAL_RECEIVER/CLK
    SLICE_X5Y87          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/C
                         clock pessimism              0.603    96.337    
                         clock uncertainty           -0.035    96.302    
    SLICE_X5Y87          FDRE (Setup_fdre_C_CE)      -0.168    96.134    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]
  -------------------------------------------------------------------
                         required time                         96.134    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                 87.540    

Slack (MET) :             87.634ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.765ns (30.103%)  route 1.776ns (69.897%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 95.736 - 90.422 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.453     5.944    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y90          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.379     6.323 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.918     7.241    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     7.359 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=5, routed)           0.369     7.729    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.268     7.997 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.489     8.485    SERIAL_RECEIVER/RxD_data0
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.344    95.736    SERIAL_RECEIVER/CLK
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[0]/C
                         clock pessimism              0.587    96.323    
                         clock uncertainty           -0.035    96.288    
    SLICE_X3Y87          FDRE (Setup_fdre_C_CE)      -0.168    96.120    SERIAL_RECEIVER/RxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         96.120    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 87.634    

Slack (MET) :             87.634ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.765ns (30.103%)  route 1.776ns (69.897%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 95.736 - 90.422 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.453     5.944    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y90          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.379     6.323 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.918     7.241    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     7.359 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=5, routed)           0.369     7.729    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.268     7.997 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.489     8.485    SERIAL_RECEIVER/RxD_data0
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.344    95.736    SERIAL_RECEIVER/CLK
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[1]/C
                         clock pessimism              0.587    96.323    
                         clock uncertainty           -0.035    96.288    
    SLICE_X3Y87          FDRE (Setup_fdre_C_CE)      -0.168    96.120    SERIAL_RECEIVER/RxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         96.120    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 87.634    

Slack (MET) :             87.634ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.765ns (30.103%)  route 1.776ns (69.897%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 95.736 - 90.422 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.453     5.944    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y90          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.379     6.323 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.918     7.241    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     7.359 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=5, routed)           0.369     7.729    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.268     7.997 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.489     8.485    SERIAL_RECEIVER/RxD_data0
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.344    95.736    SERIAL_RECEIVER/CLK
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/C
                         clock pessimism              0.587    96.323    
                         clock uncertainty           -0.035    96.288    
    SLICE_X3Y87          FDRE (Setup_fdre_C_CE)      -0.168    96.120    SERIAL_RECEIVER/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         96.120    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 87.634    

Slack (MET) :             87.634ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.765ns (30.103%)  route 1.776ns (69.897%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 95.736 - 90.422 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.453     5.944    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y90          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.379     6.323 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.918     7.241    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     7.359 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=5, routed)           0.369     7.729    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.268     7.997 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.489     8.485    SERIAL_RECEIVER/RxD_data0
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.344    95.736    SERIAL_RECEIVER/CLK
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/C
                         clock pessimism              0.587    96.323    
                         clock uncertainty           -0.035    96.288    
    SLICE_X3Y87          FDRE (Setup_fdre_C_CE)      -0.168    96.120    SERIAL_RECEIVER/RxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                         96.120    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 87.634    

Slack (MET) :             87.634ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.765ns (30.103%)  route 1.776ns (69.897%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 95.736 - 90.422 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.453     5.944    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y90          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.379     6.323 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.918     7.241    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     7.359 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=5, routed)           0.369     7.729    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.268     7.997 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.489     8.485    SERIAL_RECEIVER/RxD_data0
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.344    95.736    SERIAL_RECEIVER/CLK
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[4]/C
                         clock pessimism              0.587    96.323    
                         clock uncertainty           -0.035    96.288    
    SLICE_X3Y87          FDRE (Setup_fdre_C_CE)      -0.168    96.120    SERIAL_RECEIVER/RxD_data_reg[4]
  -------------------------------------------------------------------
                         required time                         96.120    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 87.634    

Slack (MET) :             87.634ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.765ns (30.103%)  route 1.776ns (69.897%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 95.736 - 90.422 ) 
    Source Clock Delay      (SCD):    5.944ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.453     5.944    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y90          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.379     6.323 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.918     7.241    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X5Y88          LUT4 (Prop_lut4_I2_O)        0.118     7.359 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=5, routed)           0.369     7.729    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X3Y87          LUT4 (Prop_lut4_I0_O)        0.268     7.997 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.489     8.485    SERIAL_RECEIVER/RxD_data0
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.344    95.736    SERIAL_RECEIVER/CLK
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[5]/C
                         clock pessimism              0.587    96.323    
                         clock uncertainty           -0.035    96.288    
    SLICE_X3Y87          FDRE (Setup_fdre_C_CE)      -0.168    96.120    SERIAL_RECEIVER/RxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                         96.120    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                 87.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.998%)  route 0.129ns (41.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.570     2.299    SERIAL_TRANSMITTER/tickgen/CLK
    SLICE_X11Y87         FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     2.440 r  SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/Q
                         net (fo=3, routed)           0.129     2.570    SERIAL_TRANSMITTER/BitTick
    SLICE_X10Y89         LUT5 (Prop_lut5_I4_O)        0.045     2.615 r  SERIAL_TRANSMITTER//FSM_sequential_TxD_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.615    SERIAL_TRANSMITTER//FSM_sequential_TxD_state[3]_i_1_n_8
    SLICE_X10Y89         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.842     3.013    SERIAL_TRANSMITTER/CLK
    SLICE_X10Y89         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/C
                         clock pessimism             -0.696     2.316    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.121     2.437    SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (71.958%)  route 0.081ns (28.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.571     2.300    SERIAL_TRANSMITTER/CLK
    SLICE_X8Y89          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     2.464 r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/Q
                         net (fo=1, routed)           0.081     2.546    SERIAL_TRANSMITTER/TxD_shift_reg_n_8_[1]
    SLICE_X9Y89          LUT6 (Prop_lut6_I5_O)        0.045     2.591 r  SERIAL_TRANSMITTER/TxD_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     2.591    SERIAL_TRANSMITTER/TxD_shift[0]_i_1_n_8
    SLICE_X9Y89          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.842     3.013    SERIAL_TRANSMITTER/CLK
    SLICE_X9Y89          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[0]/C
                         clock pessimism             -0.699     2.313    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.091     2.404    SERIAL_TRANSMITTER/TxD_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.687%)  route 0.114ns (35.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.571     2.300    SERIAL_TRANSMITTER/CLK
    SLICE_X8Y89          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     2.464 r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/Q
                         net (fo=1, routed)           0.114     2.578    SERIAL_TRANSMITTER/TxD_shift_reg_n_8_[2]
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.045     2.623 r  SERIAL_TRANSMITTER/TxD_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     2.623    SERIAL_TRANSMITTER/TxD_shift[1]_i_1_n_8
    SLICE_X8Y89          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.842     3.013    SERIAL_TRANSMITTER/CLK
    SLICE_X8Y89          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
                         clock pessimism             -0.712     2.300    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.120     2.420    SERIAL_TRANSMITTER/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.639%)  route 0.112ns (44.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.713ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.599     2.328    SERIAL_RECEIVER/CLK
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     2.469 r  SERIAL_RECEIVER/RxD_data_reg[3]/Q
                         net (fo=2, routed)           0.112     2.582    SERIAL_RECEIVER/RxD_data[3]
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.871     3.042    SERIAL_RECEIVER/CLK
    SLICE_X3Y87          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/C
                         clock pessimism             -0.713     2.328    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.047     2.375    SERIAL_RECEIVER/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.375    
                         arrival time                           2.582    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/Filter_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.247ns (70.540%)  route 0.103ns (29.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.599     2.328    SERIAL_RECEIVER/CLK
    SLICE_X6Y88          FDRE                                         r  SERIAL_RECEIVER/Filter_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.148     2.476 r  SERIAL_RECEIVER/Filter_cnt_reg[1]/Q
                         net (fo=3, routed)           0.103     2.579    SERIAL_RECEIVER/tickgen/Filter_cnt_reg[1]_0
    SLICE_X6Y88          LUT4 (Prop_lut4_I2_O)        0.099     2.678 r  SERIAL_RECEIVER/tickgen/RxD_bit_i_1/O
                         net (fo=1, routed)           0.000     2.678    SERIAL_RECEIVER/tickgen_n_15
    SLICE_X6Y88          FDRE                                         r  SERIAL_RECEIVER/RxD_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.870     3.041    SERIAL_RECEIVER/CLK
    SLICE_X6Y88          FDRE                                         r  SERIAL_RECEIVER/RxD_bit_reg/C
                         clock pessimism             -0.712     2.328    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.121     2.449    SERIAL_RECEIVER/RxD_bit_reg
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/TxD_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.729%)  route 0.159ns (43.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.571     2.300    SERIAL_TRANSMITTER/CLK
    SLICE_X8Y88          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDRE (Prop_fdre_C_Q)         0.164     2.464 r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/Q
                         net (fo=1, routed)           0.159     2.624    SERIAL_TRANSMITTER/TxD_shift_reg_n_8_[3]
    SLICE_X8Y89          LUT6 (Prop_lut6_I5_O)        0.045     2.669 r  SERIAL_TRANSMITTER/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     2.669    SERIAL_TRANSMITTER/TxD_shift[2]_i_1_n_8
    SLICE_X8Y89          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.842     3.013    SERIAL_TRANSMITTER/CLK
    SLICE_X8Y89          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
                         clock pessimism             -0.696     2.316    
    SLICE_X8Y89          FDRE (Hold_fdre_C_D)         0.121     2.437    SERIAL_TRANSMITTER/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.268ns (79.651%)  route 0.068ns (20.348%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.599     2.328    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y89          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.141     2.469 r  SERIAL_RECEIVER/tickgen/Acc_reg[11]/Q
                         net (fo=2, routed)           0.068     2.538    SERIAL_RECEIVER/tickgen/Acc[11]
    SLICE_X4Y89          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.665 r  SERIAL_RECEIVER/tickgen/Acc_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.665    SERIAL_RECEIVER/tickgen/p_1_in[12]
    SLICE_X4Y89          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.870     3.041    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y89          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[12]/C
                         clock pessimism             -0.712     2.328    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.105     2.433    SERIAL_RECEIVER/tickgen/Acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.268ns (79.651%)  route 0.068ns (20.348%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    0.711ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     2.327    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y87          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     2.468 r  SERIAL_RECEIVER/tickgen/Acc_reg[3]/Q
                         net (fo=2, routed)           0.068     2.537    SERIAL_RECEIVER/tickgen/Acc[3]
    SLICE_X4Y87          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.664 r  SERIAL_RECEIVER/tickgen/Acc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.664    SERIAL_RECEIVER/tickgen/p_1_in[4]
    SLICE_X4Y87          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.868     3.039    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y87          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[4]/C
                         clock pessimism             -0.711     2.327    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.105     2.432    SERIAL_RECEIVER/tickgen/Acc_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.432    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/tickgen/Acc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.268ns (79.651%)  route 0.068ns (20.348%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.712ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.599     2.328    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     2.469 r  SERIAL_RECEIVER/tickgen/Acc_reg[7]/Q
                         net (fo=2, routed)           0.068     2.538    SERIAL_RECEIVER/tickgen/Acc[7]
    SLICE_X4Y88          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     2.665 r  SERIAL_RECEIVER/tickgen/Acc_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.665    SERIAL_RECEIVER/tickgen/p_1_in[8]
    SLICE_X4Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.870     3.041    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X4Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[8]/C
                         clock pessimism             -0.712     2.328    
    SLICE_X4Y88          FDRE (Hold_fdre_C_D)         0.105     2.433    SERIAL_RECEIVER/tickgen/Acc_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.412%)  route 0.182ns (46.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.571     2.300    SERIAL_TRANSMITTER/CLK
    SLICE_X10Y88         FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDRE (Prop_fdre_C_Q)         0.164     2.464 r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/Q
                         net (fo=15, routed)          0.182     2.647    SERIAL_TRANSMITTER/TxD_state[1]
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.045     2.692 r  SERIAL_TRANSMITTER/TxD_shift[6]_i_2/O
                         net (fo=1, routed)           0.000     2.692    SERIAL_TRANSMITTER/TxD_shift[6]_i_2_n_8
    SLICE_X8Y88          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.842     3.013    SERIAL_TRANSMITTER/CLK
    SLICE_X8Y88          FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[6]/C
                         clock pessimism             -0.675     2.337    
    SLICE_X8Y88          FDRE (Hold_fdre_C_D)         0.121     2.458    SERIAL_TRANSMITTER/TxD_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 45.211 }
Period(ns):         90.422
Sources:            { clk_uart }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         90.422      88.830     BUFGCTRL_X0Y2  clk_uart_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y87    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y87    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y87    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y87    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X6Y88    SERIAL_RECEIVER/Filter_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X6Y88    SERIAL_RECEIVER/Filter_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y88    SERIAL_RECEIVER/OversamplingCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y88    SERIAL_RECEIVER/OversamplingCnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X5Y88    SERIAL_RECEIVER/OversamplingCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y87    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y87    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y87    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y87    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X6Y88    SERIAL_RECEIVER/Filter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X6Y88    SERIAL_RECEIVER/Filter_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y88    SERIAL_RECEIVER/OversamplingCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y88    SERIAL_RECEIVER/OversamplingCnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y88    SERIAL_RECEIVER/OversamplingCnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X6Y88    SERIAL_RECEIVER/RxD_bit_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y87    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y87    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y87    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y87    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X6Y88    SERIAL_RECEIVER/Filter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X6Y88    SERIAL_RECEIVER/Filter_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y88    SERIAL_RECEIVER/OversamplingCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y88    SERIAL_RECEIVER/OversamplingCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X5Y88    SERIAL_RECEIVER/OversamplingCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X6Y88    SERIAL_RECEIVER/RxD_bit_reg/C



