# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../test_spi_ONERA/SPI_PERIPHERAL.vhdl" \
"../../../../../test_spi_ONERA/wishbone_master.vhdl" \
"../../../../../test_spi_ONERA/testbench_SPI_PERIPHERAL.vhdl" \

# Do not sort compile order
nosort
