#-----------------------------------------------------------
# Vivado v2024.2.1 (64-bit)
# SW Build 5266912 on Sun Dec 15 09:03:24 MST 2024
# IP Build 5264866 on Sun Dec 15 16:27:47 MST 2024
# SharedData Build 5264680 on Wed Dec 11 12:48:36 MST 2024
# Start of session at: Mon Jun  9 23:47:13 2025
# Process ID         : 9436
# Current directory  : D:/project_sl/FPGA/project
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent26320 D:\project_sl\FPGA\project\Flappy_Bird.xpr
# Log file           : D:/project_sl/FPGA/project/vivado.log
# Journal file       : D:/project_sl/FPGA/project\vivado.jou
# Running On         : firewheel
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33779 MB
# Swap memory        : 9126 MB
# Total Virtual      : 42905 MB
# Available Virtual  : 26596 MB
#-----------------------------------------------------------
start_gui
open_project D:/project_sl/FPGA/project/Flappy_Bird.xpr
update_compile_order -fileset sources_1

import_files -norecurse {D:/project_sl/FPGA/music_beep/music_beep.srcs/sources_1/new/speed_ctrl.v D:/project_sl/FPGA/music_beep/music_beep.srcs/sources_1/new/music_mem.v D:/project_sl/FPGA/music_beep/music_beep.srcs/sources_1/new/wave_gen.v D:/project_sl/FPGA/music_beep/music_beep.srcs/sources_1/new/cal_divmum.v D:/project_sl/FPGA/music_beep/music_beep.srcs/sources_1/new/music_beep.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/project_sl/FPGA/project/Flappy_Bird.srcs/sources_1/new/Loadgen.v w ]
add_files D:/project_sl/FPGA/project/Flappy_Bird.srcs/sources_1/new/Loadgen.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
open_project D:/project_sl/FPGA/Exp13/digital_clock.xpr
update_compile_order -fileset sources_1
current_project Flappy_Bird
import_files -norecurse {D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/new/top.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/imports/new/counter4b.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/new/clk_100.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/new/Myload.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/new/hour_second.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/imports/FPGA/Exp12/task_2.srcs/sources_1/new/LED_DRV.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/new/shift_reg9b.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/new/second_second.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/new/shift_reg8b.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/new/hour_first.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/new/second_first.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/imports/imports/project_sl/FPGA/Exp11/task3.srcs/sources_1/imports/sources_1/imports/FPGA/Exp7/ScoreBoard.srcs/sources_1/new/clkdiv.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/imports/FPGA/Exp6/DispNumber_sch.srcs/sources_1/imports/exp6/MyMC14495.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/imports/imports/digital_code/exp12/shift_reg8b.v D:/project_sl/FPGA/Exp13/digital_clock.srcs/sources_1/imports/imports/digital_code/exp12/shift_reg9b.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/project_sl/FPGA/project/Flappy_Bird.srcs/sources_1/imports/sources_1/imports/imports/digital_code/exp12/shift_reg8b.v] -no_script -reset -force -quiet
remove_files  D:/project_sl/FPGA/project/Flappy_Bird.srcs/sources_1/imports/sources_1/imports/imports/digital_code/exp12/shift_reg8b.v
export_ip_user_files -of_objects  [get_files D:/project_sl/FPGA/project/Flappy_Bird.srcs/sources_1/imports/sources_1/imports/imports/digital_code/exp12/shift_reg9b.v] -no_script -reset -force -quiet
remove_files  D:/project_sl/FPGA/project/Flappy_Bird.srcs/sources_1/imports/sources_1/imports/imports/digital_code/exp12/shift_reg9b.v
update_compile_order -fileset sources_1
reset_run synth_1
reset_run blk_mem_gen_1_synth_1
reset_run blk_mem_gen_2_synth_1
reset_run blk_mem_gen_3_synth_1
reset_run blk_mem_gen_0_synth_1
reset_run blk_mem_gen_4_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
current_project digital_clock
current_project Flappy_Bird
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 11
wait_on_run impl_1
close_project
