
# Messages from "go new"

# Info: Branching solution 'solution.v2' at state 'initial' (PRJ-2)

# Messages from "go analyze"

proc nvhls::usercmd_post_assembly {} {
    upvar TOP_NAME TOP_NAME
    directive set /$TOP_NAME/slave/run/reg:rsc -MAP_TO_MODULE {[Register]}
}
nvhls::run
***USER SETTINGS***
TOP_NAME = Accelerator
CLK_PERIOD = 2
SRC_PATH = ../sc
SEARCH_PATH = /mnt/coe/workspace/ece/ece720-common/tools/2020.05/matchlib/cmod /mnt/coe/workspace/ece/ece720-common/tools/2020.05/matchlib/cmod/include /mnt/coe/workspace/ece/ece720-common/tools/2020.05/matchlib/rapidjson/include /include
HLS_CATAPULT = 1
RUN_SCVERIFY = 1
COMPILER_FLAGS =  CONNECTIONS_ACCURATE_SIM SC_INCLUDE_DYNAMIC_PROCESSES
SYSTEMC_DESIGN = 1
RUN_CDESIGN_CHECKER = 0
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
Front End called with arguments: -I. -I/mnt/coe/workspace/ece/ece720-common/tools/2020.05/matchlib/cmod -I/mnt/coe/workspace/ece/ece720-common/tools/2020.05/matchlib/cmod/include -I/mnt/coe/workspace/ece/ece720-common/tools/2020.05/matchlib/rapidjson/include -I/include -- /mnt/ncsudrive/r/rjujjav/rjujjav/proj2/sc/Accelerator.h (CIN-69)
Edison Design Group C++/C Front End - Version 6.1 (CIN-1)
# Warning: unrecognized GCC pragma (CRD-1675)
# Info: Running transformation 'analyze' on solution 'solution.v2': elapsed time 24.92 seconds, memory usage 2619676kB, peak memory usage 2619676kB (SOL-15)
# Warning: unrecognized GCC pragma (CRD-1675)
# Warning: unrecognized GCC pragma (CRD-1675)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 44.75 seconds, memory usage 2343956kB, peak memory usage 3209500kB (SOL-9)

# Messages from "go compile"

solution design set Accelerator -top (HC-8)
# Info: Starting transformation 'compile' on solution 'Accelerator.v1' (SOL-8)
# Info: Running transformation 'compile' on solution 'Accelerator.v1': elapsed time 29.65 seconds, memory usage 3111960kB, peak memory usage 3209500kB (SOL-15)
Generating synthesis internal form... (CIN-3)
Found top design routine 'Accelerator' specified by directive (CIN-52)
Inlining member function 'Accelerator::Accelerator' on object '' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::read::slave<Connections::SYN_PORT>::slave' on object 'axi_read' (CIN-64)
Inlining member function 'Connections::In<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::In' on object 'axi_read.ar' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::InBlocking' on object 'axi_read.ar' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::AddrPayload>::InBlocking_Ports_abs' on object 'axi_read.ar' (CIN-64)
Inlining member function 'Connections::InBlocking_abs<axi::axi4<axi::cfg::standard>::AddrPayload>::InBlocking_abs' on object 'axi_read.ar' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'axi_read.ar.read_reset_check' (CIN-64)
Inlining member function 'Connections::Out<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::Out' on object 'axi_read.r' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::OutBlocking' on object 'axi_read.r' (CIN-64)
Inlining member function 'Connections::OutBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::ReadPayload>::OutBlocking_Ports_abs' on object 'axi_read.r' (CIN-64)
Inlining member function 'Connections::OutBlocking_abs<axi::axi4<axi::cfg::standard>::ReadPayload>::OutBlocking_abs' on object 'axi_read.r' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'axi_read.r.write_reset_check' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::write::slave<Connections::SYN_PORT>::slave' on object 'axi_write' (CIN-64)
Inlining member function 'Connections::In<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::In' on object 'axi_write.aw' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::InBlocking' on object 'axi_write.aw' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::AddrPayload>::InBlocking_Ports_abs' on object 'axi_write.aw' (CIN-64)
Inlining member function 'Connections::InBlocking_abs<axi::axi4<axi::cfg::standard>::AddrPayload>::InBlocking_abs' on object 'axi_write.aw' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'axi_write.aw.read_reset_check' (CIN-64)
Inlining member function 'Connections::In<axi::axi4<axi::cfg::standard>::WritePayload, Connections::SYN_PORT>::In' on object 'axi_write.w' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload, Connections::SYN_PORT>::InBlocking' on object 'axi_write.w' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::WritePayload>::InBlocking_Ports_abs' on object 'axi_write.w' (CIN-64)
Inlining member function 'Connections::InBlocking_abs<axi::axi4<axi::cfg::standard>::WritePayload>::InBlocking_abs' on object 'axi_write.w' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'axi_write.w.read_reset_check' (CIN-64)
Inlining member function 'Connections::Out<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::Out' on object 'axi_write.b' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::OutBlocking' on object 'axi_write.b' (CIN-64)
Inlining member function 'Connections::OutBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::WRespPayload>::OutBlocking_Ports_abs' on object 'axi_write.b' (CIN-64)
Inlining member function 'Connections::OutBlocking_abs<axi::axi4<axi::cfg::standard>::WRespPayload>::OutBlocking_abs' on object 'axi_write.b' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'axi_write.b.write_reset_check' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::AddrPayload::AddrPayload' on object 'axi_write.stored_waddr' (CIN-64)
Inlining member function 'AxiSlaveToReg2<axi::cfg::standard, 14, 16>::AxiSlaveToReg2' on object '' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::read::slave<Connections::SYN_PORT>::slave' on object 'if_axi_rd' (CIN-64)
Inlining member function 'Connections::In<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::In' on object 'if_axi_rd.ar' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::InBlocking' on object 'if_axi_rd.ar' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::AddrPayload>::InBlocking_Ports_abs' on object 'if_axi_rd.ar' (CIN-64)
Inlining member function 'Connections::InBlocking_abs<axi::axi4<axi::cfg::standard>::AddrPayload>::InBlocking_abs' on object 'if_axi_rd.ar' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'if_axi_rd.ar.read_reset_check' (CIN-64)
Inlining member function 'Connections::Out<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::Out' on object 'if_axi_rd.r' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::OutBlocking' on object 'if_axi_rd.r' (CIN-64)
Inlining member function 'Connections::OutBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::ReadPayload>::OutBlocking_Ports_abs' on object 'if_axi_rd.r' (CIN-64)
Inlining member function 'Connections::OutBlocking_abs<axi::axi4<axi::cfg::standard>::ReadPayload>::OutBlocking_abs' on object 'if_axi_rd.r' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'if_axi_rd.r.write_reset_check' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::write::slave<Connections::SYN_PORT>::slave' on object 'if_axi_wr' (CIN-64)
Inlining member function 'Connections::In<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::In' on object 'if_axi_wr.aw' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::InBlocking' on object 'if_axi_wr.aw' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::AddrPayload>::InBlocking_Ports_abs' on object 'if_axi_wr.aw' (CIN-64)
Inlining member function 'Connections::InBlocking_abs<axi::axi4<axi::cfg::standard>::AddrPayload>::InBlocking_abs' on object 'if_axi_wr.aw' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'if_axi_wr.aw.read_reset_check' (CIN-64)
Inlining member function 'Connections::In<axi::axi4<axi::cfg::standard>::WritePayload, Connections::SYN_PORT>::In' on object 'if_axi_wr.w' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload, Connections::SYN_PORT>::InBlocking' on object 'if_axi_wr.w' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::WritePayload>::InBlocking_Ports_abs' on object 'if_axi_wr.w' (CIN-64)
Inlining member function 'Connections::InBlocking_abs<axi::axi4<axi::cfg::standard>::WritePayload>::InBlocking_abs' on object 'if_axi_wr.w' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'if_axi_wr.w.read_reset_check' (CIN-64)
Inlining member function 'Connections::Out<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::Out' on object 'if_axi_wr.b' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::OutBlocking' on object 'if_axi_wr.b' (CIN-64)
Inlining member function 'Connections::OutBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::WRespPayload>::OutBlocking_Ports_abs' on object 'if_axi_wr.b' (CIN-64)
Inlining member function 'Connections::OutBlocking_abs<axi::axi4<axi::cfg::standard>::WRespPayload>::OutBlocking_abs' on object 'if_axi_wr.b' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'if_axi_wr.b.write_reset_check' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::AddrPayload::AddrPayload' on object 'if_axi_wr.stored_waddr' (CIN-64)
Inlining member function 'Connections::In<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::In' on object 'regIn' (CIN-64)
Inlining member function 'Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::InBlocking' on object 'regIn' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write>::InBlocking_Ports_abs' on object 'regIn' (CIN-64)
Inlining member function 'Connections::InBlocking_abs<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write>::InBlocking_abs' on object 'regIn' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'regIn.read_reset_check' (CIN-64)
Inlining member function 'AxiSlaveToReg2<axi::cfg::standard, 14, 16>::run' on object '' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::read::slave<Connections::SYN_PORT>::reset' on object 'if_axi_rd' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::AddrPayload>::Reset' on object 'if_axi_rd.ar' (CIN-64)
Inlining member function 'Connections::ResetChecker::reset' on object 'ar.read_reset_check' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'ar.rdy' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::Reset' on object 'if_axi_rd.r' (CIN-64)
Inlining member function 'Connections::OutBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::ReadPayload>::Reset' on object 'if_axi_rd.r' (CIN-64)
Inlining member function 'Connections::ResetChecker::reset' on object 'r.write_reset_check' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'r.val' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::reset_msg' on object 'if_axi_rd.r' (CIN-64)
Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::MsgBits>::write' on object 'r.msg' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::write::slave<Connections::SYN_PORT>::reset' on object 'if_axi_wr' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::AddrPayload>::Reset' on object 'if_axi_wr.aw' (CIN-64)
Inlining member function 'Connections::ResetChecker::reset' on object 'aw.read_reset_check' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'aw.rdy' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::WritePayload>::Reset' on object 'if_axi_wr.w' (CIN-64)
Inlining member function 'Connections::ResetChecker::reset' on object 'w.read_reset_check' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'w.rdy' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::Reset' on object 'if_axi_wr.b' (CIN-64)
Inlining member function 'Connections::OutBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::WRespPayload>::Reset' on object 'if_axi_wr.b' (CIN-64)
Inlining member function 'Connections::ResetChecker::reset' on object 'b.write_reset_check' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'b.val' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::reset_msg' on object 'if_axi_wr.b' (CIN-64)
Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::MsgBits>::write' on object 'b.msg' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write>::Reset' on object 'regIn' (CIN-64)
Inlining member function 'Connections::ResetChecker::reset' on object 'regIn.read_reset_check' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'regIn.rdy' (CIN-64)
Inlining routine 'operator+<16, false>' (CIN-14)
Inlining routine 'operator-<33, true>' (CIN-14)
Pragma 'hls_unroll<yes>' detected on '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/for' (CIN-203)
Inlining member function 'sc_core::sc_inout<nvhls::nvhls_t<64U>::nvuint_t>::write' on object 'regOut(0)' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::AddrPayload::AddrPayload' on object 'axi_rd_req' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::ReadPayload::ReadPayload' on object 'axi_rd_resp' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::AddrPayload::AddrPayload' on object 'axi_wr_req_addr' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::WritePayload::WritePayload' on object 'axi_wr_req_data' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::WRespPayload::WRespPayload' on object 'axi_wr_resp' (CIN-64)
Inlining member function 'Arbiter<3U, Roundrobin>::Arbiter' on object 'arb' (CIN-64)
Inlining member function 'Arbiter<3U, Roundrobin>::reset' on object 'arb' (CIN-64)
Pragma 'hls_pipeline_init_interval<1>' detected on '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while' (CIN-203)
Pragma 'hls_pipeline_stall_mode<flush>' detected on '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while' (CIN-203)
Inlining member function 'Arbiter<3U, Roundrobin>::pick' on object 'arb' (CIN-64)
Inlining routine 'operator==<3, false>' (CIN-14)
Inlining routine 'nvhls::get_slc<2U, Arbiter<3U, Roundrobin>::Mask>' (CIN-14)
Inlining routine 'nvhls::set_slc<Arbiter<3U, Roundrobin>::UnrolledMask, nvhls::nvhls_t<2U>::nvuint_t>' (CIN-14)
Inlining routine 'nvhls::set_slc<Arbiter<3U, Roundrobin>::UnrolledMask, Arbiter<3U, Roundrobin>::Mask>' (CIN-14)
Inlining routine 'nvhls::set_slc<Arbiter<3U, Roundrobin>::UnrolledMask, Arbiter<3U, Roundrobin>::Mask>' (CIN-14)
Inlining routine 'nvhls::set_slc<Arbiter<3U, Roundrobin>::UnrolledMask, nvhls::nvhls_t<2U>::nvuint_t>' (CIN-14)
Inlining routine 'operator!=<5, false>' (CIN-14)
Inlining routine 'nvhls::leading_ones<5U, Arbiter<3U, Roundrobin>::UnrolledMask, nvhls::nvhls_t<3U>::nvuint_t>' (CIN-14)
Inlining routine 'nvhls::get_slc<1U, nvhls::nvhls_t<5U>::nvuint_t>' (CIN-14)
Inlining routine 'nvhls::get_slc<4U, nvhls::nvhls_t<5U>::nvuint_t>' (CIN-14)
Inlining routine 'operator!=<1, false>' (CIN-14)
Inlining routine 'nvhls::leading_ones<1U, nvhls::nvhls_t<1U>::nvuint_t, nvhls::nvhls_t<1U>::nvuint_t>' (CIN-14)
Inlining routine 'operator|<1, false>' (CIN-14)
Inlining routine 'nvhls::leading_ones<4U, nvhls::nvhls_t<4U>::nvuint_t, nvhls::nvhls_t<2U>::nvuint_t>' (CIN-14)
Inlining routine 'nvhls::get_slc<2U, nvhls::nvhls_t<4U>::nvuint_t>' (CIN-14)
Inlining routine 'nvhls::get_slc<2U, nvhls::nvhls_t<4U>::nvuint_t>' (CIN-14)
Inlining routine 'operator!=<2, false>' (CIN-14)
Inlining routine 'nvhls::leading_ones<2U, nvhls::nvhls_t<2U>::nvuint_t, nvhls::nvhls_t<1U>::nvuint_t>' (CIN-14)
Inlining routine 'nvhls::get_slc<1U, nvhls::nvhls_t<2U>::nvuint_t>' (CIN-14)
Inlining routine 'nvhls::get_slc<1U, nvhls::nvhls_t<2U>::nvuint_t>' (CIN-14)
Inlining routine 'operator!=<1, false>' (CIN-14)
Inlining routine 'nvhls::leading_ones<1U, nvhls::nvhls_t<1U>::nvuint_t, nvhls::nvhls_t<1U>::nvuint_t>' (CIN-14)
Inlining routine 'operator|<1, false>' (CIN-14)
Inlining routine 'nvhls::leading_ones<1U, nvhls::nvhls_t<1U>::nvuint_t, nvhls::nvhls_t<1U>::nvuint_t>' (CIN-14)
Inlining routine 'operator|<1, false>' (CIN-14)
Inlining routine 'nvhls::leading_ones<2U, nvhls::nvhls_t<2U>::nvuint_t, nvhls::nvhls_t<1U>::nvuint_t>' (CIN-14)
Inlining routine 'nvhls::get_slc<1U, nvhls::nvhls_t<2U>::nvuint_t>' (CIN-14)
Inlining routine 'nvhls::get_slc<1U, nvhls::nvhls_t<2U>::nvuint_t>' (CIN-14)
Inlining routine 'operator!=<1, false>' (CIN-14)
Inlining routine 'nvhls::leading_ones<1U, nvhls::nvhls_t<1U>::nvuint_t, nvhls::nvhls_t<1U>::nvuint_t>' (CIN-14)
Inlining routine 'operator|<1, false>' (CIN-14)
Inlining routine 'nvhls::leading_ones<1U, nvhls::nvhls_t<1U>::nvuint_t, nvhls::nvhls_t<1U>::nvuint_t>' (CIN-14)
Inlining routine 'nvhls::get_slc<2U, Arbiter<3U, Roundrobin>::UnrolledMask>' (CIN-14)
Inlining routine 'nvhls::get_slc<2U, Arbiter<3U, Roundrobin>::UnrolledMask>' (CIN-14)
Inlining routine 'nvhls::set_slc<Arbiter<3U, Roundrobin>::Mask, nvhls::nvhls_t<2U>::nvuint_t>' (CIN-14)
Inlining routine 'operator!=<3, false>' (CIN-14)
Pragma 'hls_unroll<yes>' detected on '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/arb.pick:if#1:if:for' (CIN-203)
Inlining routine 'operator!=<3, false>' (CIN-14)
Inlining member function 'axi::axi4<axi::cfg::standard>::read::slave<Connections::SYN_PORT>::nb_aread' on object 'if_axi_rd' (CIN-64)
Synthesizing method 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::PopNB' (CIN-13)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::PopNB' on object 'this' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::AddrPayload>::PopNB' on object 'this' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::read_msg' on object 'this' (CIN-64)
Inlining member function 'Marshaller<44U>::Marshaller' on object 'marshaller' (CIN-64)
Inlining member function 'Wrapped<axi::axi4<axi::cfg::standard>::AddrPayload>::Wrapped' on object 'result' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::AddrPayload::AddrPayload' on object 'result.val' (CIN-64)
Inlining member function 'Wrapped<axi::axi4<axi::cfg::standard>::AddrPayload>::Marshall<44U>' on object 'result' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::AddrPayload::Marshall<44U>' on object 'result.val' (CIN-64)
Inlining routine 'operator&<44U, 4, false>' (CIN-14)
Inlining member function 'Marshaller<44U>::AddField<ac_int<4, false>, 4>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<4, false>, 4>' (CIN-14)
Inlining routine 'type_to_vector<4>' (CIN-14)
Inlining routine 'to_sc<4>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB/core/to_sc<4>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<4>, 4>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<4, false>, 4>' (CIN-14)
Inlining routine 'vector_to_type<4>' (CIN-14)
Inlining routine 'vector_to_type<4>' (CIN-14)
Inlining routine 'to_ac<4>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB/core/to_ac<4>:for' (CIN-203)
Inlining routine 'operator&<44U, 32, false>' (CIN-14)
Inlining member function 'Marshaller<44U>::AddField<ac_int<32, false>, 32>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<32, false>, 32>' (CIN-14)
Inlining routine 'type_to_vector<32>' (CIN-14)
Inlining routine 'to_sc<32>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB/core/to_sc<32>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<32>, 32>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<32, false>, 32>' (CIN-14)
Inlining routine 'vector_to_type<32>' (CIN-14)
Inlining routine 'vector_to_type<32>' (CIN-14)
Inlining routine 'to_ac<32>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB/core/to_ac<32>:for' (CIN-203)
Inlining routine 'operator&<44U, 8, false>' (CIN-14)
Inlining member function 'Marshaller<44U>::AddField<ac_int<8, false>, 8>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<8, false>, 8>' (CIN-14)
Inlining routine 'type_to_vector<8>' (CIN-14)
Inlining routine 'to_sc<8>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB/core/to_sc<8>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<8>, 8>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<8, false>, 8>' (CIN-14)
Inlining routine 'vector_to_type<8>' (CIN-14)
Inlining routine 'vector_to_type<8>' (CIN-14)
Inlining routine 'to_ac<8>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB/core/to_ac<8>:for' (CIN-203)
Inlining routine 'nvhls::operator&<44U>' (CIN-14)
Inlining routine 'nvhls::operator&<44U>' (CIN-14)
Inlining routine 'nvhls::operator&<44U>' (CIN-14)
Inlining routine 'nvhls::operator&<44U>' (CIN-14)
Inlining member function 'Marshaller<44U>::~Marshaller' on object 'marshaller' (CIN-64)
Optimizing block '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB' ... (CIN-4)
INOUT port 'data.id' is only used as an output. (OPT-11)
INOUT port 'data.addr' is only used as an output. (OPT-11)
INOUT port 'data.len' is only used as an output. (OPT-11)
INOUT port 'do_wait' is only used as an input. (OPT-10)
Loop '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB/core/to_ac<4>:for' iterated at most 1 times. (LOOP-2)
Loop '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB/core/to_ac<32>:for' iterated at most 1 times. (LOOP-2)
Loop '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB/core/to_ac<8>:for' iterated at most 1 times. (LOOP-2)
Synthesizing method 'Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::PopNB' (CIN-13)
Inlining member function 'Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::PopNB' on object 'this' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write>::PopNB' on object 'this' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
Inlining member function 'Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::read_msg' on object 'this' (CIN-64)
Inlining member function 'Marshaller<71U>::Marshaller' on object 'marshaller' (CIN-64)
Inlining member function 'Wrapped<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write>::Wrapped' on object 'result' (CIN-64)
Inlining member function 'Wrapped<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write>::Marshall<71U>' on object 'result' (CIN-64)
Inlining member function 'AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write::Marshall<71U>' on object 'result.val' (CIN-64)
Inlining routine 'operator&<71U, 7, false>' (CIN-14)
Inlining member function 'Marshaller<71U>::AddField<ac_int<7, false>, 7>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<7, false>, 7>' (CIN-14)
Inlining routine 'type_to_vector<7>' (CIN-14)
Inlining routine 'to_sc<7>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PopNB/core/to_sc<7>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<7>, 7>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<7, false>, 7>' (CIN-14)
Inlining routine 'vector_to_type<7>' (CIN-14)
Inlining routine 'vector_to_type<7>' (CIN-14)
Inlining routine 'to_ac<7>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PopNB/core/to_ac<7>:for' (CIN-203)
Inlining routine 'operator&<71U, 64, false>' (CIN-14)
Inlining member function 'Marshaller<71U>::AddField<ac_int<64, false>, 64>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<64, false>, 64>' (CIN-14)
Inlining routine 'type_to_vector<64>' (CIN-14)
Inlining routine 'to_sc<64>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PopNB/core/to_sc<64>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<64>, 64>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<64, false>, 64>' (CIN-14)
Inlining routine 'vector_to_type<64>' (CIN-14)
Inlining routine 'vector_to_type<64>' (CIN-14)
Inlining routine 'to_ac<64>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' (CIN-203)
Inlining member function 'Marshaller<71U>::~Marshaller' on object 'marshaller' (CIN-64)
Optimizing block '/Accelerator/Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PopNB' ... (CIN-4)
INOUT port 'data.addr' is only used as an output. (OPT-11)
INOUT port 'data.data' is only used as an output. (OPT-11)
INOUT port 'do_wait' is only used as an input. (OPT-10)
Loop '/Accelerator/Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PopNB/core/to_ac<7>:for' iterated at most 1 times. (LOOP-2)
Loop '/Accelerator/Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' iterated at most 2 times. (LOOP-2)
Inlining routine 'operator==<3, false>' (CIN-14)
# Warning: ignoring 'std::cout<<' statement and all side effects of parameters for synthesis, additional encounters also ignored (CIN-263)
Inlining routine 'operator>><17, true>' (CIN-14)
Inlining routine 'operator==<8, false>' (CIN-14)
Inlining routine 'operator+=<16, false>' (CIN-14)
Inlining member function 'axi::axi4<axi::cfg::standard>::read::slave<Connections::SYN_PORT>::rwrite' on object 'if_axi_rd' (CIN-64)
Synthesizing method 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::Push' (CIN-13)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::Push' on object 'this' (CIN-64)
Inlining member function 'Connections::OutBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::ReadPayload>::Push' on object 'this' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.val' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::write_msg' on object 'this' (CIN-64)
Inlining member function 'Marshaller<71U>::Marshaller' on object 'marshaller' (CIN-64)
Inlining member function 'Wrapped<axi::axi4<axi::cfg::standard>::ReadPayload>::Wrapped' on object 'wm' (CIN-64)
Inlining member function 'Wrapped<axi::axi4<axi::cfg::standard>::ReadPayload>::Marshall<71U>' on object 'wm' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::ReadPayload::Marshall<71U>' on object 'wm.val' (CIN-64)
Inlining routine 'operator&<71U, 4, false>' (CIN-14)
Inlining member function 'Marshaller<71U>::AddField<ac_int<4, false>, 4>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<4, false>, 4>' (CIN-14)
Inlining routine 'type_to_vector<4>' (CIN-14)
Inlining routine 'to_sc<4>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push/core/to_sc<4>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<4>, 4>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<4, false>, 4>' (CIN-14)
Inlining routine 'vector_to_type<4>' (CIN-14)
Inlining routine 'vector_to_type<4>' (CIN-14)
Inlining routine 'to_ac<4>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push/core/to_ac<4>:for' (CIN-203)
Inlining routine 'operator&<71U, 64, false>' (CIN-14)
Inlining member function 'Marshaller<71U>::AddField<ac_int<64, false>, 64>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<64, false>, 64>' (CIN-14)
Inlining routine 'type_to_vector<64>' (CIN-14)
Inlining routine 'to_sc<64>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push/core/to_sc<64>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<64>, 64>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<64, false>, 64>' (CIN-14)
Inlining routine 'vector_to_type<64>' (CIN-14)
Inlining routine 'vector_to_type<64>' (CIN-14)
Inlining routine 'to_ac<64>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push/core/to_ac<64>:for' (CIN-203)
Inlining routine 'operator&<71U, 2, false>' (CIN-14)
Inlining member function 'Marshaller<71U>::AddField<ac_int<2, false>, 2>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<2, false>, 2>' (CIN-14)
Inlining routine 'type_to_vector<2>' (CIN-14)
Inlining routine 'to_sc<2>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push/core/to_sc<2>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<2>, 2>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<2, false>, 2>' (CIN-14)
Inlining routine 'vector_to_type<2>' (CIN-14)
Inlining routine 'vector_to_type<2>' (CIN-14)
Inlining routine 'to_ac<2>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push/core/to_ac<2>:for' (CIN-203)
Inlining routine 'operator&<71U, 1, false>' (CIN-14)
Inlining member function 'Marshaller<71U>::AddField<ac_int<1, false>, 1>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<1, false>, 1>' (CIN-14)
Inlining routine 'type_to_vector<1>' (CIN-14)
Inlining routine 'to_sc<1>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push/core/to_sc<1>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<1>, 1>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<1, false>, 1>' (CIN-14)
Inlining routine 'vector_to_type<1>' (CIN-14)
Inlining routine 'vector_to_type<1>' (CIN-14)
Inlining routine 'to_ac<1>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push/core/to_ac<1>:for' (CIN-203)
Inlining routine 'nvhls::operator&<71U>' (CIN-14)
Inlining member function 'Marshaller<71U>::GetResult' on object 'marshaller' (CIN-64)
Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::MsgBits>::write' on object 'this.msg' (CIN-64)
Inlining member function 'Marshaller<71U>::~Marshaller' on object 'marshaller' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.val' (CIN-64)
Optimizing block '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push' ... (CIN-4)
INOUT port 'm.id' is only used as an input. (OPT-10)
INOUT port 'm.data' is only used as an input. (OPT-10)
INOUT port 'm.resp' is only used as an input. (OPT-10)
INOUT port 'm.last' is only used as an input. (OPT-10)
Loop '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push/core/to_sc<4>:for' iterated at most 1 times. (LOOP-2)
Loop '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push/core/to_sc<64>:for' iterated at most 2 times. (LOOP-2)
Loop '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push/core/to_sc<2>:for' iterated at most 1 times. (LOOP-2)
Loop '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push/core/to_sc<1>:for' iterated at most 1 times. (LOOP-2)
Inlining routine 'operator==<3, false>' (CIN-14)
Synthesizing method 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload, Connections::SYN_PORT>::PopNB' (CIN-13)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload, Connections::SYN_PORT>::PopNB' on object 'this' (CIN-64)
Inlining member function 'Connections::InBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::WritePayload>::PopNB' on object 'this' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.rdy' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload, Connections::SYN_PORT>::read_msg' on object 'this' (CIN-64)
Inlining member function 'Marshaller<73U>::Marshaller' on object 'marshaller' (CIN-64)
Inlining member function 'Wrapped<axi::axi4<axi::cfg::standard>::WritePayload>::Wrapped' on object 'result' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::WritePayload::WritePayload' on object 'result.val' (CIN-64)
Inlining member function 'Wrapped<axi::axi4<axi::cfg::standard>::WritePayload>::Marshall<73U>' on object 'result' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::WritePayload::Marshall<73U>' on object 'result.val' (CIN-64)
Inlining routine 'operator&<73U, 64, false>' (CIN-14)
Inlining member function 'Marshaller<73U>::AddField<ac_int<64, false>, 64>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<64, false>, 64>' (CIN-14)
Inlining routine 'type_to_vector<64>' (CIN-14)
Inlining routine 'to_sc<64>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload,Connections::SYN_PORT>::PopNB/core/to_sc<64>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<64>, 64>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<64, false>, 64>' (CIN-14)
Inlining routine 'vector_to_type<64>' (CIN-14)
Inlining routine 'vector_to_type<64>' (CIN-14)
Inlining routine 'to_ac<64>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' (CIN-203)
Inlining routine 'operator&<73U, 1, false>' (CIN-14)
Inlining member function 'Marshaller<73U>::AddField<ac_int<1, false>, 1>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<1, false>, 1>' (CIN-14)
Inlining routine 'type_to_vector<1>' (CIN-14)
Inlining routine 'to_sc<1>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload,Connections::SYN_PORT>::PopNB/core/to_sc<1>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<1>, 1>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<1, false>, 1>' (CIN-14)
Inlining routine 'vector_to_type<1>' (CIN-14)
Inlining routine 'vector_to_type<1>' (CIN-14)
Inlining routine 'to_ac<1>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload,Connections::SYN_PORT>::PopNB/core/to_ac<1>:for' (CIN-203)
Inlining routine 'operator&<73U, 8, false>' (CIN-14)
Inlining member function 'Marshaller<73U>::AddField<ac_int<8, false>, 8>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<8, false>, 8>' (CIN-14)
Inlining routine 'type_to_vector<8>' (CIN-14)
Inlining routine 'to_sc<8>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload,Connections::SYN_PORT>::PopNB/core/to_sc<8>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<8>, 8>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<8, false>, 8>' (CIN-14)
Inlining routine 'vector_to_type<8>' (CIN-14)
Inlining routine 'vector_to_type<8>' (CIN-14)
Inlining routine 'to_ac<8>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload,Connections::SYN_PORT>::PopNB/core/to_ac<8>:for' (CIN-203)
Inlining routine 'nvhls::operator&<73U>' (CIN-14)
Inlining member function 'Marshaller<73U>::~Marshaller' on object 'marshaller' (CIN-64)
Optimizing block '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload,Connections::SYN_PORT>::PopNB' ... (CIN-4)
INOUT port 'data.data' is only used as an output. (OPT-11)
INOUT port 'data.last' is only used as an output. (OPT-11)
INOUT port 'data.wstrb' is only used as an output. (OPT-11)
INOUT port 'do_wait' is only used as an input. (OPT-10)
Loop '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload,Connections::SYN_PORT>::PopNB/core/to_ac<64>:for' iterated at most 2 times. (LOOP-2)
Loop '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload,Connections::SYN_PORT>::PopNB/core/to_ac<1>:for' iterated at most 1 times. (LOOP-2)
Loop '/Accelerator/Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload,Connections::SYN_PORT>::PopNB/core/to_ac<8>:for' iterated at most 1 times. (LOOP-2)
Inlining routine 'operator>><17, true>' (CIN-14)
Pragma 'hls_unroll<yes>' detected on '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while:else#4:if:if:if#1:for' (CIN-203)
Inlining routine 'nvhls::get_slc<8U, nvhls::nvhls_t<64U>::nvuint_t>' (CIN-14)
Inlining routine 'nvhls::set_slc<nvhls::nvhls_t<64U>::nvuint_t, nvhls::nvhls_t<8U>::nvuint_t>' (CIN-14)
Pragma 'hls_unroll<yes>' detected on '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while:else#4:if:if:for' (CIN-203)
Inlining routine 'operator==<4, false>' (CIN-14)
Inlining routine 'operator==<1, false>' (CIN-14)
Inlining member function 'axi::axi4<axi::cfg::standard>::write::slave<Connections::SYN_PORT>::bwrite' on object 'if_axi_wr' (CIN-64)
Synthesizing method 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::Push' (CIN-13)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::Push' on object 'this' (CIN-64)
Inlining member function 'Connections::OutBlocking_Ports_abs<axi::axi4<axi::cfg::standard>::WRespPayload>::Push' on object 'this' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.val' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::write_msg' on object 'this' (CIN-64)
Inlining member function 'Marshaller<6U>::Marshaller' on object 'marshaller' (CIN-64)
Inlining member function 'Wrapped<axi::axi4<axi::cfg::standard>::WRespPayload>::Wrapped' on object 'wm' (CIN-64)
Inlining member function 'Wrapped<axi::axi4<axi::cfg::standard>::WRespPayload>::Marshall<6U>' on object 'wm' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::WRespPayload::Marshall<6U>' on object 'wm.val' (CIN-64)
Inlining routine 'operator&<6U, 4, false>' (CIN-14)
Inlining member function 'Marshaller<6U>::AddField<ac_int<4, false>, 4>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<4, false>, 4>' (CIN-14)
Inlining routine 'type_to_vector<4>' (CIN-14)
Inlining routine 'to_sc<4>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload,Connections::SYN_PORT>::Push/core/to_sc<4>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<4>, 4>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<4, false>, 4>' (CIN-14)
Inlining routine 'vector_to_type<4>' (CIN-14)
Inlining routine 'vector_to_type<4>' (CIN-14)
Inlining routine 'to_ac<4>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload,Connections::SYN_PORT>::Push/core/to_ac<4>:for' (CIN-203)
Inlining routine 'operator&<6U, 2, false>' (CIN-14)
Inlining member function 'Marshaller<6U>::AddField<ac_int<2, false>, 2>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<2, false>, 2>' (CIN-14)
Inlining routine 'type_to_vector<2>' (CIN-14)
Inlining routine 'to_sc<2>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload,Connections::SYN_PORT>::Push/core/to_sc<2>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<2>, 2>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<2, false>, 2>' (CIN-14)
Inlining routine 'vector_to_type<2>' (CIN-14)
Inlining routine 'vector_to_type<2>' (CIN-14)
Inlining routine 'to_ac<2>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload,Connections::SYN_PORT>::Push/core/to_ac<2>:for' (CIN-203)
Inlining routine 'nvhls::operator&<6U>' (CIN-14)
Inlining member function 'Marshaller<6U>::GetResult' on object 'marshaller' (CIN-64)
Inlining member function 'sc_core::sc_inout<Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::MsgBits>::write' on object 'this.msg' (CIN-64)
Inlining member function 'Marshaller<6U>::~Marshaller' on object 'marshaller' (CIN-64)
Inlining member function 'sc_core::sc_inout<bool>::write' on object 'this.val' (CIN-64)
Optimizing block '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload,Connections::SYN_PORT>::Push' ... (CIN-4)
INOUT port 'm.id' is only used as an input. (OPT-10)
INOUT port 'm.resp' is only used as an input. (OPT-10)
Loop '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload,Connections::SYN_PORT>::Push/core/to_sc<4>:for' iterated at most 1 times. (LOOP-2)
Loop '/Accelerator/Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload,Connections::SYN_PORT>::Push/core/to_sc<2>:for' iterated at most 1 times. (LOOP-2)
Inlining routine 'operator+=<16, false>' (CIN-14)
Inlining routine 'operator==<3, false>' (CIN-14)
Inlining routine 'operator>><7, false>' (CIN-14)
Pragma 'hls_unroll<yes>' detected on '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while:for' (CIN-203)
Inlining member function 'sc_core::sc_inout<nvhls::nvhls_t<64U>::nvuint_t>::write' on object 'regOut(0)' (CIN-64)
Optimizing block '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>' ... (CIN-4)
Creating instance '/if_axi_rd.ar.PopNB():inst' of ModularIO 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB' (CIN-204)
Creating instance '/if_axi_wr.aw.PopNB():inst' of ModularIO 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB' (CIN-204)
Creating instance '/regIn.PopNB():inst' of ModularIO 'Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PopNB' (CIN-204)
Creating instance '/if_axi_rd.r.Push():inst' of ModularIO 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push' (CIN-204)
Creating instance '/if_axi_wr.w.PopNB():inst' of ModularIO 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload,Connections::SYN_PORT>::PopNB' (CIN-204)
Creating instance '/if_axi_wr.b.Push():inst' of ModularIO 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload,Connections::SYN_PORT>::Push' (CIN-204)
# Info: Partition '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/SC_CTOR' is found empty and is optimized away. (OPT-12)
Loop '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/arb.pick:if#1:if:for' iterated at most 1 times. (LOOP-2)
Loop '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while:else#4:if:if:if#1:for' iterated at most 8 times. (LOOP-2)
Loop '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while:else#4:if:if:for' iterated at most 14 times. (LOOP-2)
Loop '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while:for' iterated at most 14 times. (LOOP-2)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(0)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(0)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(1)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(1)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(2)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(2)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(3)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(3)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(4)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(4)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(5)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(5)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(6)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(6)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(7)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(7)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(8)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(8)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(9)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(9)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(10)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(10)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(11)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(11)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(12)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(12)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(13)'. (CIN-124)
# Warning: SystemC thread 'run' should be scheduled with 'iomode=fixed' since it writes to sc_signal 'regOut(13)'. (CIN-124)
Creating instance '/Accelerator/slave' of SC_MODULE 'AxiSlaveToReg2<axi::cfg::standard,14,16>' (CIN-204)
Inlining member function 'Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>::CombinationalBufferedPorts' on object 'regIn_chan' (CIN-64)
Inlining member function 'Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::Combinational' on object 'regIn_chan' (CIN-64)
Inlining member function 'Connections::Combinational_Ports_abs<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write>::Combinational_Ports_abs' on object 'regIn_chan' (CIN-64)
Inlining member function 'Connections::Combinational_abs<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write>::Combinational_abs' on object 'regIn_chan' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'regIn_chan.read_reset_check' (CIN-64)
Inlining member function 'Connections::ResetChecker::ResetChecker' on object 'regIn_chan.write_reset_check' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::FIFO' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::reset' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::operator()' on object 'slave.clk' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::bind' on object 'slave.clk' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::operator()' on object 'slave.reset_bar' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::bind' on object 'slave.reset_bar' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::read::slave<Connections::SYN_PORT>::operator()<axi::axi4<axi::cfg::standard>::read::slave<Connections::SYN_PORT>>' on object 'slave.if_axi_rd' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::operator()<axi::axi4<axi::cfg::standard>::read::slave<Connections::SYN_PORT>::ARPort>' on object 'slave.if_axi_rd.ar' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::Bind' on object 'slave.if_axi_rd.ar' (CIN-64)
Inlining member function 'sc_core::sc_in<Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::MsgBits>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_rd.ar.msg' (CIN-64)
Inlining member function 'sc_core::sc_in<Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::MsgBits>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_rd.ar.msg' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_rd.ar.val' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_rd.ar.val' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_in<bool>::inout_if_type>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_rd.ar.rdy' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_in<bool>::inout_if_type>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_rd.ar.rdy' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::operator()<axi::axi4<axi::cfg::standard>::read::slave<Connections::SYN_PORT>::RPort>' on object 'slave.if_axi_rd.r' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::Bind' on object 'slave.if_axi_rd.r' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_signal_inout_if<Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::MsgBits>>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_rd.r.msg' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_signal_inout_if<Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload, Connections::SYN_PORT>::MsgBits>>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_rd.r.msg' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_in<bool>::inout_if_type>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_rd.r.val' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_in<bool>::inout_if_type>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_rd.r.val' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_rd.r.rdy' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_rd.r.rdy' (CIN-64)
Inlining member function 'axi::axi4<axi::cfg::standard>::write::slave<Connections::SYN_PORT>::operator()<axi::axi4<axi::cfg::standard>::write::slave<Connections::SYN_PORT>>' on object 'slave.if_axi_wr' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::operator()<axi::axi4<axi::cfg::standard>::read::slave<Connections::SYN_PORT>::ARPort>' on object 'slave.if_axi_wr.aw' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::Bind' on object 'slave.if_axi_wr.aw' (CIN-64)
Inlining member function 'sc_core::sc_in<Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::MsgBits>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.aw.msg' (CIN-64)
Inlining member function 'sc_core::sc_in<Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload, Connections::SYN_PORT>::MsgBits>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.aw.msg' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.aw.val' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.aw.val' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_in<bool>::inout_if_type>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.aw.rdy' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_in<bool>::inout_if_type>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.aw.rdy' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload, Connections::SYN_PORT>::operator()<axi::axi4<axi::cfg::standard>::write::slave<Connections::SYN_PORT>::WPort>' on object 'slave.if_axi_wr.w' (CIN-64)
Inlining member function 'Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload, Connections::SYN_PORT>::Bind' on object 'slave.if_axi_wr.w' (CIN-64)
Inlining member function 'sc_core::sc_in<Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload, Connections::SYN_PORT>::MsgBits>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.w.msg' (CIN-64)
Inlining member function 'sc_core::sc_in<Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload, Connections::SYN_PORT>::MsgBits>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.w.msg' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.w.val' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.w.val' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_in<bool>::inout_if_type>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.w.rdy' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_in<bool>::inout_if_type>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.w.rdy' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::operator()<axi::axi4<axi::cfg::standard>::write::slave<Connections::SYN_PORT>::BPort>' on object 'slave.if_axi_wr.b' (CIN-64)
Inlining member function 'Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::Bind' on object 'slave.if_axi_wr.b' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_signal_inout_if<Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::MsgBits>>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.b.msg' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_signal_inout_if<Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload, Connections::SYN_PORT>::MsgBits>>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.b.msg' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_in<bool>::inout_if_type>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.b.val' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_in<bool>::inout_if_type>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.b.val' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::operator()' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.b.rdy' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::bind' on object 'AxiSlaveToReg2<axi::cfg::standard,14,16>.if_axi_wr.b.rdy' (CIN-64)
Inlining member function 'Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::operator()<Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>>' on object 'slave.regIn' (CIN-64)
Inlining member function 'Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::Bind' on object 'slave.regIn' (CIN-64)
Inlining member function 'sc_core::sc_in<Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::MsgBits>::operator()' on object 'slave.regIn.msg' (CIN-64)
Inlining member function 'sc_core::sc_in<Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::MsgBits>::bind' on object 'slave.regIn.msg' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::operator()' on object 'slave.regIn.val' (CIN-64)
Inlining member function 'sc_core::sc_in<bool>::bind' on object 'slave.regIn.val' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_in<bool>::inout_if_type>::operator()' on object 'slave.regIn.rdy' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_in<bool>::inout_if_type>::bind' on object 'slave.regIn.rdy' (CIN-64)
Inlining member function 'sc_core::sc_in<nvhls::nvhls_t<16U>::nvuint_t>::operator()' on object 'slave.baseAddr' (CIN-64)
Inlining member function 'sc_core::sc_in<nvhls::nvhls_t<16U>::nvuint_t>::bind' on object 'slave.baseAddr' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_signal_inout_if<nvhls::nvhls_t<64U>::nvuint_t>>::operator()' on object 'regOut' (CIN-64)
Inlining member function 'sc_core::sc_port_b<sc_core::sc_signal_inout_if<nvhls::nvhls_t<64U>::nvuint_t>>::bind' on object 'regOut' (CIN-64)
Inlining member function 'Accelerator::run' on object '' (CIN-64)
Inlining member function 'Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>::ResetWrite' on object 'regIn_chan' (CIN-64)
Inlining member function 'Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::ResetWrite' on object 'regIn_chan' (CIN-64)
Inlining member function 'Connections::Combinational_Ports_abs<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write>::ResetWrite' on object 'regIn_chan' (CIN-64)
Inlining member function 'Connections::ResetChecker::reset' on object 'regIn_chan.write_reset_check' (CIN-64)
Inlining member function 'Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::reset_msg' on object 'regIn_chan' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::reset' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining routine 'operator==<64, false>' (CIN-14)
Inlining routine 'operator==<64, false>' (CIN-14)
Inlining member function 'Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>::Push' on object 'regIn_chan' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::push' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isFull' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>::TransferNBWrite' on object 'regIn_chan' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::peek' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Synthesizing method 'Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::PushNB' (CIN-13)
Inlining member function 'Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::PushNB' on object 'this' (CIN-64)
Inlining member function 'Connections::Combinational_Ports_abs<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write>::PushNB' on object 'this' (CIN-64)
Inlining member function 'Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write, Connections::SYN_PORT>::write_msg' on object 'this' (CIN-64)
Inlining member function 'Marshaller<71U>::Marshaller' on object 'marshaller' (CIN-64)
Inlining member function 'Wrapped<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write>::Wrapped' on object 'wm' (CIN-64)
Inlining member function 'Wrapped<AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write>::Marshall<71U>' on object 'wm' (CIN-64)
Inlining member function 'AxiSlaveToReg2<axi::cfg::standard, 14, 16>::reg_write::Marshall<71U>' on object 'wm.val' (CIN-64)
Inlining routine 'operator&<71U, 7, false>' (CIN-14)
Inlining member function 'Marshaller<71U>::AddField<ac_int<7, false>, 7>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<7, false>, 7>' (CIN-14)
Inlining routine 'type_to_vector<7>' (CIN-14)
Inlining routine 'to_sc<7>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB/core/to_sc<7>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<7>, 7>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<7, false>, 7>' (CIN-14)
Inlining routine 'vector_to_type<7>' (CIN-14)
Inlining routine 'vector_to_type<7>' (CIN-14)
Inlining routine 'to_ac<7>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB/core/to_ac<7>:for' (CIN-203)
Inlining routine 'operator&<71U, 64, false>' (CIN-14)
Inlining member function 'Marshaller<71U>::AddField<ac_int<64, false>, 64>' on object 'marshaller' (CIN-64)
Inlining routine 'connections_cast_type_to_vector<ac_int<64, false>, 64>' (CIN-14)
Inlining routine 'type_to_vector<64>' (CIN-14)
Inlining routine 'to_sc<64>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB/core/to_sc<64>:for' (CIN-203)
Inlining routine 'type_to_vector<sc_dt::sc_biguint<64>, 64>' (CIN-14)
Inlining routine 'connections_cast_vector_to_type<ac_int<64, false>, 64>' (CIN-14)
Inlining routine 'vector_to_type<64>' (CIN-14)
Inlining routine 'vector_to_type<64>' (CIN-14)
Inlining routine 'to_ac<64>' (CIN-14)
Pragma 'hls_unroll<y>' detected on '/Accelerator/Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB/core/to_ac<64>:for' (CIN-203)
Inlining member function 'Marshaller<71U>::GetResult' on object 'marshaller' (CIN-64)
Inlining member function 'Marshaller<71U>::~Marshaller' on object 'marshaller' (CIN-64)
Optimizing block '/Accelerator/Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB' ... (CIN-4)
INOUT port 'this.rdy' is only used as an input. (OPT-10)
INOUT port 'm.addr' is only used as an input. (OPT-10)
INOUT port 'm.data' is only used as an input. (OPT-10)
Loop '/Accelerator/Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB/core/to_sc<7>:for' iterated at most 1 times. (LOOP-2)
Loop '/Accelerator/Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB/core/to_sc<64>:for' iterated at most 2 times. (LOOP-2)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::pop' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::incrHead' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator|<64, false>' (CIN-14)
Inlining member function 'Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>::Push' on object 'regIn_chan' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::push' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isFull' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>::TransferNBWrite' on object 'regIn_chan' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::peek' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::pop' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::incrHead' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator|<64, false>' (CIN-14)
Inlining member function 'Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>::Push' on object 'regIn_chan' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::push' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isFull' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>::TransferNBWrite' on object 'regIn_chan' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::peek' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::pop' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::incrHead' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator|<64, false>' (CIN-14)
Inlining member function 'Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>::Push' on object 'regIn_chan' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::push' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isFull' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>::TransferNBWrite' on object 'regIn_chan' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::peek' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::pop' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::incrHead' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining routine 'operator>><64, false>' (CIN-14)
Inlining routine 'operator|<64, false>' (CIN-14)
Inlining member function 'Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>::Push' on object 'regIn_chan' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::push' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isFull' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'Connections::CombinationalBufferedPorts<Accelerator::reg_write_, 0, 1>::TransferNBWrite' on object 'regIn_chan' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::peek' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::pop' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::incrHead' on object 'regIn_chan.fifo_write' (CIN-64)
Inlining member function 'FIFO<Accelerator::reg_write_, 1U, 1U>::isEmpty' on object 'regIn_chan.fifo_write' (CIN-64)
Optimizing block '/Accelerator' ... (CIN-4)
Creating instance '/regIn_chan.PushNB():inst' of ModularIO 'Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB' (CIN-204)
# Info: Partition '/Accelerator/SC_CTOR' is found empty and is optimized away. (OPT-12)
Loop '/Accelerator/run/while:if:for:for' iterated at most 4 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for' iterated at most 4 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for#1:for' iterated at most 16 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for#1:for#1' iterated at most 15 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for#1' iterated at most 4 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for#2:for' iterated at most 16 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for#2:for#1' iterated at most 15 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for#2' iterated at most 4 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for#3:for' iterated at most 16 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for#3:for#1' iterated at most 15 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for#3' iterated at most 4 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for#4:for' iterated at most 16 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for#4:for#1' iterated at most 15 times. (LOOP-2)
Loop '/Accelerator/run/while:if:for#4' iterated at most 4 times. (LOOP-2)
# Info: Modular IO 'regIn_chan.PushNB()' is mapped to a builtin modular IO 'ccs_conn_in_wait'. 'Variables' type width = '71', 'Signal' type width = '71'. Mapping : ' Hierarchy : Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB Signal Name : msg Signal Length : 71 Process side variables structural correspondance map :  Variable : m.addr Length : 7 Slices : msg[ 6 : 0 ]  Variable : m.data Length : 64 Slices : msg[ 70 : 7 ] ' (CIN-315)
# Info: Modular IO 'regIn_chan.PushNB()#1' is mapped to a builtin modular IO 'ccs_conn_in_wait'. 'Variables' type width = '71', 'Signal' type width = '71'. Mapping : ' Hierarchy : Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB Signal Name : msg Signal Length : 71 Process side variables structural correspondance map :  Variable : m.addr Length : 7 Slices : msg[ 6 : 0 ]  Variable : m.data Length : 64 Slices : msg[ 70 : 7 ] ' (CIN-315)
# Info: Modular IO 'regIn_chan.PushNB()#2' is mapped to a builtin modular IO 'ccs_conn_in_wait'. 'Variables' type width = '71', 'Signal' type width = '71'. Mapping : ' Hierarchy : Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB Signal Name : msg Signal Length : 71 Process side variables structural correspondance map :  Variable : m.addr Length : 7 Slices : msg[ 6 : 0 ]  Variable : m.data Length : 64 Slices : msg[ 70 : 7 ] ' (CIN-315)
# Info: Modular IO 'regIn_chan.PushNB()#3' is mapped to a builtin modular IO 'ccs_conn_in_wait'. 'Variables' type width = '71', 'Signal' type width = '71'. Mapping : ' Hierarchy : Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB Signal Name : msg Signal Length : 71 Process side variables structural correspondance map :  Variable : m.addr Length : 7 Slices : msg[ 6 : 0 ]  Variable : m.data Length : 64 Slices : msg[ 70 : 7 ] ' (CIN-315)
# Info: Modular IO 'regIn_chan.PushNB()#4' is mapped to a builtin modular IO 'ccs_conn_in_wait'. 'Variables' type width = '71', 'Signal' type width = '71'. Mapping : ' Hierarchy : Connections::Combinational<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PushNB Signal Name : msg Signal Length : 71 Process side variables structural correspondance map :  Variable : m.addr Length : 7 Slices : msg[ 6 : 0 ]  Variable : m.data Length : 64 Slices : msg[ 70 : 7 ] ' (CIN-315)
# Info: Modular IO 'if_axi_wr.b.Push()' is mapped to a builtin modular IO 'ccs_conn_out_wait'. 'Variables' type width = '6', 'Signal' type width = '6'. Mapping : ' Hierarchy : Connections::OutBlocking<axi::axi4<axi::cfg::standard>::WRespPayload,Connections::SYN_PORT>::Push Signal Name : msg Signal Length : 6 Process side variables structural correspondance map :  Variable : m.id Length : 4 Slices : msg[ 3 : 0 ]  Variable : m.resp Length : 2 Slices : msg[ 5 : 4 ] ' (CIN-315)
# Info: Modular IO 'if_axi_wr.w.PopNB()' is mapped to a builtin modular IO 'ccs_conn_in_wait'. 'Signal' type width = '73', 'Variables' type width = '73'. Mapping : ' Hierarchy : Connections::InBlocking<axi::axi4<axi::cfg::standard>::WritePayload,Connections::SYN_PORT>::PopNB Signal Name : msg Signal Length : 73 Process side variables structural correspondance map :  Variable : data.data Length : 64 Slices : msg[ 63 : 0 ]  Variable : data.last Length : 1 Slices : msg[ 64 : 64 ]  Variable : data.wstrb Length : 8 Slices : msg[ 72 : 65 ] ' (CIN-315)
# Info: Modular IO 'if_axi_rd.r.Push()' is mapped to a builtin modular IO 'ccs_conn_out_wait'. 'Variables' type width = '71', 'Signal' type width = '71'. Mapping : ' Hierarchy : Connections::OutBlocking<axi::axi4<axi::cfg::standard>::ReadPayload,Connections::SYN_PORT>::Push Signal Name : msg Signal Length : 71 Process side variables structural correspondance map :  Variable : m.id Length : 4 Slices : msg[ 3 : 0 ]  Variable : m.data Length : 64 Slices : msg[ 67 : 4 ]  Variable : m.resp Length : 2 Slices : msg[ 69 : 68 ]  Variable : m.last Length : 1 Slices : msg[ 70 : 70 ] ' (CIN-315)
# Info: Modular IO 'regIn.PopNB()' is mapped to a builtin modular IO 'ccs_conn_in_wait'. 'Signal' type width = '71', 'Variables' type width = '71'. Mapping : ' Hierarchy : Connections::InBlocking<AxiSlaveToReg2<axi::cfg::standard,14,16>::reg_write,Connections::SYN_PORT>::PopNB Signal Name : msg Signal Length : 71 Process side variables structural correspondance map :  Variable : data.addr Length : 7 Slices : msg[ 6 : 0 ]  Variable : data.data Length : 64 Slices : msg[ 70 : 7 ] ' (CIN-315)
# Info: Modular IO 'if_axi_rd.ar.PopNB()' is mapped to a builtin modular IO 'ccs_conn_in_wait'. 'Signal' type width = '44', 'Variables' type width = '44'. Mapping : ' Hierarchy : Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB Signal Name : msg Signal Length : 44 Process side variables structural correspondance map :  Variable : data.id Length : 4 Slices : msg[ 3 : 0 ]  Variable : data.addr Length : 32 Slices : msg[ 35 : 4 ]  Variable : data.len Length : 8 Slices : msg[ 43 : 36 ] ' (CIN-315)
# Info: Modular IO 'if_axi_wr.aw.PopNB()' is mapped to a builtin modular IO 'ccs_conn_in_wait'. 'Signal' type width = '44', 'Variables' type width = '44'. Mapping : ' Hierarchy : Connections::InBlocking<axi::axi4<axi::cfg::standard>::AddrPayload,Connections::SYN_PORT>::PopNB Signal Name : msg Signal Length : 44 Process side variables structural correspondance map :  Variable : data.id Length : 4 Slices : msg[ 3 : 0 ]  Variable : data.addr Length : 32 Slices : msg[ 35 : 4 ]  Variable : data.len Length : 8 Slices : msg[ 43 : 36 ] ' (CIN-315)
Design 'Accelerator' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Warning:           Hierarchy Block 'AxiSlaveToReg2<axi::cfg::standard,14,16>' Instance 'slave' $PROJECT_HOME/../sc/AxiSlaveToReg2.h:61
# Info: CDesignChecker Shell script written to '/mnt/ncsudrive/r/rjujjav/rjujjav/proj2/hls/Catapult/Accelerator.v1/CDesignChecker/design_checker.sh'
# Info: Completed transformation 'compile' on solution 'Accelerator.v1': elapsed time 39.71 seconds, memory usage 2475028kB, peak memory usage 3243032kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 589, Real ops = 98, Vars = 209 (SOL-21)

# Messages from "go libraries"

# Info: Starting transformation 'libraries' on solution 'Accelerator.v1' (SOL-8)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_connections.lib' [ccs_connections]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/nangate/ram_nangate-45nm-singleport_beh.lib' [ram_nangate-45nm-singleport_beh]... (LIB-49)
# Info: Completed transformation 'libraries' on solution 'Accelerator.v1': elapsed time 0.24 seconds, memory usage 2475028kB, peak memory usage 3243032kB (SOL-9)
# Info: Design complexity at end of 'libraries': Total ops = 589, Real ops = 98, Vars = 209 (SOL-21)

# Messages from "go assembly"

# Info: Starting transformation 'assembly' on solution 'Accelerator.v1' (SOL-8)
# Info: Completed transformation 'assembly' on solution 'Accelerator.v1': elapsed time 0.21 seconds, memory usage 2475028kB, peak memory usage 3243032kB (SOL-9)
# Info: Design complexity at end of 'assembly': Total ops = 596, Real ops = 98, Vars = 179 (SOL-21)

# Messages from "go architect"

# Info: Starting transformation 'loops' on solution 'Accelerator.v1' (SOL-8)
Loop '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while:else#4:if:if:if#1:for' is being fully unrolled (8 times). (LOOP-7)
Loop '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while:else#4:if:if:for' is being fully unrolled (14 times). (LOOP-7)
Loop '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while:for' is being fully unrolled (14 times). (LOOP-7)
Loop '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for:for' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#1:for' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#1:for#1' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#1' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#2:for' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#2:for#1' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#2' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#3:for' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#3:for#1' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#3' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#4:for' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#4:for#1' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#4' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while' is left rolled. (LOOP-4)
Loop '/Accelerator/Accelerator:run/run/while:if:for#1:for#1' is merged and folded into Loop 'while:if:for#1:for' (LOOP-9)
Loop '/Accelerator/Accelerator:run/run/while:if:for#2:for#1' is merged and folded into Loop 'while:if:for#2:for' (LOOP-9)
Loop '/Accelerator/Accelerator:run/run/while:if:for#3:for#1' is merged and folded into Loop 'while:if:for#3:for' (LOOP-9)
Loop '/Accelerator/Accelerator:run/run/while:if:for#4:for#1' is merged and folded into Loop 'while:if:for#4:for' (LOOP-9)
# Info: Completed transformation 'loops' on solution 'Accelerator.v1': elapsed time 0.26 seconds, memory usage 2475028kB, peak memory usage 3243032kB (SOL-9)
# Info: Design complexity at end of 'loops': Total ops = 622, Real ops = 93, Vars = 178 (SOL-21)
# Info: Starting transformation 'memories' on solution 'Accelerator.v1' (SOL-8)
# Info: Completed transformation 'memories' on solution 'Accelerator.v1': elapsed time 0.39 seconds, memory usage 2475028kB, peak memory usage 3243032kB (SOL-9)
# Info: Design complexity at end of 'memories': Total ops = 1320, Real ops = 497, Vars = 314 (SOL-21)
# Info: Starting transformation 'cluster' on solution 'Accelerator.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'Accelerator.v1': elapsed time 0.06 seconds, memory usage 2475028kB, peak memory usage 3243032kB (SOL-9)
# Info: Design complexity at end of 'cluster': Total ops = 1320, Real ops = 497, Vars = 314 (SOL-21)
# Info: Starting transformation 'architect' on solution 'Accelerator.v1' (SOL-8)
Deleting operations after LOOP "while" AxiSlaveToReg2.h(163,4,5) without exit (OPT-1)
Design 'Accelerator' contains '986' real operations. (SOL-11)
# Warning: Extrapolation detected. Script '/mnt/ncsudrive/r/rjujjav/rjujjav/proj2/hls/Catapult/Accelerator.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Completed transformation 'architect' on solution 'Accelerator.v1': elapsed time 0.60 seconds, memory usage 2475028kB, peak memory usage 3243032kB (SOL-9)
# Info: Design complexity at end of 'architect': Total ops = 3570, Real ops = 986, Vars = 728 (SOL-21)

# Messages from "go allocate"

# Info: Starting transformation 'allocate' on solution 'Accelerator.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/run:rlp' (1 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run' (total length 4 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run': Latency = 2, Area (Datapath, Register, Total) = 12847.28, 6612.76, 19460.04 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
Input operation 'operator+<16,false>:asn' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
# Info: Final schedule of SEQUENTIAL '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run': Latency = 2, Area (Datapath, Register, Total) = 8658.26, 6612.76, 15271.02 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Performing concurrent resource allocation and scheduling on '/Accelerator/Accelerator:run/run' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
Prescheduled LOOP '/Accelerator/Accelerator:run/run/while:if:for#4:for' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/Accelerator/Accelerator:run/run/while:if:for#3:for' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/Accelerator/Accelerator:run/run/while:if:for#2:for' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/Accelerator/Accelerator:run/run/while:if:for#1:for' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/Accelerator/Accelerator:run/run/while:if:for:for' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/Accelerator/Accelerator:run/run/while:if:for#4' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/Accelerator/Accelerator:run/run/while:if:for#3' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/Accelerator/Accelerator:run/run/while:if:for#2' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/Accelerator/Accelerator:run/run/while:if:for#1' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/Accelerator/Accelerator:run/run/while:if:for' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/Accelerator/Accelerator:run/run/while' (6 c-steps) (SCHD-7)
Prescheduled LOOP '/Accelerator/Accelerator:run/run/run:rlp' (1 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL '/Accelerator/Accelerator:run/run' (total length 315 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL '/Accelerator/Accelerator:run/run': Latency = 313, Area (Datapath, Register, Total) = 7225.28, 17460.24, 24685.52 (CRAAS-11)
At least one feasible schedule exists. (CRAAS-9)
Input operation 'operator>><64,false>#4:asn' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#4:asn#1' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#4:asn#2' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#4:asn#3' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#3:asn' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#3:asn#1' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#3:asn#2' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#3:asn#3' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#2:asn' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#2:asn#1' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#2:asn#2' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#2:asn#3' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#1:asn' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#1:asn#1' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#1:asn#2' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
Input operation 'operator>><64,false>#1:asn#3' moved from c-step 0 to c-step 1 to save registers (SCHD-49)
# Info: Final schedule of SEQUENTIAL '/Accelerator/Accelerator:run/run': Latency = 569, Area (Datapath, Register, Total) = 4238.79, 17460.24, 21699.03 (CRAAS-12)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'Accelerator.v1': elapsed time 0.91 seconds, memory usage 2475028kB, peak memory usage 3243032kB (SOL-9)
# Info: Design complexity at end of 'allocate': Total ops = 3570, Real ops = 986, Vars = 728 (SOL-21)

# Messages from "go schedule"

# Info: Starting transformation 'schedule' on solution 'Accelerator.v1' (SOL-8)
Performing concurrent resource allocation and scheduling on '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run' (CRAAS-1)
Performing concurrent resource allocation and scheduling on '/Accelerator/Accelerator:run/run' (CRAAS-1)
# Info: Creating wait controller for component 'if_axi_rd.ar.PopNB():mio' (SCHD-46)
# Info: Creating buffer for wait controller for component 'if_axi_rd.ar.PopNB():mio' (SCHD-46)
# Info: Creating buffer for wait controller for component 'if_axi_rd.ar.PopNB():mio' (SCHD-46)
# Info: Creating wait controller for component 'if_axi_wr.aw.PopNB():mio' (SCHD-46)
# Info: Creating buffer for wait controller for component 'if_axi_wr.aw.PopNB():mio' (SCHD-46)
# Info: Creating buffer for wait controller for component 'if_axi_wr.aw.PopNB():mio' (SCHD-46)
# Info: Creating wait controller for component 'regIn.PopNB():mio' (SCHD-46)
# Info: Creating buffer for wait controller for component 'regIn.PopNB():mio' (SCHD-46)
# Info: Creating buffer for wait controller for component 'regIn.PopNB():mio' (SCHD-46)
# Info: Creating wait controller for component 'if_axi_rd.r.Push():mio' (SCHD-46)
# Info: Creating wait controller for component 'if_axi_wr.w.PopNB():mio' (SCHD-46)
# Info: Creating buffer for wait controller for component 'if_axi_wr.w.PopNB():mio' (SCHD-46)
# Info: Creating buffer for wait controller for component 'if_axi_wr.w.PopNB():mio' (SCHD-46)
# Info: Creating wait controller for component 'if_axi_wr.b.Push():mio' (SCHD-46)
# Info: Loop '/Accelerator/AxiSlaveToReg2<axi::cfg::standard,14,16>/run/while' is pipelined with initiation interval 1 and flushing (SCHD-43)
# Warning: Input port 'regOut_chan(0)' is never used. (OPT-4)
Report written to file 'cycle.rpt'
# Info: Completed transformation 'schedule' on solution 'Accelerator.v1': elapsed time 7.41 seconds, memory usage 2475028kB, peak memory usage 3243032kB (SOL-9)
# Info: Design complexity at end of 'schedule': Total ops = 3505, Real ops = 979, Vars = 1096 (SOL-21)

# Messages from "go dpfsm"

# Info: Starting transformation 'dpfsm' on solution 'Accelerator.v1' (SOL-8)
Performing FSM extraction... (FSM-1)
Creating shared register 'regIn_chan.TransferNBWrite#1:if:asn.mdf.sva' for variables 'regIn_chan.TransferNBWrite#1:if:asn.mdf.sva, regIn_chan.TransferNBWrite#2:if:asn.mdf.sva, regIn_chan.TransferNBWrite#3:if:asn.mdf.sva, regIn_chan.TransferNBWrite:if:asn.mdf.sva' (3 registers deleted). (FSM-3)
Creating shared register 'exit:while:if:for#1:for#1.sva' for variables 'exit:while:if:for#1:for#1.sva, exit:while:if:for#1:for#1.sva.dfm, exit:while:if:for#2:for#1.sva, exit:while:if:for#2:for#1.sva.dfm, exit:while:if:for#3:for#1.sva, exit:while:if:for#3:for#1.sva.dfm, exit:while:if:for#4:for#1.sva, exit:while:if:for#4:for#1.sva.dfm' (7 registers deleted). (FSM-3)
Creating shared register 'in(1).lpi#3' for variables 'in(1).lpi#3, in(1).lpi#5, in(1).lpi#7, in(1).lpi#9, in(1).lpi#9.dfm, in(1).lpi#7.dfm, in(1).lpi#5.dfm, in(1).lpi#2, in(1).lpi#3.dfm, while:if:for#1:for:mux#5.itm, while:if:for#2:for:mux#5.itm, while:if:for#3:for:mux#5.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(10).lpi#3' for variables 'in(10).lpi#3, in(10).lpi#5, in(10).lpi#7, in(10).lpi#9, in(10).lpi#9.dfm, in(10).lpi#7.dfm, in(10).lpi#5.dfm, in(10).lpi#2, in(10).lpi#3.dfm, while:if:for#1:for:mux#14.itm, while:if:for#2:for:mux#14.itm, while:if:for#3:for:mux#14.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(11).lpi#3' for variables 'in(11).lpi#3, in(11).lpi#5, in(11).lpi#7, in(11).lpi#9, in(11).lpi#9.dfm, in(11).lpi#7.dfm, in(11).lpi#5.dfm, in(11).lpi#2, in(11).lpi#3.dfm, while:if:for#1:for:mux#15.itm, while:if:for#2:for:mux#15.itm, while:if:for#3:for:mux#15.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(12).lpi#3' for variables 'in(12).lpi#3, in(12).lpi#5, in(12).lpi#7, in(12).lpi#9, in(12).lpi#9.dfm, in(12).lpi#7.dfm, in(12).lpi#5.dfm, in(12).lpi#2, in(12).lpi#3.dfm, while:if:for#1:for:mux#16.itm, while:if:for#2:for:mux#16.itm, while:if:for#3:for:mux#16.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(13).lpi#3' for variables 'in(13).lpi#3, in(13).lpi#5, in(13).lpi#7, in(13).lpi#9, in(13).lpi#9.dfm, in(13).lpi#7.dfm, in(13).lpi#5.dfm, in(13).lpi#2, in(13).lpi#3.dfm, while:if:for#1:for:mux#17.itm, while:if:for#2:for:mux#17.itm, while:if:for#3:for:mux#17.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(14).lpi#3' for variables 'in(14).lpi#3, in(14).lpi#5, in(14).lpi#7, in(14).lpi#9, in(14).lpi#9.dfm, in(14).lpi#7.dfm, in(14).lpi#5.dfm, in(14).lpi#2, in(14).lpi#3.dfm, while:if:for#1:for:mux#18.itm, while:if:for#2:for:mux#18.itm, while:if:for#3:for:mux#18.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(15)#1.sva' for variables 'in(15)#1.sva, in(15)#2.sva, in(15)#3.sva, in(15).sva' (3 registers deleted). (FSM-3)
Creating shared register 'in(2).lpi#3' for variables 'in(2).lpi#3, in(2).lpi#5, in(2).lpi#7, in(2).lpi#9, in(2).lpi#9.dfm, in(2).lpi#7.dfm, in(2).lpi#5.dfm, in(2).lpi#2, in(2).lpi#3.dfm, while:if:for#1:for:mux#6.itm, while:if:for#2:for:mux#6.itm, while:if:for#3:for:mux#6.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(3).lpi#3' for variables 'in(3).lpi#3, in(3).lpi#5, in(3).lpi#7, in(3).lpi#9, in(3).lpi#9.dfm, in(3).lpi#7.dfm, in(3).lpi#5.dfm, in(3).lpi#2, in(3).lpi#3.dfm, while:if:for#1:for:mux#7.itm, while:if:for#2:for:mux#7.itm, while:if:for#3:for:mux#7.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(4).lpi#3' for variables 'in(4).lpi#3, in(4).lpi#5, in(4).lpi#7, in(4).lpi#9, in(4).lpi#9.dfm, in(4).lpi#7.dfm, in(4).lpi#5.dfm, in(4).lpi#2, in(4).lpi#3.dfm, while:if:for#1:for:mux#8.itm, while:if:for#2:for:mux#8.itm, while:if:for#3:for:mux#8.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(5).lpi#3' for variables 'in(5).lpi#3, in(5).lpi#5, in(5).lpi#7, in(5).lpi#9, in(5).lpi#9.dfm, in(5).lpi#7.dfm, in(5).lpi#5.dfm, in(5).lpi#2, in(5).lpi#3.dfm, while:if:for#1:for:mux#9.itm, while:if:for#2:for:mux#9.itm, while:if:for#3:for:mux#9.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(6).lpi#3' for variables 'in(6).lpi#3, in(6).lpi#5, in(6).lpi#7, in(6).lpi#9, in(6).lpi#9.dfm, in(6).lpi#7.dfm, in(6).lpi#5.dfm, in(6).lpi#2, in(6).lpi#3.dfm, while:if:for#1:for:mux#10.itm, while:if:for#2:for:mux#10.itm, while:if:for#3:for:mux#10.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(7).lpi#3' for variables 'in(7).lpi#3, in(7).lpi#5, in(7).lpi#7, in(7).lpi#9, in(7).lpi#9.dfm, in(7).lpi#7.dfm, in(7).lpi#5.dfm, in(7).lpi#2, in(7).lpi#3.dfm, while:if:for#1:for:mux#11.itm, while:if:for#2:for:mux#11.itm, while:if:for#3:for:mux#11.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(8).lpi#3' for variables 'in(8).lpi#3, in(8).lpi#5, in(8).lpi#7, in(8).lpi#9, in(8).lpi#9.dfm, in(8).lpi#7.dfm, in(8).lpi#5.dfm, in(8).lpi#2, in(8).lpi#3.dfm, while:if:for#1:for:mux#12.itm, while:if:for#2:for:mux#12.itm, while:if:for#3:for:mux#12.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(9).lpi#3' for variables 'in(9).lpi#3, in(9).lpi#5, in(9).lpi#7, in(9).lpi#9, in(9).lpi#9.dfm, in(9).lpi#7.dfm, in(9).lpi#5.dfm, in(9).lpi#2, in(9).lpi#3.dfm, while:if:for#1:for:mux#13.itm, while:if:for#2:for:mux#13.itm, while:if:for#3:for:mux#13.itm' (11 registers deleted). (FSM-3)
Creating shared register 'in(0).lpi#3' for variables 'in(0).lpi#3, in(0).lpi#5, in(0).lpi#7, in(0).lpi#9, in(0).lpi#9.dfm, in(0).lpi#7.dfm, in(0).lpi#5.dfm, in(0).lpi#2, in(0).lpi#3.dfm, while:if:for#1:for:mux#4.itm, while:if:for#2:for:mux#4.itm, while:if:for#3:for:mux#4.itm' (11 registers deleted). (FSM-3)
Creating shared register 'out(0).lpi#2' for variables 'out(0).lpi#2, out(4).lpi#2, out(8).lpi#2, out(12).lpi#2, out(0).sva#1, out(0).sva#2, out(12).sva#1, out(12).sva#2, out(4).sva#1, out(4).sva#2, out(8).sva#1, out(8).sva#2' (11 registers deleted). (FSM-3)
Creating shared register 'out(1).lpi#2' for variables 'out(1).lpi#2, out(5).lpi#2, out(9).lpi#2, out(9).sva#1, out(9).sva#2, out(9).sva#3, out(9).sva#4, while:if:for#1:for:while:if:for#1:for:acc#1.ctmp.sva, while:if:for#2:for:while:if:for#2:for:acc#1.ctmp.sva' (8 registers deleted). (FSM-3)
Creating shared register 'out(10).lpi#2' for variables 'out(10).lpi#2, out(2).lpi#2, out(6).lpi#2, out(10).sva#1, out(10).sva#2, out(10).sva#3, out(10).sva#4' (6 registers deleted). (FSM-3)
Creating shared register 'out(11).lpi#2' for variables 'out(11).lpi#2, out(3).lpi#2, out(7).lpi#2, out(11).sva#1, out(11).sva#2, out(11).sva#3, out(11).sva#4' (6 registers deleted). (FSM-3)
Creating shared register 'regwr.data#1.sva' for variables 'regwr.data#1.sva, regwr.data#2.sva, regwr.data#3.sva, regwr.data.sva' (3 registers deleted). (FSM-3)
Creating shared register 'while:if:for#1:for:m(4:0).sva(3:0)' for variables 'while:if:for#1:for:m(4:0).sva(3:0), while:if:for#2:for:m(4:0).sva(3:0), while:if:for#3:for:m(4:0).sva(3:0), while:if:for#4:for:m(4:0).sva(3:0)' (3 registers deleted). (FSM-3)
Creating shared register 'while:if:for#1:for#1:n(3:0).sva' for variables 'while:if:for#1:for#1:n(3:0).sva, while:if:for#1:for:mux#20.itm, while:if:for#2:for#1:n(3:0).sva, while:if:for#2:for:mux#20.itm, while:if:for#3:for#1:n(3:0).sva, while:if:for#3:for:mux#20.itm, while:if:for#4:for#1:n(3:0).sva, while:if:for#4:for:mux#20.itm' (7 registers deleted). (FSM-3)
Creating shared register 'while:if:for#1:for:m(4:0).sva#1' for variables 'while:if:for#1:for:m(4:0).sva#1, while:if:for#2:for:m(4:0).sva#1, while:if:for#3:for:m(4:0).sva#1, while:if:for#4:for:m(4:0).sva#1' (3 registers deleted). (FSM-3)
Creating shared register 'while:if:for#1:j(2:0).sva(1:0)' for variables 'while:if:for#1:j(2:0).sva(1:0), while:if:for#2:j(2:0).sva(1:0), while:if:for#3:j(2:0).sva(1:0), while:if:for#4:j(1:0).sva, while:if:for:a(2:0).sva(1:0)' (4 registers deleted). (FSM-3)
# Info: Completed transformation 'dpfsm' on solution 'Accelerator.v1': elapsed time 3.83 seconds, memory usage 2475028kB, peak memory usage 3243032kB (SOL-9)
# Info: Design complexity at end of 'dpfsm': Total ops = 4324, Real ops = 2858, Vars = 1134 (SOL-21)

# Messages from "go extract"

# Info: Starting transformation 'instance' on solution 'Accelerator.v1' (SOL-8)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Completed transformation 'instance' on solution 'Accelerator.v1': elapsed time 3.46 seconds, memory usage 2475028kB, peak memory usage 3243032kB (SOL-9)
# Info: Design complexity at end of 'instance': Total ops = 4663, Real ops = 2890, Vars = 4597 (SOL-21)
# Info: Starting transformation 'extract' on solution 'Accelerator.v1' (SOL-8)
Report written to file 'rtl.rpt'
# Warning: Flow option /SCVerify/USE_VCS is true. Netlisting design top as 'Accelerator_rtl' (NL-29)
Netlist written to file 'rtl.v' (NET-4)
generate concat
order file name is: rtl.v_order.txt
Add dependent file: /mnt/coe/workspace/ece/ece720-common/tools/catapult2021.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /mnt/coe/workspace/ece/ece720-common/tools/catapult2021.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /mnt/coe/workspace/ece/ece720-common/tools/catapult2021.1/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: ./rtl.v
Finished writing concatenated file: /mnt/ncsudrive/r/rjujjav/rjujjav/proj2/hls/Catapult/Accelerator.v1/concat_rtl.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /mnt/coe/workspace/ece/ece720-common/tools/catapult2021.1/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /mnt/coe/workspace/ece/ece720-common/tools/catapult2021.1/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /mnt/coe/workspace/ece/ece720-common/tools/catapult2021.1/Mgc_home/pkgs/siflibs/mgc_shift_l_beh_v5.v
Add dependent file: ./rtl.v
Finished writing concatenated simulation file: /mnt/ncsudrive/r/rjujjav/rjujjav/proj2/hls/Catapult/Accelerator.v1/concat_sim_rtl.v
Generating SCVerify SystemC wrapper
# Info: Wrote wave database file to /mnt/ncsudrive/r/rjujjav/rjujjav/proj2/hls/Catapult/Accelerator.v1/scverify/ccs_wave_signals.dat
Makefile for RTL Verilog written to file './scverify/Verify_rtl_v_vcs.mk'
Makefile for Concat concat_sim_rtl Verilog written to file './scverify/Verify_concat_sim_rtl_v_vcs.mk'
# Info: Completed transformation 'extract' on solution 'Accelerator.v1': elapsed time 3.30 seconds, memory usage 2475028kB, peak memory usage 3243032kB (SOL-9)
# Info: Design complexity at end of 'extract': Total ops = 4644, Real ops = 2886, Vars = 1143 (SOL-21)
