{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578034272021 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578034272037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 14:51:11 2020 " "Processing started: Fri Jan 03 14:51:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578034272037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578034272037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB10 -c LAB10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB10 -c LAB10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578034272037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578034273254 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578034273254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MUXB muxB LAB10.v(109) " "Verilog HDL Declaration information at LAB10.v(109): object \"MUXB\" differs only in case from object \"muxB\" in the same scope" {  } { { "LAB10.v" "" { Text "C:/LAB10/LAB10.v" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578034293815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab10.v 1 1 " "Found 1 design units, including 1 entities, in source file lab10.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB10 " "Found entity 1: LAB10" {  } { { "LAB10.v" "" { Text "C:/LAB10/LAB10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578034293815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578034293815 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "C:/LAB10/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1578034293832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/LAB10/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578034293832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578034293832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.v" "" { Text "C:/LAB10/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578034293849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578034293849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/LAB10/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578034293864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578034293864 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "shifter.v " "Can't analyze file -- file shifter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1578034293899 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "function_unit.v(84) " "Verilog HDL warning at function_unit.v(84): extended using \"x\" or \"z\"" {  } { { "function_unit.v" "" { Text "C:/LAB10/function_unit.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1578034293915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file function_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 function_unit " "Found entity 1: function_unit" {  } { { "function_unit.v" "" { Text "C:/LAB10/function_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578034293915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578034293915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB10 " "Elaborating entity \"LAB10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578034294019 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "Address_out LAB10.v(7) " "Verilog HDL warning at LAB10.v(7): the port and data declarations for array port \"Address_out\" do not specify the same range for each dimension" {  } { { "LAB10.v" "" { Text "C:/LAB10/LAB10.v" 7 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1578034294019 "|LAB10"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "Address_out LAB10.v(12) " "HDL warning at LAB10.v(12): see declaration for object \"Address_out\"" {  } { { "LAB10.v" "" { Text "C:/LAB10/LAB10.v" 12 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578034294019 "|LAB10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 LAB10.v(100) " "Verilog HDL assignment warning at LAB10.v(100): truncated value with size 8 to match size of target (2)" {  } { { "LAB10.v" "" { Text "C:/LAB10/LAB10.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578034294019 "|LAB10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:muxD " "Elaborating entity \"mux\" for hierarchy \"mux:muxD\"" {  } { { "LAB10.v" "muxD" { Text "C:/LAB10/LAB10.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578034294030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R0 " "Elaborating entity \"register\" for hierarchy \"register:R0\"" {  } { { "LAB10.v" "R0" { Text "C:/LAB10/LAB10.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578034294032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 mux_4to1:MUXA " "Elaborating entity \"mux_4to1\" for hierarchy \"mux_4to1:MUXA\"" {  } { { "LAB10.v" "MUXA" { Text "C:/LAB10/LAB10.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578034294047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_unit function_unit:FU " "Elaborating entity \"function_unit\" for hierarchy \"function_unit:FU\"" {  } { { "LAB10.v" "FU" { Text "C:/LAB10/LAB10.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578034294064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 function_unit.v(17) " "Verilog HDL assignment warning at function_unit.v(17): truncated value with size 32 to match size of target (8)" {  } { { "function_unit.v" "" { Text "C:/LAB10/function_unit.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578034294064 "|function_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 function_unit.v(33) " "Verilog HDL assignment warning at function_unit.v(33): truncated value with size 32 to match size of target (8)" {  } { { "function_unit.v" "" { Text "C:/LAB10/function_unit.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578034294064 "|function_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 function_unit.v(51) " "Verilog HDL assignment warning at function_unit.v(51): truncated value with size 32 to match size of target (8)" {  } { { "function_unit.v" "" { Text "C:/LAB10/function_unit.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578034294064 "|function_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 function_unit.v(61) " "Verilog HDL assignment warning at function_unit.v(61): truncated value with size 32 to match size of target (8)" {  } { { "function_unit.v" "" { Text "C:/LAB10/function_unit.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1578034294064 "|function_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C function_unit.v(12) " "Verilog HDL Always Construct warning at function_unit.v(12): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "function_unit.v" "" { Text "C:/LAB10/function_unit.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1578034294064 "|function_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V function_unit.v(6) " "Output port \"V\" at function_unit.v(6) has no driver" {  } { { "function_unit.v" "" { Text "C:/LAB10/function_unit.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1578034294064 "|function_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C function_unit.v(12) " "Inferred latch for \"C\" at function_unit.v(12)" {  } { { "function_unit.v" "" { Text "C:/LAB10/function_unit.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1578034294064 "|function_unit"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578034295102 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1578034295413 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/LAB10/LAB10.map.smsg " "Generated suppressed messages file C:/LAB10/LAB10.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578034296815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578034297247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578034297247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "264 " "Implemented 264 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578034297420 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578034297420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578034297420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578034297420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578034297521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 03 14:51:37 2020 " "Processing ended: Fri Jan 03 14:51:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578034297521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578034297521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578034297521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578034297521 ""}
