part=xc7z020-clg400-1

[hls]
clock=10ns
clock_uncertainty=12.5%
flow_target=vivado
syn.file=../system_top.cpp
syn.file=../../module0_prefilter/module0_prefilter.cpp
syn.file=../../module1_packet_detect/module1_packet_detect.cpp
syn.file=../../module2_coarse_cfo/module2_coarse_cfo.cpp
syn.file=../../module3_fine_sync/module3_fine_sync.cpp
syn.file=../../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp
syn.file_cflags=../system_top.cpp,-DPHASE6
syn.file_cflags=../../module0_prefilter/module0_prefilter.cpp,-DPHASE6
syn.file_cflags=../../module1_packet_detect/module1_packet_detect.cpp,-DPHASE6
syn.file_cflags=../../module2_coarse_cfo/module2_coarse_cfo.cpp,-DPHASE6
syn.file_cflags=../../module3_fine_sync/module3_fine_sync.cpp,-DPHASE6
syn.file_cflags=../../module4_fine_cfo_apply/module4_fine_cfo_apply.cpp,-DPHASE6
syn.top=system_top
tb.file=../system_top_tb.cpp
tb.file_cflags=../system_top_tb.cpp,-DCOSIM_SMALL_DATASET
package.output.format=ip_catalog
vivado.flow=impl
vivado.rtl=verilog


