@inproceedings{Brennan:1998:LPM:280756.280931,
	author = {Brennan, J. Patrick and Dean, Alvar and Kenyon, Stephan and Ventrone, Sebastian},
	title = {Low Power Methodology and Design Techniques for Processor Design},
	booktitle = {Proceedings of the 1998 International Symposium on Low Power Electronics and Design},
	series = {ISLPED '98},
	year = {1998},
	isbn = {1-58113-059-7},
	location = {Monterey, California, USA},
	pages = {268--273},
	numpages = {6},
	url = {http://doi.acm.org/10.1145/280756.280931},
	doi = {10.1145/280756.280931},
	acmid = {280931},
	publisher = {ACM},
	address = {New York, NY, USA},
}

@inproceedings{Luo:2005:LPN:1065579.1065766,
	author = {Luo, Yan and Yu, Jia and Yang, Jun and Bhuyan, Laxmi},
	title = {Low Power Network Processor Design Using Clock Gating},
	booktitle = {Proceedings of the 42Nd Annual Design Automation Conference},
	series = {DAC '05},
	year = {2005},
	isbn = {1-59593-058-2},
	location = {Anaheim, California, USA},
	pages = {712--715},
	numpages = {4},
	url = {http://doi.acm.org/10.1145/1065579.1065766},
	doi = {10.1145/1065579.1065766},
	acmid = {1065766},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {low power, network processors},
}

@inproceedings{You:2005:LTN:1120725.1120869,
	author = {You, Yi-Ping and Tseng, Chun-Yen and Huang, Yu-Hui and Huang, Po-Chiun and Hwang, TingTing and Hsu, Sheng-Yu},
	title = {Low-power Techniques for Network Security Processors},
	booktitle = {Proceedings of the 2005 Asia and South Pacific Design Automation Conference},
	series = {ASP-DAC '05},
	year = {2005},
	isbn = {0-7803-8737-6},
	location = {Shanghai, China},
	pages = {355--360},
	numpages = {6},
	url = {http://doi.acm.org/10.1145/1120725.1120869},
	doi = {10.1145/1120725.1120869},
	acmid = {1120869},
	publisher = {ACM},
	address = {New York, NY, USA},
}

@article{seok2009phoenix,
	title={Phoenix: An ultra-low power processor for cubic millimeter sensor systems},
	author={Seok, Mingoo and Hanson, Scott and Lin, Yu-Shiang and Foo, Zhiyoong and Kim, Daeyeon and Lee, Yoonmyung and Sylvester, Dennis and Blaauw, David},
	journal={margin},
	volume={1},
	pages={1pA},
	year={2009}
}

@inproceedings{Kwon:2003:OVA:775832.775867,
	author = {Kwon, Woo-Cheol and Kim, Taewhan},
	title = {Optimal Voltage Allocation Techniques for Dynamically Variable Voltage Processors},
	booktitle = {Proceedings of the 40th Annual Design Automation Conference},
	series = {DAC '03},
	year = {2003},
	isbn = {1-58113-688-9},
	location = {Anaheim, CA, USA},
	pages = {125--130},
	numpages = {6},
	url = {http://doi.acm.org/10.1145/775832.775867},
	doi = {10.1145/775832.775867},
	acmid = {775867},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {low power design, scheduling, variable voltage processor},
}

@inproceedings{Ghose:1999:RPS:313817.313860,
	author = {Ghose, Kanad and Kamble, Milind B.},
	title = {Reducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit-line Segmentation},
	booktitle = {Proceedings of the 1999 International Symposium on Low Power Electronics and Design},
	series = {ISLPED '99},
	year = {1999},
	isbn = {1-58113-133-X},
	location = {San Diego, California, USA},
	pages = {70--75},
	numpages = {6},
	url = {http://doi.acm.org/10.1145/313817.313860},
	doi = {10.1145/313817.313860},
	acmid = {313860},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {low power caches, power estimation},
}

@inproceedings{Burd:2000:DID:344166.344181,
	author = {Burd, Thomas D. and Brodersen, Robert W.},
	title = {Design Issues for Dynamic Voltage Scaling},
	booktitle = {Proceedings of the 2000 International Symposium on Low Power Electronics and Design},
	series = {ISLPED '00},
	year = {2000},
	isbn = {1-58113-190-9},
	location = {Rapallo, Italy},
	pages = {9--14},
	numpages = {6},
	url = {http://doi.acm.org/10.1145/344166.344181},
	doi = {10.1145/344166.344181},
	acmid = {344181},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {circuit design, energy efficient, processor, variable voltage},
}

@inproceedings{Pering:2000:VSI:344166.344530,
	author = {Pering, Trevor and Burd, Thomas and Brodersen, Robert},
	title = {Voltage Scheduling in the IpARM Microprocessor System},
	booktitle = {Proceedings of the 2000 International Symposium on Low Power Electronics and Design},
	series = {ISLPED '00},
	year = {2000},
	isbn = {1-58113-190-9},
	location = {Rapallo, Italy},
	pages = {96--101},
	numpages = {6},
	url = {http://doi.acm.org/10.1145/344166.344530},
	doi = {10.1145/344166.344530},
	acmid = {344530},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {RTOS, energy-efficient, low-power, operating systems},
}

@article{Sundar:ReviewOfLowPowerProcessorDesign,
	author = {Nalini, D. and Kumar, Pradeep and Ganesh, Sundar},
	title = {A Review of Low Power Processor Design},
	booktitle = {International Journal of Advanced Research Trends in Engineering and Technology, Volume 4},
	series = {IJARTET 2017},
	year = {2017},
	doi = {10.20247/IJARTET.2017.S0102002},
	pages = {1--9},
}

@InProceedings{10.1007/11751632_68,
	author="Lee, Seong-Won
		and Park, Neungsoo
		and Gaudiot, Jean-Luc",
	editor="Gavrilova, Marina L.
		and Gervasi, Osvaldo
		and Kumar, Vipin
		and Tan, C. J. Kenneth
		and Taniar, David
		and Lagan{\'a}, Antonio
		and Mun, Youngsong
		and Choo, Hyunseung",
	title="Low Power Microprocessor Design for Embedded Systems",
	booktitle="Computational Science and Its Applications - ICCSA 2006",
	year="2006",
	publisher="Springer Berlin Heidelberg",
	address="Berlin, Heidelberg",
	pages="622--630",
	abstract="Continuing advances in VLSI technology render a billion-transistor SOC device inevitable in the near future. However, along with this opportunity the excessive amount of power that billions of transistors will consume will be the most important challenge to the design of the future chips. Many techniques have been developed in order to reduce the power consumption of microprocessors. Unfortunately, this often comes at the expense of performance. In this paper, we describe a number of techniques which are currently used when designing low power, high performance microprocessors. These include fabrication process, circuit technology, and microprocessor architecture. Since most techniques result in complex tradeoffs, we will show how decisions regarding the selection of a low power design approach require careful consideration.",
	isbn="978-3-540-34078-2"
}

@Inbook{Piguet2006,
	author="Piguet, Christian",
	editor="Oklobdzija, Vojin G.
		and Krishnamurthy, Ram K.",
	title="Ultra-Low-Power Processor Design",
	bookTitle="High-Performance Energy-Efficient Microprocessor Design",
	year="2006",
	publisher="Springer US",
	address="Boston, MA",
	pages="1--30",
	abstract="Processor energy efficiency is a major issue in a majority of products; however, it is difficult to achieve it, as it is in contradiction with the main characteristic of processors, i.e. flexibility provided by embedded software. A given function implemented in random logic could consume 100--1000 times less energy than the same function implemented in a processor and corresponding embedded software. However, flexibility is more and more required, and ultra-low-power processors are mandatory. Only a few techniques have been widely used for the power consumption reduction of microcontrollers and DSP processors. This chapter will review these techniques, which are basically CPI (clocks per instruction) reduction, gated-clock mechanisms, optimal pipeline length, hardware accelerators, reconfigurable units and techniques to reduce leakage power. Several examples will be described in more details, such as some RISC 8-bit and 32-bit microcontrollers as well as some DSP cores. The latter are a good example of the necessary tradeoffs between flexibility and energy efficiency, as many random logic-based accelerators are very often used.",
	isbn="978-0-387-34047-0",
	doi="10.1007/978-0-387-34047-0_1",
	url="https://doi.org/10.1007/978-0-387-34047-0_1"
}

@inproceedings{burd1995energy,
	title={Energy efficient CMOS microprocessor design},
	author={Burd, Thomas D and Brodersen, Robert W},
	booktitle={System Sciences, 1995. Proceedings of the Twenty-Eighth Hawaii International Conference on},
	volume={1},
	pages={288--297},
	year={1995},
	organization={IEEE}
}

@book{benini2012dynamic,
	title={Dynamic power management: design techniques and CAD tools},
	author={Benini, Luca and DeMicheli, Giovanni},
	year={2012},
	publisher={Springer Science \& Business Media}
}

@inproceedings{miyoshi2002critical,
	title={Critical power slope: understanding the runtime effects of frequency scaling},
	author={Miyoshi, Akihiko and Lefurgy, Charles and Van Hensbergen, Eric and Rajamony, Ram and Rajkumar, Raj},
	booktitle={Proceedings of the 16th international conference on Supercomputing},
	pages={35--44},
	year={2002},
	organization={ACM}
}

@article{nowka200232,
	title={A 32-bit PowerPC system-on-a-chip with support for dynamic voltage scaling and dynamic frequency scaling},
	author={Nowka, Kevin J and Carpenter, Gary D and MacDonald, Eric W and Ngo, Hung C and Brock, Bishop C and Ishii, Koji I and Nguyen, Tuyet Y and Burns, Jeffrey L},
	journal={IEEE Journal of Solid-State Circuits},
	volume={37},
	number={11},
	pages={1441--1447},
	year={2002},
	publisher={IEEE}
}

@article{Pillai:2001:RDV:502059.502044,
	author = {Pillai, Padmanabhan and Shin, Kang G.},
	title = {Real-time Dynamic Voltage Scaling for Low-power Embedded Operating Systems},
	journal = {SIGOPS Oper. Syst. Rev.},
	issue_date = {Dec. 2001},
	volume = {35},
	number = {5},
	month = oct,
	year = {2001},
	issn = {0163-5980},
	pages = {89--102},
	numpages = {14},
	url = {http://doi.acm.org/10.1145/502059.502044},
	doi = {10.1145/502059.502044},
	acmid = {502044},
	publisher = {ACM},
	address = {New York, NY, USA},
}

@inproceedings{Pillai:2001:RDV:502034.502044,
	author = {Pillai, Padmanabhan and Shin, Kang G.},
	title = {Real-time Dynamic Voltage Scaling for Low-power Embedded Operating Systems},
	booktitle = {Proceedings of the Eighteenth ACM Symposium on Operating Systems Principles},
	series = {SOSP '01},
	year = {2001},
	isbn = {1-58113-389-8},
	location = {Banff, Alberta, Canada},
	pages = {89--102},
	numpages = {14},
	url = {http://doi.acm.org/10.1145/502034.502044},
	doi = {10.1145/502034.502044},
	acmid = {502044},
	publisher = {ACM},
	address = {New York, NY, USA},
}

@INPROCEEDINGS{344718,
	author={A. Chandrakasan and A. Burstein and R. W. Brodersen},
	booktitle={Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94},
	title={A low power chipset for portable multimedia applications},
	year={1994},
	volume={},
	number={},
	pages={82-83},
	keywords={multimedia systems;synchronisation;digital-analogue conversion;error correction;decoding;protocols;data communication equipment;monolithic integrated circuits;buffer storage;SRAM chips;liquid crystal displays;low power chipset;portable multimedia applications;power reduction;high-speed digital radio modem;speech codec;pen input circuitry;LCD panels;full-motion video display;protocol conversion;synchronization;error correction;packetization;buffering;video decompression;D/A conversion;DAC;Spine;Graphics;Video compression;Network servers;Integrated circuit interconnections;Digital communication;Modems;Speech codecs;Liquid crystal displays;Protocols},
	doi={10.1109/ISSCC.1994.344718},
	ISSN={},
	month={Feb},
}

@inproceedings{pannuto2015mbus,
	title={MBus: an ultra-low power interconnect bus for next generation nanopower systems},
	author={Pannuto, Pat and Lee, Yoonmyung and Kuo, Ye-Sheng and Foo, ZhiYoong and Kempke, Benjamin and Kim, Gyouho and Dreslinski, Ronald G and Blaauw, David and Dutta, Prabal},
	booktitle={Computer Architecture (ISCA), 2015 ACM/IEEE 42nd Annual International Symposium on},
	pages={629--641},
	year={2015},
	organization={IEEE}
}

@article{moyer2001low,
	title={Low-power design for embedded processors},
	author={Moyer, Bill},
	journal={Proceedings of the IEEE},
	volume={89},
	number={11},
	pages={1576--1587},
	year={2001},
	publisher={IEEE}
}

@phdthesis{park2005sleepy,
	title={Sleepy stack: A new approach to low power VLSI and memory},
	author={Park, Jun Cheol},
	year={2005},
	school={Georgia Institute of Technology}
}

@inproceedings{beiu2004novel,
	title={A novel highly reliable low-power nano architecture when von Neumann augments Kolmogorov},
	author={Beiu, Valeriu},
	booktitle={Application-Specific Systems, Architectures and Processors, 2004. Proceedings. 15th IEEE International Conference on},
	pages={167--177},
	year={2004},
	organization={IEEE}
}

@article{qadri2009low,
	title={Low power processor architectures and contemporary techniques for power optimization-A review},
	author={Qadri, Muhammad Yasir and Gujarathi, Hemal S and McDonald-Maier, Klaus D},
	journal={Journal of computers},
	volume={4},
	number={10},
	pages={927--942},
	year={2009}
}

@inproceedings{de1999technology,
	title={Technology and design challenges for low power and high performance [microprocessors]},
	author={De, Vivek and Borkar, Shekhar},
	booktitle={Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No. 99TH8477)},
	pages={163--168},
	year={1999},
	organization={IEEE}
}

@article{chandrakasan1992low,
	title={Low-power CMOS digital design},
	author={Chandrakasan, Anantha P and Sheng, Samuel and Brodersen, Robert W},
	journal={IEICE Transactions on Electronics},
	volume={75},
	number={4},
	pages={371--382},
	year={1992},
	publisher={The Institute of Electronics, Information and Communication Engineers}
}

@inproceedings{ernst2003razor,
	title={Razor: A low-power pipeline based on circuit-level timing speculation},
	author={Ernst, Dan and Kim, Nam Sung and Das, Shidhartha and Pant, Sanjay and Rao, Rajeev and Pham, Toan and Ziesler, Conrad and Blaauw, David and Austin, Todd and Flautner, Krisztian and others},
	booktitle={Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture},
	pages={7},
	year={2003},
	organization={IEEE Computer Society}
}
@INPROCEEDINGS{6513638,
	author={R. Lotfian and R. Jafari},
	booktitle={2013 Design, Automation Test in Europe Conference Exhibition (DATE)},
	title={An ultra-low power hardware accelerator architecture for wearable computers using dynamic time warping},
	year={2013},
	volume={},
	number={},
	pages={913-916},
	keywords={Optimization;Power demand;Computer architecture;Microcontrollers;Monitoring;Hardware;Signal processing;Hardware Accelerator;Activity Recognition;Granular Decision Making Module;Dynamic Time Warping},
	doi={10.7873/DATE.2013.192},
	ISSN={1530-1591},
	month={March},
}

@ARTICLE{6287063,
	author={J. Das and S. M. Alam and S. Bhanja},
	journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
	title={Ultra-Low Power Hybrid CMOS-Magnetic Logic Architecture},
	year={2012},
	volume={59},
	number={9},
	pages={2008-2016},
	keywords={CMOS integrated circuits;low-power electronics;magnetic logic;magnetic tunnelling;nanomagnetics;ultra-low power hybrid CMOS-magnetic logic architecture;dipolar magnetic coupling;single layer nanomagnets;nanomagnetic logic;miltilayer magnetic tunnel junctions;spin transfer torque current;Computer architecture;Clocks;Microprocessors;Magnetic tunneling;Transistors;Couplings;CMOS integrated circuits;Low power;MTJ;nanomagnetic logic;spin transfer torque;STT clock;STT write;TMR based differential read;22 nm CMOS integration;variability tolerant},
	doi={10.1109/TCSI.2012.2185311},
	ISSN={1549-8328},
	month={Sept},
}

@ARTICLE{4735568,
	author={S. Das and C. Tokunaga and S. Pant and W. Ma and S. Kalaiselvan and K. Lai and D. M. Bull and D. T. Blaauw},
	journal={IEEE Journal of Solid-State Circuits},
	title={RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance},
	year={2009},
	volume={44},
	number={1},
	pages={32-48},
	keywords={error correction;error detection;flip-flops;in situ error detection;adaptive method;variation-induced delay error;Razor II flip-flop;architectural correction;state-holding latch node;register SER;supply voltage control;energy saving;Error correction;Frequency;Safety;Delay;Voltage control;Dynamic voltage scaling;Fluctuations;Temperature;Flip-flops;Circuits;Adaptive circuits;dynamic voltage and frequency scaling (DVFS);process variations;self-tuning processor;single event upsets},
	doi={10.1109/JSSC.2008.2007145},
	ISSN={0018-9200},
	month={Jan},
}

@article{Meisner:2011:PMO:2024723.2000103,
	author = {Meisner, David and Sadler, Christopher M. and Barroso, Luiz Andr{\'e} and Weber, Wolf-Dietrich and Wenisch, Thomas F.},
	title = {Power Management of Online Data-intensive Services},
	journal = {SIGARCH Comput. Archit. News},
	issue_date = {June 2011},
	volume = {39},
	number = {3},
	month = jun,
	year = {2011},
	issn = {0163-5964},
	pages = {319--330},
	numpages = {12},
	url = {http://doi.acm.org/10.1145/2024723.2000103},
	doi = {10.1145/2024723.2000103},
	acmid = {2000103},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {power management, servers},
}

@book{Kaxiras2008,
	author = {Kaxiras, Stefanos and Martonosi, Margaret},
	title = {Computer Architecture Techniques for Power-Efficiency},
	year = {2008},
	isbn = {1598292080, 9781598292084},
	edition = {1st},
	publisher = {Morgan and Claypool Publishers},
}

@inproceedings{Elnozahy:2003:ECP:1251460.1251468,
	author = {Elnozahy, Mootaz and Kistler, Michael and Rajamony, Ramakrishnan},
	title = {Energy Conservation Policies for Web Servers},
	booktitle = {Proceedings of the 4th Conference on USENIX Symposium on Internet Technologies and Systems - Volume 4},
	series = {USITS'03},
	year = {2003},
	location = {Seattle, WA},
	pages = {8--8},
	numpages = {1},
	url = {http://dl.acm.org/citation.cfm?id=1251460.1251468},
	acmid = {1251468},
	publisher = {USENIX Association},
	address = {Berkeley, CA, USA},
}

@article{6178197,
	author={Q. Deng and L. Ramos and R. Bianchini and D. Meisner and T. Wenisch},
	journal={IEEE Micro},
	title={Active Low-Power Modes for Main Memory with MemScale},
	year={2012},
	volume={32},
	number={3},
	pages={60-69},
	keywords={energy consumption;power aware computing;storage management;active low-power modes;MemScale;server energy usage;performance-aware energy management;software policies;memory bandwidth;Random access memory;Memory management;Degradation;Energy consumption;Energy conservation;Bandwidth;Radiation detectors;Voltage measurement;memory subsystem;energy conservation;dynamic voltage and frequency scaling;MemScale},
	doi={10.1109/MM.2012.21},
	ISSN={0272-1732},
	month={May},
}

@article{Diniz:2007:LPC:1273440.1250699,
	author = {Diniz, Bruno and Guedes, Dorgival and Meira,Jr., Wagner and Bianchini, Ricardo},
	title = {Limiting the Power Consumption of Main Memory},
	journal = {SIGARCH Comput. Archit. News},
	issue_date = {May 2007},
	volume = {35},
	number = {2},
	month = jun,
	year = {2007},
	issn = {0163-5964},
	pages = {290--301},
	numpages = {12},
	url = {http://doi.acm.org/10.1145/1273440.1250699},
	doi = {10.1145/1273440.1250699},
	acmid = {1250699},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {main memory, performance, power and energy management},
}

@article{782564,
	author={S. Borkar},
	journal={IEEE Micro},
	title={Design challenges of technology scaling},
	year={1999},
	volume={19},
	number={4},
	pages={23-29},
	keywords={microprocessor chips;design challenges;technology scaling;CMOS technology;performance;transistor density;power consumption;gate delay;operating frequency;double transistor density;microprocessor technology;Intel microprocessors;CMOS technology;Microprocessors;Transistors;Frequency;Energy consumption;Delay;Data analysis;Logic design;Performance analysis;Power generation},
	doi={10.1109/40.782564},
	ISSN={0272-1732},
	month={July},
}

@article{doi:10.1021/acs.nanolett.8b02849,
	author = {Nirantar, Shruti and Ahmed, Taimur and Ren, Guanghui and Gutruf, Philipp and Xu, Chenglong and Bhaskaran, Madhu and Walia, Sumeet and Sriram, Sharath},
	title = {Metal–Air Transistors: Semiconductor-Free Field-Emission Air-Channel Nanoelectronics},
	journal = {Nano Letters},
	volume = {18},
	number = {12},
	pages = {7478-7484},
	year = {2018},
	doi = {10.1021/acs.nanolett.8b02849},
	note = {PMID: 30441900},

	URL = {https://doi.org/10.1021/acs.nanolett.8b02849},
	eprint = {https://doi.org/10.1021/acs.nanolett.8b02849}
}

@article{burd94cmos,
	author = {Burd, Tom},
	year = {1994},
	month = {01},
	pages = {},
	title = {Low-Power CMOS Library Design Methodology}
}


@article{1052168,
	author={H. J. M. Veendrick},
	journal={IEEE Journal of Solid-State Circuits},
	title={Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits},
	year={1984},
	volume={19},
	number={4},
	pages={468-473},
	keywords={buffer circuits;field effect integrated circuits;invertors;short-circuit currents;Field effect integrated circuits;Buffer circuits;Invertors;Short-circuit currents;Inverters;Parasitic capacitance;Power dissipation;Threshold voltage;MOSFETs;CMOS technology;CMOS logic circuits;Frequency;Signal processing;Very large scale integration},
	doi={10.1109/JSSC.1984.1052168},
	ISSN={0018-9200},
	month={Aug},
}

@inproceedings{tong1998minimizing,
  title={Minimizing floating-point power dissipation via bit-width reduction},
  author={Tong, Ying Fai},
  year={1998}
}

@article{371964,
	author={A. P. Chandrakasan and R. W. Brodersen},
	journal={Proceedings of the IEEE},
	title={Minimizing power consumption in digital CMOS circuits},
	year={1995},
	volume={83},
	number={4},
	pages={498-523},
	keywords={CMOS digital integrated circuits;circuit optimisation;network topology;logic design;parallel architectures;power consumption;digital CMOS circuits;circuit optimization;circuit style;circuit topology;threshold voltage;logic speed;architecture-based voltage scaling strategy;parallelism;pipelining;signal correlations;resynchronization;logic design;physical design;low-power techniques;portable multimedia terminal;full-motion video;protocol conversion;synchronization;error correction;packetization;buffering;1.1 V;5 mW;Energy consumption;CMOS digital integrated circuits;CMOS technology;Threshold voltage;Capacitance;Digital systems;Design optimization;Digital circuits;Circuit topology;Voltage control},
	doi={10.1109/5.371964},
	ISSN={0018-9219},
	month={April},
}

@inproceedings{750404,
	author={M. J. Schulte and J. E. Stine and J. G. Jansen},
	booktitle={Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design},
	title={Reduced power dissipation through truncated multiplication},
	year={1999},
	volume={},
	number={},
	pages={61-69},
	keywords={low-power electronics;multiplying circuits;digital signal processing chips;parallel architectures;power dissipation;truncated multiplication;parallel multipliers;digital signal processing systems;word size;least significant columns;operand sizes;16 bit;32 bit;Power dissipation;Digital signal processing;Signal design;Clocks;Frequency;Counting circuits;Compressors;Delay;Application software;Concurrent computing},
	doi={10.1109/LPD.1999.750404},
	ISSN={},
	month={March},
}

@article{845894,
	author={J. Y. F. Tong and D. Nagle and R. A. Rutenbar},
	journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
	title={Reducing power by optimizing the necessary precision/range of floating-point arithmetic},
	year={2000},
	volume={8},
	number={3},
	pages={273-286},
	keywords={floating point arithmetic;low-power electronics;multiplying circuits;CMOS digital integrated circuits;integrated circuit design;floating-point arithmetic;low-power systems;power cost;power consumption;bitwidth representation;low-resolution human sensory data;mantissa bitwidth;variable bitwidth FP unit;multiplier energy;program accuracy;Floating-point arithmetic;Hardware;Humans;Energy consumption;Image recognition;Speech recognition;Signal processing algorithms;Costs;Data analysis;Programming profession},
	doi={10.1109/92.845894},
	ISSN={1063-8210},
	month={June},
}

@inproceedings{1183529,
	author={Hai Li and S. Bhunia and Y. Chen and T. N. Vijaykumar and K. Roy},
	booktitle={The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings.},
	title={Deterministic clock gating for microprocessor power reduction},
	year={2003},
	volume={},
	number={},
	pages={113-122},
	keywords={pipeline processing;power control;performance evaluation;microprocessor chips;power consumption;cache storage;deterministic clock gating;microprocessor power reduction;performance;power dissipation;microprocessor designs;pipeline balancing;nonpredictive methodologies;out-of-order superscalar processor;pipeline latches;execution units;D-Cache wordline decoders;result bus drivers;Clocks;Microprocessors;Circuits;Pipelines;Power dissipation;Latches;Decoding;Performance loss;Out of order;Power system reliability},
	doi={10.1109/HPCA.2003.1183529},
	ISSN={1530-0897},
	month={Feb},
}

@book{Hennessy:1992:CAQ:573164,
	author = {Hennessy, John L. and Patterson, David A.},
	title = {Computer Architecture; A Quantitative Approach},
	year = {1992},
	isbn = {1558600698},
	edition = {1st},
	publisher = {Morgan Kaufmann Publishers Inc.},
	address = {San Francisco, CA, USA},
}

@article{Citron:1998:AMP:384265.291056,
	author = {Citron, Daniel and Feitelson, Dror and Rudolph, Larry},
	title = {Accelerating Multi-media Processing by Implementing Memoing in Multiplication and Division Units},
	journal = {SIGOPS Oper. Syst. Rev.},
	issue_date = {Dec. 1998},
	volume = {32},
	number = {5},
	month = oct,
	year = {1998},
	issn = {0163-5980},
	pages = {252--261},
	numpages = {10},
	url = {http://doi.acm.org/10.1145/384265.291056},
	doi = {10.1145/384265.291056},
	acmid = {291056},
	publisher = {ACM},
	address = {New York, NY, USA},
}

@article{Sodani:1997:DIR:384286.264200,
	author = {Sodani, Avinash and Sohi, Gurindar S.},
	title = {Dynamic Instruction Reuse},
	journal = {SIGARCH Comput. Archit. News},
	issue_date = {May 1997},
	volume = {25},
	number = {2},
	month = may,
	year = {1997},
	issn = {0163-5964},
	pages = {194--205},
	numpages = {12},
	url = {http://doi.acm.org/10.1145/384286.264200},
	doi = {10.1145/384286.264200},
	acmid = {264200},
	publisher = {ACM},
	address = {New York, NY, USA},
}

@inproceedings{Huang:1999:EBB:520549.822778,
	author = {Huang, Jian and Lilja, David},
	title = {Exploiting Basic Block Value Locality with Block Reuse},
	booktitle = {Proceedings of the 5th International Symposium on High Performance Computer Architecture},
	series = {HPCA '99},
	year = {1999},
	isbn = {0-7695-0004-8},
	pages = {106--},
	url = {http://dl.acm.org/citation.cfm?id=520549.822778},
	acmid = {822778},
	publisher = {IEEE Computer Society},
	address = {Washington, DC, USA},
}

@inproceedings{645809,
	author={J. Kin and Munish Gupta and W. H. Mangione-Smith},
	booktitle={Proceedings of 30th Annual International Symposium on Microarchitecture},
	title={The filter cache: an energy efficient memory structure},
	year={1997},
	volume={},
	number={},
	pages={184-193},
	keywords={microprocessor chips;memory architecture;cache storage;performance evaluation;real-time systems;SRAM chips;filter cache;energy efficient memory structure;microprocessors;on-chip caches;static RAM;L1 cache;L2 cache;embedded applications;direct mapped 256-byte filter cache;power reduction;Energy efficiency;Clocks;Microprocessors;Energy consumption;Read-write memory;Power filters;Filtering;Performance loss;Delay;MOSFETs},
	doi={10.1109/MICRO.1997.645809},
	ISSN={1072-4451},
	month={Dec},
}

@inproceedings{808570,
	author={N. Bellas and I. Hajj and C. Polychronopoulos and G. Stamoulis},
	booktitle={Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040)},
	title={Energy and performance improvements in microprocessor design using a loop cache},
	year={1999},
	volume={},
	number={},
	pages={378-383},
	keywords={cache storage;microprocessor chips;memory architecture;power consumption;performance improvements;microprocessor design;loop cache;energy dissipation;on-chip caches;energy budget;filter cache;CPU data path;L1 cache;compiler;memory hierarchy;SPEC95 benchmarks;L-Cache;performance overhead;I-Cache;D-Cache subsystem;hit rate;Microprocessors;Computer architecture;Power engineering and energy;Energy consumption;Portable computers;Circuits;Energy dissipation;Computer aided instruction;Hardware},
	doi={10.1109/ICCD.1999.808570},
	ISSN={1063-6404},
	month={Oct},
}

@inproceedings{566447,
	author={E. Rotenberg and S. Bennett and J. E. Smith},
	booktitle={Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29},
	title={Trace cache: a low latency approach to high bandwidth instruction fetching},
	year={1996},
	volume={},
	number={},
	pages={24-34},
	keywords={computer architecture;microprocessor chips;instruction sets;cache storage;trace cache;low latency approach;high bandwidth instruction fetching;superscalar processors;multiple basic blocks;instruction caches;instruction sequences;dynamic instruction stream;Instruction Benchmark Suite;SPEC92 integer benchmarks;instruction cache;Delay;Bandwidth;Throughput;Engines;Pipelines;Registers;Costs;Computer science;Decoding;Feedback},
	doi={10.1109/MICRO.1996.566447},
	ISSN={},
	month={Dec},
}

@inproceedings{6113792,
	author={G. Dasika and A. Sethia and T. Mudge and S. Mahlke},
	booktitle={2011 International Conference on Parallel Architectures and Compilation Techniques},
	title={PEPSC: A Power-Efficient Processor for Scientific Computing},
	year={2011},
	volume={},
	number={},
	pages={101-110},
	keywords={computer architecture;graphics processing units;laptop computers;parallel machines;storage management;power-efficient processor;scientific computing;graphics processing unit;GPU;general programming models;desktop supercomputer;high-end laptop computer;PEPSC architecture;single-instruction multiple-data data path;SIMD data path;intelligent dynamic prefetching mechanism;Prefetching;Graphics processing unit;Benchmark testing;Computer architecture;Pipelines;Hardware;Low power;SIMD;GPGPU;Throughput computing;Scientific computing},
	doi={10.1109/PACT.2011.16},
	ISSN={1089-795X},
	month={Oct},
}

@inproceedings{5955302,
	author={R. Jafari and R. Lotfian},
	booktitle={2011 International Conference on Body Sensor Networks},
	title={A Low Power Wake-Up Circuitry Based on Dynamic Time Warping for Body Sensor Networks},
	year={2011},
	volume={},
	number={},
	pages={83-88},
	keywords={biomedical equipment;body area networks;body sensor networks;time warp simulation;low power wake-up circuitry;dynamic time warping;body sensor networks;wearability;form factor;wearable inertial sensors;Sensors;Signal processing;Biomedical monitoring;Microcontrollers;Decision making;Computer architecture;Monitoring;Body Sensor Network;Dynamic Time Warping;Tiered Wake-up Circuitry},
	doi={10.1109/BSN.2011.43},
	ISSN={2376-8886},
	month={May},
}

@online{arm,
	author={{Arm Ltd.}},
	title={Microprocessor Cores and Technology},
	url={https://www.arm.com/products/silicon-ip-cpu},
	urldate={2018-12-19},
}

@online{bigLITTLE,
	author={{Arm Ltd.}},
	title={{big.LITTLE}},
	url={https://developer.arm.com/technologies/big-little?_ga=2.47713255.1122324673.1545308968-76259535.1545308968},
	urldate={2018-12-20},
}

@online{cortexa76,
	author={{Arm Ltd.}},
	title={Cortex-A76},
	url={https://developer.arm.com/products/processors/cortex-a/cortex-a76?_ga=2.5768179.1122324673.1545308968-76259535.1545308968},
	urldate={2018-12-20},
}

@manual{cortexr52,
	author={{Arm Ltd.}},
	title={Arm® Cortex®-R52 Processor Technical Reference Manual},
	year={2018},
	version={r1p1},
	url={https://static.docs.arm.com/100026/0101/arm_cortex_r52_technical_reference_manual_100026_0101_01_en.pdf?_ga=2.38734691.1122324673.1545308968-76259535.1545308968},
	urldate={2018-12-20},
}

@manual{cortexr4,
	author={{Arm Ltd.}},
	title={Cortex-R4 and Cortex-R4F},
	year={2011},
	version={r1p4},
	url={http://docs-api-peg.northeurope.cloudapp.azure.com/assets/ddi0363/g/DDI0363G_cortex_r4_r1p4_trm.pdf},
	urldate={2018-12-20},
}

@article{cortexm0plus,
	author={Joseph Yiu},
	title={Optimizing a processor design for low power control applications},
	year={2013},
	url={https://community.arm.com/processors/b/blog/posts/optimizing-a-processor-design-for-low-power-control-applications},
	urldate={2018-12-20},
}

@online{intel,
	author={{Intel}},
	title={Intel Processors for Servers, PCs, IoT, and Mobile Devices},
	url={https://www.intel.com/content/www/us/en/products/processors.html},
	urldate={2018-12-19},
}

@online{intelEseries,
	author={{Intel}},
	title={Intel Atom E Processors Series},
	url={https://www.intel.com/content/www/us/en/products/processors/atom/e-series.html},
	urldate={2018-12-20},
}

@report{atomE3800,
	author={{Intel}},
	title={Intel Atom Processor E3800 Product Family},
	year={2018},
	month={October},
	url={https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/atom-e3800-family-datasheet.pdf},
	urldate={2018-12-19},
}

@report{quarkC1000,
	author={{Intel}},
	title={Intel Quark {SE} Microcontroller C1000},
	year={2017},
	month={February},
	url={https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/quark-c1000-datasheet.pdf},
	urldate={2018-12-19},
}

@report{quarkD1000,
	author={{Intel}},
	title={Intel Quark microcontroller D1000},
	year={2015},
	month={September},
	url={https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/quark-d1000-datasheet.pdf},
	urldate={2018-12-19},
}

@report{quarkX1000,
	author={{Intel}},
	title={Intel Quark {SoC} X1000},
	year={2015},
	month={August},
	url={https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/quark-x1000-datasheet.pdf},
	urldate={2018-12-19},
}

@report{xeonD1500,
	author={{Intel}},
	title={Intel Xeon Processor D-1500 Product Family},
	year={2018},
	month={April},
	url={https://www.intel.com/content/dam/www/public/us/en/documents/datasheets/xeon-d-1500-datasheet-vol-3.pdf},
	volume={3},
	volumes={4},
	urldate={2018-12-19},
}

@online{amd,
	author={{AMD}},
	title={Processor Specifications},
	url={https://www.amd.com/en/products/specifications/processors},
	urldate={2018-12-19},
}

@online{amdEmbedded,
	author={{AMD}},
	title={Embedded Products},
	url={https://www.amd.com/en/products/embedded},
	urldate={2018-12-20},
}

@online{ryzenV1000,
	author={{AMD}},
	title={{AMD} Ryzen Embedded Processors},
	url={https://www.amd.com/en/products/embedded-ryzen-v1000-series},
	urldate={2018-12-20},
}

@online{epycE3000,
	author={{AMD}},
	title={{AMD EPYC} Embedded 3000 Series},
	url={https://www.amd.com/en/products/embedded-epyc-3000-series},
	urldate={2018-12-20},
}

@online{amdEmbeddedGPU,
	author={{AMD}},
	title={{AMD} Power-Efficient {GPUs}},
	url={https://www.amd.com/en/products/embedded-graphics-power-efficient},
	urldate={2018-12-20},
}

@online{nvidiaDrive,
	author={{NVIDIA}},
	title={Self-Driving Car Hardware | {NVIDIA DRIVE}},
	url={https://www.nvidia.com/en-us/self-driving-cars/drive-platform/hardware/},
	urldate={2018-12-19}
}

@online{nvidia,
	author={{NVIDIA}},
	title={},
	url={https://www.nvidia.com/object/tegra-4-processor.html},
	urldate={2018-12-19},
}

@report{tegra4,
	author={{NVIDIA}},
	title={{NVIDIA Tegra 4 Family GPU Architecture}},
	year={2015},
	month={January},
	version={1.0},
	url={https://international.download.nvidia.com/pdf/tegra/Tegra-X1-whitepaper-v1.0.pdf},
	urldate={2018-12-19},
}

@report{jetsontx2,
	author={{NVIDIA}},
	title={Jetson {TX2} Series System-on-Module Data Sheet},
	date={2018-12-12},
	version={1.2}
}

@misc{snapdragon855,
	author={{Qualcomm}},
	title={Snapdragon 855 Mobile Platform},
	date={2018-12-05},
	url={https://www.qualcomm.com/media/documents/files/snapdragon-855-mobile-platform-product-brief.pdf},
	urldate={2018-12-19}
}

@online{centriq2400,
	author={{Qualcomm}},
	title={Qualcomm Centriq 2400 Processor},
	date={2018-10-02T15:27:11-07:00},
	url={https://www.qualcomm.com/products/qualcomm-centriq-2400-processor},
	urldate={2018-12-19}
}

@report{tiriasCentriq2400,
	author={{TIRIAS Research}},
	title={Qualcomm Centriq 2400 Server TCO},
	year={2018},
	month={February},
	url={https://www.qualcomm.com/media/documents/files/tirias-spec-cpu2017-tco-paper-for-qualcomm-centriq.pdf},
	urldate={2018-12-19}
}


@misc{exynos9820,
	author={{Samsung}},
	title={{Exynos 9 Series (9820)}},
	date={2018-11-19},
	url={https://www.samsung.com/semiconductor/global.semi.static/minisite/exynos/file/solution/MobileProcessor-9-Series-9820.pdf},
	urldate={2018-12-19}
}

@misc{exynosis111,
	author={{Samsung}},
	title={{Exynos i S111}},
	date={2018-10-11},
	url={https://www.samsung.com/semiconductor/minisite/exynos/products/iot/exynos-i-s111/},
	urldate={2018-12-19}
}

@misc{finfet,
	author={{Samsung}},
	title={{FinFET Process}},
	date={2018-04-19},
	url={https://www.samsung.com/semiconductor/minisite/exynos/technology/finfet-process/},
	urldate={2018-12-19}
}
