/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CE */
#define CE__0__INTTYPE CYREG_PICU3_INTTYPE0
#define CE__0__MASK 0x01u
#define CE__0__PC CYREG_PRT3_PC0
#define CE__0__PORT 3u
#define CE__0__SHIFT 0u
#define CE__AG CYREG_PRT3_AG
#define CE__AMUX CYREG_PRT3_AMUX
#define CE__BIE CYREG_PRT3_BIE
#define CE__BIT_MASK CYREG_PRT3_BIT_MASK
#define CE__BYP CYREG_PRT3_BYP
#define CE__CTL CYREG_PRT3_CTL
#define CE__DM0 CYREG_PRT3_DM0
#define CE__DM1 CYREG_PRT3_DM1
#define CE__DM2 CYREG_PRT3_DM2
#define CE__DR CYREG_PRT3_DR
#define CE__INP_DIS CYREG_PRT3_INP_DIS
#define CE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CE__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CE__LCD_EN CYREG_PRT3_LCD_EN
#define CE__MASK 0x01u
#define CE__PORT 3u
#define CE__PRT CYREG_PRT3_PRT
#define CE__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CE__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CE__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CE__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CE__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CE__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CE__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CE__PS CYREG_PRT3_PS
#define CE__SHIFT 0u
#define CE__SLW CYREG_PRT3_SLW

/* Rx */
#define Rx__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Rx__0__MASK 0x40u
#define Rx__0__PC CYREG_PRT3_PC6
#define Rx__0__PORT 3u
#define Rx__0__SHIFT 6u
#define Rx__AG CYREG_PRT3_AG
#define Rx__AMUX CYREG_PRT3_AMUX
#define Rx__BIE CYREG_PRT3_BIE
#define Rx__BIT_MASK CYREG_PRT3_BIT_MASK
#define Rx__BYP CYREG_PRT3_BYP
#define Rx__CTL CYREG_PRT3_CTL
#define Rx__DM0 CYREG_PRT3_DM0
#define Rx__DM1 CYREG_PRT3_DM1
#define Rx__DM2 CYREG_PRT3_DM2
#define Rx__DR CYREG_PRT3_DR
#define Rx__INP_DIS CYREG_PRT3_INP_DIS
#define Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Rx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Rx__LCD_EN CYREG_PRT3_LCD_EN
#define Rx__MASK 0x40u
#define Rx__PORT 3u
#define Rx__PRT CYREG_PRT3_PRT
#define Rx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Rx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Rx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Rx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Rx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Rx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Rx__PS CYREG_PRT3_PS
#define Rx__SHIFT 6u
#define Rx__SLW CYREG_PRT3_SLW

/* SS */
#define SS__0__INTTYPE CYREG_PICU2_INTTYPE2
#define SS__0__MASK 0x04u
#define SS__0__PC CYREG_PRT2_PC2
#define SS__0__PORT 2u
#define SS__0__SHIFT 2u
#define SS__AG CYREG_PRT2_AG
#define SS__AMUX CYREG_PRT2_AMUX
#define SS__BIE CYREG_PRT2_BIE
#define SS__BIT_MASK CYREG_PRT2_BIT_MASK
#define SS__BYP CYREG_PRT2_BYP
#define SS__CTL CYREG_PRT2_CTL
#define SS__DM0 CYREG_PRT2_DM0
#define SS__DM1 CYREG_PRT2_DM1
#define SS__DM2 CYREG_PRT2_DM2
#define SS__DR CYREG_PRT2_DR
#define SS__INP_DIS CYREG_PRT2_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SS__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT2_LCD_EN
#define SS__MASK 0x04u
#define SS__PORT 2u
#define SS__PRT CYREG_PRT2_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SS__PS CYREG_PRT2_PS
#define SS__SHIFT 2u
#define SS__SLW CYREG_PRT2_SLW

/* Tx */
#define Tx__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Tx__0__MASK 0x80u
#define Tx__0__PC CYREG_PRT3_PC7
#define Tx__0__PORT 3u
#define Tx__0__SHIFT 7u
#define Tx__AG CYREG_PRT3_AG
#define Tx__AMUX CYREG_PRT3_AMUX
#define Tx__BIE CYREG_PRT3_BIE
#define Tx__BIT_MASK CYREG_PRT3_BIT_MASK
#define Tx__BYP CYREG_PRT3_BYP
#define Tx__CTL CYREG_PRT3_CTL
#define Tx__DM0 CYREG_PRT3_DM0
#define Tx__DM1 CYREG_PRT3_DM1
#define Tx__DM2 CYREG_PRT3_DM2
#define Tx__DR CYREG_PRT3_DR
#define Tx__INP_DIS CYREG_PRT3_INP_DIS
#define Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Tx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Tx__LCD_EN CYREG_PRT3_LCD_EN
#define Tx__MASK 0x80u
#define Tx__PORT 3u
#define Tx__PRT CYREG_PRT3_PRT
#define Tx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Tx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Tx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Tx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Tx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Tx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Tx__PS CYREG_PRT3_PS
#define Tx__SHIFT 7u
#define Tx__SLW CYREG_PRT3_SLW

/* IRQ */
#define IRQ__0__INTTYPE CYREG_PICU3_INTTYPE1
#define IRQ__0__MASK 0x02u
#define IRQ__0__PC CYREG_PRT3_PC1
#define IRQ__0__PORT 3u
#define IRQ__0__SHIFT 1u
#define IRQ__AG CYREG_PRT3_AG
#define IRQ__AMUX CYREG_PRT3_AMUX
#define IRQ__BIE CYREG_PRT3_BIE
#define IRQ__BIT_MASK CYREG_PRT3_BIT_MASK
#define IRQ__BYP CYREG_PRT3_BYP
#define IRQ__CTL CYREG_PRT3_CTL
#define IRQ__DM0 CYREG_PRT3_DM0
#define IRQ__DM1 CYREG_PRT3_DM1
#define IRQ__DM2 CYREG_PRT3_DM2
#define IRQ__DR CYREG_PRT3_DR
#define IRQ__INP_DIS CYREG_PRT3_INP_DIS
#define IRQ__INTSTAT CYREG_PICU3_INTSTAT
#define IRQ__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define IRQ__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define IRQ__LCD_EN CYREG_PRT3_LCD_EN
#define IRQ__MASK 0x02u
#define IRQ__PORT 3u
#define IRQ__PRT CYREG_PRT3_PRT
#define IRQ__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define IRQ__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define IRQ__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define IRQ__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define IRQ__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define IRQ__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define IRQ__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define IRQ__PS CYREG_PRT3_PS
#define IRQ__SHIFT 1u
#define IRQ__SLW CYREG_PRT3_SLW
#define IRQ__SNAP CYREG_PICU3_SNAP

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1u
#define LED__SLW CYREG_PRT2_SLW

/* SPI */
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define SPI_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define SPI_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define SPI_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define SPI_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define SPI_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define SPI_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPI_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define SPI_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define SPI_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define SPI_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define SPI_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPI_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPI_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPI_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPI_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define SPI_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define SPI_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define SPI_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define SPI_BSPIM_RxStsReg__4__MASK 0x10u
#define SPI_BSPIM_RxStsReg__4__POS 4
#define SPI_BSPIM_RxStsReg__5__MASK 0x20u
#define SPI_BSPIM_RxStsReg__5__POS 5
#define SPI_BSPIM_RxStsReg__6__MASK 0x40u
#define SPI_BSPIM_RxStsReg__6__POS 6
#define SPI_BSPIM_RxStsReg__MASK 0x70u
#define SPI_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB07_MSK
#define SPI_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define SPI_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB07_ST
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define SPI_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define SPI_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define SPI_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define SPI_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB04_A0
#define SPI_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB04_A1
#define SPI_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define SPI_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB04_D0
#define SPI_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB04_D1
#define SPI_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPI_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define SPI_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB04_F0
#define SPI_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB04_F1
#define SPI_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPI_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define SPI_BSPIM_TxStsReg__0__MASK 0x01u
#define SPI_BSPIM_TxStsReg__0__POS 0
#define SPI_BSPIM_TxStsReg__1__MASK 0x02u
#define SPI_BSPIM_TxStsReg__1__POS 1
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define SPI_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define SPI_BSPIM_TxStsReg__2__MASK 0x04u
#define SPI_BSPIM_TxStsReg__2__POS 2
#define SPI_BSPIM_TxStsReg__3__MASK 0x08u
#define SPI_BSPIM_TxStsReg__3__POS 3
#define SPI_BSPIM_TxStsReg__4__MASK 0x10u
#define SPI_BSPIM_TxStsReg__4__POS 4
#define SPI_BSPIM_TxStsReg__MASK 0x1Fu
#define SPI_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB07_MSK
#define SPI_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define SPI_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB07_ST
#define SPI_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPI_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPI_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPI_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPI_IntClock__INDEX 0x00u
#define SPI_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPI_IntClock__PM_ACT_MSK 0x01u
#define SPI_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPI_IntClock__PM_STBY_MSK 0x01u

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU2_INTTYPE5
#define MISO__0__MASK 0x20u
#define MISO__0__PC CYREG_PRT2_PC5
#define MISO__0__PORT 2u
#define MISO__0__SHIFT 5u
#define MISO__AG CYREG_PRT2_AG
#define MISO__AMUX CYREG_PRT2_AMUX
#define MISO__BIE CYREG_PRT2_BIE
#define MISO__BIT_MASK CYREG_PRT2_BIT_MASK
#define MISO__BYP CYREG_PRT2_BYP
#define MISO__CTL CYREG_PRT2_CTL
#define MISO__DM0 CYREG_PRT2_DM0
#define MISO__DM1 CYREG_PRT2_DM1
#define MISO__DM2 CYREG_PRT2_DM2
#define MISO__DR CYREG_PRT2_DR
#define MISO__INP_DIS CYREG_PRT2_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MISO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT2_LCD_EN
#define MISO__MASK 0x20u
#define MISO__PORT 2u
#define MISO__PRT CYREG_PRT2_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MISO__PS CYREG_PRT2_PS
#define MISO__SHIFT 5u
#define MISO__SLW CYREG_PRT2_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU2_INTTYPE3
#define MOSI__0__MASK 0x08u
#define MOSI__0__PC CYREG_PRT2_PC3
#define MOSI__0__PORT 2u
#define MOSI__0__SHIFT 3u
#define MOSI__AG CYREG_PRT2_AG
#define MOSI__AMUX CYREG_PRT2_AMUX
#define MOSI__BIE CYREG_PRT2_BIE
#define MOSI__BIT_MASK CYREG_PRT2_BIT_MASK
#define MOSI__BYP CYREG_PRT2_BYP
#define MOSI__CTL CYREG_PRT2_CTL
#define MOSI__DM0 CYREG_PRT2_DM0
#define MOSI__DM1 CYREG_PRT2_DM1
#define MOSI__DM2 CYREG_PRT2_DM2
#define MOSI__DR CYREG_PRT2_DR
#define MOSI__INP_DIS CYREG_PRT2_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT2_LCD_EN
#define MOSI__MASK 0x08u
#define MOSI__PORT 2u
#define MOSI__PRT CYREG_PRT2_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MOSI__PS CYREG_PRT2_PS
#define MOSI__SHIFT 3u
#define MOSI__SLW CYREG_PRT2_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU2_INTTYPE4
#define SCLK__0__MASK 0x10u
#define SCLK__0__PC CYREG_PRT2_PC4
#define SCLK__0__PORT 2u
#define SCLK__0__SHIFT 4u
#define SCLK__AG CYREG_PRT2_AG
#define SCLK__AMUX CYREG_PRT2_AMUX
#define SCLK__BIE CYREG_PRT2_BIE
#define SCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK__BYP CYREG_PRT2_BYP
#define SCLK__CTL CYREG_PRT2_CTL
#define SCLK__DM0 CYREG_PRT2_DM0
#define SCLK__DM1 CYREG_PRT2_DM1
#define SCLK__DM2 CYREG_PRT2_DM2
#define SCLK__DR CYREG_PRT2_DR
#define SCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK__MASK 0x10u
#define SCLK__PORT 2u
#define SCLK__PRT CYREG_PRT2_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK__PS CYREG_PRT2_PS
#define SCLK__SHIFT 4u
#define SCLK__SLW CYREG_PRT2_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB06_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB06_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB07_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB07_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB07_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB07_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB07_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB07_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB04_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB04_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x02u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x04u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x04u

/* Vout */
#define Vout__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Vout__0__MASK 0x02u
#define Vout__0__PC CYREG_IO_PC_PRT15_PC1
#define Vout__0__PORT 15u
#define Vout__0__SHIFT 1u
#define Vout__AG CYREG_PRT15_AG
#define Vout__AMUX CYREG_PRT15_AMUX
#define Vout__BIE CYREG_PRT15_BIE
#define Vout__BIT_MASK CYREG_PRT15_BIT_MASK
#define Vout__BYP CYREG_PRT15_BYP
#define Vout__CTL CYREG_PRT15_CTL
#define Vout__DM0 CYREG_PRT15_DM0
#define Vout__DM1 CYREG_PRT15_DM1
#define Vout__DM2 CYREG_PRT15_DM2
#define Vout__DR CYREG_PRT15_DR
#define Vout__INP_DIS CYREG_PRT15_INP_DIS
#define Vout__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Vout__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Vout__LCD_EN CYREG_PRT15_LCD_EN
#define Vout__MASK 0x02u
#define Vout__PORT 15u
#define Vout__PRT CYREG_PRT15_PRT
#define Vout__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Vout__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Vout__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Vout__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Vout__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Vout__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Vout__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Vout__PS CYREG_PRT15_PS
#define Vout__SHIFT 1u
#define Vout__SLW CYREG_PRT15_SLW

/* DVDAC */
#define DVDAC_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define DVDAC_DMA__DRQ_NUMBER 0u
#define DVDAC_DMA__NUMBEROF_TDS 0u
#define DVDAC_DMA__PRIORITY 2u
#define DVDAC_DMA__TERMIN_EN 0u
#define DVDAC_DMA__TERMIN_SEL 0u
#define DVDAC_DMA__TERMOUT0_EN 0u
#define DVDAC_DMA__TERMOUT0_SEL 0u
#define DVDAC_DMA__TERMOUT1_EN 0u
#define DVDAC_DMA__TERMOUT1_SEL 0u
#define DVDAC_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define DVDAC_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define DVDAC_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define DVDAC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define DVDAC_IntClock__INDEX 0x01u
#define DVDAC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define DVDAC_IntClock__PM_ACT_MSK 0x02u
#define DVDAC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define DVDAC_IntClock__PM_STBY_MSK 0x02u
#define DVDAC_VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define DVDAC_VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define DVDAC_VDAC8_viDAC8__D CYREG_DAC3_D
#define DVDAC_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define DVDAC_VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define DVDAC_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define DVDAC_VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define DVDAC_VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define DVDAC_VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define DVDAC_VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define DVDAC_VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define DVDAC_VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define DVDAC_VDAC8_viDAC8__TR CYREG_DAC3_TR
#define DVDAC_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define DVDAC_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define DVDAC_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define DVDAC_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define DVDAC_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define DVDAC_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define DVDAC_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define DVDAC_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define DVDAC_VDAC8_viDAC8__TST CYREG_DAC3_TST

/* Opamp */
#define Opamp_ABuf__CR CYREG_OPAMP2_CR
#define Opamp_ABuf__MX CYREG_OPAMP2_MX
#define Opamp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_ABuf__PM_ACT_MSK 0x04u
#define Opamp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_ABuf__PM_STBY_MSK 0x04u
#define Opamp_ABuf__RSVD CYREG_OPAMP2_RSVD
#define Opamp_ABuf__SW CYREG_OPAMP2_SW
#define Opamp_ABuf__TR0 CYREG_OPAMP2_TR0
#define Opamp_ABuf__TR1 CYREG_OPAMP2_TR1

/* Filter */
#define Filter_DFB__ACU_SRAM_DATA CYREG_DFB0_ACU_SRAM_DATA_MBASE
#define Filter_DFB__COHER CYREG_DFB0_COHER
#define Filter_DFB__CR CYREG_DFB0_CR
#define Filter_DFB__CSA_SRAM_DATA CYREG_DFB0_CSA_SRAM_DATA_MBASE
#define Filter_DFB__CSB_SRAM_DATA CYREG_DFB0_CSB_SRAM_DATA_MBASE
#define Filter_DFB__DALIGN CYREG_DFB0_DALIGN
#define Filter_DFB__DMA_CTRL CYREG_DFB0_DMA_CTRL
#define Filter_DFB__DPA_SRAM_DATA CYREG_DFB0_DPA_SRAM_DATA_MBASE
#define Filter_DFB__DPB_SRAM_DATA CYREG_DFB0_DPB_SRAM_DATA_MBASE
#define Filter_DFB__DSI_CTRL CYREG_DFB0_DSI_CTRL
#define Filter_DFB__FSM_SRAM_DATA CYREG_DFB0_FSM_SRAM_DATA_MBASE
#define Filter_DFB__HOLDA CYREG_DFB0_HOLDA
#define Filter_DFB__HOLDAH CYREG_DFB0_HOLDAH
#define Filter_DFB__HOLDAM CYREG_DFB0_HOLDAM
#define Filter_DFB__HOLDAS CYREG_DFB0_HOLDAS
#define Filter_DFB__HOLDB CYREG_DFB0_HOLDB
#define Filter_DFB__HOLDBH CYREG_DFB0_HOLDBH
#define Filter_DFB__HOLDBM CYREG_DFB0_HOLDBM
#define Filter_DFB__HOLDBS CYREG_DFB0_HOLDBS
#define Filter_DFB__INT_CTRL CYREG_DFB0_INT_CTRL
#define Filter_DFB__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define Filter_DFB__PM_ACT_MSK 0x10u
#define Filter_DFB__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define Filter_DFB__PM_STBY_MSK 0x10u
#define Filter_DFB__RAM_DIR CYREG_DFB0_RAM_DIR
#define Filter_DFB__RAM_EN CYREG_DFB0_RAM_EN
#define Filter_DFB__SEMA CYREG_DFB0_SEMA
#define Filter_DFB__SR CYREG_DFB0_SR
#define Filter_DFB__STAGEA CYREG_DFB0_STAGEA
#define Filter_DFB__STAGEAH CYREG_DFB0_STAGEAH
#define Filter_DFB__STAGEAM CYREG_DFB0_STAGEAM
#define Filter_DFB__STAGEB CYREG_DFB0_STAGEB
#define Filter_DFB__STAGEBH CYREG_DFB0_STAGEBH
#define Filter_DFB__STAGEBM CYREG_DFB0_STAGEBM

/* isr_Rx */
#define isr_Rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Rx__INTC_MASK 0x01u
#define isr_Rx__INTC_NUMBER 0u
#define isr_Rx__INTC_PRIOR_NUM 7u
#define isr_Rx__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_Rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_IRQ */
#define isr_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_IRQ__INTC_MASK 0x80u
#define isr_IRQ__INTC_NUMBER 7u
#define isr_IRQ__INTC_PRIOR_NUM 7u
#define isr_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "00_Basic_Rx"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define Dedicated_Output__INTTYPE CYREG_PICU0_INTTYPE0
#define Dedicated_Output__MASK 0x01u
#define Dedicated_Output__PC CYREG_PRT0_PC0
#define Dedicated_Output__PORT 0u
#define Dedicated_Output__SHIFT 0u
#define DMA_CHANNELS_USED__MASK0 0x00000001u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
