/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [11:0] _02_;
  reg [15:0] _03_;
  wire [10:0] _04_;
  reg [7:0] _05_;
  reg [7:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [18:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [14:0] celloutsig_0_51z;
  wire [26:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire [5:0] celloutsig_0_79z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_0z ? celloutsig_1_5z : celloutsig_1_15z;
  assign celloutsig_1_10z = ~celloutsig_1_4z;
  assign celloutsig_1_11z = ~celloutsig_1_0z;
  assign celloutsig_1_19z = ~celloutsig_1_3z;
  assign celloutsig_0_10z = ~celloutsig_0_7z[5];
  assign celloutsig_0_19z = ~((celloutsig_0_2z[2] | _00_) & (celloutsig_0_6z[11] | celloutsig_0_9z));
  assign celloutsig_0_40z = celloutsig_0_25z | celloutsig_0_38z;
  assign celloutsig_0_9z = celloutsig_0_5z[12] | celloutsig_0_7z[6];
  assign celloutsig_0_16z = celloutsig_0_12z | celloutsig_0_6z[9];
  assign celloutsig_0_8z = ~(_01_ ^ celloutsig_0_1z[13]);
  assign celloutsig_0_6z = in_data[60:47] + celloutsig_0_1z[13:0];
  assign celloutsig_0_27z = { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_16z } + celloutsig_0_1z[10:6];
  assign celloutsig_0_28z = celloutsig_0_1z[12:1] + { _02_[11:7], _00_, celloutsig_0_10z, celloutsig_0_27z };
  assign celloutsig_0_29z = { celloutsig_0_22z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_11z } + celloutsig_0_28z[10:7];
  always_ff @(negedge celloutsig_1_3z, negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 16'h0000;
    else _03_ <= { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z };
  reg [10:0] _22_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 11'h000;
    else _22_ <= { celloutsig_0_1z[9:0], celloutsig_0_3z };
  assign { _04_[10:5], _01_, _04_[3:0] } = _22_;
  always_ff @(negedge celloutsig_1_3z, posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 8'h00;
    else _05_ <= { celloutsig_0_51z[14:8], celloutsig_0_3z };
  reg [5:0] _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 6'h00;
    else _24_ <= celloutsig_0_5z[19:14];
  assign { _02_[11:7], _00_ } = _24_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _06_ <= 8'h00;
    else _06_ <= { celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_8z };
  assign celloutsig_0_21z = { _02_[9:7], _00_, celloutsig_0_9z } / { 1'h1, in_data[60:59], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_33z = { in_data[50:49], celloutsig_0_24z } === celloutsig_0_21z[2:0];
  assign celloutsig_1_0z = in_data[115:113] === in_data[140:138];
  assign celloutsig_0_38z = { _06_[7:5], celloutsig_0_35z, celloutsig_0_35z, celloutsig_0_7z, _06_, celloutsig_0_33z, celloutsig_0_16z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_18z, celloutsig_0_33z } >= { celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[115], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_11z } >= in_data[167:163];
  assign celloutsig_1_4z = { celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } >= { celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_11z = { in_data[60], celloutsig_0_9z, celloutsig_0_10z } >= in_data[43:41];
  assign celloutsig_0_12z = { _04_[8:5], _01_, _04_[3:2] } >= { in_data[84:80], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_5z[16:14], celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_18z, _04_[10:5], _01_, _04_[3:0], celloutsig_0_9z } >= { celloutsig_0_1z[11:7], celloutsig_0_1z };
  assign celloutsig_0_3z = { in_data[89:54], celloutsig_0_2z } >= { in_data[75:40], celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[154:149] > { in_data[138], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_25z = celloutsig_0_1z[11:1] <= { in_data[83:78], celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_78z = ! { celloutsig_0_37z[3:2], celloutsig_0_42z };
  assign celloutsig_1_2z = { in_data[131:129], celloutsig_1_0z } || in_data[101:98];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z } || in_data[109:107];
  assign celloutsig_0_18z = celloutsig_0_16z & ~(_02_[8]);
  assign celloutsig_1_15z = & { celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_8z, in_data[137:128] };
  assign celloutsig_0_26z = & { celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_35z = celloutsig_0_10z & celloutsig_0_23z[16];
  assign celloutsig_0_36z = celloutsig_0_29z[1] & celloutsig_0_16z;
  assign celloutsig_0_24z = celloutsig_0_16z & celloutsig_0_12z;
  assign celloutsig_0_0z = | in_data[51:34];
  assign celloutsig_0_42z = | { celloutsig_0_36z, celloutsig_0_28z[7:3] };
  assign celloutsig_0_45z = | { celloutsig_0_40z, _03_[13:9] };
  assign celloutsig_0_47z = | { celloutsig_0_40z, celloutsig_0_37z, celloutsig_0_21z };
  assign celloutsig_1_12z = | { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, in_data[124:114] };
  assign celloutsig_0_13z = | celloutsig_0_6z[11:8];
  assign celloutsig_1_8z = ~^ { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_17z = ~^ { in_data[14], celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_79z = _05_[6:1] << celloutsig_0_20z[15:10];
  assign celloutsig_0_20z = { celloutsig_0_6z[12:0], celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_17z } << { in_data[24:13], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_37z = in_data[28:23] >>> { in_data[47:44], celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_5z = { _04_[5], _01_, _04_[3:2], celloutsig_0_0z, _04_[10:5], _01_, _04_[3:0], _04_[10:5], _01_, _04_[3:0] } >>> { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_5z[6:5], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z } >>> { celloutsig_0_1z[8:3], celloutsig_0_3z };
  assign celloutsig_0_51z = { celloutsig_0_1z[13:1], celloutsig_0_47z, celloutsig_0_45z } - { celloutsig_0_20z[15:2], celloutsig_0_24z };
  assign celloutsig_0_1z = { in_data[28:16], celloutsig_0_0z, celloutsig_0_0z } - { in_data[95:82], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[11:9] - { in_data[30:29], celloutsig_0_0z };
  assign celloutsig_0_23z = { _04_[10:5], _01_, _04_[3], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } - { celloutsig_0_5z[6:4], celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_2z, _02_[11:7], _00_, celloutsig_0_16z };
  assign _02_[6:0] = { _00_, celloutsig_0_10z, celloutsig_0_27z };
  assign _04_[4] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
