

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Thu May  9 21:51:27 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D4
    * Solution:       comb_10 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |              Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |           |            |            |     |
    |              & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP    |     FF     |     LUT    | URAM|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+------------+-----+
    |+ test                            |     -|  0.00|       75|  750.000|         -|       76|     -|        no|  8 (~0%)|  288 (11%)|   5755 (1%)|  10182 (3%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|          -|   587 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|          -|   587 (~0%)|    73 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_VITIS_LOOP_36_1  |     -|  0.20|       10|  100.000|         -|       10|     -|        no|        -|  272 (10%)|  1518 (~0%)|   6296 (2%)|    -|
    |  o VITIS_LOOP_36_1               |     -|  7.30|        8|   80.000|         2|        1|     8|       yes|        -|          -|           -|           -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|          -|    66 (~0%)|   122 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|          -|           -|           -|    -|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+-----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=8            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| out1     | inout     | long unsigned int* |
| arg1     | inout     | long unsigned int* |
| arg2     | inout     | long unsigned int* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 9      | 64    | ARRAY_1_READ | d4.cpp:22:2   |
| m_axi_mem    | read      | 9      | 64    | ARRAY_2_READ | d4.cpp:29:2   |
| m_axi_mem    | write     | 9      | 64    | ARRAY_WRITE  | d4.cpp:72:2   |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d4.cpp:24:15    | read      | Widen Fail   |        | ARRAY_1_READ | d4.cpp:22:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d4.cpp:24:15    | read      | Inferred     | 9      | ARRAY_1_READ | d4.cpp:22:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d4.cpp:31:15    | read      | Widen Fail   |        | ARRAY_2_READ | d4.cpp:29:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d4.cpp:31:15    | read      | Inferred     | 9      | ARRAY_2_READ | d4.cpp:29:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d4.cpp:74:11    | write     | Widen Fail   |        | ARRAY_WRITE  | d4.cpp:72:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d4.cpp:74:11    | write     | Inferred     | 9      | ARRAY_WRITE  | d4.cpp:72:2   |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+-------------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable          | Op  | Impl   | Latency |
+----------------------------------+-----+--------+-------------------+-----+--------+---------+
| + test                           | 288 |        |                   |     |        |         |
|   mul_64ns_64ns_128_1_1_U111     | 16  |        | mul40             | mul | auto   | 0       |
|   add_ln60_fu_542_p2             | -   |        | add_ln60          | add | fabric | 0       |
|   add_ln60_1_fu_562_p2           | -   |        | add_ln60_1        | add | fabric | 0       |
|   add_ln60_2_fu_643_p2           | -   |        | add_ln60_2        | add | fabric | 0       |
|   add_ln60_3_fu_663_p2           | -   |        | add_ln60_3        | add | fabric | 0       |
|   add_ln60_4_fu_683_p2           | -   |        | add_ln60_4        | add | fabric | 0       |
|   add_ln60_5_fu_703_p2           | -   |        | add_ln60_5        | add | fabric | 0       |
|   add_ln60_6_fu_817_p2           | -   |        | add_ln60_6        | add | fabric | 0       |
|   add_ln60_7_fu_837_p2           | -   |        | add_ln60_7        | add | fabric | 0       |
|   out1_w_fu_853_p2               | -   |        | out1_w            | add | fabric | 0       |
|   add_ln61_fu_876_p2             | -   |        | add_ln61          | add | fabric | 0       |
|   add_ln61_1_fu_592_p2           | -   |        | add_ln61_1        | add | fabric | 0       |
|   out1_w_1_fu_900_p2             | -   |        | out1_w_1          | add | fabric | 0       |
|   add_ln62_fu_909_p2             | -   |        | add_ln62          | add | fabric | 0       |
|   add_ln62_1_fu_612_p2           | -   |        | add_ln62_1        | add | fabric | 0       |
|   out1_w_2_fu_936_p2             | -   |        | out1_w_2          | add | fabric | 0       |
|   out1_w_3_fu_723_p2             | -   |        | out1_w_3          | add | fabric | 0       |
|   out1_w_4_fu_742_p2             | -   |        | out1_w_4          | add | fabric | 0       |
|   out1_w_5_fu_762_p2             | -   |        | out1_w_5          | add | fabric | 0       |
|   out1_w_6_fu_782_p2             | -   |        | out1_w_6          | add | fabric | 0       |
|   out1_w_7_fu_947_p2             | -   |        | out1_w_7          | add | fabric | 0       |
|   out1_w_8_fu_967_p2             | -   |        | out1_w_8          | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0   |        |                   |     |        |         |
|    add_ln22_fu_218_p2            | -   |        | add_ln22          | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0   |        |                   |     |        |         |
|    add_ln29_fu_218_p2            | -   |        | add_ln29          | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_36_1 | 272 |        |                   |     |        |         |
|    sub_ln39_fu_564_p2            | -   |        | sub_ln39          | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16  |        | mul_ln44          | mul | auto   | 0       |
|    indvars_iv_next47_fu_596_p2   | -   |        | indvars_iv_next47 | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U24     | 16  |        | mul_ln54          | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U25     | 16  |        | mul_ln54_1        | mul | auto   | 0       |
|    sub_ln54_3_fu_676_p2          | -   |        | sub_ln54_3        | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U26     | 16  |        | mul_ln54_2        | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U27     | 16  |        | mul_ln54_3        | mul | auto   | 0       |
|    sub_ln54_4_fu_692_p2          | -   |        | sub_ln54_4        | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U28     | 16  |        | mul_ln54_4        | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U29     | 16  |        | mul_ln54_5        | mul | auto   | 0       |
|    sub_ln54_5_fu_708_p2          | -   |        | sub_ln54_5        | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U30     | 16  |        | mul_ln54_6        | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U31     | 16  |        | mul_ln54_7        | mul | auto   | 0       |
|    sub_ln54_fu_734_p2            | -   |        | sub_ln54          | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U32     | 16  |        | mul_ln54_8        | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U33     | 16  |        | mul_ln54_9        | mul | auto   | 0       |
|    sub_ln54_1_fu_750_p2          | -   |        | sub_ln54_1        | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U34     | 16  |        | mul_ln54_10       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U35     | 16  |        | mul_ln54_11       | mul | auto   | 0       |
|    sub_ln54_2_fu_776_p2          | -   |        | sub_ln54_2        | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U36     | 16  |        | mul_ln54_12       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U37     | 16  |        | mul_ln54_13       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U38     | 16  |        | mul_ln54_14       | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U39     | 16  |        | mul_ln54_15       | mul | auto   | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0   |        |                   |     |        |         |
|    add_ln72_fu_204_p2            | -   |        | add_ln72          | add | fabric | 0       |
+----------------------------------+-----+--------+-------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------------+---------------------------+
| Type            | Options                                         | Location                  |
+-----------------+-------------------------------------------------+---------------------------+
| interface       | m_axi depth=9 port=out1 offset=slave bundle=mem | d4.cpp:5 in test, out1    |
| interface       | m_axi depth=9 port=arg1 offset=slave bundle=mem | d4.cpp:6 in test, arg1    |
| interface       | m_axi depth=9 port=arg2 offset=slave bundle=mem | d4.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                      | d4.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                   | d4.cpp:15 in test, out1_w |
| array_partition | variable=arg1_r type=complete                   | d4.cpp:16 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                   | d4.cpp:17 in test, arg2_r |
| array_partition | variable=arr type=complete                      | d4.cpp:18 in test, arr    |
| pipeline        | II = 1                                          | d4.cpp:38 in test         |
| unroll          |                                                 | d4.cpp:41 in test         |
| pipeline        | II = 1                                          | d4.cpp:48 in test         |
| unroll          |                                                 | d4.cpp:51 in test         |
+-----------------+-------------------------------------------------+---------------------------+


