Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_qdr1_controller_wrapper_xst.prj"
Verilog Include Directory          : {"/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/" "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vsx475tff1759-1
Output File Name                   : "../implementation/system_qdr1_controller_wrapper.ngc"

---- Source Options
Top Module Name                    : system_qdr1_controller_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdr_controller.v" into library qdr_controller_v1_00_a
Parsing module <qdr_controller>.
Analyzing Verilog file "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_infrastructure.v" into library qdr_controller_v1_00_a
Parsing module <qdrc_infrastructure>.
Analyzing Verilog file "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_rd.v" into library qdr_controller_v1_00_a
Parsing module <qdrc_rd>.
Analyzing Verilog file "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_wr.v" into library qdr_controller_v1_00_a
Parsing module <qdrc_wr>.
Analyzing Verilog file "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/rt_var_delay.v" into library qdr_controller_v1_00_a
Parsing module <rt_var_delay>.
Analyzing Verilog file "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/chipscope_icon.v" into library qdr_controller_v1_00_a
Parsing module <chipscope_icon>.
Analyzing Verilog file "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/chipscope_ila.v" into library qdr_controller_v1_00_a
Parsing module <chipscope_ila>.
Analyzing Verilog file "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/hdl/system_qdr1_controller_wrapper.v" into library work
Parsing module <system_qdr1_controller_wrapper>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <system_qdr1_controller_wrapper>.
WARNING:HDLCompiler:1016 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdr_controller.v" Line 197: Port rn_dly is not connected to this instance

Elaborating module <qdr_controller(DATA_WIDTH=36,BW_WIDTH=4,ADDR_WIDTH=21,BURST_LENGTH=4,CLK_FREQ=250)>.
WARNING:HDLCompiler:1016 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_infrastructure.v" Line 116: Port CINVCTRL is not connected to this instance
WARNING:HDLCompiler:1016 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_infrastructure.v" Line 151: Port CINVCTRL is not connected to this instance
WARNING:HDLCompiler:1016 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_infrastructure.v" Line 232: Port CINVCTRL is not connected to this instance
WARNING:HDLCompiler:1016 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_infrastructure.v" Line 260: Port CINVCTRL is not connected to this instance
WARNING:HDLCompiler:1016 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_infrastructure.v" Line 289: Port CINVCTRL is not connected to this instance
WARNING:HDLCompiler:1016 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_infrastructure.v" Line 390: Port CINVCTRL is not connected to this instance
WARNING:HDLCompiler:1016 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_infrastructure.v" Line 457: Port CINVCTRL is not connected to this instance

Elaborating module <qdrc_infrastructure(DATA_WIDTH=36,BW_WIDTH=4,ADDR_WIDTH=21,CLK_FREQ=250)>.

Elaborating module <ODDR(DDR_CLK_EDGE="SAME_EDGE",INIT=1'b1,SRTYPE="SYNC")>.

Elaborating module <IODELAYE1(DELAY_SRC="O",ODELAY_TYPE="VARIABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="CLOCK",HIGH_PERFORMANCE_MODE="TRUE")>.

Elaborating module <OBUF(IOSTANDARD="HSTL_I")>.

Elaborating module <IODELAYE1(DELAY_SRC="O",ODELAY_TYPE="VARIABLE",ODELAY_VALUE=0,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN="DATA",HIGH_PERFORMANCE_MODE="TRUE")>.
WARNING:HDLCompiler:1127 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_infrastructure.v" Line 370: Assignment to qdr_bw_n_rise_reg ignored, since the identifier is never used

Elaborating module <IBUF(IOSTANDARD="HSTL_I_DCI")>.

Elaborating module <IODELAYE1(DELAY_SRC="I",IDELAY_TYPE="VARIABLE",IDELAY_VALUE=0,REFCLK_FREQUENCY=200.0,HIGH_PERFORMANCE_MODE="TRUE")>.

Elaborating module <IDDR(DDR_CLK_EDGE="SAME_EDGE_PIPELINED",INIT_Q1=1'b0,INIT_Q2=1'b0,SRTYPE="SYNC")>.

Elaborating module <qdrc_wr(DATA_WIDTH=36,BW_WIDTH=4,ADDR_WIDTH=21)>.

Elaborating module <qdrc_rd(DATA_WIDTH=36,ADDR_WIDTH=21)>.
WARNING:HDLCompiler:634 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdr_controller.v" Line 146: Net <qdr_dll_off_n_buf> does not have a driver.
WARNING:HDLCompiler:552 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdr_controller.v" Line 200: Input port rn_dly[4] is not connected on this instance
WARNING:HDLCompiler:189 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/hdl/system_qdr1_controller_wrapper.v" Line 94: Size mismatch in connection of port <dly_cntrs>. Formal port size is 355-bit while actual signal size is 365-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_qdr1_controller_wrapper>.
    Related source file is "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/hdl/system_qdr1_controller_wrapper.v".
    Summary:
	no macro.
Unit <system_qdr1_controller_wrapper> synthesized.

Synthesizing Unit <qdr_controller>.
    Related source file is "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdr_controller.v".
        DATA_WIDTH = 36
        BW_WIDTH = 4
        ADDR_WIDTH = 21
        BURST_LENGTH = 4
        CLK_FREQ = 250
        DLY_CNT_WD = 216
    Set property "ASYNC_REG = TRUE" for signal <reset_retimed0>.
    Set property "ASYNC_REG = TRUE" for signal <reset_retimed180>.
    Set property "ASYNC_REG = TRUE" for signal <reset_retimed270>.
WARNING:Xst:2898 - Port 'rn_dly', unconnected in block instance 'qdrc_rd_inst', is tied to GND.
INFO:Xst:3210 - "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdr_controller.v" line 118: Output port <qdr_bw_n> of the instance <qdrc_infrastructure_inst> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <qdr_dll_off_n_buf> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <reset_retimed180>.
    Found 1-bit register for signal <reset_retimed270>.
    Found 1-bit register for signal <reset_retimed0>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal qdr_rst may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal reset may hinder XST clustering optimizations.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <qdr_controller> synthesized.

Synthesizing Unit <qdrc_infrastructure>.
    Related source file is "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_infrastructure.v".
        DATA_WIDTH = 36
        BW_WIDTH = 4
        ADDR_WIDTH = 21
        CLK_FREQ = 250
        ODELAY_TAPS = 0
        IDELAY_TAPS = 0
    Set property "SHREG_EXTRACT = no" for signal <qdr_sa_reg>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_sa_reg0>.
    Set property "IOB = TRUE" for signal <qdr_sa_iob>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_d_rise_reg0>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_d_fall_reg0>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_d_rise_reg1>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_d_fall_reg1>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<35>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<34>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<33>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<32>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<31>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<30>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<29>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<28>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<27>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<26>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<25>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<24>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<23>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<22>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<21>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<20>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<19>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<18>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<17>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<16>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<15>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<14>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<13>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<12>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<11>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<10>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<9>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<8>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<7>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<6>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<5>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<4>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<3>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<2>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<1>>.
    Set property "IOB = TRUE" for signal <qdr_q_rise_int<0>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<35>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<34>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<33>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<32>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<31>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<30>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<29>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<28>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<27>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<26>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<25>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<24>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<23>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<22>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<21>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<20>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<19>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<18>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<17>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<16>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<15>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<14>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<13>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<12>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<11>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<10>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<9>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<8>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<7>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<6>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<5>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<4>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<3>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<2>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<1>>.
    Set property "IOB = TRUE" for signal <qdr_q_fall_int<0>>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_q_rise_intR_high>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_q_rise_intRR_high>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_q_fall_intR_high>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_q_fall_intRR_high>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_q_rise_intR_low>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_q_rise_intRR_low>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_q_fall_intR_low>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_q_fall_intRR_low>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_sa_regR>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_w_n_reg0>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_r_n_reg0>.
    Set property "IOB = TRUE" for signal <qdr_w_n_iob>.
    Set property "IOB = TRUE" for signal <qdr_r_n_iob>.
    Set property "IOB = TRUE" for signal <qdr_dll_off_n_iob>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_d_rise_reg0R>.
    Set property "SHREG_EXTRACT = no" for signal <qdr_d_fall_reg0R>.
WARNING:Xst:647 - Input <qdr_bw_n_rise> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qdr_bw_n_fall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset180> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset270> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <dly_cntrs<354:10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <qdr_w_n_reg>.
    Found 1-bit register for signal <qdr_r_n_reg>.
    Found 21-bit register for signal <qdr_sa_reg0>.
    Found 1-bit register for signal <qdr_w_n_reg0>.
    Found 1-bit register for signal <qdr_r_n_reg0>.
    Found 21-bit register for signal <qdr_sa_iob>.
    Found 1-bit register for signal <qdr_w_n_iob>.
    Found 1-bit register for signal <qdr_r_n_iob>.
    Found 36-bit register for signal <qdr_d_rise_reg0>.
    Found 36-bit register for signal <qdr_d_fall_reg0>.
    Found 36-bit register for signal <qdr_d_rise_reg1>.
    Found 36-bit register for signal <qdr_d_fall_reg1>.
    Found 36-bit register for signal <qdr_d_rise_reg>.
    Found 36-bit register for signal <qdr_d_fall_reg>.
    Found 18-bit register for signal <qdr_q_rise_intR_high>.
    Found 18-bit register for signal <qdr_q_fall_intR_high>.
    Found 18-bit register for signal <qdr_q_rise_intRR_high>.
    Found 18-bit register for signal <qdr_q_fall_intRR_high>.
    Found 18-bit register for signal <qdr_q_rise_intRRR_high>.
    Found 18-bit register for signal <qdr_q_fall_intRRR_high>.
    Found 18-bit register for signal <qdr_q_fall_intRRRR_high>.
    Found 18-bit register for signal <qdr_q_rise_intR_low>.
    Found 18-bit register for signal <qdr_q_fall_intR_low>.
    Found 18-bit register for signal <qdr_q_rise_intRR_low>.
    Found 18-bit register for signal <qdr_q_fall_intRR_low>.
    Found 18-bit register for signal <qdr_q_rise_intRRR_low>.
    Found 18-bit register for signal <qdr_q_fall_intRRR_low>.
    Found 18-bit register for signal <qdr_q_fall_intRRRR_low>.
    Found 21-bit register for signal <qdr_sa_reg>.
    WARNING:Xst:2404 -  FFs/Latches <qdr_dll_off_n_reg<0:0>> (without init value) have a constant value of 0 in block <qdrc_infrastructure>.
    WARNING:Xst:2404 -  FFs/Latches <qdr_dll_off_n_iob<0:0>> (without init value) have a constant value of 0 in block <qdrc_infrastructure>.
INFO:Xst:2774 - HDL ADVISOR - IOB property attached to signal qdr_dll_off_n_iob may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - IOB property attached to signal qdr_q_rise_int<35> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - IOB property attached to signal qdr_q_rise_int<9> may hinder XST clustering optimizations.
    Summary:
	inferred 537 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <qdrc_infrastructure> synthesized.

Synthesizing Unit <qdrc_wr>.
    Related source file is "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_wr.v".
        DATA_WIDTH = 36
        BW_WIDTH = 4
        ADDR_WIDTH = 21
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <qdrc_wr> synthesized.

Synthesizing Unit <qdrc_rd>.
    Related source file is "/Scratch/firmware/chan1024/darkquad29/XPS_ROACH2_base/pcores/qdr_controller_v1_00_a/hdl/verilog/qdrc_rd.v".
        DATA_WIDTH = 36
        ADDR_WIDTH = 21
WARNING:Xst:647 - Input <rn_dly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <phy_rdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <usr_strb_shift_reg>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <qdrc_rd> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 29
 1-bit register                                        : 9
 10-bit register                                       : 1
 18-bit register                                       : 6
 21-bit register                                       : 3
 36-bit register                                       : 10
# Multiplexers                                         : 2
 36-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <qdrc_infrastructure>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<0>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<1>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<2>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<3>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<4>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<5>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<6>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<7>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<8>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<9>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<10>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<11>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<12>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<13>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<14>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<15>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<16>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<17>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<18>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<19>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<20>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<21>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<22>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<23>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<24>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<25>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<26>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<27>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<28>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<29>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<30>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<31>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<32>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<33>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<34>>.
	Found 2-bit dynamic shift register for signal <qdr_q_rise<35>>.
Unit <qdrc_infrastructure> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 478
 Flip-Flops                                            : 478
# Shift Registers                                      : 36
 2-bit dynamic shift register                          : 36
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 36

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance IDDR_qdr_q<0> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<1> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<2> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<3> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<4> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<5> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<6> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<7> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<8> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<9> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<10> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<11> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<12> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<13> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<14> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<15> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<16> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<17> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<18> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<19> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<20> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<21> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<22> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<23> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<24> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<25> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<26> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<27> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<28> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<29> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<30> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<31> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<32> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<33> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<34> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK
INFO:Xst:1901 - Instance IDDR_qdr_q<35> in unit qdrc_infrastructure of type IDDR has been replaced by IDDR_2CLK

Optimizing unit <system_qdr1_controller_wrapper> ...

Optimizing unit <qdrc_rd> ...

Optimizing unit <qdr_controller> ...

Optimizing unit <qdrc_infrastructure> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_qdr1_controller_wrapper, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 478
 Flip-Flops                                            : 478

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_qdr1_controller_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 52
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 11
#      LUT3                        : 36
#      VCC                         : 1
# FlipFlops/Latches                : 552
#      FD                          : 478
#      IDDR_2CLK                   : 36
#      ODDR                        : 38
# Shift Registers                  : 36
#      SRLC16E                     : 36
# IO Buffers                       : 96
#      IBUF                        : 36
#      OBUF                        : 60
# Others                           : 97
#      IODELAYE1                   : 97

Device utilization summary:
---------------------------

Selected Device : 6vsx475tff1759-1 


Slice Logic Utilization: 
 Number of Slice Registers:             529  out of  595200     0%  
 Number of Slice LUTs:                   86  out of  297600     0%  
    Number used as Logic:                50  out of  297600     0%  
    Number used as Memory:               36  out of  122240     0%  
       Number used as SRL:               36

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    567
   Number with an unused Flip Flop:      38  out of    567     6%  
   Number with an unused LUT:           481  out of    567    84%  
   Number of fully used LUT-FF pairs:    48  out of    567     8%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                         722
 Number of bonded IOBs:                  96  out of    840    11%  
    IOB Flip Flops/Latches:              23

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                 | Load  |
-----------------------------------+---------------------------------------+-------+
clk180                             | NONE(qdr1_controller/reset_retimed180)| 47    |
clk0                               | NONE(qdr1_controller/reset_retimed0)  | 396   |
clk270                             | NONE(qdr1_controller/reset_retimed270)| 109   |
-----------------------------------+---------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.208ns (Maximum Frequency: 827.815MHz)
   Minimum input arrival time before clock: 0.496ns
   Maximum output required time after clock: 1.684ns
   Maximum combinational path delay: 0.402ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk270'
  Clock period: 1.208ns (frequency: 827.815MHz)
  Total number of paths / destination ports: 72 / 72
-------------------------------------------------------------------------
Delay:               1.208ns (Levels of Logic = 0)
  Source:            qdr1_controller/qdrc_infrastructure_inst/qdr_d_rise_reg_35 (FF)
  Destination:       qdr1_controller/qdrc_infrastructure_inst/ODDR_qdr_d<35> (FF)
  Source Clock:      clk270 rising
  Destination Clock: clk270 rising

  Data Path: qdr1_controller/qdrc_infrastructure_inst/qdr_d_rise_reg_35 to qdr1_controller/qdrc_infrastructure_inst/ODDR_qdr_d<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.399  qdr1_controller/qdrc_infrastructure_inst/qdr_d_rise_reg_35 (qdr1_controller/qdrc_infrastructure_inst/qdr_d_rise_reg_35)
     ODDR:D1                   0.434          qdr1_controller/qdrc_infrastructure_inst/ODDR_qdr_d<35>
    ----------------------------------------
    Total                      1.208ns (0.809ns logic, 0.399ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0'
  Clock period: 1.058ns (frequency: 945.180MHz)
  Total number of paths / destination ports: 235 / 226
-------------------------------------------------------------------------
Delay:               1.058ns (Levels of Logic = 0)
  Source:            qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_intRR_high_17 (FF)
  Destination:       qdr1_controller/qdrc_infrastructure_inst/Mshreg_qdr_q_rise_35_0 (FF)
  Source Clock:      clk0 rising
  Destination Clock: clk0 rising

  Data Path: qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_intRR_high_17 to qdr1_controller/qdrc_infrastructure_inst/Mshreg_qdr_q_rise_35_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.399  qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_intRR_high_17 (qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_intRR_high_17)
     SRLC16E:D                 0.284          qdr1_controller/qdrc_infrastructure_inst/Mshreg_qdr_q_rise_35_0
    ----------------------------------------
    Total                      1.058ns (0.659ns logic, 0.399ns route)
                                       (62.3% logic, 37.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk180'
  Clock period: 0.785ns (frequency: 1273.885MHz)
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Delay:               0.785ns (Levels of Logic = 0)
  Source:            qdr1_controller/qdrc_infrastructure_inst/qdr_sa_reg0_20 (FF)
  Destination:       qdr1_controller/qdrc_infrastructure_inst/qdr_sa_iob_20 (FF)
  Source Clock:      clk180 rising
  Destination Clock: clk180 rising

  Data Path: qdr1_controller/qdrc_infrastructure_inst/qdr_sa_reg0_20 to qdr1_controller/qdrc_infrastructure_inst/qdr_sa_iob_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.399  qdr1_controller/qdrc_infrastructure_inst/qdr_sa_reg0_20 (qdr1_controller/qdrc_infrastructure_inst/qdr_sa_reg0_20)
     FD:D                      0.011          qdr1_controller/qdrc_infrastructure_inst/qdr_sa_iob_20
    ----------------------------------------
    Total                      0.785ns (0.386ns logic, 0.399ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk180'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              0.171ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       qdr1_controller/reset_retimed180 (FF)
  Destination Clock: clk180 rising

  Data Path: reset to qdr1_controller/reset_retimed180
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            2   0.068   0.000  qdr1_controller/qdr_rst1 (qdr1_controller/qdr_rst)
     FD:D                      0.011          qdr1_controller/reset_retimed180
    ----------------------------------------
    Total                      0.171ns (0.171ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk0'
  Total number of paths / destination ports: 206 / 205
-------------------------------------------------------------------------
Offset:              0.496ns (Levels of Logic = 1)
  Source:            usr_rd_strb (PAD)
  Destination:       qdr1_controller/qdrc_infrastructure_inst/qdr_r_n_reg (FF)
  Destination Clock: clk0 rising

  Data Path: usr_rd_strb to qdr1_controller/qdrc_infrastructure_inst/qdr_r_n_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     INV:I->O              1   0.086   0.399  qdr1_controller/qdr_r_n_buf1_INV_0 (qdr1_controller/qdr_r_n_buf)
     FD:D                      0.011          qdr1_controller/qdrc_infrastructure_inst/qdr_r_n_reg
    ----------------------------------------
    Total                      0.496ns (0.097ns logic, 0.399ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk270'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.011ns (Levels of Logic = 0)
  Source:            reset (PAD)
  Destination:       qdr1_controller/reset_retimed270 (FF)
  Destination Clock: clk270 rising

  Data Path: reset to qdr1_controller/reset_retimed270
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:D                      0.011          qdr1_controller/reset_retimed270
    ----------------------------------------
    Total                      0.011ns (0.011ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk0'
  Total number of paths / destination ports: 111 / 75
-------------------------------------------------------------------------
Offset:              1.684ns (Levels of Logic = 0)
  Source:            qdr1_controller/qdrc_infrastructure_inst/Mshreg_qdr_q_rise_35_0 (FF)
  Destination:       usr_rd_data<35> (PAD)
  Source Clock:      clk0 rising

  Data Path: qdr1_controller/qdrc_infrastructure_inst/Mshreg_qdr_q_rise_35_0 to usr_rd_data<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC16E:CLK->Q        0   1.684   0.000  qdr1_controller/qdrc_infrastructure_inst/Mshreg_qdr_q_rise_35_0 (usr_rd_data<35>)
    ----------------------------------------
    Total                      1.684ns (1.684ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk270'
  Total number of paths / destination ports: 36 / 36
-------------------------------------------------------------------------
Offset:              0.607ns (Levels of Logic = 0)
  Source:            qdr1_controller/qdrc_infrastructure_inst/ODDR_qdr_d<35> (FF)
  Destination:       qdr1_controller/qdrc_infrastructure_inst/IODELAY_qdr_d<35>:ODATAIN (PAD)
  Source Clock:      clk270 rising

  Data Path: qdr1_controller/qdrc_infrastructure_inst/ODDR_qdr_d<35> to qdr1_controller/qdrc_infrastructure_inst/IODELAY_qdr_d<35>:ODATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.607   0.000  qdr1_controller/qdrc_infrastructure_inst/ODDR_qdr_d<35> (qdr1_controller/qdrc_infrastructure_inst/qdr_d_obuf_i<35>)
    IODELAYE1:ODATAIN          0.000          qdr1_controller/qdrc_infrastructure_inst/IODELAY_qdr_d<35>
    ----------------------------------------
    Total                      0.607ns (0.607ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk180'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              0.375ns (Levels of Logic = 0)
  Source:            qdr1_controller/qdrc_infrastructure_inst/qdr_r_n_iob (FF)
  Destination:       qdr1_controller/qdrc_infrastructure_inst/IODELAY_qdr_r_n:ODATAIN (PAD)
  Source Clock:      clk180 rising

  Data Path: qdr1_controller/qdrc_infrastructure_inst/qdr_r_n_iob to qdr1_controller/qdrc_infrastructure_inst/IODELAY_qdr_r_n:ODATAIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               0   0.375   0.000  qdr1_controller/qdrc_infrastructure_inst/qdr_r_n_iob (qdr1_controller/qdrc_infrastructure_inst/qdr_r_n_iob)
    IODELAYE1:ODATAIN          0.000          qdr1_controller/qdrc_infrastructure_inst/IODELAY_qdr_r_n
    ----------------------------------------
    Total                      0.375ns (0.375ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 675 / 675
-------------------------------------------------------------------------
Delay:               0.402ns (Levels of Logic = 1)
  Source:            qdr1_controller/qdrc_infrastructure_inst/IODELAY_qdr_d<35>:DATAOUT (PAD)
  Destination:       qdr_d<35> (PAD)

  Data Path: qdr1_controller/qdrc_infrastructure_inst/IODELAY_qdr_d<35>:DATAOUT to qdr_d<35>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAYE1:DATAOUT      1   0.000   0.399  qdr1_controller/qdrc_infrastructure_inst/IODELAY_qdr_d<35> (qdr1_controller/qdrc_infrastructure_inst/qdr_d_obuf<35>)
     OBUF:I->O                 0.003          qdr1_controller/qdrc_infrastructure_inst/obuf_qdr_d<35> (qdr_d<35>)
    ----------------------------------------
    Total                      0.402ns (0.003ns logic, 0.399ns route)
                                       (0.7% logic, 99.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0           |    1.058|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk180
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0           |    0.785|         |         |         |
clk180         |    0.785|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk270
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0           |    0.785|         |         |         |
clk270         |    1.208|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<35> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<35> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<34> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<34> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<33> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<33> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<32> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<32> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<31> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<31> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<30> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<30> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<29> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<29> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<28> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<28> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<27> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<27> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<26> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<26> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<25> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<25> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<24> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<24> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<23> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<23> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<22> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<22> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<21> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<21> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<20> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<20> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<19> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<19> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<18> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<18> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<17> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<17> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<16> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<16> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<15> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<15> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<14> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<14> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<13> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<13> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<12> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<12> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<11> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<11> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<10> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<10> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<9> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<9> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<8> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<8> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<7> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<7> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<6> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<6> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<5> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<5> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<4> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<4> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<3> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<3> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<2> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<2> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<1> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<1> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_fall_int<0> not found, property IOB not attached.
WARNING:Xst:615 - Flip flop associated with net qdr1_controller/qdrc_infrastructure_inst/qdr_q_rise_int<0> not found, property IOB not attached.


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.92 secs
 
--> 


Total memory usage is 506500 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   98 (   0 filtered)
Number of infos    :   43 (   0 filtered)

