# Run Enhanced FPGA Simulation with Debugging
puts "ğŸš€ Running Enhanced FPGA Simulation"
puts "==================================="

# Open existing project
open_project vivado_hft_file_project/hft_fpga_file_sim.xpr

# Update simulation files
update_compile_order -fileset sim_1

# Run longer simulation (500ms instead of 100ms) to see FPGA completion
set_property -name {xsim.simulate.runtime} -value {500ms} -objects [get_filesets sim_1]

# Launch simulation
launch_simulation

# Run simulation for 500ms
run 500ms

puts "âœ… Enhanced simulation complete!"
puts "ğŸ“Š Check console output for:"
puts "   ğŸ” FPGA Status updates"
puts "   ğŸš€ Triggered FPGA processing"
puts "   ğŸ”„ FPGA Output Changes"
puts "   âš¡ FPGA Decisions"
