<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="I2S_Test\PrototypingKit_DDS">
<ExpandedNodeIds>
<v>I2S_Test</v>
<v>I2S_Test\CQ_PMB_DMA\TopDesign</v>
<v>I2S_Test\PrototypingKit_DDS</v>
<v>I2S_Test\PrototypingKit_DDS\TopDesign</v>
<v>I2S_Test\PrototypingKit_DDS\Source Files</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\DMA_0</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\DMA_0\DMA_0_dma.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\DMA_0\DMA_0_dma.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\DMA_1</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\DMA_1\DMA_1_dma.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\DMA_1\DMA_1_dma.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_DMA_0_Done</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_DMA_0_Done\ISR_DMA_0_Done.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_DMA_0_Done\ISR_DMA_0_Done.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_DMA_1_Done</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_DMA_1_Done\ISR_DMA_1_Done.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_DMA_1_Done\ISR_DMA_1_Done.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_0</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_0\Pin_Check_0.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_0\Pin_Check_0.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_0\Pin_Check_0_aliases.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_1</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_1\Pin_Check_1.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_1\Pin_Check_1.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_1\Pin_Check_1_aliases.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_I2S_Clock</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_I2S_Clock\Pin_I2S_Clock.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_I2S_Clock\Pin_I2S_Clock.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_I2S_Clock\Pin_I2S_Clock_aliases.h</v>
<v>I2S_Test\PrototypingKit_DMA\TopDesign</v>
<v>I2S_Test\PrototypingKit_DMA\Source Files</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\DMA_0</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\DMA_0\DMA_0_dma.c</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\DMA_0\DMA_0_dma.h</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\DMA_1</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\DMA_1\DMA_1_dma.c</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\DMA_1\DMA_1_dma.h</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\ISR_DMA_0_Done</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\ISR_DMA_0_Done\ISR_DMA_0_Done.c</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\ISR_DMA_0_Done\ISR_DMA_0_Done.h</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\ISR_DMA_1_Done</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\ISR_DMA_1_Done\ISR_DMA_1_Done.c</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\ISR_DMA_1_Done\ISR_DMA_1_Done.h</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\Pin_Check0</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\Pin_Check0\Pin_Check0.c</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\Pin_Check0\Pin_Check0.h</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\Pin_Check0\Pin_Check0_aliases.h</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\Pin_Check1</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\Pin_Check1\Pin_Check1.c</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\Pin_Check1\Pin_Check1.h</v>
<v>I2S_Test\PrototypingKit_DMA\Generated_Source\PSoC5\Pin_Check1\Pin_Check1_aliases.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\TopDesign</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\PrototypingKit_Ext_Xtal.cydwr</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Header Files</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Header Files\cyapicallbacks.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Source Files</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Source Files\main.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\Clock_1</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\Clock_1\Clock_1.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\Clock_1\Clock_1.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\cm3gcc.ld</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\Cm3Iar.icf</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\Cm3RealView.scat</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\Cm3Start.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\core_cm3.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\core_cm3_psoc5.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\core_cmFunc.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\core_cmInstr.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\CyBootAsmGnu.s</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\CyBootAsmIar.s</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\CyBootAsmRv.s</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\CyDmac.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\CyDmac.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\CyFlash.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\CyFlash.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\CyLib.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\CyLib.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\cypins.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\cyPm.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\cyPm.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\CySpc.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\CySpc.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\cytypes.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cy_boot\cyutils.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\Pin_Check</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\Pin_Check\Pin_Check.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\Pin_Check\Pin_Check.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\Pin_Check\Pin_Check_aliases.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\Pin_LED1</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\Pin_LED1\Pin_LED1.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\Pin_LED1\Pin_LED1.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\Pin_LED1\Pin_LED1_aliases.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cycodeshareimport.ld</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cycodeshareimport.scat</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cydevice.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cydevice_trm.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cydevicegnu.inc</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cydevicegnu_trm.inc</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cydeviceiar.inc</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cydeviceiar_trm.inc</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cydevicerv.inc</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cydevicerv_trm.inc</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cydisabledsheets.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cyfitter.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cyfitter_cfg.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cyfitter_cfg.h</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cyfittergnu.inc</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cyfitteriar.inc</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cyfitterrv.inc</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\cymetadata.c</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\Generated_Source\PSoC5\project.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\TopDesign</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\PrototypingKit_Realtime_Table_Gen.cydwr</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Header Files</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Header Files\cyapicallbacks.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Source Files</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Source Files\main.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\Clock_1</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\Clock_1\Clock_1.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\Clock_1\Clock_1.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\cm3gcc.ld</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\Cm3Iar.icf</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\Cm3RealView.scat</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\Cm3Start.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\core_cm3.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\core_cm3_psoc5.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\core_cmFunc.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\core_cmInstr.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\CyBootAsmGnu.s</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\CyBootAsmIar.s</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\CyBootAsmRv.s</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\CyDmac.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\CyDmac.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\CyFlash.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\CyFlash.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\CyLib.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\CyLib.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\cypins.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\cyPm.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\cyPm.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\CySpc.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\CySpc.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\cytypes.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cy_boot\cyutils.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\DMA_0</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\DMA_0\DMA_0_dma.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\DMA_0\DMA_0_dma.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\DMA_1</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\DMA_1\DMA_1_dma.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\DMA_1\DMA_1_dma.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\I2S_1</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\I2S_1\I2S_1.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\I2S_1\I2S_1.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\I2S_1\I2S_1_PM.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\I2S_1\I2S_1_PVT.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\ISR_DMA_0_Done</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\ISR_DMA_0_Done\ISR_DMA_0_Done.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\ISR_DMA_0_Done\ISR_DMA_0_Done.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\ISR_DMA_1_Done</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\ISR_DMA_1_Done\ISR_DMA_1_Done.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\ISR_DMA_1_Done\ISR_DMA_1_Done.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\ISR_I2S_1_TX</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\ISR_I2S_1_TX\ISR_I2S_1_TX.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\ISR_I2S_1_TX\ISR_I2S_1_TX.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\Pin_Check_0</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\Pin_Check_0\Pin_Check_0.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\Pin_Check_0\Pin_Check_0.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\Pin_Check_0\Pin_Check_0_aliases.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\Pin_Check_1</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\Pin_Check_1\Pin_Check_1.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\Pin_Check_1\Pin_Check_1.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\Pin_Check_1\Pin_Check_1_aliases.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cycodeshareimport.ld</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cycodeshareimport.scat</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cydevice.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cydevice_trm.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cydevicegnu.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cydevicegnu_trm.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cydeviceiar.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cydeviceiar_trm.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cydevicerv.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cydevicerv_trm.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cydisabledsheets.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cyfitter.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cyfitter_cfg.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cyfitter_cfg.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cyfittergnu.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cyfitteriar.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cyfitterrv.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\cymetadata.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\Generated_Source\PSoC5\project.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\TopDesign</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\PrototypingKit_Realtime_Table_Gen_0.cydwr</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Header Files</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Header Files\cyapicallbacks.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Source Files</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Source Files\main.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\cm3gcc.ld</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\Cm3Iar.icf</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\Cm3RealView.scat</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\Cm3Start.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\core_cm3.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\core_cm3_psoc5.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\core_cmFunc.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\core_cmInstr.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\CyBootAsmGnu.s</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\CyBootAsmIar.s</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\CyBootAsmRv.s</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\CyDmac.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\CyDmac.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\CyFlash.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\CyFlash.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\CyLib.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\CyLib.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\cypins.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\cyPm.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\cyPm.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\CySpc.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\CySpc.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\cytypes.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cy_boot\cyutils.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\Pin_Check_0</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\Pin_Check_0\Pin_Check_0.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\Pin_Check_0\Pin_Check_0.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\Pin_Check_0\Pin_Check_0_aliases.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\Pin_Check_1</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\Pin_Check_1\Pin_Check_1.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\Pin_Check_1\Pin_Check_1.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\Pin_Check_1\Pin_Check_1_aliases.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cycodeshareimport.ld</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cycodeshareimport.scat</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cydevice.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cydevice_trm.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cydevicegnu.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cydevicegnu_trm.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cydeviceiar.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cydeviceiar_trm.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cydevicerv.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cydevicerv_trm.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cydisabledsheets.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cyfitter.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cyfitter_cfg.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cyfitter_cfg.h</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cyfittergnu.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cyfitteriar.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cyfitterrv.inc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\cymetadata.c</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\Generated_Source\PSoC5\project.h</v>
<v>I2S_Test\sin_test\TopDesign</v>
<v>I2S_Test\sin_test\sin_test.cydwr</v>
<v>I2S_Test\sin_test\Header Files</v>
<v>I2S_Test\sin_test\Header Files\cyapicallbacks.h</v>
<v>I2S_Test\sin_test\Source Files</v>
<v>I2S_Test\sin_test\Source Files\main.c</v>
<v>I2S_Test\sin_test\Generated_Source</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\cm3gcc.ld</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\Cm3Iar.icf</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\Cm3RealView.scat</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\Cm3Start.c</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\core_cm3.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\core_cm3_psoc5.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\core_cmFunc.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\core_cmInstr.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\CyBootAsmGnu.s</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\CyBootAsmIar.s</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\CyBootAsmRv.s</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\CyDmac.c</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\CyDmac.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\CyFlash.c</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\CyFlash.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\CyLib.c</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\CyLib.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\cypins.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\cyPm.c</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\cyPm.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\CySpc.c</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\CySpc.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\cytypes.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cy_boot\cyutils.c</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cycodeshareimport.ld</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cycodeshareimport.scat</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cydevice.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cydevice_trm.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cydevicegnu.inc</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cydevicegnu_trm.inc</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cydeviceiar.inc</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cydeviceiar_trm.inc</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cydevicerv.inc</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cydevicerv_trm.inc</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cydisabledsheets.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cyfitter.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cyfitter_cfg.c</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cyfitter_cfg.h</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cyfittergnu.inc</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cyfitteriar.inc</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cyfitterrv.inc</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\cymetadata.c</v>
<v>I2S_Test\sin_test\Generated_Source\PSoC5\project.h</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>I2S_Test</v>
<v>I2S_Test\CQ_PMB_DMA</v>
<v>I2S_Test\PrototypingKit_DDS</v>
<v>I2S_Test\PrototypingKit_DDS\TopDesign</v>
<v>I2S_Test\PrototypingKit_DDS\PrototypingKit_DDS.cydwr</v>
<v>I2S_Test\PrototypingKit_DDS\Header Files</v>
<v>I2S_Test\PrototypingKit_DDS\Source Files</v>
<v>I2S_Test\PrototypingKit_DDS\Source Files\main.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Clock_1</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\cy_boot</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\DMA_0</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\DMA_0\DMA_0_dma.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\DMA_0\DMA_0_dma.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\DMA_1</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\DMA_1\DMA_1_dma.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\DMA_1\DMA_1_dma.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\I2S_1</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_DMA_0_Done</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_DMA_0_Done\ISR_DMA_0_Done.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_DMA_0_Done\ISR_DMA_0_Done.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_DMA_1_Done</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_DMA_1_Done\ISR_DMA_1_Done.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_DMA_1_Done\ISR_DMA_1_Done.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\ISR_I2S_1_TX</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_0</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_0\Pin_Check_0.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_0\Pin_Check_0.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_0\Pin_Check_0_aliases.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_1</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_1\Pin_Check_1.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_1\Pin_Check_1.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_Check_1\Pin_Check_1_aliases.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_I2S_Clock</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_I2S_Clock\Pin_I2S_Clock.c</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_I2S_Clock\Pin_I2S_Clock.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\Pin_I2S_Clock\Pin_I2S_Clock_aliases.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\cycodeshareimport.ld</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\cycodeshareimport.scat</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\cydevice.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\cydevice_trm.h</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\cydevicegnu.inc</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\cydevicegnu_trm.inc</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\cydeviceiar.inc</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\cydeviceiar_trm.inc</v>
<v>I2S_Test\PrototypingKit_DDS\Generated_Source\PSoC5\cydevicerv.inc</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>I2S_Test</v>
<v>I2S_Test\CQ_PMB_DMA</v>
<v>I2S_Test\CQ_PMB_DMA\TopDesign</v>
<v>I2S_Test\CQ_PMB_DMA\TopDesign\TopDesign.cysch</v>
<v>I2S_Test\PrototypingKit_DDS</v>
<v>I2S_Test\PrototypingKit_DDS\TopDesign</v>
<v>I2S_Test\PrototypingKit_DDS\TopDesign\TopDesign.cysch</v>
<v>I2S_Test\PrototypingKit_DMA</v>
<v>I2S_Test\PrototypingKit_DMA\TopDesign</v>
<v>I2S_Test\PrototypingKit_DMA\TopDesign\TopDesign.cysch</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\TopDesign</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\TopDesign\TopDesign.cysch</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\TopDesign</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\TopDesign\TopDesign.cysch</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\TopDesign</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\TopDesign\TopDesign.cysch</v>
<v>I2S_Test\sin_test</v>
<v>I2S_Test\sin_test\TopDesign</v>
<v>I2S_Test\sin_test\TopDesign\TopDesign.cysch</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>I2S_Test</v>
<v>I2S_Test\CQ_PMB_DMA</v>
<v>I2S_Test\CQ_PMB_DMA\TopDesign</v>
<v>I2S_Test\CQ_PMB_DMA\TopDesign\TopDesign.cysch</v>
<v>I2S_Test\PrototypingKit_DDS</v>
<v>I2S_Test\PrototypingKit_DDS\TopDesign</v>
<v>I2S_Test\PrototypingKit_DDS\TopDesign\TopDesign.cysch</v>
<v>I2S_Test\PrototypingKit_DMA</v>
<v>I2S_Test\PrototypingKit_DMA\TopDesign</v>
<v>I2S_Test\PrototypingKit_DMA\TopDesign\TopDesign.cysch</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\TopDesign</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\TopDesign\TopDesign.cysch</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\TopDesign</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\TopDesign\TopDesign.cysch</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\TopDesign</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\TopDesign\TopDesign.cysch</v>
<v>I2S_Test\sin_test</v>
<v>I2S_Test\sin_test\TopDesign</v>
<v>I2S_Test\sin_test\TopDesign\TopDesign.cysch</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="I2S_Test\CQ_PMB_DMA\CQ_PMB_DMA_timing.html">
<ExpandedNodeIds>
<v>I2S_Test</v>
<v>I2S_Test\CQ_PMB_DMA</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\Clock_1.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\CyDmac.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\CyFlash.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\CyLib.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\cymetadata.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\cyPm.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\CySpc.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\cyutils.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\DMA_1_dma.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\I2S_1.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\I2S_1_PM.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\main.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\CQ_PMB_DMA.elf</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\CQ_PMB_DMA.hex</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Debug\CQ_PMB_DMA.map</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\Clock_1.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\CyDmac.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\CyFlash.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\CyLib.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\cymetadata.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\cyPm.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\CySpc.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\cyutils.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\DMA_1_dma.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\I2S_1.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\I2S_1_PM.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\main.lst</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\CQ_PMB_DMA.elf</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\CQ_PMB_DMA.hex</v>
<v>I2S_Test\CQ_PMB_DMA\CortexM3\ARM_GCC_493\Release\CQ_PMB_DMA.map</v>
<v>I2S_Test\CQ_PMB_DMA\CQ_PMB_DMA.gpdsc</v>
<v>I2S_Test\CQ_PMB_DMA\CQ_PMB_DMA.rpt</v>
<v>I2S_Test\CQ_PMB_DMA\CQ_PMB_DMA_timing.html</v>
<v>I2S_Test\PrototypingKit_DDS</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\Clock_1.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\CyDmac.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\CyFlash.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\CyLib.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\cymetadata.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\cyPm.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\CySpc.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\cyutils.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\DMA_0_dma.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\DMA_1_dma.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\I2S_1.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\I2S_1_PM.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\ISR_DMA_0_Done.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\ISR_DMA_1_Done.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\ISR_I2S_1_TX.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\main.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\Pin_Check_0.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\Listing Files\Pin_Check_1.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\PrototypingKit_DDS.elf</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\PrototypingKit_DDS.hex</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Debug\PrototypingKit_DDS.map</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\Clock_1.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\CyDmac.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\CyFlash.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\CyLib.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\cymetadata.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\cyPm.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\CySpc.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\cyutils.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\DMA_0_dma.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\DMA_1_dma.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\I2S_1.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\I2S_1_PM.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\ISR_DMA_0_Done.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\ISR_DMA_1_Done.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\ISR_I2S_1_TX.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\main.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\Pin_Check_0.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\Pin_Check_1.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\Listing Files\Pin_I2S_Clock.lst</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\PrototypingKit_DDS.elf</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\PrototypingKit_DDS.hex</v>
<v>I2S_Test\PrototypingKit_DDS\CortexM3\ARM_GCC_493\Release\PrototypingKit_DDS.map</v>
<v>I2S_Test\PrototypingKit_DDS\PrototypingKit_DDS.gpdsc</v>
<v>I2S_Test\PrototypingKit_DDS\PrototypingKit_DDS.rpt</v>
<v>I2S_Test\PrototypingKit_DDS\PrototypingKit_DDS_timing.html</v>
<v>I2S_Test\PrototypingKit_DMA</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\Clock_1.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\CyDmac.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\CyFlash.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\CyLib.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\cymetadata.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\cyPm.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\CySpc.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\cyutils.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\DMA_0_dma.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\DMA_1_dma.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\I2S_1.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\I2S_1_PM.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\ISR_DMA_0_Done.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\ISR_DMA_1_Done.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\main.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\Pin_Check0.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\Listing Files\Pin_Check1.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\PrototypingKit_DMA.elf</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\PrototypingKit_DMA.hex</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Debug\PrototypingKit_DMA.map</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\Clock_1.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\CyDmac.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\CyFlash.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\CyLib.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\cymetadata.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\cyPm.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\CySpc.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\cyutils.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\DMA_0_dma.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\DMA_1_dma.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\I2S_1.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\I2S_1_PM.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\ISR_DMA_0_Done.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\ISR_DMA_1_Done.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\main.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\Pin_Check0.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\Listing Files\Pin_Check1.lst</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\PrototypingKit_DMA.elf</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\PrototypingKit_DMA.hex</v>
<v>I2S_Test\PrototypingKit_DMA\CortexM3\ARM_GCC_493\Release\PrototypingKit_DMA.map</v>
<v>I2S_Test\PrototypingKit_DMA\PrototypingKit_DMA.gpdsc</v>
<v>I2S_Test\PrototypingKit_DMA\PrototypingKit_DMA.rpt</v>
<v>I2S_Test\PrototypingKit_DMA\PrototypingKit_DMA_timing.html</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\Clock_1.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\CyDmac.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\CyFlash.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\CyLib.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\cymetadata.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\cyPm.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\CySpc.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\cyutils.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\main.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\Pin_Check.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\Listing Files\Pin_LED1.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\PrototypingKit_Ext_Xtal.elf</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\PrototypingKit_Ext_Xtal.hex</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Debug\PrototypingKit_Ext_Xtal.map</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\Clock_1.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\CyDmac.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\CyFlash.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\CyLib.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\cymetadata.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\cyPm.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\CySpc.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\cyutils.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\main.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\Pin_Check.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\Listing Files\Pin_LED1.lst</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\PrototypingKit_Ext_Xtal.elf</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\PrototypingKit_Ext_Xtal.hex</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CortexM3\ARM_GCC_493\Release\PrototypingKit_Ext_Xtal.map</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\PrototypingKit_Ext_Xtal.gpdsc</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\PrototypingKit_Ext_Xtal.rpt</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\PrototypingKit_Ext_Xtal_timing.html</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\Clock_1.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\CyDmac.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\CyFlash.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\CyLib.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\cymetadata.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\cyPm.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\CySpc.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\cyutils.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\DMA_0_dma.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\DMA_1_dma.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\I2S_1.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\I2S_1_PM.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\ISR_DMA_0_Done.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\ISR_DMA_1_Done.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\ISR_I2S_1_TX.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\main.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\Pin_Check_0.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\Listing Files\Pin_Check_1.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\PrototypingKit_Realtime_Table_Gen.elf</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\PrototypingKit_Realtime_Table_Gen.hex</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Debug\PrototypingKit_Realtime_Table_Gen.map</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\Clock_1.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\CyDmac.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\CyFlash.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\CyLib.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\cymetadata.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\cyPm.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\CySpc.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\cyutils.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\DMA_0_dma.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\DMA_1_dma.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\I2S_1.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\I2S_1_PM.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\ISR_DMA_0_Done.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\ISR_DMA_1_Done.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\ISR_I2S_1_TX.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\main.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\Pin_Check_0.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\Listing Files\Pin_Check_1.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\PrototypingKit_Realtime_Table_Gen.elf</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\PrototypingKit_Realtime_Table_Gen.hex</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CortexM3\ARM_GCC_493\Release\PrototypingKit_Realtime_Table_Gen.map</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\PrototypingKit_Realtime_Table_Gen.gpdsc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\PrototypingKit_Realtime_Table_Gen.rpt</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\PrototypingKit_Realtime_Table_Gen_timing.html</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\CyDmac.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\CyFlash.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\CyLib.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\cymetadata.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\cyPm.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\CySpc.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\cyutils.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\main.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\Pin_Check_0.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\Listing Files\Pin_Check_1.lst</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\PrototypingKit_Realtime_Table_Gen_0.elf</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\PrototypingKit_Realtime_Table_Gen_0.hex</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CortexM3\ARM_GCC_493\Release\PrototypingKit_Realtime_Table_Gen_0.map</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\PrototypingKit_Realtime_Table_Gen_0.gpdsc</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\PrototypingKit_Realtime_Table_Gen_0.rpt</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\PrototypingKit_Realtime_Table_Gen_0_timing.html</v>
<v>I2S_Test\sin_test</v>
<v>I2S_Test\sin_test\CortexM3</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\Listing Files</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\Listing Files\CyDmac.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\Listing Files\CyFlash.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\Listing Files\CyLib.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\Listing Files\cymetadata.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\Listing Files\cyPm.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\Listing Files\CySpc.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\Listing Files\cyutils.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\Listing Files\main.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\sin_test.elf</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\sin_test.hex</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Debug\sin_test.map</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\Listing Files</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\Listing Files\Cm3Start.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\Listing Files\CyBootAsmGnu.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\Listing Files\CyDmac.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\Listing Files\cyfitter_cfg.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\Listing Files\CyFlash.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\Listing Files\CyLib.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\Listing Files\cymetadata.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\Listing Files\cyPm.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\Listing Files\CySpc.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\Listing Files\cyutils.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\Listing Files\main.lst</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\sin_test.elf</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\sin_test.hex</v>
<v>I2S_Test\sin_test\CortexM3\ARM_GCC_493\Release\sin_test.map</v>
<v>I2S_Test\sin_test\sin_test.gpdsc</v>
<v>I2S_Test\sin_test\sin_test.rpt</v>
<v>I2S_Test\sin_test\sin_test_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>I2S_Test</v>
<v>I2S_Test\CQ_PMB_DMA</v>
<v>I2S_Test\CQ_PMB_DMA\CQ_PMB_DMA.rpt</v>
<v>I2S_Test\CQ_PMB_DMA\CQ_PMB_DMA_timing.html</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="I2S_Test">
<ExpandedNodeIds>
<v>I2S_Test</v>
<v>I2S_Test\CQ_PMB_DMA</v>
<v>I2S_Test\CQ_PMB_DMA\PSoC 5 Architecture TRM</v>
<v>I2S_Test\CQ_PMB_DMA\CY8C58LP Family Datasheet</v>
<v>I2S_Test\CQ_PMB_DMA\System Reference Guides</v>
<v>I2S_Test\CQ_PMB_DMA\System Reference Guides\cy_boot_v5_20</v>
<v>I2S_Test\CQ_PMB_DMA\cy_clock_v2_20.pdf</v>
<v>I2S_Test\CQ_PMB_DMA\cy_dma_v1_70.pdf</v>
<v>I2S_Test\CQ_PMB_DMA\cy_pins_v2_10</v>
<v>I2S_Test\CQ_PMB_DMA\cy_pins_v2_10\cy_pins_v2_10.pdf</v>
<v>I2S_Test\CQ_PMB_DMA\I2S_v2_60.pdf</v>
<v>I2S_Test\PrototypingKit_DDS</v>
<v>I2S_Test\PrototypingKit_DDS\PSoC 5 Architecture TRM</v>
<v>I2S_Test\PrototypingKit_DDS\CY8C58LP Family Datasheet</v>
<v>I2S_Test\PrototypingKit_DDS\System Reference Guides</v>
<v>I2S_Test\PrototypingKit_DDS\System Reference Guides\cy_boot_v5_20</v>
<v>I2S_Test\PrototypingKit_DDS\cy_clock_v2_20.pdf</v>
<v>I2S_Test\PrototypingKit_DDS\cy_dma_v1_70</v>
<v>I2S_Test\PrototypingKit_DDS\cy_dma_v1_70\cy_dma_v1_70.pdf</v>
<v>I2S_Test\PrototypingKit_DDS\cy_isr_v1_70</v>
<v>I2S_Test\PrototypingKit_DDS\cy_isr_v1_70\cy_isr_v1_70.pdf</v>
<v>I2S_Test\PrototypingKit_DDS\cy_pins_v2_10</v>
<v>I2S_Test\PrototypingKit_DDS\cy_pins_v2_10\cy_pins_v2_10.pdf</v>
<v>I2S_Test\PrototypingKit_DDS\I2S_v2_60.pdf</v>
<v>I2S_Test\PrototypingKit_DMA</v>
<v>I2S_Test\PrototypingKit_DMA\PSoC 5 Architecture TRM</v>
<v>I2S_Test\PrototypingKit_DMA\CY8C58LP Family Datasheet</v>
<v>I2S_Test\PrototypingKit_DMA\System Reference Guides</v>
<v>I2S_Test\PrototypingKit_DMA\System Reference Guides\cy_boot_v5_20</v>
<v>I2S_Test\PrototypingKit_DMA\cy_clock_v2_20.pdf</v>
<v>I2S_Test\PrototypingKit_DMA\cy_dma_v1_70</v>
<v>I2S_Test\PrototypingKit_DMA\cy_dma_v1_70\cy_dma_v1_70.pdf</v>
<v>I2S_Test\PrototypingKit_DMA\cy_isr_v1_70</v>
<v>I2S_Test\PrototypingKit_DMA\cy_isr_v1_70\cy_isr_v1_70.pdf</v>
<v>I2S_Test\PrototypingKit_DMA\cy_pins_v2_10</v>
<v>I2S_Test\PrototypingKit_DMA\cy_pins_v2_10\cy_pins_v2_10.pdf</v>
<v>I2S_Test\PrototypingKit_DMA\I2S_v2_60.pdf</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\PSoC 5 Architecture TRM</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CY8C58LP Family Datasheet</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\System Reference Guides</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\System Reference Guides\cy_boot_v5_20</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\cy_clock_v2_20.pdf</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\cy_pins_v2_10</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\cy_pins_v2_10\cy_pins_v2_10.pdf</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\PSoC 5 Architecture TRM</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\CY8C58LP Family Datasheet</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\System Reference Guides</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\System Reference Guides\cy_boot_v5_20</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\cy_clock_v2_20.pdf</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\cy_dma_v1_70</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\cy_dma_v1_70\cy_dma_v1_70.pdf</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\cy_isr_v1_70</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\cy_isr_v1_70\cy_isr_v1_70.pdf</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\cy_pins_v2_10</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\cy_pins_v2_10\cy_pins_v2_10.pdf</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\I2S_v2_60.pdf</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\PSoC 5 Architecture TRM</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\CY8C58LP Family Datasheet</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\System Reference Guides</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\System Reference Guides\cy_boot_v5_20</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\cy_pins_v2_10</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen_0\cy_pins_v2_10\cy_pins_v2_10.pdf</v>
<v>I2S_Test\sin_test</v>
<v>I2S_Test\sin_test\PSoC 5 Architecture TRM</v>
<v>I2S_Test\sin_test\CY8C58LP Family Datasheet</v>
<v>I2S_Test\sin_test\System Reference Guides</v>
<v>I2S_Test\sin_test\System Reference Guides\cy_boot_v5_20</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>I2S_Test</v>
<v>I2S_Test\CQ_PMB_DMA</v>
<v>I2S_Test\CQ_PMB_DMA\PSoC 5 Architecture TRM</v>
<v>I2S_Test\CQ_PMB_DMA\CY8C58LP Family Datasheet</v>
<v>I2S_Test\CQ_PMB_DMA\System Reference Guides</v>
<v>I2S_Test\CQ_PMB_DMA\System Reference Guides\cy_boot_v5_20</v>
<v>I2S_Test\CQ_PMB_DMA\cy_clock_v2_20.pdf</v>
<v>I2S_Test\CQ_PMB_DMA\cy_dma_v1_70.pdf</v>
<v>I2S_Test\CQ_PMB_DMA\cy_pins_v2_10</v>
<v>I2S_Test\CQ_PMB_DMA\cy_pins_v2_10\cy_pins_v2_10.pdf</v>
<v>I2S_Test\CQ_PMB_DMA\I2S_v2_60.pdf</v>
<v>I2S_Test\PrototypingKit_DDS</v>
<v>I2S_Test\PrototypingKit_DDS\PSoC 5 Architecture TRM</v>
<v>I2S_Test\PrototypingKit_DDS\CY8C58LP Family Datasheet</v>
<v>I2S_Test\PrototypingKit_DDS\System Reference Guides</v>
<v>I2S_Test\PrototypingKit_DDS\System Reference Guides\cy_boot_v5_20</v>
<v>I2S_Test\PrototypingKit_DDS\cy_clock_v2_20.pdf</v>
<v>I2S_Test\PrototypingKit_DDS\cy_dma_v1_70</v>
<v>I2S_Test\PrototypingKit_DDS\cy_dma_v1_70\cy_dma_v1_70.pdf</v>
<v>I2S_Test\PrototypingKit_DDS\cy_isr_v1_70</v>
<v>I2S_Test\PrototypingKit_DDS\cy_isr_v1_70\cy_isr_v1_70.pdf</v>
<v>I2S_Test\PrototypingKit_DDS\cy_pins_v2_10</v>
<v>I2S_Test\PrototypingKit_DDS\cy_pins_v2_10\cy_pins_v2_10.pdf</v>
<v>I2S_Test\PrototypingKit_DDS\I2S_v2_60.pdf</v>
<v>I2S_Test\PrototypingKit_DMA</v>
<v>I2S_Test\PrototypingKit_DMA\PSoC 5 Architecture TRM</v>
<v>I2S_Test\PrototypingKit_DMA\CY8C58LP Family Datasheet</v>
<v>I2S_Test\PrototypingKit_DMA\System Reference Guides</v>
<v>I2S_Test\PrototypingKit_DMA\System Reference Guides\cy_boot_v5_20</v>
<v>I2S_Test\PrototypingKit_DMA\cy_clock_v2_20.pdf</v>
<v>I2S_Test\PrototypingKit_DMA\cy_dma_v1_70</v>
<v>I2S_Test\PrototypingKit_DMA\cy_dma_v1_70\cy_dma_v1_70.pdf</v>
<v>I2S_Test\PrototypingKit_DMA\cy_isr_v1_70</v>
<v>I2S_Test\PrototypingKit_DMA\cy_isr_v1_70\cy_isr_v1_70.pdf</v>
<v>I2S_Test\PrototypingKit_DMA\cy_pins_v2_10</v>
<v>I2S_Test\PrototypingKit_DMA\cy_pins_v2_10\cy_pins_v2_10.pdf</v>
<v>I2S_Test\PrototypingKit_DMA\I2S_v2_60.pdf</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\PSoC 5 Architecture TRM</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\CY8C58LP Family Datasheet</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\System Reference Guides</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\System Reference Guides\cy_boot_v5_20</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\cy_clock_v2_20.pdf</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\cy_pins_v2_10</v>
<v>I2S_Test\PrototypingKit_Ext_Xtal\cy_pins_v2_10\cy_pins_v2_10.pdf</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen</v>
<v>I2S_Test\PrototypingKit_Realtime_Table_Gen\PSoC 5 Architecture TRM</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
<dataGuid v="5f2be1a5-0687-4501-bb8c-cf21cb8211bf">
<CyGuid_5f2be1a5-0687-4501-bb8c-cf21cb8211bf type_name="CyDesigner.Common.ProjMgmt.GUI.CyBookmarkData" version="1">
<indicators />
</CyGuid_5f2be1a5-0687-4501-bb8c-cf21cb8211bf>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs>
<name v=".\PrototypingKit_Realtime_Table_Gen.cydsn\TopDesign\TopDesign.cysch" />
<name v=".\PrototypingKit_Realtime_Table_Gen.cydsn\PrototypingKit_Realtime_Table_Gen.cydwr" />
<name v=".\PrototypingKit_Realtime_Table_Gen.cydsn\main.c" />
</OpenDocs>
<config v="Release" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>