
       Lattice Mapping Report File for Design Module 'sdram_controller'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CABGA256 -s 4 -oc Commercial
     sdram_controller_impl1.ngd -o sdram_controller_impl1_map.ncd -pr
     sdram_controller_impl1.prf -mp sdram_controller_impl1.mrp -lpf C:/lscc/diam
     ond/projects/SDRAM_controller/sdram_controller/impl1/sdram_controller_impl1
     _synplify.lpf -lpf C:/lscc/diamond/projects/SDRAM_controller/sdram_controll
     er/sdram_controller.lpf -c 0 -gui -msgset
     C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCABGA256
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.14.0.75.2
Mapped on:  03/20/25  11:16:38

Design Summary
--------------

   Number of registers:     94 out of  4941 (2%)
      PFU registers:           57 out of  4320 (1%)
      PIO registers:           37 out of   621 (6%)
   Number of SLICEs:        73 out of  2160 (3%)
      SLICEs as Logic/ROM:     73 out of  2160 (3%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         17 out of  2160 (1%)
   Number of LUT4s:        146 out of  4320 (3%)
      Number used as logic LUTs:        112
      Number used as distributed RAM:     0
      Number used as ripple logic:       34
      Number used as shift registers:     0
   Number of PIO sites used: 152 + 4(JTAG) out of 207 (75%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 70 loads, 70 rising, 0 falling (Driver: PIO clk )

                                    Page 1




Design:  sdram_controller                              Date:  03/20/25  11:16:38

Design Summary (cont)
---------------------
   Number of Clock Enables:  2
     Net soc_side_wr_en_pin_c: 32 loads, 0 LSLICEs
     Net soc_side_reset_n_pin_c: 1 loads, 0 LSLICEs
   Number of LSRs:  4
     Net soc_side_reset_n_pin_c: 42 loads, 6 LSLICEs
     Net state_RNICQC3E[14]: 9 loads, 9 LSLICEs
     Net un1_soc_side_reset_n_pin_1_0_0_0: 2 loads, 2 LSLICEs
     Net next_delay_counter_f0_0_a4_i_o2_RNILNJIJ[1]: 5 loads, 5 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net soc_side_reset_n_pin_c: 69 loads
     Net next_state_0_sqmuxa_7_i_a2: 41 loads
     Net state[9]: 37 loads
     Net soc_side_wr_en_pin_c: 35 loads
     Net un1_next_init_refresh_counter_0_sqmuxa_i_0_0_a2: 16 loads
     Net state[15]: 14 loads
     Net N_147: 13 loads
     Net state[6]: 13 loads
     Net N_209: 11 loads
     Net N_557_i_0: 11 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[0]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_busy_pin   | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_ck_en_pin  | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_wr_en_pin  | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| ram_side_cas_n_pin  | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| ram_side_ras_n_pin  | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| ram_side_cs_n_pin   | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  sdram_controller                              Date:  03/20/25  11:16:38

IO (PIO) Attributes (cont)
--------------------------
| ram_side_chip1_data_pin[15]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[14]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[13]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[12]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[11]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[10]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[9]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[8]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[7]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[6]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[5]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[4]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[3]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[2]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[1]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_data_pin[0]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_udqm_pin| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip1_ldqm_pin| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[15]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[14]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[13]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[12]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[11]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[10]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[9]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[8]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[7]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[6]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 3




Design:  sdram_controller                              Date:  03/20/25  11:16:38

IO (PIO) Attributes (cont)
--------------------------
| ram_side_chip0_data_pin[5]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[4]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[3]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[2]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_data_pin[1]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_udqm_pin| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_chip0_ldqm_pin| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_bank_addr_pin[1]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_bank_addr_pin[0]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_pin[11]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_pin[10]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_pin[9]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_pin[8]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_pin[7]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_pin[6]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_pin[5]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_pin[4]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_pin[3]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_pin[2]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_pin[1]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| ram_side_addr_pin[0]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_ready_pin| OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| soc_side_rd_en_pin  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[31]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[30]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[29]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[28]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[27]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 4




Design:  sdram_controller                              Date:  03/20/25  11:16:38

IO (PIO) Attributes (cont)
--------------------------
| soc_side_rd_data_pin[26]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[25]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[24]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[23]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[22]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[21]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[20]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[19]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[18]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[17]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[16]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[15]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[14]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[13]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[12]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[11]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[10]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[9]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[8]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[7]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[6]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[5]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[4]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[3]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[2]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[1]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_rd_data_pin[0]| OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_wr_en_pin  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 5




Design:  sdram_controller                              Date:  03/20/25  11:16:38

IO (PIO) Attributes (cont)
--------------------------
| soc_side_wr_data_pin[31]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[30]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[29]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[28]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[27]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[26]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[25]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[24]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[23]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[22]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[21]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[20]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[19]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[18]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[17]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[16]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[15]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[14]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[13]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[12]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[11]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[10]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[9]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[8]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[7]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[6]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[5]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[4]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+

                                    Page 6




Design:  sdram_controller                              Date:  03/20/25  11:16:38

IO (PIO) Attributes (cont)
--------------------------
| soc_side_wr_data_pin[3]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[2]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[1]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_data_pin[0]| INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| soc_side_wr_mask_pin[3]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_wr_mask_pin[2]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_wr_mask_pin[1]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_wr_mask_pin[0]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[22]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[21]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[20]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[19]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[18]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[17]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[16]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[15]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[14]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[13]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[12]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[11]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[10]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[9]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[8]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[7]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[6]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[5]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[4]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[3]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 7




Design:  sdram_controller                              Date:  03/20/25  11:16:38

IO (PIO) Attributes (cont)
--------------------------
| soc_side_addr_pin[2]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[1]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_addr_pin[0]| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| soc_side_reset_n_pin| INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal state_i[9] was merged into signal state[9]
Signal soc_side_reset_n_pin_c_i was merged into signal soc_side_reset_n_pin_c
Signal next_refresh_counter_s_15_0_S1 undriven or does not drive anything -
     clipped.
Signal next_refresh_counter_s_15_0_COUT undriven or does not drive anything -
     clipped.
Signal un1_delay_counter_16_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal un1_delay_counter_16_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal N_2 undriven or does not drive anything - clipped.
Signal un1_delay_counter_16_cry_13_0_COUT undriven or does not drive anything -
     clipped.
Signal next_refresh_counter_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal next_refresh_counter_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal N_1 undriven or does not drive anything - clipped.
Block state_RNII85D2[9] was optimized away.
Block soc_side_reset_n_pin_pad_RNIIBRG2 was optimized away.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 37 MB
        














                                    Page 8


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights
     reserved.
