// Seed: 4125147115
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input logic id_2
);
  assign id_1 = 1;
  assign id_1 = 1;
endmodule
