Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Apr  2 01:05:59 2025
| Host         : archLaptop running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check                   20          
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  20          
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-16  Warning   Large setup violation                       1           
TIMING-18  Warning   Missing input or output delay               2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.337       -5.606                     12                 9746        0.045        0.000                      0                 9746        3.000        0.000                       0                  4190  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  VGA_clk    {0.000 20.000}     40.000          25.000          
  clkfb      {0.000 5.000}      10.000          100.000         
  clkfb_1    {0.000 5.000}      10.000          100.000         
  sysClk     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.914        0.000                      0                   41        0.055        0.000                      0                   41        3.000        0.000                       0                    25  
  VGA_clk          29.356        0.000                      0                  289        0.163        0.000                      0                  289       19.500        0.000                       0                    73  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  
  clkfb_1                                                                                                                                                       8.751        0.000                       0                     2  
  sysClk           -1.337       -5.606                     12                 5298        0.045        0.000                      0                 5298        9.500        0.000                       0                  4088  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sysClk        sys_clk_pin         3.805        0.000                      0                    1        1.387        0.000                      0                    1  
sys_clk_pin   sysClk              3.358        0.000                      0                  165        0.258        0.000                      0                  165  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        VGA_clk                  1.024        0.000                      0                   55        0.425        0.000                      0                   55  
**async_default**  sys_clk_pin        sysClk                   1.017        0.000                      0                 4031        0.171        0.000                      0                 4031  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sysClk        sysClk        


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        VGA_clk                     
(none)        clkfb                       
(none)        clkfb_1                     
(none)        sysClk                      
(none)                      VGA_clk       
(none)                      sysClk        
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 0.642ns (9.627%)  route 6.027ns (90.373%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560     5.081    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.365    10.964    CPU_Core_inst/CU/reset_reg
    SLICE_X21Y124        LUT3 (Prop_lut3_I0_O)        0.124    11.088 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.662    11.750    p_0_in
    SLICE_X13Y123        FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.600    14.941    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
                         clock pessimism              0.187    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X13Y123        FDSE (Setup_fdse_C_S)       -0.429    14.664    reset_reg
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            programmingModePrev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.591ns  (logic 0.518ns (9.264%)  route 5.073ns (90.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560     5.081    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.073    10.672    programmingModeReg_reg_n_0
    SLICE_X21Y124        FDRE                                         r  programmingModePrev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.596    14.937    externalClk_IBUF_BUFG
    SLICE_X21Y124        FDRE                                         r  programmingModePrev_reg/C
                         clock pessimism              0.187    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X21Y124        FDRE (Setup_fdre_C_D)       -0.067    15.022    programmingModePrev_reg
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -10.672    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 debounceCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.495%)  route 3.212ns (79.505%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560     5.081    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  debounceCount_reg[8]/Q
                         net (fo=2, routed)           1.001     6.537    debounceCount_reg[8]
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.806     7.467    programmingModeReg_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.591 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.452     8.043    programmingModeReg_i_2_n_0
    SLICE_X50Y99         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.954     9.121    clear
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.442    14.783    externalClk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[0]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    14.591    debounceCount_reg[0]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 debounceCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.495%)  route 3.212ns (79.505%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560     5.081    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  debounceCount_reg[8]/Q
                         net (fo=2, routed)           1.001     6.537    debounceCount_reg[8]
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.806     7.467    programmingModeReg_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.591 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.452     8.043    programmingModeReg_i_2_n_0
    SLICE_X50Y99         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.954     9.121    clear
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.442    14.783    externalClk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[1]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    14.591    debounceCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 debounceCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.495%)  route 3.212ns (79.505%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560     5.081    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  debounceCount_reg[8]/Q
                         net (fo=2, routed)           1.001     6.537    debounceCount_reg[8]
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.806     7.467    programmingModeReg_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.591 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.452     8.043    programmingModeReg_i_2_n_0
    SLICE_X50Y99         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.954     9.121    clear
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.442    14.783    externalClk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[2]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    14.591    debounceCount_reg[2]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 debounceCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.495%)  route 3.212ns (79.505%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560     5.081    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  debounceCount_reg[8]/Q
                         net (fo=2, routed)           1.001     6.537    debounceCount_reg[8]
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.806     7.467    programmingModeReg_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.591 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.452     8.043    programmingModeReg_i_2_n_0
    SLICE_X50Y99         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.954     9.121    clear
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.442    14.783    externalClk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[3]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    14.591    debounceCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 debounceCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.828ns (21.235%)  route 3.071ns (78.765%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560     5.081    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  debounceCount_reg[8]/Q
                         net (fo=2, routed)           1.001     6.537    debounceCount_reg[8]
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.806     7.467    programmingModeReg_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.591 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.452     8.043    programmingModeReg_i_2_n_0
    SLICE_X50Y99         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.813     8.980    clear
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.443    14.784    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[4]/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.592    debounceCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 debounceCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.828ns (21.235%)  route 3.071ns (78.765%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560     5.081    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  debounceCount_reg[8]/Q
                         net (fo=2, routed)           1.001     6.537    debounceCount_reg[8]
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.806     7.467    programmingModeReg_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.591 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.452     8.043    programmingModeReg_i_2_n_0
    SLICE_X50Y99         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.813     8.980    clear
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.443    14.784    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[5]/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.592    debounceCount_reg[5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 debounceCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.828ns (21.235%)  route 3.071ns (78.765%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560     5.081    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  debounceCount_reg[8]/Q
                         net (fo=2, routed)           1.001     6.537    debounceCount_reg[8]
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.806     7.467    programmingModeReg_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.591 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.452     8.043    programmingModeReg_i_2_n_0
    SLICE_X50Y99         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.813     8.980    clear
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.443    14.784    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[6]/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.592    debounceCount_reg[6]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 debounceCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.828ns (21.235%)  route 3.071ns (78.765%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560     5.081    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  debounceCount_reg[8]/Q
                         net (fo=2, routed)           1.001     6.537    debounceCount_reg[8]
    SLICE_X50Y98         LUT5 (Prop_lut5_I0_O)        0.124     6.661 r  programmingModeReg_i_3/O
                         net (fo=1, routed)           0.806     7.467    programmingModeReg_i_3_n_0
    SLICE_X50Y99         LUT5 (Prop_lut5_I0_O)        0.124     7.591 r  programmingModeReg_i_2/O
                         net (fo=2, routed)           0.452     8.043    programmingModeReg_i_2_n_0
    SLICE_X50Y99         LUT3 (Prop_lut3_I0_O)        0.124     8.167 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.813     8.980    clear
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.443    14.784    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[7]/C
                         clock pessimism              0.272    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X51Y97         FDRE (Setup_fdre_C_R)       -0.429    14.592    debounceCount_reg[7]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 debounceCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  debounceCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  debounceCount_reg[12]/Q
                         net (fo=2, routed)           0.117     1.707    debounceCount_reg[12]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  debounceCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    debounceCount_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  debounceCount_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.958    debounceCount_reg[16]_i_1_n_7
    SLICE_X51Y100        FDRE                                         r  debounceCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.920     2.048    externalClk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  debounceCount_reg[16]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    debounceCount_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 debounceCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  debounceCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  debounceCount_reg[12]/Q
                         net (fo=2, routed)           0.117     1.707    debounceCount_reg[12]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  debounceCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    debounceCount_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  debounceCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.969    debounceCount_reg[16]_i_1_n_5
    SLICE_X51Y100        FDRE                                         r  debounceCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.920     2.048    externalClk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  debounceCount_reg[18]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    debounceCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 debounceCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  debounceCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  debounceCount_reg[12]/Q
                         net (fo=2, routed)           0.117     1.707    debounceCount_reg[12]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  debounceCount_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.904    debounceCount_reg[12]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.994 r  debounceCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.994    debounceCount_reg[16]_i_1_n_6
    SLICE_X51Y100        FDRE                                         r  debounceCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.920     2.048    externalClk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  debounceCount_reg[17]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.904    debounceCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 debounceCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    externalClk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounceCount_reg[3]/Q
                         net (fo=1, routed)           0.108     1.696    debounceCount_reg_n_0_[3]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  debounceCount_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.804    debounceCount_reg[0]_i_2_n_4
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.962    externalClk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[3]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.552    debounceCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debounceCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  debounceCount_reg[4]/Q
                         net (fo=1, routed)           0.105     1.694    debounceCount_reg_n_0_[4]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.809 r  debounceCount_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.809    debounceCount_reg[4]_i_1_n_7
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.963    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[4]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.553    debounceCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 debounceCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.564     1.447    externalClk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounceCount_reg[2]/Q
                         net (fo=1, routed)           0.109     1.698    debounceCount_reg_n_0_[2]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.809 r  debounceCount_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.809    debounceCount_reg[0]_i_2_n_5
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.834     1.962    externalClk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[2]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.552    debounceCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 debounceCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  debounceCount_reg[11]/Q
                         net (fo=2, routed)           0.119     1.709    debounceCount_reg[11]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  debounceCount_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    debounceCount_reg[8]_i_1_n_4
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.963    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[11]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105     1.553    debounceCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debounceCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  debounceCount_reg[7]/Q
                         net (fo=2, routed)           0.120     1.710    debounceCount_reg[7]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  debounceCount_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    debounceCount_reg[4]_i_1_n_4
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.963    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[7]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.553    debounceCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 debounceCount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  debounceCount_reg[8]/Q
                         net (fo=2, routed)           0.114     1.703    debounceCount_reg[8]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  debounceCount_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.818    debounceCount_reg[8]_i_1_n_7
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.963    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105     1.553    debounceCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 debounceCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounceCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  debounceCount_reg[10]/Q
                         net (fo=2, routed)           0.120     1.710    debounceCount_reg[10]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.821 r  debounceCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.821    debounceCount_reg[8]_i_1_n_5
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.963    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[10]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105     1.553    debounceCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { externalClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    externalClk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y96     debounceCount_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y98     debounceCount_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y98     debounceCount_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y99     debounceCount_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y99     debounceCount_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y99     debounceCount_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X51Y99     debounceCount_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     debounceCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     debounceCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98     debounceCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98     debounceCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98     debounceCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98     debounceCount_reg[11]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     debounceCount_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y96     debounceCount_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98     debounceCount_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98     debounceCount_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98     debounceCount_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X51Y98     debounceCount_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  VGA_clk
  To Clock:  VGA_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.356ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_15/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.921ns  (logic 4.614ns (46.507%)  route 5.307ns (53.493%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.035ns = ( 48.035 - 40.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.550     8.496    VGA_Controller_inst/CLK
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.478     8.974 r  VGA_Controller_inst/verticalCount1_reg[3]/Q
                         net (fo=6, routed)           0.726     9.700    VGA_Controller_inst/verticalCount1_reg[3]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[12])
                                                      4.012    13.712 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=1, routed)           0.979    14.691    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  VGA_Controller_inst/framebuffer_reg_0_i_7/O
                         net (fo=16, routed)          3.602    18.417    VAG_ImageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_15/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.477    48.035    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_15/CLKBWRCLK
                         clock pessimism              0.395    48.430    
                         clock uncertainty           -0.091    48.339    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    47.773    VAG_ImageBuffer_inst/framebuffer_reg_15
  -------------------------------------------------------------------
                         required time                         47.773    
                         arrival time                         -18.417    
  -------------------------------------------------------------------
                         slack                                 29.356    

Slack (MET) :             29.492ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.783ns  (logic 4.614ns (47.164%)  route 5.169ns (52.836%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.033ns = ( 48.033 - 40.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.550     8.496    VGA_Controller_inst/CLK
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.478     8.974 r  VGA_Controller_inst/verticalCount1_reg[3]/Q
                         net (fo=6, routed)           0.726     9.700    VGA_Controller_inst/verticalCount1_reg[3]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      4.012    13.712 r  VGA_Controller_inst/pixelCount0/P[7]
                         net (fo=1, routed)           0.493    14.205    VGA_Controller_inst/pixelCount0_n_98
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    14.329 r  VGA_Controller_inst/framebuffer_reg_0_i_12/O
                         net (fo=16, routed)          3.949    18.279    VAG_ImageBuffer_inst/ADDRBWRADDR[2]
    RAMB36_X0Y13         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.475    48.033    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y13         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_0/CLKBWRCLK
                         clock pessimism              0.395    48.428    
                         clock uncertainty           -0.091    48.337    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    47.771    VAG_ImageBuffer_inst/framebuffer_reg_0
  -------------------------------------------------------------------
                         required time                         47.771    
                         arrival time                         -18.279    
  -------------------------------------------------------------------
                         slack                                 29.492    

Slack (MET) :             29.689ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.583ns  (logic 4.614ns (48.147%)  route 4.969ns (51.853%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.030ns = ( 48.030 - 40.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.550     8.496    VGA_Controller_inst/CLK
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.478     8.974 r  VGA_Controller_inst/verticalCount1_reg[3]/Q
                         net (fo=6, routed)           0.726     9.700    VGA_Controller_inst/verticalCount1_reg[3]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[12])
                                                      4.012    13.712 r  VGA_Controller_inst/pixelCount0/P[12]
                         net (fo=1, routed)           0.979    14.691    VGA_Controller_inst/pixelCount0_n_93
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.124    14.815 r  VGA_Controller_inst/framebuffer_reg_0_i_7/O
                         net (fo=16, routed)          3.264    18.079    VAG_ImageBuffer_inst/ADDRBWRADDR[7]
    RAMB36_X0Y16         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.472    48.030    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y16         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_3/CLKBWRCLK
                         clock pessimism              0.395    48.425    
                         clock uncertainty           -0.091    48.334    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    47.768    VAG_ImageBuffer_inst/framebuffer_reg_3
  -------------------------------------------------------------------
                         required time                         47.768    
                         arrival time                         -18.079    
  -------------------------------------------------------------------
                         slack                                 29.689    

Slack (MET) :             29.713ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_15/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.564ns  (logic 4.614ns (48.245%)  route 4.950ns (51.755%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.035ns = ( 48.035 - 40.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.550     8.496    VGA_Controller_inst/CLK
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.478     8.974 r  VGA_Controller_inst/verticalCount1_reg[3]/Q
                         net (fo=6, routed)           0.726     9.700    VGA_Controller_inst/verticalCount1_reg[3]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[17])
                                                      4.012    13.712 r  VGA_Controller_inst/pixelCount0/P[17]
                         net (fo=1, routed)           0.847    14.559    VGA_Controller_inst/pixelCount0_n_88
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    14.683 r  VGA_Controller_inst/framebuffer_reg_0_i_2/O
                         net (fo=16, routed)          3.376    18.059    VAG_ImageBuffer_inst/ADDRBWRADDR[12]
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_15/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.477    48.035    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_15/CLKBWRCLK
                         clock pessimism              0.395    48.430    
                         clock uncertainty           -0.091    48.339    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    47.773    VAG_ImageBuffer_inst/framebuffer_reg_15
  -------------------------------------------------------------------
                         required time                         47.773    
                         arrival time                         -18.059    
  -------------------------------------------------------------------
                         slack                                 29.713    

Slack (MET) :             29.774ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_15/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.503ns  (logic 4.614ns (48.553%)  route 4.889ns (51.447%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.035ns = ( 48.035 - 40.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.550     8.496    VGA_Controller_inst/CLK
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.478     8.974 r  VGA_Controller_inst/verticalCount1_reg[3]/Q
                         net (fo=6, routed)           0.726     9.700    VGA_Controller_inst/verticalCount1_reg[3]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[11])
                                                      4.012    13.712 r  VGA_Controller_inst/pixelCount0/P[11]
                         net (fo=1, routed)           1.032    14.743    VGA_Controller_inst/pixelCount0_n_94
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    14.867 r  VGA_Controller_inst/framebuffer_reg_0_i_8/O
                         net (fo=16, routed)          3.131    17.999    VAG_ImageBuffer_inst/ADDRBWRADDR[6]
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_15/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.477    48.035    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_15/CLKBWRCLK
                         clock pessimism              0.395    48.430    
                         clock uncertainty           -0.091    48.339    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    47.773    VAG_ImageBuffer_inst/framebuffer_reg_15
  -------------------------------------------------------------------
                         required time                         47.773    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                 29.774    

Slack (MET) :             29.801ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_15/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.477ns  (logic 4.614ns (48.688%)  route 4.863ns (51.312%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.035ns = ( 48.035 - 40.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.550     8.496    VGA_Controller_inst/CLK
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.478     8.974 r  VGA_Controller_inst/verticalCount1_reg[3]/Q
                         net (fo=6, routed)           0.726     9.700    VGA_Controller_inst/verticalCount1_reg[3]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[8])
                                                      4.012    13.712 r  VGA_Controller_inst/pixelCount0/P[8]
                         net (fo=1, routed)           1.000    14.712    VGA_Controller_inst/pixelCount0_n_97
    SLICE_X54Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.836 r  VGA_Controller_inst/framebuffer_reg_0_i_11/O
                         net (fo=16, routed)          3.136    17.972    VAG_ImageBuffer_inst/ADDRBWRADDR[3]
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_15/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.477    48.035    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_15/CLKBWRCLK
                         clock pessimism              0.395    48.430    
                         clock uncertainty           -0.091    48.339    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    47.773    VAG_ImageBuffer_inst/framebuffer_reg_15
  -------------------------------------------------------------------
                         required time                         47.773    
                         arrival time                         -17.972    
  -------------------------------------------------------------------
                         slack                                 29.801    

Slack (MET) :             29.801ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_15/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 4.614ns (48.691%)  route 4.862ns (51.309%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.035ns = ( 48.035 - 40.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.550     8.496    VGA_Controller_inst/CLK
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.478     8.974 r  VGA_Controller_inst/verticalCount1_reg[3]/Q
                         net (fo=6, routed)           0.726     9.700    VGA_Controller_inst/verticalCount1_reg[3]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[10])
                                                      4.012    13.712 r  VGA_Controller_inst/pixelCount0/P[10]
                         net (fo=1, routed)           0.984    14.696    VGA_Controller_inst/pixelCount0_n_95
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.820 r  VGA_Controller_inst/framebuffer_reg_0_i_9/O
                         net (fo=16, routed)          3.152    17.972    VAG_ImageBuffer_inst/ADDRBWRADDR[5]
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_15/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.477    48.035    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_15/CLKBWRCLK
                         clock pessimism              0.395    48.430    
                         clock uncertainty           -0.091    48.339    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    47.773    VAG_ImageBuffer_inst/framebuffer_reg_15
  -------------------------------------------------------------------
                         required time                         47.773    
                         arrival time                         -17.972    
  -------------------------------------------------------------------
                         slack                                 29.801    

Slack (MET) :             29.825ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 4.614ns (48.851%)  route 4.831ns (51.149%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.028ns = ( 48.028 - 40.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.550     8.496    VGA_Controller_inst/CLK
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.478     8.974 r  VGA_Controller_inst/verticalCount1_reg[3]/Q
                         net (fo=6, routed)           0.726     9.700    VGA_Controller_inst/verticalCount1_reg[3]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[7])
                                                      4.012    13.712 r  VGA_Controller_inst/pixelCount0/P[7]
                         net (fo=1, routed)           0.493    14.205    VGA_Controller_inst/pixelCount0_n_98
    SLICE_X54Y66         LUT6 (Prop_lut6_I5_O)        0.124    14.329 r  VGA_Controller_inst/framebuffer_reg_0_i_12/O
                         net (fo=16, routed)          3.611    17.941    VAG_ImageBuffer_inst/ADDRBWRADDR[2]
    RAMB36_X0Y14         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.470    48.028    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y14         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_1/CLKBWRCLK
                         clock pessimism              0.395    48.423    
                         clock uncertainty           -0.091    48.332    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    47.766    VAG_ImageBuffer_inst/framebuffer_reg_1
  -------------------------------------------------------------------
                         required time                         47.766    
                         arrival time                         -17.941    
  -------------------------------------------------------------------
                         slack                                 29.825    

Slack (MET) :             29.902ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_15/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 4.614ns (49.217%)  route 4.761ns (50.783%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.035ns = ( 48.035 - 40.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.550     8.496    VGA_Controller_inst/CLK
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.478     8.974 r  VGA_Controller_inst/verticalCount1_reg[3]/Q
                         net (fo=6, routed)           0.726     9.700    VGA_Controller_inst/verticalCount1_reg[3]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[9])
                                                      4.012    13.712 r  VGA_Controller_inst/pixelCount0/P[9]
                         net (fo=1, routed)           0.614    14.326    VGA_Controller_inst/pixelCount0_n_96
    SLICE_X54Y67         LUT6 (Prop_lut6_I5_O)        0.124    14.450 r  VGA_Controller_inst/framebuffer_reg_0_i_10/O
                         net (fo=16, routed)          3.420    17.871    VAG_ImageBuffer_inst/ADDRBWRADDR[4]
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_15/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.477    48.035    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y17         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_15/CLKBWRCLK
                         clock pessimism              0.395    48.430    
                         clock uncertainty           -0.091    48.339    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    47.773    VAG_ImageBuffer_inst/framebuffer_reg_15
  -------------------------------------------------------------------
                         required time                         47.773    
                         arrival time                         -17.871    
  -------------------------------------------------------------------
                         slack                                 29.902    

Slack (MET) :             29.915ns  (required time - arrival time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VAG_ImageBuffer_inst/framebuffer_reg_0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (VGA_clk rise@40.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        9.360ns  (logic 4.614ns (49.297%)  route 4.746ns (50.704%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.033ns = ( 48.033 - 40.000 ) 
    Source Clock Delay      (SCD):    8.496ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.550     8.496    VGA_Controller_inst/CLK
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDCE (Prop_fdce_C_Q)         0.478     8.974 r  VGA_Controller_inst/verticalCount1_reg[3]/Q
                         net (fo=6, routed)           0.726     9.700    VGA_Controller_inst/verticalCount1_reg[3]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[3]_P[18])
                                                      4.012    13.712 r  VGA_Controller_inst/pixelCount0/P[18]
                         net (fo=1, routed)           0.989    14.701    VGA_Controller_inst/pixelCount0_n_87
    SLICE_X54Y69         LUT6 (Prop_lut6_I5_O)        0.124    14.825 r  VGA_Controller_inst/framebuffer_reg_0_i_1/O
                         net (fo=16, routed)          3.030    17.855    VAG_ImageBuffer_inst/ADDRBWRADDR[13]
    RAMB36_X0Y13         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.475    48.033    VAG_ImageBuffer_inst/framebuffer_reg_15_0
    RAMB36_X0Y13         RAMB36E1                                     r  VAG_ImageBuffer_inst/framebuffer_reg_0/CLKBWRCLK
                         clock pessimism              0.395    48.428    
                         clock uncertainty           -0.091    48.337    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    47.771    VAG_ImageBuffer_inst/framebuffer_reg_0
  -------------------------------------------------------------------
                         required time                         47.771    
                         arrival time                         -17.855    
  -------------------------------------------------------------------
                         slack                                 29.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X53Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDCE (Prop_fdce_C_Q)         0.141     2.695 r  VGA_Controller_inst/verticalCount1_reg[6]/Q
                         net (fo=7, routed)           0.110     2.805    VGA_Controller_inst/verticalCount1_reg[6]
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.045     2.850 r  VGA_Controller_inst/verticalCount1[8]_i_1/O
                         net (fo=1, routed)           0.000     2.850    VGA_Controller_inst/p_0_in__2[8]
    SLICE_X52Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.825     3.384    VGA_Controller_inst/CLK
    SLICE_X52Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/C
                         clock pessimism             -0.818     2.567    
    SLICE_X52Y68         FDCE (Hold_fdce_C_D)         0.120     2.687    VGA_Controller_inst/verticalCount1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.687    
                         arrival time                           2.850    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.816ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141     2.695 r  VGA_Controller_inst/horizontalCount2_reg[4]/Q
                         net (fo=2, routed)           0.128     2.822    VGA_Controller_inst/Q[4]
    SLICE_X48Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X48Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[4]/C
                         clock pessimism             -0.816     2.567    
    SLICE_X48Y69         FDCE (Hold_fdce_C_D)         0.072     2.639    VGA_Controller_inst/horizontalCount3_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.639    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.553ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.556     2.553    VGA_Controller_inst/CLK
    SLICE_X54Y69         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDCE (Prop_fdce_C_Q)         0.164     2.717 r  VGA_Controller_inst/verticalCount2_reg[2]/Q
                         net (fo=1, routed)           0.110     2.827    VGA_Controller_inst/verticalCount2[2]
    SLICE_X54Y69         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X54Y69         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[2]/C
                         clock pessimism             -0.831     2.553    
    SLICE_X54Y69         FDCE (Hold_fdce_C_D)         0.063     2.616    VGA_Controller_inst/verticalCount3_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.616    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.554ns
    Clock Pessimism Removal (CPR):    0.830ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X46Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDCE (Prop_fdce_C_Q)         0.164     2.718 r  VGA_Controller_inst/horizontalCount2_reg[5]/Q
                         net (fo=1, routed)           0.110     2.828    VGA_Controller_inst/horizontalCount2_reg_n_0_[5]
    SLICE_X46Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.825     3.383    VGA_Controller_inst/CLK
    SLICE_X46Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[5]/C
                         clock pessimism             -0.830     2.554    
    SLICE_X46Y66         FDCE (Hold_fdce_C_D)         0.063     2.617    VGA_Controller_inst/horizontalCount3_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.555     2.552    VGA_Controller_inst/CLK
    SLICE_X52Y70         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.164     2.716 r  VGA_Controller_inst/verticalCount2_reg[9]/Q
                         net (fo=2, routed)           0.122     2.838    VGA_Controller_inst/verticalCount2[9]
    SLICE_X52Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X52Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[9]/C
                         clock pessimism             -0.831     2.552    
    SLICE_X52Y70         FDCE (Hold_fdce_C_D)         0.063     2.615    VGA_Controller_inst/verticalCount3_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.537%)  route 0.103ns (29.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    0.831ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.559     2.556    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y66         FDCE (Prop_fdce_C_Q)         0.148     2.704 r  VGA_Controller_inst/horizontalCount1_reg[6]/Q
                         net (fo=7, routed)           0.103     2.806    VGA_Controller_inst/horizontalCount1_reg[6]
    SLICE_X50Y66         LUT6 (Prop_lut6_I2_O)        0.098     2.904 r  VGA_Controller_inst/horizontalCount1[8]_i_1/O
                         net (fo=1, routed)           0.000     2.904    VGA_Controller_inst/p_0_in__1[8]
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/C
                         clock pessimism             -0.831     2.556    
    SLICE_X50Y66         FDCE (Hold_fdce_C_D)         0.121     2.677    VGA_Controller_inst/horizontalCount1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.904    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.555     2.552    VGA_Controller_inst/CLK
    SLICE_X53Y70         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDCE (Prop_fdce_C_Q)         0.141     2.693 r  VGA_Controller_inst/verticalCount2_reg[4]/Q
                         net (fo=1, routed)           0.170     2.863    VGA_Controller_inst/verticalCount2[4]
    SLICE_X52Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X52Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
                         clock pessimism             -0.818     2.565    
    SLICE_X52Y70         FDCE (Hold_fdce_C_D)         0.063     2.628    VGA_Controller_inst/verticalCount3_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.628    
                         arrival time                           2.863    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/horizontalCount1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.676%)  route 0.166ns (44.324%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    0.817ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.560     2.557    VGA_Controller_inst/CLK
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.164     2.721 r  VGA_Controller_inst/horizontalCount1_reg[0]/Q
                         net (fo=8, routed)           0.166     2.887    VGA_Controller_inst/horizontalCount1_reg[0]
    SLICE_X50Y66         LUT6 (Prop_lut6_I2_O)        0.045     2.932 r  VGA_Controller_inst/horizontalCount1[4]_i_1/O
                         net (fo=1, routed)           0.000     2.932    VGA_Controller_inst/p_0_in__1[4]
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/C
                         clock pessimism             -0.817     2.570    
    SLICE_X50Y66         FDCE (Hold_fdce_C_D)         0.121     2.691    VGA_Controller_inst/horizontalCount1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.691    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/pixelReg_reg/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.862%)  route 0.159ns (43.138%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.796ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.555     2.552    VGA_Controller_inst/CLK
    SLICE_X52Y70         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.164     2.716 r  VGA_Controller_inst/verticalCount2_reg[9]/Q
                         net (fo=2, routed)           0.159     2.874    VGA_Controller_inst/verticalCount2[9]
    SLICE_X49Y70         LUT3 (Prop_lut3_I1_O)        0.045     2.919 r  VGA_Controller_inst/pixelReg_i_2/O
                         net (fo=1, routed)           0.000     2.919    VGA_Controller_inst/pixelReg0
    SLICE_X49Y70         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.822     3.381    VGA_Controller_inst/CLK
    SLICE_X49Y70         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/C
                         clock pessimism             -0.796     2.586    
    SLICE_X49Y70         FDCE (Hold_fdce_C_D)         0.091     2.677    VGA_Controller_inst/pixelReg_reg
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA_Controller_inst/verticalCount2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Controller_inst/verticalCount3_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             VGA_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - VGA_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.555     2.552    VGA_Controller_inst/CLK
    SLICE_X51Y70         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDCE (Prop_fdce_C_Q)         0.141     2.693 r  VGA_Controller_inst/verticalCount2_reg[5]/Q
                         net (fo=2, routed)           0.182     2.875    VGA_Controller_inst/verticalCount2[5]
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[5]/C
                         clock pessimism             -0.818     2.565    
    SLICE_X50Y70         FDCE (Hold_fdce_C_D)         0.059     2.624    VGA_Controller_inst/verticalCount3_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     VAG_ImageBuffer_inst/framebuffer_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     VAG_ImageBuffer_inst/framebuffer_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y18     VAG_ImageBuffer_inst/framebuffer_reg_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y18     VAG_ImageBuffer_inst/framebuffer_reg_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y17     VAG_ImageBuffer_inst/framebuffer_reg_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y16     VAG_ImageBuffer_inst/framebuffer_reg_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y17     VAG_ImageBuffer_inst/framebuffer_reg_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17     VAG_ImageBuffer_inst/framebuffer_reg_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15     VAG_ImageBuffer_inst/framebuffer_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y16     VAG_ImageBuffer_inst/framebuffer_reg_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y66     VGA_Controller_inst/horizontalCount1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y66     VGA_Controller_inst/horizontalCount1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y65     VGA_Controller_inst/horizontalCount1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y66     VGA_Controller_inst/horizontalCount1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y66     VGA_Controller_inst/horizontalCount1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_1
  To Clock:  clkfb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { internalClockGenerator_inst/mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :           12  Failing Endpoints,  Worst Slack       -1.337ns,  Total Violation       -5.606ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.337ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        21.258ns  (logic 9.611ns (45.211%)  route 11.647ns (54.789%))
  Logic Levels:           21  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.153ns = ( 28.153 - 20.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[1]
                         net (fo=2, routed)           1.004    26.004    CPU_Core_inst/ALU_inst/p_1_out__1_n_104
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124    26.128 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_10/O
                         net (fo=1, routed)           0.000    26.128    CPU_Core_inst/ALU_inst/resultReg[17]_i_10_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.526 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.526    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.860 f  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.699    27.558    CPU_Core_inst/ALU_inst/data12[21]
    SLICE_X18Y129        LUT2 (Prop_lut2_I0_O)        0.303    27.861 f  CPU_Core_inst/ALU_inst/resultReg[21]_i_7/O
                         net (fo=1, routed)           0.000    27.861    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X18Y129        MUXF7 (Prop_muxf7_I1_O)      0.217    28.078 f  CPU_Core_inst/CU/resultReg_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    28.078    CPU_Core_inst/CU/resultReg_reg[21]_i_3_n_0
    SLICE_X18Y129        MUXF8 (Prop_muxf8_I1_O)      0.094    28.172 f  CPU_Core_inst/CU/resultReg_reg[21]_i_1/O
                         net (fo=3, routed)           0.614    28.786    CPU_Core_inst/CU/D[197]
    SLICE_X20Y128        LUT6 (Prop_lut6_I0_O)        0.316    29.102 f  CPU_Core_inst/CU/flagsReg[3]_i_9/O
                         net (fo=1, routed)           0.279    29.381    CPU_Core_inst/CU/flagsReg[3]_i_9_n_0
    SLICE_X20Y128        LUT6 (Prop_lut6_I1_O)        0.124    29.505 f  CPU_Core_inst/CU/flagsReg[3]_i_6_comp/O
                         net (fo=1, routed)           0.299    29.804    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X20Y127        LUT6 (Prop_lut6_I3_O)        0.124    29.928 r  CPU_Core_inst/CU/flagsReg[3]_i_1_comp/O
                         net (fo=2, routed)           0.000    29.928    CPU_Core_inst/ALU_inst/D[78]
    SLICE_X20Y127        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.599    28.153    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X20Y127        FDCE                                         r  CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
                         clock pessimism              0.489    28.642    
                         clock uncertainty           -0.082    28.560    
    SLICE_X20Y127        FDCE (Setup_fdce_C_D)        0.031    28.591    CPU_Core_inst/ALU_inst/flagsReg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.591    
                         arrival time                         -29.928    
  -------------------------------------------------------------------
                         slack                                 -1.337    

Slack (VIOLATED) :        -0.766ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        20.585ns  (logic 9.012ns (43.778%)  route 11.573ns (56.222%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.154ns = ( 28.154 - 20.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           1.066    26.066    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    26.190 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    26.190    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.740    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.074 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[1]
                         net (fo=2, routed)           0.764    27.838    CPU_Core_inst/ALU_inst/p_1_out__1_1[3]
    SLICE_X26Y129        LUT2 (Prop_lut2_I0_O)        0.303    28.141 r  CPU_Core_inst/ALU_inst/resultReg[25]_i_2/O
                         net (fo=1, routed)           0.647    28.788    CPU_Core_inst/CU/resultReg_reg[25]
    SLICE_X29Y129        LUT6 (Prop_lut6_I0_O)        0.124    28.912 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=2, routed)           0.344    29.256    CPU_Core_inst/ALU_inst/D[52]
    SLICE_X28Y130        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.600    28.154    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X28Y130        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[25]/C
                         clock pessimism              0.475    28.629    
                         clock uncertainty           -0.082    28.547    
    SLICE_X28Y130        FDCE (Setup_fdce_C_D)       -0.058    28.489    CPU_Core_inst/ALU_inst/resultReg_reg[25]
  -------------------------------------------------------------------
                         required time                         28.489    
                         arrival time                         -29.256    
  -------------------------------------------------------------------
                         slack                                 -0.766    

Slack (VIOLATED) :        -0.617ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        20.200ns  (logic 9.047ns (44.786%)  route 11.153ns (55.214%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns = ( 28.157 - 20.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[1]
                         net (fo=2, routed)           1.004    26.004    CPU_Core_inst/ALU_inst/p_1_out__1_n_104
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124    26.128 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_10/O
                         net (fo=1, routed)           0.000    26.128    CPU_Core_inst/ALU_inst/resultReg[17]_i_10_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.526 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.526    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.860 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.699    27.558    CPU_Core_inst/ALU_inst/data12[21]
    SLICE_X18Y129        LUT2 (Prop_lut2_I0_O)        0.303    27.861 r  CPU_Core_inst/ALU_inst/resultReg[21]_i_7/O
                         net (fo=1, routed)           0.000    27.861    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X18Y129        MUXF7 (Prop_muxf7_I1_O)      0.217    28.078 r  CPU_Core_inst/CU/resultReg_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    28.078    CPU_Core_inst/CU/resultReg_reg[21]_i_3_n_0
    SLICE_X18Y129        MUXF8 (Prop_muxf8_I1_O)      0.094    28.172 r  CPU_Core_inst/CU/resultReg_reg[21]_i_1/O
                         net (fo=3, routed)           0.698    28.871    CPU_Core_inst/ALU_inst/D[48]
    SLICE_X18Y129        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.603    28.157    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X18Y129        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[21]/C
                         clock pessimism              0.475    28.632    
                         clock uncertainty           -0.082    28.550    
    SLICE_X18Y129        FDCE (Setup_fdce_C_D)       -0.297    28.253    CPU_Core_inst/ALU_inst/resultReg_reg[21]
  -------------------------------------------------------------------
                         required time                         28.253    
                         arrival time                         -28.871    
  -------------------------------------------------------------------
                         slack                                 -0.617    

Slack (VIOLATED) :        -0.471ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        20.384ns  (logic 8.916ns (43.739%)  route 11.468ns (56.261%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 28.161 - 20.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           1.066    26.066    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    26.190 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    26.190    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.740    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.979 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[2]
                         net (fo=2, routed)           0.655    27.634    CPU_Core_inst/ALU_inst/p_1_out__1_1[4]
    SLICE_X19Y132        LUT2 (Prop_lut2_I0_O)        0.302    27.936 r  CPU_Core_inst/ALU_inst/resultReg[26]_i_6/O
                         net (fo=1, routed)           0.995    28.931    CPU_Core_inst/CU/resultReg_reg[26]
    SLICE_X24Y136        LUT6 (Prop_lut6_I4_O)        0.124    29.055 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=2, routed)           0.000    29.055    CPU_Core_inst/ALU_inst/D[53]
    SLICE_X24Y136        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.607    28.161    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X24Y136        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/C
                         clock pessimism              0.475    28.636    
                         clock uncertainty           -0.082    28.554    
    SLICE_X24Y136        FDCE (Setup_fdce_C_D)        0.029    28.583    CPU_Core_inst/ALU_inst/resultReg_reg[26]
  -------------------------------------------------------------------
                         required time                         28.583    
                         arrival time                         -29.055    
  -------------------------------------------------------------------
                         slack                                 -0.471    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        20.275ns  (logic 9.030ns (44.537%)  route 11.245ns (55.463%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.153ns = ( 28.153 - 20.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           1.066    26.066    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    26.190 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    26.190    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.740    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.854 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.854    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.093 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[2]
                         net (fo=1, routed)           0.588    27.681    CPU_Core_inst/ALU_inst/data12[30]
    SLICE_X18Y128        LUT2 (Prop_lut2_I0_O)        0.302    27.983 r  CPU_Core_inst/ALU_inst/resultReg[30]_i_8/O
                         net (fo=1, routed)           0.295    28.278    CPU_Core_inst/CU/resultReg_reg[30]
    SLICE_X21Y128        LUT6 (Prop_lut6_I2_O)        0.124    28.402 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=3, routed)           0.543    28.945    CPU_Core_inst/ALU_inst/D[57]
    SLICE_X20Y127        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.599    28.153    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X20Y127        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[30]/C
                         clock pessimism              0.489    28.642    
                         clock uncertainty           -0.082    28.560    
    SLICE_X20Y127        FDCE (Setup_fdce_C_D)       -0.058    28.502    CPU_Core_inst/ALU_inst/resultReg_reg[30]
  -------------------------------------------------------------------
                         required time                         28.502    
                         arrival time                         -28.945    
  -------------------------------------------------------------------
                         slack                                 -0.443    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        20.230ns  (logic 8.966ns (44.321%)  route 11.264ns (55.679%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 28.155 - 20.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[1]
                         net (fo=2, routed)           1.004    26.004    CPU_Core_inst/ALU_inst/p_1_out__1_n_104
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124    26.128 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_10/O
                         net (fo=1, routed)           0.000    26.128    CPU_Core_inst/ALU_inst/resultReg[17]_i_10_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.526 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.526    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.839 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.486    27.325    CPU_Core_inst/ALU_inst/data12[23]
    SLICE_X25Y127        LUT2 (Prop_lut2_I0_O)        0.306    27.631 r  CPU_Core_inst/ALU_inst/resultReg[23]_i_10/O
                         net (fo=1, routed)           0.645    28.276    CPU_Core_inst/CU/resultReg_reg[23]
    SLICE_X24Y129        LUT6 (Prop_lut6_I5_O)        0.124    28.400 r  CPU_Core_inst/CU/resultReg[23]_i_3/O
                         net (fo=2, routed)           0.174    28.574    CPU_Core_inst/CU/resultReg[23]_i_3_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I1_O)        0.124    28.698 r  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=2, routed)           0.202    28.900    CPU_Core_inst/ALU_inst/D[50]
    SLICE_X25Y129        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.601    28.155    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X25Y129        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[23]/C
                         clock pessimism              0.475    28.630    
                         clock uncertainty           -0.082    28.548    
    SLICE_X25Y129        FDCE (Setup_fdce_C_D)       -0.067    28.481    CPU_Core_inst/ALU_inst/resultReg_reg[23]
  -------------------------------------------------------------------
                         required time                         28.481    
                         arrival time                         -28.900    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.398ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        20.354ns  (logic 8.994ns (44.188%)  route 11.360ns (55.812%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 28.155 - 20.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           1.066    26.066    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    26.190 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    26.190    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.740    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.053 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[3]
                         net (fo=2, routed)           0.934    27.987    CPU_Core_inst/ALU_inst/p_1_out__1_1[5]
    SLICE_X31Y130        LUT2 (Prop_lut2_I0_O)        0.306    28.293 r  CPU_Core_inst/ALU_inst/resultReg[27]_i_4/O
                         net (fo=1, routed)           0.607    28.900    CPU_Core_inst/CU/resultReg_reg[27]
    SLICE_X30Y132        LUT6 (Prop_lut6_I4_O)        0.124    29.024 r  CPU_Core_inst/CU/resultReg[27]_i_1/O
                         net (fo=2, routed)           0.000    29.024    CPU_Core_inst/ALU_inst/D[54]
    SLICE_X30Y132        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.601    28.155    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X30Y132        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/C
                         clock pessimism              0.475    28.630    
                         clock uncertainty           -0.082    28.548    
    SLICE_X30Y132        FDCE (Setup_fdce_C_D)        0.077    28.625    CPU_Core_inst/ALU_inst/resultReg_reg[27]
  -------------------------------------------------------------------
                         required time                         28.625    
                         arrival time                         -29.024    
  -------------------------------------------------------------------
                         slack                                 -0.398    

Slack (VIOLATED) :        -0.299ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        20.098ns  (logic 8.984ns (44.702%)  route 11.114ns (55.298%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns = ( 28.156 - 20.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           1.066    26.066    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    26.190 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    26.190    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.740    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.854 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.854    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.167 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[3]
                         net (fo=1, routed)           0.890    28.057    CPU_Core_inst/CU/data12[31]_alias
    SLICE_X19Y128        LUT6 (Prop_lut6_I5_O)        0.306    28.363 r  CPU_Core_inst/CU/resultReg[31]_i_1_comp/O
                         net (fo=3, routed)           0.404    28.768    CPU_Core_inst/ALU_inst/D[58]
    SLICE_X19Y128        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.602    28.156    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X19Y128        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[31]/C
                         clock pessimism              0.475    28.631    
                         clock uncertainty           -0.082    28.549    
    SLICE_X19Y128        FDCE (Setup_fdce_C_D)       -0.081    28.468    CPU_Core_inst/ALU_inst/resultReg_reg[31]
  -------------------------------------------------------------------
                         required time                         28.468    
                         arrival time                         -28.768    
  -------------------------------------------------------------------
                         slack                                 -0.299    

Slack (VIOLATED) :        -0.297ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        20.109ns  (logic 8.896ns (44.238%)  route 11.213ns (55.762%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.156ns = ( 28.156 - 20.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           1.066    26.066    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    26.190 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    26.190    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.740    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.962 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[0]
                         net (fo=1, routed)           0.450    27.412    CPU_Core_inst/ALU_inst/data12[24]
    SLICE_X18Y128        LUT2 (Prop_lut2_I0_O)        0.299    27.711 r  CPU_Core_inst/ALU_inst/resultReg[24]_i_4/O
                         net (fo=1, routed)           0.437    28.148    CPU_Core_inst/CU/resultReg_reg[24]
    SLICE_X20Y127        LUT6 (Prop_lut6_I4_O)        0.124    28.272 r  CPU_Core_inst/CU/resultReg[24]_i_1/O
                         net (fo=3, routed)           0.507    28.779    CPU_Core_inst/ALU_inst/D[51]
    SLICE_X18Y128        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.602    28.156    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X18Y128        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[24]/C
                         clock pessimism              0.475    28.631    
                         clock uncertainty           -0.082    28.549    
    SLICE_X18Y128        FDCE (Setup_fdce_C_D)       -0.067    28.482    CPU_Core_inst/ALU_inst/resultReg_reg[24]
  -------------------------------------------------------------------
                         required time                         28.482    
                         arrival time                         -28.779    
  -------------------------------------------------------------------
                         slack                                 -0.297    

Slack (VIOLATED) :        -0.235ns  (required time - arrival time)
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        20.054ns  (logic 8.603ns (42.898%)  route 11.451ns (57.102%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.154ns = ( 28.154 - 20.000 ) 
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.932    25.932    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X13Y126        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    26.528 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/O[3]
                         net (fo=1, routed)           0.590    27.118    CPU_Core_inst/ALU_inst/data12[19]
    SLICE_X21Y128        LUT2 (Prop_lut2_I0_O)        0.306    27.424 r  CPU_Core_inst/ALU_inst/resultReg[19]_i_4/O
                         net (fo=1, routed)           0.551    27.975    CPU_Core_inst/CU/resultReg_reg[19]
    SLICE_X25Y129        LUT6 (Prop_lut6_I4_O)        0.124    28.099 r  CPU_Core_inst/CU/resultReg[19]_i_1/O
                         net (fo=3, routed)           0.626    28.725    CPU_Core_inst/ALU_inst/D[46]
    SLICE_X28Y129        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.600    28.154    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X28Y129        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[19]/C
                         clock pessimism              0.475    28.629    
                         clock uncertainty           -0.082    28.547    
    SLICE_X28Y129        FDCE (Setup_fdce_C_D)       -0.058    28.489    CPU_Core_inst/ALU_inst/resultReg_reg[19]
  -------------------------------------------------------------------
                         required time                         28.489    
                         arrival time                         -28.725    
  -------------------------------------------------------------------
                         slack                                 -0.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer3MaxCountReg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/debug_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.388%)  route 0.236ns (62.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.638     2.632    memoryMapping_inst/CLK
    SLICE_X35Y115        FDCE                                         r  memoryMapping_inst/hardwareTimer3MaxCountReg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y115        FDCE (Prop_fdce_C_Q)         0.141     2.773 r  memoryMapping_inst/hardwareTimer3MaxCountReg_reg[12]/Q
                         net (fo=6, routed)           0.236     3.009    memoryMapping_inst/hardwareTimer3_inst/D[14]
    SLICE_X36Y116        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.909     3.465    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X36Y116        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[46]/C
                         clock pessimism             -0.571     2.894    
    SLICE_X36Y116        FDCE (Hold_fdce_C_D)         0.070     2.964    memoryMapping_inst/hardwareTimer3_inst/debug_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer3MaxCountReg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/debug_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.955%)  route 0.251ns (64.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.638     2.632    memoryMapping_inst/CLK
    SLICE_X35Y115        FDCE                                         r  memoryMapping_inst/hardwareTimer3MaxCountReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y115        FDCE (Prop_fdce_C_Q)         0.141     2.773 r  memoryMapping_inst/hardwareTimer3MaxCountReg_reg[11]/Q
                         net (fo=6, routed)           0.251     3.024    memoryMapping_inst/hardwareTimer3_inst/D[13]
    SLICE_X40Y116        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.909     3.465    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X40Y116        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[45]/C
                         clock pessimism             -0.571     2.894    
    SLICE_X40Y116        FDCE (Hold_fdce_C_D)         0.070     2.964    memoryMapping_inst/hardwareTimer3_inst/debug_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.964    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer3_inst/countReg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/debug_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.145%)  route 0.260ns (64.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.634     2.628    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X36Y119        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     2.769 r  memoryMapping_inst/hardwareTimer3_inst/countReg_reg[19]/Q
                         net (fo=6, routed)           0.260     3.029    memoryMapping_inst/hardwareTimer3_inst/Q[19]
    SLICE_X34Y120        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.905     3.461    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X34Y120        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[19]/C
                         clock pessimism             -0.571     2.890    
    SLICE_X34Y120        FDCE (Hold_fdce_C_D)         0.063     2.953    memoryMapping_inst/hardwareTimer3_inst/debug_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.953    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.369ns (68.588%)  route 0.169ns (31.412%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.477ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.565     2.559    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X13Y99         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.141     2.700 r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[0]/Q
                         net (fo=4, routed)           0.168     2.868    memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[0]
    SLICE_X13Y99         LUT2 (Prop_lut2_I0_O)        0.042     2.910 r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg[0]_i_3/O
                         net (fo=1, routed)           0.000     2.910    memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg[0]_i_3_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     3.042 r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.043    memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[0]_i_2_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.097 r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.097    memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[4]_i_1_n_7
    SLICE_X13Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.921     3.477    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X13Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[4]/C
                         clock pessimism             -0.567     2.910    
    SLICE_X13Y100        FDCE (Hold_fdce_C_D)         0.105     3.015    memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer2MaxCountReg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer2_inst/debug_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.089%)  route 0.273ns (65.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.642     2.636    memoryMapping_inst/CLK
    SLICE_X37Y105        FDCE                                         r  memoryMapping_inst/hardwareTimer2MaxCountReg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y105        FDCE (Prop_fdce_C_Q)         0.141     2.777 r  memoryMapping_inst/hardwareTimer2MaxCountReg_reg[14]/Q
                         net (fo=6, routed)           0.273     3.050    memoryMapping_inst/hardwareTimer2_inst/D[16]
    SLICE_X34Y102        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/debug_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.917     3.473    memoryMapping_inst/hardwareTimer2_inst/CLK
    SLICE_X34Y102        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/debug_reg[32]/C
                         clock pessimism             -0.571     2.902    
    SLICE_X34Y102        FDCE (Hold_fdce_C_D)         0.063     2.965    memoryMapping_inst/hardwareTimer2_inst/debug_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer0MaxCountReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer0_inst/debug_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.625%)  route 0.190ns (57.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.647     2.641    memoryMapping_inst/CLK
    SLICE_X9Y102         FDCE                                         r  memoryMapping_inst/hardwareTimer0MaxCountReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y102         FDCE (Prop_fdce_C_Q)         0.141     2.782 r  memoryMapping_inst/hardwareTimer0MaxCountReg_reg[2]/Q
                         net (fo=7, routed)           0.190     2.972    memoryMapping_inst/hardwareTimer0_inst/debug_reg[49]_1[4]
    SLICE_X8Y98          FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.834     3.390    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X8Y98          FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[12]/C
                         clock pessimism             -0.567     2.824    
    SLICE_X8Y98          FDCE (Hold_fdce_C_D)         0.060     2.884    memoryMapping_inst/hardwareTimer0_inst/debug_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.884    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.380ns (69.217%)  route 0.169ns (30.783%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.477ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.565     2.559    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X13Y99         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDCE (Prop_fdce_C_Q)         0.141     2.700 r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[0]/Q
                         net (fo=4, routed)           0.168     2.868    memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[0]
    SLICE_X13Y99         LUT2 (Prop_lut2_I0_O)        0.042     2.910 r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg[0]_i_3/O
                         net (fo=1, routed)           0.000     2.910    memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg[0]_i_3_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     3.042 r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     3.043    memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[0]_i_2_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.108 r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.108    memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[4]_i_1_n_5
    SLICE_X13Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.921     3.477    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X13Y100        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[6]/C
                         clock pessimism             -0.567     2.910    
    SLICE_X13Y100        FDCE (Hold_fdce_C_D)         0.105     3.015    memoryMapping_inst/hardwareTimer0_inst/prescalerCountReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer0MaxCountReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer0_inst/debug_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.997%)  route 0.212ns (60.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.567ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.646     2.640    memoryMapping_inst/CLK
    SLICE_X9Y103         FDCE                                         r  memoryMapping_inst/hardwareTimer0MaxCountReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDCE (Prop_fdce_C_Q)         0.141     2.781 r  memoryMapping_inst/hardwareTimer0MaxCountReg_reg[3]/Q
                         net (fo=7, routed)           0.212     2.993    memoryMapping_inst/hardwareTimer0_inst/debug_reg[49]_1[5]
    SLICE_X9Y98          FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.834     3.390    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X9Y98          FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[13]/C
                         clock pessimism             -0.567     2.824    
    SLICE_X9Y98          FDCE (Hold_fdce_C_D)         0.075     2.899    memoryMapping_inst/hardwareTimer0_inst/debug_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.899    
                         arrival time                           2.993    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer3PrescalerReg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/debug_reg[94]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.247%)  route 0.265ns (61.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.635ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.641     2.635    memoryMapping_inst/CLK
    SLICE_X34Y109        FDCE                                         r  memoryMapping_inst/hardwareTimer3PrescalerReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.164     2.799 r  memoryMapping_inst/hardwareTimer3PrescalerReg_reg[28]/Q
                         net (fo=4, routed)           0.265     3.064    memoryMapping_inst/hardwareTimer3_inst/D[62]
    SLICE_X41Y112        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.912     3.468    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X41Y112        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[94]/C
                         clock pessimism             -0.571     2.897    
    SLICE_X41Y112        FDCE (Hold_fdce_C_D)         0.070     2.967    memoryMapping_inst/hardwareTimer3_inst/debug_reg[94]
  -------------------------------------------------------------------
                         required time                         -2.967    
                         arrival time                           3.064    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 memoryMapping_inst/hardwareTimer3MaxCountReg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/hardwareTimer3_inst/debug_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.134%)  route 0.285ns (66.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.633ns
    Clock Pessimism Removal (CPR):    0.571ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.639     2.633    memoryMapping_inst/CLK
    SLICE_X33Y115        FDCE                                         r  memoryMapping_inst/hardwareTimer3MaxCountReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y115        FDCE (Prop_fdce_C_Q)         0.141     2.774 r  memoryMapping_inst/hardwareTimer3MaxCountReg_reg[6]/Q
                         net (fo=6, routed)           0.285     3.059    memoryMapping_inst/hardwareTimer3_inst/D[8]
    SLICE_X37Y115        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.910     3.466    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X37Y115        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[40]/C
                         clock pessimism             -0.571     2.895    
    SLICE_X37Y115        FDCE (Hold_fdce_C_D)         0.060     2.955    memoryMapping_inst/hardwareTimer3_inst/debug_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.955    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { internalClockGenerator_inst/mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y13     VAG_ImageBuffer_inst/framebuffer_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y14     VAG_ImageBuffer_inst/framebuffer_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y18     VAG_ImageBuffer_inst/framebuffer_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y18     VAG_ImageBuffer_inst/framebuffer_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y17     VAG_ImageBuffer_inst/framebuffer_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y16     VAG_ImageBuffer_inst/framebuffer_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y17     VAG_ImageBuffer_inst/framebuffer_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y17     VAG_ImageBuffer_inst/framebuffer_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y15     VAG_ImageBuffer_inst/framebuffer_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y16     VAG_ImageBuffer_inst/framebuffer_reg_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  internalClockGenerator_inst/mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y134    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y134    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X21Y126    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X21Y126    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y130    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y130    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y130    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y130    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y134    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y134    CPU_Core_inst/ALU_inst/flagsReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X21Y126    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X21Y126    CPU_Core_inst/ALU_inst/flagsReg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X20Y127    CPU_Core_inst/ALU_inst/flagsReg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y130    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X30Y130    CPU_Core_inst/ALU_inst/resultReg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y130    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y130    CPU_Core_inst/ALU_inst/resultReg_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 0.580ns (28.353%)  route 1.466ns (71.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    8.661ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.719     8.661    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X22Y124        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124        FDCE (Prop_fdce_C_Q)         0.456     9.117 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.804     9.921    CPU_Core_inst/CU/softwareReset
    SLICE_X21Y124        LUT3 (Prop_lut3_I2_O)        0.124    10.045 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.662    10.707    p_0_in
    SLICE_X13Y123        FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.600    14.941    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
                         clock pessimism              0.180    15.121    
                         clock uncertainty           -0.180    14.941    
    SLICE_X13Y123        FDSE (Setup_fdse_C_S)       -0.429    14.512    reset_reg
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  3.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 CPU_Core_inst/CU/softwareResetReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reset_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.186ns (26.138%)  route 0.526ns (73.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    2.626ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.632     2.626    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X22Y124        FDCE                                         r  CPU_Core_inst/CU/softwareResetReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y124        FDCE (Prop_fdce_C_Q)         0.141     2.767 r  CPU_Core_inst/CU/softwareResetReg_reg/Q
                         net (fo=2, routed)           0.278     3.045    CPU_Core_inst/CU/softwareReset
    SLICE_X21Y124        LUT3 (Prop_lut3_I2_O)        0.045     3.090 r  CPU_Core_inst/CU/reset_i_1/O
                         net (fo=1, routed)           0.248     3.338    p_0_in
    SLICE_X13Y123        FDSE                                         r  reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.905     2.033    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
                         clock pessimism             -0.244     1.789    
                         clock uncertainty            0.180     1.969    
    SLICE_X13Y123        FDSE (Hold_fdse_C_S)        -0.018     1.951    reset_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           3.338    
  -------------------------------------------------------------------
                         slack                                  1.387    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.719ns  (logic 1.093ns (11.247%)  route 8.626ns (88.753%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.225ns = ( 28.225 - 20.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 15.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560    15.081    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    15.599 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.471    21.069    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X18Y122        LUT2 (Prop_lut2_I0_O)        0.119    21.188 f  CPU_Core_inst/ALU_inst/FSM_sequential_procState[2]_i_9/O
                         net (fo=1, routed)           0.711    21.900    CPU_Core_inst/CU/FSM_sequential_procState_reg[0]_0
    SLICE_X18Y122        LUT6 (Prop_lut6_I3_O)        0.332    22.232 r  CPU_Core_inst/CU/FSM_sequential_procState[2]_i_6/O
                         net (fo=3, routed)           0.913    23.145    CPU_Core_inst/CU/procState
    SLICE_X19Y124        LUT4 (Prop_lut4_I2_O)        0.124    23.269 r  CPU_Core_inst/CU/FSM_sequential_procState[1]_i_1/O
                         net (fo=1, routed)           1.531    24.799    CPU_Core_inst/CU/FSM_sequential_procState[1]_i_1_n_0
    SLICE_X7Y129         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.671    28.225    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X7Y129         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[1]/C
                         clock pessimism              0.180    28.404    
                         clock uncertainty           -0.180    28.224    
    SLICE_X7Y129         FDCE (Setup_fdce_C_D)       -0.067    28.157    CPU_Core_inst/CU/FSM_sequential_procState_reg[1]
  -------------------------------------------------------------------
                         required time                         28.157    
                         arrival time                         -24.799    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/FSM_sequential_procState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.555ns  (logic 1.093ns (11.439%)  route 8.462ns (88.561%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns = ( 28.157 - 20.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 15.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560    15.081    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    15.599 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.471    21.069    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X18Y122        LUT2 (Prop_lut2_I0_O)        0.119    21.188 f  CPU_Core_inst/ALU_inst/FSM_sequential_procState[2]_i_9/O
                         net (fo=1, routed)           0.711    21.900    CPU_Core_inst/CU/FSM_sequential_procState_reg[0]_0
    SLICE_X18Y122        LUT6 (Prop_lut6_I3_O)        0.332    22.232 r  CPU_Core_inst/CU/FSM_sequential_procState[2]_i_6/O
                         net (fo=3, routed)           0.971    23.203    CPU_Core_inst/CU/procState
    SLICE_X18Y123        LUT6 (Prop_lut6_I4_O)        0.124    23.327 r  CPU_Core_inst/CU/FSM_sequential_procState[2]_i_1/O
                         net (fo=1, routed)           1.309    24.636    CPU_Core_inst/CU/FSM_sequential_procState[2]_i_1_n_0
    SLICE_X8Y128         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.603    28.157    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X8Y128         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[2]/C
                         clock pessimism              0.180    28.336    
                         clock uncertainty           -0.180    28.156    
    SLICE_X8Y128         FDCE (Setup_fdce_C_D)       -0.045    28.111    CPU_Core_inst/CU/FSM_sequential_procState_reg[2]
  -------------------------------------------------------------------
                         required time                         28.111    
                         arrival time                         -24.636    
  -------------------------------------------------------------------
                         slack                                  3.476    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.342ns  (logic 0.969ns (10.373%)  route 8.373ns (89.627%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 28.155 - 20.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 15.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560    15.081    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    15.599 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.169    20.768    CPU_Core_inst/CU/reset_reg
    SLICE_X20Y122        LUT5 (Prop_lut5_I4_O)        0.119    20.887 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.007    21.894    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I1_O)        0.332    22.226 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=43, routed)          2.197    24.423    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X41Y132        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.601    28.155    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X41Y132        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[11]/C
                         clock pessimism              0.180    28.334    
                         clock uncertainty           -0.180    28.154    
    SLICE_X41Y132        FDCE (Setup_fdce_C_CE)      -0.205    27.949    CPU_Core_inst/ALU_inst/resultReg_reg[11]
  -------------------------------------------------------------------
                         required time                         27.949    
                         arrival time                         -24.423    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.342ns  (logic 0.969ns (10.373%)  route 8.373ns (89.627%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 28.155 - 20.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 15.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560    15.081    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    15.599 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.169    20.768    CPU_Core_inst/CU/reset_reg
    SLICE_X20Y122        LUT5 (Prop_lut5_I4_O)        0.119    20.887 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.007    21.894    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I1_O)        0.332    22.226 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=43, routed)          2.197    24.423    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X41Y132        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.601    28.155    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X41Y132        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[8]/C
                         clock pessimism              0.180    28.334    
                         clock uncertainty           -0.180    28.154    
    SLICE_X41Y132        FDCE (Setup_fdce_C_CE)      -0.205    27.949    CPU_Core_inst/ALU_inst/resultReg_reg[8]
  -------------------------------------------------------------------
                         required time                         27.949    
                         arrival time                         -24.423    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.441ns  (logic 1.093ns (11.577%)  route 8.348ns (88.423%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        3.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns = ( 28.157 - 20.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 15.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560    15.081    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    15.599 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.471    21.069    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X18Y122        LUT2 (Prop_lut2_I0_O)        0.119    21.188 f  CPU_Core_inst/ALU_inst/FSM_sequential_procState[2]_i_9/O
                         net (fo=1, routed)           0.711    21.900    CPU_Core_inst/CU/FSM_sequential_procState_reg[0]_0
    SLICE_X18Y122        LUT6 (Prop_lut6_I3_O)        0.332    22.232 r  CPU_Core_inst/CU/FSM_sequential_procState[2]_i_6/O
                         net (fo=3, routed)           0.805    23.037    CPU_Core_inst/CU/procState
    SLICE_X19Y124        LUT6 (Prop_lut6_I4_O)        0.124    23.161 r  CPU_Core_inst/CU/FSM_sequential_procState[0]_i_1/O
                         net (fo=1, routed)           1.361    24.522    CPU_Core_inst/CU/FSM_sequential_procState[0]_i_1_n_0
    SLICE_X8Y128         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.603    28.157    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X8Y128         FDCE                                         r  CPU_Core_inst/CU/FSM_sequential_procState_reg[0]/C
                         clock pessimism              0.180    28.336    
                         clock uncertainty           -0.180    28.156    
    SLICE_X8Y128         FDCE (Setup_fdce_C_D)       -0.031    28.125    CPU_Core_inst/CU/FSM_sequential_procState_reg[0]
  -------------------------------------------------------------------
                         required time                         28.125    
                         arrival time                         -24.522    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.201ns  (logic 0.969ns (10.531%)  route 8.232ns (89.469%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.153ns = ( 28.153 - 20.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 15.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560    15.081    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    15.599 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.169    20.768    CPU_Core_inst/CU/reset_reg
    SLICE_X20Y122        LUT5 (Prop_lut5_I4_O)        0.119    20.887 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.007    21.894    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I1_O)        0.332    22.226 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=43, routed)          2.056    24.282    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X41Y131        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.599    28.153    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X41Y131        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[13]/C
                         clock pessimism              0.180    28.332    
                         clock uncertainty           -0.180    28.152    
    SLICE_X41Y131        FDCE (Setup_fdce_C_CE)      -0.205    27.947    CPU_Core_inst/ALU_inst/resultReg_reg[13]
  -------------------------------------------------------------------
                         required time                         27.947    
                         arrival time                         -24.282    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.201ns  (logic 0.969ns (10.531%)  route 8.232ns (89.469%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.153ns = ( 28.153 - 20.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 15.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560    15.081    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    15.599 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.169    20.768    CPU_Core_inst/CU/reset_reg
    SLICE_X20Y122        LUT5 (Prop_lut5_I4_O)        0.119    20.887 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.007    21.894    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I1_O)        0.332    22.226 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=43, routed)          2.056    24.282    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X41Y131        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.599    28.153    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X41Y131        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[15]/C
                         clock pessimism              0.180    28.332    
                         clock uncertainty           -0.180    28.152    
    SLICE_X41Y131        FDCE (Setup_fdce_C_CE)      -0.205    27.947    CPU_Core_inst/ALU_inst/resultReg_reg[15]
  -------------------------------------------------------------------
                         required time                         27.947    
                         arrival time                         -24.282    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.131ns  (logic 0.969ns (10.612%)  route 8.162ns (89.388%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns = ( 28.152 - 20.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 15.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560    15.081    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    15.599 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.169    20.768    CPU_Core_inst/CU/reset_reg
    SLICE_X20Y122        LUT5 (Prop_lut5_I4_O)        0.119    20.887 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.007    21.894    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I1_O)        0.332    22.226 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=43, routed)          1.986    24.212    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X32Y130        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.598    28.152    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X32Y130        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[10]/C
                         clock pessimism              0.180    28.331    
                         clock uncertainty           -0.180    28.151    
    SLICE_X32Y130        FDCE (Setup_fdce_C_CE)      -0.205    27.946    CPU_Core_inst/ALU_inst/resultReg_reg[10]
  -------------------------------------------------------------------
                         required time                         27.946    
                         arrival time                         -24.212    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.746ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.159ns  (logic 0.969ns (10.580%)  route 8.190ns (89.420%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns = ( 28.155 - 20.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 15.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560    15.081    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    15.599 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.169    20.768    CPU_Core_inst/CU/reset_reg
    SLICE_X20Y122        LUT5 (Prop_lut5_I4_O)        0.119    20.887 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.007    21.894    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I1_O)        0.332    22.226 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=43, routed)          2.014    24.240    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X30Y132        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.601    28.155    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X30Y132        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[27]/C
                         clock pessimism              0.180    28.334    
                         clock uncertainty           -0.180    28.154    
    SLICE_X30Y132        FDCE (Setup_fdce_C_CE)      -0.169    27.985    CPU_Core_inst/ALU_inst/resultReg_reg[27]
  -------------------------------------------------------------------
                         required time                         27.985    
                         arrival time                         -24.240    
  -------------------------------------------------------------------
                         slack                                  3.746    

Slack (MET) :             3.869ns  (required time - arrival time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/ALU_inst/resultReg_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        9.005ns  (logic 0.969ns (10.760%)  route 8.036ns (89.240%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        3.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns = ( 28.161 - 20.000 ) 
    Source Clock Delay      (SCD):    5.081ns = ( 15.081 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.560    15.081    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.518    15.599 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          5.169    20.768    CPU_Core_inst/CU/reset_reg
    SLICE_X20Y122        LUT5 (Prop_lut5_I4_O)        0.119    20.887 r  CPU_Core_inst/CU/resultReg[30]_i_4/O
                         net (fo=2, routed)           1.007    21.894    CPU_Core_inst/CU/resultReg[30]_i_4_n_0
    SLICE_X20Y124        LUT5 (Prop_lut5_I1_O)        0.332    22.226 r  CPU_Core_inst/CU/resultReg[30]_i_1/O
                         net (fo=43, routed)          1.861    24.086    CPU_Core_inst/ALU_inst/resultReg
    SLICE_X24Y136        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.607    28.161    CPU_Core_inst/ALU_inst/sysClk_BUFG
    SLICE_X24Y136        FDCE                                         r  CPU_Core_inst/ALU_inst/resultReg_reg[26]/C
                         clock pessimism              0.180    28.340    
                         clock uncertainty           -0.180    28.160    
    SLICE_X24Y136        FDCE (Setup_fdce_C_CE)      -0.205    27.955    CPU_Core_inst/ALU_inst/resultReg_reg[26]
  -------------------------------------------------------------------
                         required time                         27.955    
                         arrival time                         -24.086    
  -------------------------------------------------------------------
                         slack                                  3.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.209ns (9.097%)  route 2.088ns (90.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.088     3.701    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X24Y122        LUT6 (Prop_lut6_I4_O)        0.045     3.746 r  CPU_Core_inst/ALU_inst/instructionReg[23]_i_1/O
                         net (fo=1, routed)           0.000     3.746    CPU_Core_inst/CU/instructionReg_reg[31]_0[20]
    SLICE_X24Y122        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.905     3.461    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X24Y122        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[23]/C
                         clock pessimism             -0.244     3.217    
                         clock uncertainty            0.180     3.397    
    SLICE_X24Y122        FDCE (Hold_fdce_C_D)         0.091     3.488    CPU_Core_inst/CU/instructionReg_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.488    
                         arrival time                           3.746    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.209ns (9.319%)  route 2.034ns (90.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.388ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.034     3.646    memoryMapping_inst/clockController_inst/alteredClkRegister_reg_0
    SLICE_X45Y97         LUT6 (Prop_lut6_I0_O)        0.045     3.691 r  memoryMapping_inst/clockController_inst/alteredClkRegister_i_2/O
                         net (fo=1, routed)           0.000     3.691    memoryMapping_inst/clockController_inst/alteredClkRegister_i_2_n_0
    SLICE_X45Y97         FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.833     3.388    memoryMapping_inst/clockController_inst/CLK
    SLICE_X45Y97         FDCE                                         r  memoryMapping_inst/clockController_inst/alteredClkRegister_reg/C
                         clock pessimism             -0.244     3.144    
                         clock uncertainty            0.180     3.324    
    SLICE_X45Y97         FDCE (Hold_fdce_C_D)         0.092     3.416    memoryMapping_inst/clockController_inst/alteredClkRegister_reg
  -------------------------------------------------------------------
                         required time                         -3.416    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.209ns (8.889%)  route 2.142ns (91.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.142     3.754    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X24Y122        LUT6 (Prop_lut6_I1_O)        0.045     3.799 r  CPU_Core_inst/ALU_inst/instructionReg[24]_i_1/O
                         net (fo=1, routed)           0.000     3.799    CPU_Core_inst/CU/instructionReg_reg[31]_0[21]
    SLICE_X24Y122        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.905     3.461    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X24Y122        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[24]/C
                         clock pessimism             -0.244     3.217    
                         clock uncertainty            0.180     3.397    
    SLICE_X24Y122        FDCE (Hold_fdce_C_D)         0.092     3.489    CPU_Core_inst/CU/instructionReg_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 0.317ns (13.344%)  route 2.059ns (86.656%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          1.526     3.138    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X24Y118        LUT3 (Prop_lut3_I0_O)        0.046     3.184 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           0.533     3.717    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X22Y123        LUT6 (Prop_lut6_I4_O)        0.107     3.824 r  CPU_Core_inst/ALU_inst/instructionReg[19]_i_1/O
                         net (fo=1, routed)           0.000     3.824    CPU_Core_inst/CU/instructionReg_reg[31]_0[16]
    SLICE_X22Y123        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.904     3.460    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X22Y123        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[19]/C
                         clock pessimism             -0.244     3.216    
                         clock uncertainty            0.180     3.396    
    SLICE_X22Y123        FDCE (Hold_fdce_C_D)         0.091     3.487    CPU_Core_inst/CU/instructionReg_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           3.824    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.317ns (13.191%)  route 2.086ns (86.809%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          1.526     3.138    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X24Y118        LUT3 (Prop_lut3_I0_O)        0.046     3.184 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           0.561     3.744    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X21Y121        LUT6 (Prop_lut6_I0_O)        0.107     3.851 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_1/O
                         net (fo=1, routed)           0.000     3.851    CPU_Core_inst/CU/instructionReg_reg[31]_0[25]
    SLICE_X21Y121        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.907     3.463    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X21Y121        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[28]/C
                         clock pessimism             -0.244     3.219    
                         clock uncertainty            0.180     3.399    
    SLICE_X21Y121        FDCE (Hold_fdce_C_D)         0.092     3.491    CPU_Core_inst/CU/instructionReg_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.851    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.317ns (13.185%)  route 2.087ns (86.815%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          1.526     3.138    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X24Y118        LUT3 (Prop_lut3_I0_O)        0.046     3.184 r  CPU_Core_inst/ALU_inst/instructionReg[28]_i_2/O
                         net (fo=6, routed)           0.562     3.745    CPU_Core_inst/ALU_inst/instructionReg[28]_i_2_n_0
    SLICE_X21Y121        LUT6 (Prop_lut6_I1_O)        0.107     3.852 r  CPU_Core_inst/ALU_inst/instructionReg[26]_i_1/O
                         net (fo=1, routed)           0.000     3.852    CPU_Core_inst/CU/instructionReg_reg[31]_0[23]
    SLICE_X21Y121        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.907     3.463    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X21Y121        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[26]/C
                         clock pessimism             -0.244     3.219    
                         clock uncertainty            0.180     3.399    
    SLICE_X21Y121        FDCE (Hold_fdce_C_D)         0.091     3.490    CPU_Core_inst/CU/instructionReg_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           3.852    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.209ns (8.609%)  route 2.219ns (91.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.219     3.831    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X27Y124        LUT6 (Prop_lut6_I3_O)        0.045     3.876 r  CPU_Core_inst/ALU_inst/instructionReg[10]_i_1/O
                         net (fo=1, routed)           0.000     3.876    CPU_Core_inst/CU/instructionReg_reg[31]_0[10]
    SLICE_X27Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.902     3.458    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X27Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[10]/C
                         clock pessimism             -0.244     3.214    
                         clock uncertainty            0.180     3.394    
    SLICE_X27Y124        FDCE (Hold_fdce_C_D)         0.091     3.485    CPU_Core_inst/CU/instructionReg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.485    
                         arrival time                           3.876    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.209ns (8.602%)  route 2.221ns (91.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.221     3.833    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X27Y124        LUT6 (Prop_lut6_I4_O)        0.045     3.878 r  CPU_Core_inst/ALU_inst/instructionReg[8]_i_1/O
                         net (fo=1, routed)           0.000     3.878    CPU_Core_inst/CU/instructionReg_reg[31]_0[8]
    SLICE_X27Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.902     3.458    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X27Y124        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[8]/C
                         clock pessimism             -0.244     3.214    
                         clock uncertainty            0.180     3.394    
    SLICE_X27Y124        FDCE (Hold_fdce_C_D)         0.092     3.486    CPU_Core_inst/CU/instructionReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.486    
                         arrival time                           3.878    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 0.209ns (8.561%)  route 2.232ns (91.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.232     3.845    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X26Y123        LUT6 (Prop_lut6_I4_O)        0.045     3.890 r  CPU_Core_inst/ALU_inst/instructionReg[22]_i_1/O
                         net (fo=1, routed)           0.000     3.890    CPU_Core_inst/CU/instructionReg_reg[31]_0[19]
    SLICE_X26Y123        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.903     3.459    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X26Y123        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[22]/C
                         clock pessimism             -0.244     3.215    
                         clock uncertainty            0.180     3.395    
    SLICE_X26Y123        FDCE (Hold_fdce_C_D)         0.091     3.486    CPU_Core_inst/CU/instructionReg_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.486    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 programmingModeReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CPU_Core_inst/CU/instructionReg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 0.209ns (8.387%)  route 2.283ns (91.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.565     1.448    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  programmingModeReg_reg/Q
                         net (fo=38, routed)          2.283     3.895    CPU_Core_inst/ALU_inst/instructionReg_reg[21]
    SLICE_X25Y123        LUT6 (Prop_lut6_I4_O)        0.045     3.940 r  CPU_Core_inst/ALU_inst/instructionReg[25]_i_1/O
                         net (fo=1, routed)           0.000     3.940    CPU_Core_inst/CU/instructionReg_reg[31]_0[22]
    SLICE_X25Y123        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.903     3.459    CPU_Core_inst/CU/sysClk_BUFG
    SLICE_X25Y123        FDCE                                         r  CPU_Core_inst/CU/instructionReg_reg[25]/C
                         clock pessimism             -0.244     3.215    
                         clock uncertainty            0.180     3.395    
    SLICE_X25Y123        FDCE (Hold_fdce_C_D)         0.092     3.487    CPU_Core_inst/CU/instructionReg_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.487    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  0.453    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  VGA_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[3]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.306ns  (logic 0.456ns (4.033%)  route 10.850ns (95.967%))
  Logic Levels:           0  
  Clock Path Skew:        2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.987ns = ( 47.987 - 40.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 35.243 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    35.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    35.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.850    46.549    VGA_Controller_inst/AR[0]
    SLICE_X49Y69         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.430    47.987    VGA_Controller_inst/CLK
    SLICE_X49Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[3]/C
                         clock pessimism              0.180    48.167    
                         clock uncertainty           -0.190    47.977    
    SLICE_X49Y69         FDCE (Recov_fdce_C_CLR)     -0.405    47.572    VGA_Controller_inst/horizontalCount2_reg[3]
  -------------------------------------------------------------------
                         required time                         47.572    
                         arrival time                         -46.549    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/pixelReg_reg/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.302ns  (logic 0.456ns (4.035%)  route 10.846ns (95.965%))
  Logic Levels:           0  
  Clock Path Skew:        2.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.987ns = ( 47.987 - 40.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 35.243 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    35.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    35.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.846    46.546    VGA_Controller_inst/AR[0]
    SLICE_X49Y70         FDCE                                         f  VGA_Controller_inst/pixelReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.430    47.987    VGA_Controller_inst/CLK
    SLICE_X49Y70         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/C
                         clock pessimism              0.180    48.167    
                         clock uncertainty           -0.190    47.977    
    SLICE_X49Y70         FDCE (Recov_fdce_C_CLR)     -0.405    47.572    VGA_Controller_inst/pixelReg_reg
  -------------------------------------------------------------------
                         required time                         47.572    
                         arrival time                         -46.546    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount1_reg[6]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.342ns  (logic 0.456ns (4.020%)  route 10.886ns (95.980%))
  Logic Levels:           0  
  Clock Path Skew:        2.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.992ns = ( 47.992 - 40.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 35.243 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    35.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    35.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.886    46.586    VGA_Controller_inst/AR[0]
    SLICE_X50Y66         FDCE                                         f  VGA_Controller_inst/horizontalCount1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.435    47.992    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/C
                         clock pessimism              0.180    48.172    
                         clock uncertainty           -0.190    47.982    
    SLICE_X50Y66         FDCE (Recov_fdce_C_CLR)     -0.361    47.621    VGA_Controller_inst/horizontalCount1_reg[6]
  -------------------------------------------------------------------
                         required time                         47.621    
                         arrival time                         -46.586    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[5]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.349ns  (logic 0.456ns (4.018%)  route 10.893ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 47.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 35.243 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    35.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    35.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.893    46.592    VGA_Controller_inst/AR[0]
    SLICE_X46Y66         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.431    47.988    VGA_Controller_inst/CLK
    SLICE_X46Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[5]/C
                         clock pessimism              0.180    48.168    
                         clock uncertainty           -0.190    47.978    
    SLICE_X46Y66         FDCE (Recov_fdce_C_CLR)     -0.319    47.659    VGA_Controller_inst/horizontalCount2_reg[5]
  -------------------------------------------------------------------
                         required time                         47.659    
                         arrival time                         -46.592    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[6]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.349ns  (logic 0.456ns (4.018%)  route 10.893ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 47.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 35.243 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    35.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    35.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.893    46.592    VGA_Controller_inst/AR[0]
    SLICE_X46Y66         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.431    47.988    VGA_Controller_inst/CLK
    SLICE_X46Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[6]/C
                         clock pessimism              0.180    48.168    
                         clock uncertainty           -0.190    47.978    
    SLICE_X46Y66         FDCE (Recov_fdce_C_CLR)     -0.319    47.659    VGA_Controller_inst/horizontalCount2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.659    
                         arrival time                         -46.592    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[5]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.349ns  (logic 0.456ns (4.018%)  route 10.893ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 47.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 35.243 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    35.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    35.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.893    46.592    VGA_Controller_inst/AR[0]
    SLICE_X46Y66         FDCE                                         f  VGA_Controller_inst/horizontalCount3_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.431    47.988    VGA_Controller_inst/CLK
    SLICE_X46Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[5]/C
                         clock pessimism              0.180    48.168    
                         clock uncertainty           -0.190    47.978    
    SLICE_X46Y66         FDCE (Recov_fdce_C_CLR)     -0.319    47.659    VGA_Controller_inst/horizontalCount3_reg[5]
  -------------------------------------------------------------------
                         required time                         47.659    
                         arrival time                         -46.592    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[6]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.349ns  (logic 0.456ns (4.018%)  route 10.893ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        2.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.988ns = ( 47.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 35.243 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    35.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    35.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.893    46.592    VGA_Controller_inst/AR[0]
    SLICE_X46Y66         FDCE                                         f  VGA_Controller_inst/horizontalCount3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.431    47.988    VGA_Controller_inst/CLK
    SLICE_X46Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[6]/C
                         clock pessimism              0.180    48.168    
                         clock uncertainty           -0.190    47.978    
    SLICE_X46Y66         FDCE (Recov_fdce_C_CLR)     -0.319    47.659    VGA_Controller_inst/horizontalCount3_reg[6]
  -------------------------------------------------------------------
                         required time                         47.659    
                         arrival time                         -46.592    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[7]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.342ns  (logic 0.456ns (4.021%)  route 10.886ns (95.979%))
  Logic Levels:           0  
  Clock Path Skew:        2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.984ns = ( 47.984 - 40.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 35.243 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    35.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    35.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.886    46.585    VGA_Controller_inst/AR[0]
    SLICE_X46Y69         FDCE                                         f  VGA_Controller_inst/horizontalCount3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.427    47.984    VGA_Controller_inst/CLK
    SLICE_X46Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
                         clock pessimism              0.180    48.164    
                         clock uncertainty           -0.190    47.974    
    SLICE_X46Y69         FDCE (Recov_fdce_C_CLR)     -0.319    47.655    VGA_Controller_inst/horizontalCount3_reg[7]
  -------------------------------------------------------------------
                         required time                         47.655    
                         arrival time                         -46.585    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[8]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.342ns  (logic 0.456ns (4.021%)  route 10.886ns (95.979%))
  Logic Levels:           0  
  Clock Path Skew:        2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.984ns = ( 47.984 - 40.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 35.243 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    35.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    35.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.886    46.585    VGA_Controller_inst/AR[0]
    SLICE_X46Y69         FDCE                                         f  VGA_Controller_inst/horizontalCount3_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.427    47.984    VGA_Controller_inst/CLK
    SLICE_X46Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[8]/C
                         clock pessimism              0.180    48.164    
                         clock uncertainty           -0.190    47.974    
    SLICE_X46Y69         FDCE (Recov_fdce_C_CLR)     -0.319    47.655    VGA_Controller_inst/horizontalCount3_reg[8]
  -------------------------------------------------------------------
                         required time                         47.655    
                         arrival time                         -46.585    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[9]/CLR
                            (recovery check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (VGA_clk rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        11.342ns  (logic 0.456ns (4.021%)  route 10.886ns (95.979%))
  Logic Levels:           0  
  Clock Path Skew:        2.921ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.984ns = ( 47.984 - 40.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 35.243 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  externalClk (IN)
                         net (fo=0)                   0.000    30.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    33.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    35.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    35.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.886    46.585    VGA_Controller_inst/AR[0]
    SLICE_X46Y69         FDCE                                         f  VGA_Controller_inst/horizontalCount3_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  externalClk (IN)
                         net (fo=0)                   0.000    40.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455    44.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    44.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587    46.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    46.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.427    47.984    VGA_Controller_inst/CLK
    SLICE_X46Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[9]/C
                         clock pessimism              0.180    48.164    
                         clock uncertainty           -0.190    47.974    
    SLICE_X46Y69         FDCE (Recov_fdce_C_CLR)     -0.319    47.655    VGA_Controller_inst/horizontalCount3_reg[9]
  -------------------------------------------------------------------
                         required time                         47.655    
                         arrival time                         -46.585    
  -------------------------------------------------------------------
                         slack                                  1.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[5]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.141ns (6.578%)  route 2.002ns (93.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        2.002     3.661    VGA_Controller_inst/AR[0]
    SLICE_X51Y70         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X51Y70         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[5]/C
                         clock pessimism             -0.244     3.138    
                         clock uncertainty            0.190     3.328    
    SLICE_X51Y70         FDCE (Remov_fdce_C_CLR)     -0.092     3.236    VGA_Controller_inst/verticalCount2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[6]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.141ns (6.578%)  route 2.002ns (93.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        2.002     3.661    VGA_Controller_inst/AR[0]
    SLICE_X51Y70         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X51Y70         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[6]/C
                         clock pessimism             -0.244     3.138    
                         clock uncertainty            0.190     3.328    
    SLICE_X51Y70         FDCE (Remov_fdce_C_CLR)     -0.092     3.236    VGA_Controller_inst/verticalCount2_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[7]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.141ns (6.578%)  route 2.002ns (93.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        2.002     3.661    VGA_Controller_inst/AR[0]
    SLICE_X51Y70         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X51Y70         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[7]/C
                         clock pessimism             -0.244     3.138    
                         clock uncertainty            0.190     3.328    
    SLICE_X51Y70         FDCE (Remov_fdce_C_CLR)     -0.092     3.236    VGA_Controller_inst/verticalCount2_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/verticalCount2_reg[8]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 0.141ns (6.578%)  route 2.002ns (93.422%))
  Logic Levels:           0  
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        2.002     3.661    VGA_Controller_inst/AR[0]
    SLICE_X51Y70         FDCE                                         f  VGA_Controller_inst/verticalCount2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X51Y70         FDCE                                         r  VGA_Controller_inst/verticalCount2_reg[8]/C
                         clock pessimism             -0.244     3.138    
                         clock uncertainty            0.190     3.328    
    SLICE_X51Y70         FDCE (Remov_fdce_C_CLR)     -0.092     3.236    VGA_Controller_inst/verticalCount2_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[7]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.141ns (5.618%)  route 2.369ns (94.382%))
  Logic Levels:           0  
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        2.369     4.028    VGA_Controller_inst/AR[0]
    SLICE_X48Y69         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X48Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[7]/C
                         clock pessimism             -0.244     3.138    
                         clock uncertainty            0.190     3.328    
    SLICE_X48Y69         FDCE (Remov_fdce_C_CLR)     -0.092     3.236    VGA_Controller_inst/horizontalCount2_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[8]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.141ns (5.618%)  route 2.369ns (94.382%))
  Logic Levels:           0  
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        2.369     4.028    VGA_Controller_inst/AR[0]
    SLICE_X48Y69         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X48Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[8]/C
                         clock pessimism             -0.244     3.138    
                         clock uncertainty            0.190     3.328    
    SLICE_X48Y69         FDCE (Remov_fdce_C_CLR)     -0.092     3.236    VGA_Controller_inst/horizontalCount2_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[9]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.141ns (5.618%)  route 2.369ns (94.382%))
  Logic Levels:           0  
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        2.369     4.028    VGA_Controller_inst/AR[0]
    SLICE_X48Y69         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X48Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[9]/C
                         clock pessimism             -0.244     3.138    
                         clock uncertainty            0.190     3.328    
    SLICE_X48Y69         FDCE (Remov_fdce_C_CLR)     -0.092     3.236    VGA_Controller_inst/horizontalCount2_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount3_reg[4]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.141ns (5.618%)  route 2.369ns (94.382%))
  Logic Levels:           0  
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.382ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        2.369     4.028    VGA_Controller_inst/AR[0]
    SLICE_X48Y69         FDCE                                         f  VGA_Controller_inst/horizontalCount3_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.823     3.382    VGA_Controller_inst/CLK
    SLICE_X48Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[4]/C
                         clock pessimism             -0.244     3.138    
                         clock uncertainty            0.190     3.328    
    SLICE_X48Y69         FDCE (Remov_fdce_C_CLR)     -0.092     3.236    VGA_Controller_inst/horizontalCount3_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.236    
                         arrival time                           4.028    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             2.947ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[0]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.141ns (3.022%)  route 4.525ns (96.978%))
  Logic Levels:           0  
  Clock Path Skew:        1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        4.525     6.184    VGA_Controller_inst/AR[0]
    SLICE_X48Y68         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[0]/C
                         clock pessimism             -0.244     3.139    
                         clock uncertainty            0.190     3.329    
    SLICE_X48Y68         FDCE (Remov_fdce_C_CLR)     -0.092     3.237    VGA_Controller_inst/horizontalCount2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           6.184    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.947ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_Controller_inst/horizontalCount2_reg[1]/CLR
                            (removal check against rising-edge clock VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_clk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.141ns (3.022%)  route 4.525ns (96.978%))
  Logic Levels:           0  
  Clock Path Skew:        1.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        4.525     6.184    VGA_Controller_inst/AR[0]
    SLICE_X48Y68         FDCE                                         f  VGA_Controller_inst/horizontalCount2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.824     3.383    VGA_Controller_inst/CLK
    SLICE_X48Y68         FDCE                                         r  VGA_Controller_inst/horizontalCount2_reg[1]/C
                         clock pessimism             -0.244     3.139    
                         clock uncertainty            0.190     3.329    
    SLICE_X48Y68         FDCE (Remov_fdce_C_CLR)     -0.092     3.237    VGA_Controller_inst/horizontalCount2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           6.184    
  -------------------------------------------------------------------
                         slack                                  2.947    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        1.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[0]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.330ns  (logic 0.456ns (4.025%)  route 10.874ns (95.975%))
  Logic Levels:           0  
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 27.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 15.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    15.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    15.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.874    26.573    memoryMapping_inst/clockController_inst/AR[0]
    SLICE_X51Y93         FDCE                                         f  memoryMapping_inst/clockController_inst/debounceCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.442    27.995    memoryMapping_inst/clockController_inst/CLK
    SLICE_X51Y93         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[0]/C
                         clock pessimism              0.180    28.175    
                         clock uncertainty           -0.180    27.995    
    SLICE_X51Y93         FDCE (Recov_fdce_C_CLR)     -0.405    27.590    memoryMapping_inst/clockController_inst/debounceCount_reg[0]
  -------------------------------------------------------------------
                         required time                         27.590    
                         arrival time                         -26.573    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[1]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.330ns  (logic 0.456ns (4.025%)  route 10.874ns (95.975%))
  Logic Levels:           0  
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 27.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 15.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    15.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    15.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.874    26.573    memoryMapping_inst/clockController_inst/AR[0]
    SLICE_X51Y93         FDCE                                         f  memoryMapping_inst/clockController_inst/debounceCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.442    27.995    memoryMapping_inst/clockController_inst/CLK
    SLICE_X51Y93         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[1]/C
                         clock pessimism              0.180    28.175    
                         clock uncertainty           -0.180    27.995    
    SLICE_X51Y93         FDCE (Recov_fdce_C_CLR)     -0.405    27.590    memoryMapping_inst/clockController_inst/debounceCount_reg[1]
  -------------------------------------------------------------------
                         required time                         27.590    
                         arrival time                         -26.573    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[2]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.330ns  (logic 0.456ns (4.025%)  route 10.874ns (95.975%))
  Logic Levels:           0  
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 27.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 15.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    15.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    15.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.874    26.573    memoryMapping_inst/clockController_inst/AR[0]
    SLICE_X51Y93         FDCE                                         f  memoryMapping_inst/clockController_inst/debounceCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.442    27.995    memoryMapping_inst/clockController_inst/CLK
    SLICE_X51Y93         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[2]/C
                         clock pessimism              0.180    28.175    
                         clock uncertainty           -0.180    27.995    
    SLICE_X51Y93         FDCE (Recov_fdce_C_CLR)     -0.405    27.590    memoryMapping_inst/clockController_inst/debounceCount_reg[2]
  -------------------------------------------------------------------
                         required time                         27.590    
                         arrival time                         -26.573    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[3]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.330ns  (logic 0.456ns (4.025%)  route 10.874ns (95.975%))
  Logic Levels:           0  
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 27.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 15.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    15.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    15.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.874    26.573    memoryMapping_inst/clockController_inst/AR[0]
    SLICE_X51Y93         FDCE                                         f  memoryMapping_inst/clockController_inst/debounceCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.442    27.995    memoryMapping_inst/clockController_inst/CLK
    SLICE_X51Y93         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[3]/C
                         clock pessimism              0.180    28.175    
                         clock uncertainty           -0.180    27.995    
    SLICE_X51Y93         FDCE (Recov_fdce_C_CLR)     -0.405    27.590    memoryMapping_inst/clockController_inst/debounceCount_reg[3]
  -------------------------------------------------------------------
                         required time                         27.590    
                         arrival time                         -26.573    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[4]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.330ns  (logic 0.456ns (4.025%)  route 10.874ns (95.975%))
  Logic Levels:           0  
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 27.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 15.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    15.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    15.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.874    26.573    memoryMapping_inst/clockController_inst/AR[0]
    SLICE_X51Y93         FDCE                                         f  memoryMapping_inst/clockController_inst/debounceCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.442    27.995    memoryMapping_inst/clockController_inst/CLK
    SLICE_X51Y93         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[4]/C
                         clock pessimism              0.180    28.175    
                         clock uncertainty           -0.180    27.995    
    SLICE_X51Y93         FDCE (Recov_fdce_C_CLR)     -0.405    27.590    memoryMapping_inst/clockController_inst/debounceCount_reg[4]
  -------------------------------------------------------------------
                         required time                         27.590    
                         arrival time                         -26.573    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[5]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.330ns  (logic 0.456ns (4.025%)  route 10.874ns (95.975%))
  Logic Levels:           0  
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 27.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 15.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    15.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    15.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.874    26.573    memoryMapping_inst/clockController_inst/AR[0]
    SLICE_X51Y93         FDCE                                         f  memoryMapping_inst/clockController_inst/debounceCount_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.442    27.995    memoryMapping_inst/clockController_inst/CLK
    SLICE_X51Y93         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[5]/C
                         clock pessimism              0.180    28.175    
                         clock uncertainty           -0.180    27.995    
    SLICE_X51Y93         FDCE (Recov_fdce_C_CLR)     -0.405    27.590    memoryMapping_inst/clockController_inst/debounceCount_reg[5]
  -------------------------------------------------------------------
                         required time                         27.590    
                         arrival time                         -26.573    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[16]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.353ns  (logic 0.456ns (4.017%)  route 10.897ns (95.983%))
  Logic Levels:           0  
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 27.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 15.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    15.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    15.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.897    26.596    memoryMapping_inst/clockController_inst/AR[0]
    SLICE_X52Y96         FDCE                                         f  memoryMapping_inst/clockController_inst/debounceCount_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.442    27.995    memoryMapping_inst/clockController_inst/CLK
    SLICE_X52Y96         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[16]/C
                         clock pessimism              0.180    28.175    
                         clock uncertainty           -0.180    27.995    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.361    27.634    memoryMapping_inst/clockController_inst/debounceCount_reg[16]
  -------------------------------------------------------------------
                         required time                         27.634    
                         arrival time                         -26.596    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.038ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/clockController_inst/debounceCount_reg[17]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.353ns  (logic 0.456ns (4.017%)  route 10.897ns (95.983%))
  Logic Levels:           0  
  Clock Path Skew:        2.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 27.995 - 20.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 15.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    15.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    15.699 f  reset_reg/Q
                         net (fo=4088, routed)       10.897    26.596    memoryMapping_inst/clockController_inst/AR[0]
    SLICE_X52Y96         FDCE                                         f  memoryMapping_inst/clockController_inst/debounceCount_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.442    27.995    memoryMapping_inst/clockController_inst/CLK
    SLICE_X52Y96         FDCE                                         r  memoryMapping_inst/clockController_inst/debounceCount_reg[17]/C
                         clock pessimism              0.180    28.175    
                         clock uncertainty           -0.180    27.995    
    SLICE_X52Y96         FDCE (Recov_fdce_C_CLR)     -0.361    27.634    memoryMapping_inst/clockController_inst/debounceCount_reg[17]
  -------------------------------------------------------------------
                         required time                         27.634    
                         arrival time                         -26.596    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1072]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.467ns  (logic 0.456ns (3.977%)  route 11.011ns (96.023%))
  Logic Levels:           0  
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.166ns = ( 28.166 - 20.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 15.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    15.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    15.699 f  reset_reg/Q
                         net (fo=4088, routed)       11.011    26.710    memoryMapping_inst/AR[0]
    SLICE_X53Y103        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1072]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.612    28.166    memoryMapping_inst/CLK
    SLICE_X53Y103        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1072]/C
                         clock pessimism              0.180    28.345    
                         clock uncertainty           -0.180    28.165    
    SLICE_X53Y103        FDCE (Recov_fdce_C_CLR)     -0.405    27.760    memoryMapping_inst/debugSignalsReg_reg[1072]
  -------------------------------------------------------------------
                         required time                         27.760    
                         arrival time                         -26.710    
  -------------------------------------------------------------------
                         slack                                  1.050    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1073]/CLR
                            (recovery check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        11.467ns  (logic 0.456ns (3.977%)  route 11.011ns (96.023%))
  Logic Levels:           0  
  Clock Path Skew:        3.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.166ns = ( 28.166 - 20.000 ) 
    Source Clock Delay      (SCD):    5.243ns = ( 15.243 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  externalClk (IN)
                         net (fo=0)                   0.000    10.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    11.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967    13.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    13.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.722    15.243    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.456    15.699 f  reset_reg/Q
                         net (fo=4088, routed)       11.011    26.710    memoryMapping_inst/AR[0]
    SLICE_X53Y103        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[1073]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    W5                                                0.000    20.000 r  externalClk (IN)
                         net (fo=0)                   0.000    20.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    23.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457    24.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    24.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581    26.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    26.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.612    28.166    memoryMapping_inst/CLK
    SLICE_X53Y103        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1073]/C
                         clock pessimism              0.180    28.345    
                         clock uncertainty           -0.180    28.165    
    SLICE_X53Y103        FDCE (Recov_fdce_C_CLR)     -0.405    27.760    memoryMapping_inst/debugSignalsReg_reg[1073]
  -------------------------------------------------------------------
                         required time                         27.760    
                         arrival time                         -26.710    
  -------------------------------------------------------------------
                         slack                                  1.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[212]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.141ns (7.159%)  route 1.829ns (92.841%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        1.829     3.487    memoryMapping_inst/AR[0]
    SLICE_X37Y144        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[212]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.916     3.472    memoryMapping_inst/CLK
    SLICE_X37Y144        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[212]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.180     3.408    
    SLICE_X37Y144        FDCE (Remov_fdce_C_CLR)     -0.092     3.316    memoryMapping_inst/debugSignalsReg_reg[212]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[213]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.141ns (7.159%)  route 1.829ns (92.841%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        1.829     3.487    memoryMapping_inst/AR[0]
    SLICE_X37Y144        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[213]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.916     3.472    memoryMapping_inst/CLK
    SLICE_X37Y144        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[213]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.180     3.408    
    SLICE_X37Y144        FDCE (Remov_fdce_C_CLR)     -0.092     3.316    memoryMapping_inst/debugSignalsReg_reg[213]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[214]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.141ns (7.159%)  route 1.829ns (92.841%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        1.829     3.487    memoryMapping_inst/AR[0]
    SLICE_X37Y144        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[214]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.916     3.472    memoryMapping_inst/CLK
    SLICE_X37Y144        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[214]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.180     3.408    
    SLICE_X37Y144        FDCE (Remov_fdce_C_CLR)     -0.092     3.316    memoryMapping_inst/debugSignalsReg_reg[214]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[217]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.141ns (7.159%)  route 1.829ns (92.841%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        1.829     3.487    memoryMapping_inst/AR[0]
    SLICE_X37Y144        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[217]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.916     3.472    memoryMapping_inst/CLK
    SLICE_X37Y144        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[217]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.180     3.408    
    SLICE_X37Y144        FDCE (Remov_fdce_C_CLR)     -0.092     3.316    memoryMapping_inst/debugSignalsReg_reg[217]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.487    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[206]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.141ns (7.143%)  route 1.833ns (92.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        1.833     3.492    memoryMapping_inst/AR[0]
    SLICE_X36Y144        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[206]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.916     3.472    memoryMapping_inst/CLK
    SLICE_X36Y144        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[206]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.180     3.408    
    SLICE_X36Y144        FDCE (Remov_fdce_C_CLR)     -0.092     3.316    memoryMapping_inst/debugSignalsReg_reg[206]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[209]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.141ns (7.143%)  route 1.833ns (92.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        1.833     3.492    memoryMapping_inst/AR[0]
    SLICE_X36Y144        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[209]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.916     3.472    memoryMapping_inst/CLK
    SLICE_X36Y144        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[209]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.180     3.408    
    SLICE_X36Y144        FDCE (Remov_fdce_C_CLR)     -0.092     3.316    memoryMapping_inst/debugSignalsReg_reg[209]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[210]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.141ns (7.143%)  route 1.833ns (92.857%))
  Logic Levels:           0  
  Clock Path Skew:        1.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        1.833     3.492    memoryMapping_inst/AR[0]
    SLICE_X36Y144        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[210]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.916     3.472    memoryMapping_inst/CLK
    SLICE_X36Y144        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[210]/C
                         clock pessimism             -0.244     3.228    
                         clock uncertainty            0.180     3.408    
    SLICE_X36Y144        FDCE (Remov_fdce_C_CLR)     -0.092     3.316    memoryMapping_inst/debugSignalsReg_reg[210]
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.492    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[452]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.141ns (7.054%)  route 1.858ns (92.946%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        1.858     3.516    memoryMapping_inst/AR[0]
    SLICE_X36Y141        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[452]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.915     3.471    memoryMapping_inst/CLK
    SLICE_X36Y141        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[452]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.180     3.407    
    SLICE_X36Y141        FDCE (Remov_fdce_C_CLR)     -0.092     3.315    memoryMapping_inst/debugSignalsReg_reg[452]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[460]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.141ns (7.054%)  route 1.858ns (92.946%))
  Logic Levels:           0  
  Clock Path Skew:        1.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        1.858     3.516    memoryMapping_inst/AR[0]
    SLICE_X36Y141        FDCE                                         f  memoryMapping_inst/debugSignalsReg_reg[460]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.915     3.471    memoryMapping_inst/CLK
    SLICE_X36Y141        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[460]/C
                         clock pessimism             -0.244     3.227    
                         clock uncertainty            0.180     3.407    
    SLICE_X36Y141        FDCE (Remov_fdce_C_CLR)     -0.092     3.315    memoryMapping_inst/debugSignalsReg_reg[460]
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][3]/CLR
                            (removal check against rising-edge clock sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.141ns (7.035%)  route 1.863ns (92.965%))
  Logic Levels:           0  
  Clock Path Skew:        1.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.634     1.518    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDSE (Prop_fdse_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=4088, routed)        1.863     3.522    memoryMapping_inst/serialInterface_inst/AR[0]
    SLICE_X15Y107        FDCE                                         f  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.919     3.475    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X15Y107        FDCE                                         r  memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][3]/C
                         clock pessimism             -0.244     3.231    
                         clock uncertainty            0.180     3.411    
    SLICE_X15Y107        FDCE (Remov_fdce_C_CLR)     -0.092     3.319    memoryMapping_inst/serialInterface_inst/transmitFIFO_reg_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.522    
  -------------------------------------------------------------------
                         slack                                  0.203    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  sysClk

Max Delay          1286 Endpoints
Min Delay          1286 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[831]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.995ns  (logic 9.611ns (43.696%)  route 12.384ns (56.304%))
  Logic Levels:           21  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.154ns
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[1]
                         net (fo=2, routed)           1.004    26.004    CPU_Core_inst/ALU_inst/p_1_out__1_n_104
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124    26.128 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_10/O
                         net (fo=1, routed)           0.000    26.128    CPU_Core_inst/ALU_inst/resultReg[17]_i_10_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.526 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.526    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.860 f  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.699    27.558    CPU_Core_inst/ALU_inst/data12[21]
    SLICE_X18Y129        LUT2 (Prop_lut2_I0_O)        0.303    27.861 f  CPU_Core_inst/ALU_inst/resultReg[21]_i_7/O
                         net (fo=1, routed)           0.000    27.861    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X18Y129        MUXF7 (Prop_muxf7_I1_O)      0.217    28.078 f  CPU_Core_inst/CU/resultReg_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    28.078    CPU_Core_inst/CU/resultReg_reg[21]_i_3_n_0
    SLICE_X18Y129        MUXF8 (Prop_muxf8_I1_O)      0.094    28.172 f  CPU_Core_inst/CU/resultReg_reg[21]_i_1/O
                         net (fo=3, routed)           0.614    28.786    CPU_Core_inst/CU/D[197]
    SLICE_X20Y128        LUT6 (Prop_lut6_I0_O)        0.316    29.102 f  CPU_Core_inst/CU/flagsReg[3]_i_9/O
                         net (fo=1, routed)           0.279    29.381    CPU_Core_inst/CU/flagsReg[3]_i_9_n_0
    SLICE_X20Y128        LUT6 (Prop_lut6_I1_O)        0.124    29.505 f  CPU_Core_inst/CU/flagsReg[3]_i_6_comp/O
                         net (fo=1, routed)           0.299    29.804    CPU_Core_inst/CU/flagsReg[3]_i_6_n_0
    SLICE_X20Y127        LUT6 (Prop_lut6_I3_O)        0.124    29.928 r  CPU_Core_inst/CU/flagsReg[3]_i_1_comp/O
                         net (fo=2, routed)           0.737    30.665    memoryMapping_inst/debugFromCPU_Core[778]
    SLICE_X19Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[831]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.600     8.154    memoryMapping_inst/CLK
    SLICE_X19Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[831]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[790]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.681ns  (logic 8.916ns (41.124%)  route 12.765ns (58.876%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.153ns
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           1.066    26.066    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    26.190 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    26.190    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.740    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.979 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[2]
                         net (fo=2, routed)           0.655    27.634    CPU_Core_inst/ALU_inst/p_1_out__1_1[4]
    SLICE_X19Y132        LUT2 (Prop_lut2_I0_O)        0.302    27.936 r  CPU_Core_inst/ALU_inst/resultReg[26]_i_6/O
                         net (fo=1, routed)           0.995    28.931    CPU_Core_inst/CU/resultReg_reg[26]
    SLICE_X24Y136        LUT6 (Prop_lut6_I4_O)        0.124    29.055 r  CPU_Core_inst/CU/resultReg[26]_i_1/O
                         net (fo=2, routed)           1.296    30.351    memoryMapping_inst/debugFromCPU_Core[738]
    SLICE_X33Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[790]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.599     8.153    memoryMapping_inst/CLK
    SLICE_X33Y131        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[790]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[791]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.143ns  (logic 8.994ns (42.538%)  route 12.149ns (57.462%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           1.066    26.066    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    26.190 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    26.190    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.740    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.053 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[3]
                         net (fo=2, routed)           0.934    27.987    CPU_Core_inst/ALU_inst/p_1_out__1_1[5]
    SLICE_X31Y130        LUT2 (Prop_lut2_I0_O)        0.306    28.293 r  CPU_Core_inst/ALU_inst/resultReg[27]_i_4/O
                         net (fo=1, routed)           0.607    28.900    CPU_Core_inst/CU/resultReg_reg[27]
    SLICE_X30Y132        LUT6 (Prop_lut6_I4_O)        0.124    29.024 r  CPU_Core_inst/CU/resultReg[27]_i_1/O
                         net (fo=2, routed)           0.789    29.813    memoryMapping_inst/debugFromCPU_Core[739]
    SLICE_X33Y132        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[791]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.601     8.155    memoryMapping_inst/CLK
    SLICE_X33Y132        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[791]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[789]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.915ns  (logic 9.012ns (43.089%)  route 11.903ns (56.911%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.152ns
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           1.066    26.066    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    26.190 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    26.190    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.740    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.074 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/O[1]
                         net (fo=2, routed)           0.764    27.838    CPU_Core_inst/ALU_inst/p_1_out__1_1[3]
    SLICE_X26Y129        LUT2 (Prop_lut2_I0_O)        0.303    28.141 r  CPU_Core_inst/ALU_inst/resultReg[25]_i_2/O
                         net (fo=1, routed)           0.647    28.788    CPU_Core_inst/CU/resultReg_reg[25]
    SLICE_X29Y129        LUT6 (Prop_lut6_I0_O)        0.124    28.912 r  CPU_Core_inst/CU/resultReg[25]_i_1/O
                         net (fo=2, routed)           0.673    29.585    memoryMapping_inst/debugFromCPU_Core[737]
    SLICE_X33Y130        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[789]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.598     8.152    memoryMapping_inst/CLK
    SLICE_X33Y130        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[789]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[794]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.750ns  (logic 9.030ns (43.518%)  route 11.720ns (56.482%))
  Logic Levels:           18  (CARRY4=3 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           1.066    26.066    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    26.190 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    26.190    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.740    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.854 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.854    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.093 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[2]
                         net (fo=1, routed)           0.588    27.681    CPU_Core_inst/ALU_inst/data12[30]
    SLICE_X18Y128        LUT2 (Prop_lut2_I0_O)        0.302    27.983 r  CPU_Core_inst/ALU_inst/resultReg[30]_i_8/O
                         net (fo=1, routed)           0.295    28.278    CPU_Core_inst/CU/resultReg_reg[30]
    SLICE_X21Y128        LUT6 (Prop_lut6_I2_O)        0.124    28.402 r  CPU_Core_inst/CU/resultReg[30]_i_2/O
                         net (fo=3, routed)           1.018    29.420    memoryMapping_inst/debugFromCPU_Core[742]
    SLICE_X32Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[794]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.597     8.151    memoryMapping_inst/CLK
    SLICE_X32Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[794]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[785]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.652ns  (logic 9.047ns (43.807%)  route 11.605ns (56.193%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[1]
                         net (fo=2, routed)           1.004    26.004    CPU_Core_inst/ALU_inst/p_1_out__1_n_104
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124    26.128 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_10/O
                         net (fo=1, routed)           0.000    26.128    CPU_Core_inst/ALU_inst/resultReg[17]_i_10_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.526 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.526    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.860 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.699    27.558    CPU_Core_inst/ALU_inst/data12[21]
    SLICE_X18Y129        LUT2 (Prop_lut2_I0_O)        0.303    27.861 r  CPU_Core_inst/ALU_inst/resultReg[21]_i_7/O
                         net (fo=1, routed)           0.000    27.861    CPU_Core_inst/CU/resultReg_reg[21]
    SLICE_X18Y129        MUXF7 (Prop_muxf7_I1_O)      0.217    28.078 r  CPU_Core_inst/CU/resultReg_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    28.078    CPU_Core_inst/CU/resultReg_reg[21]_i_3_n_0
    SLICE_X18Y129        MUXF8 (Prop_muxf8_I1_O)      0.094    28.172 r  CPU_Core_inst/CU/resultReg_reg[21]_i_1/O
                         net (fo=3, routed)           1.150    29.322    memoryMapping_inst/debugFromCPU_Core[733]
    SLICE_X31Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[785]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.597     8.151    memoryMapping_inst/CLK
    SLICE_X31Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[785]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[795]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.643ns  (logic 8.984ns (43.522%)  route 11.659ns (56.478%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.155ns
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           1.066    26.066    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    26.190 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    26.190    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.740    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.854 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.854    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.167 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[3]
                         net (fo=1, routed)           0.890    28.057    CPU_Core_inst/CU/data12[31]_alias
    SLICE_X19Y128        LUT6 (Prop_lut6_I5_O)        0.306    28.363 r  CPU_Core_inst/CU/resultReg[31]_i_1_comp/O
                         net (fo=3, routed)           0.949    29.313    memoryMapping_inst/debugFromCPU_Core[743]
    SLICE_X20Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[795]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.601     8.155    memoryMapping_inst/CLK
    SLICE_X20Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[795]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[787]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.566ns  (logic 8.966ns (43.597%)  route 11.600ns (56.403%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=2 LUT2=2 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[1]
                         net (fo=2, routed)           1.004    26.004    CPU_Core_inst/ALU_inst/p_1_out__1_n_104
    SLICE_X13Y126        LUT2 (Prop_lut2_I0_O)        0.124    26.128 r  CPU_Core_inst/ALU_inst/resultReg[17]_i_10/O
                         net (fo=1, routed)           0.000    26.128    CPU_Core_inst/ALU_inst/resultReg[17]_i_10_n_0
    SLICE_X13Y126        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.526 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.526    CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.839 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.486    27.325    CPU_Core_inst/ALU_inst/data12[23]
    SLICE_X25Y127        LUT2 (Prop_lut2_I0_O)        0.306    27.631 r  CPU_Core_inst/ALU_inst/resultReg[23]_i_10/O
                         net (fo=1, routed)           0.645    28.276    CPU_Core_inst/CU/resultReg_reg[23]
    SLICE_X24Y129        LUT6 (Prop_lut6_I5_O)        0.124    28.400 r  CPU_Core_inst/CU/resultReg[23]_i_3/O
                         net (fo=2, routed)           0.174    28.574    CPU_Core_inst/CU/resultReg[23]_i_3_n_0
    SLICE_X24Y129        LUT6 (Prop_lut6_I1_O)        0.124    28.698 r  CPU_Core_inst/CU/resultReg[23]_i_1/O
                         net (fo=2, routed)           0.538    29.236    memoryMapping_inst/debugFromCPU_Core[735]
    SLICE_X32Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[787]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.597     8.151    memoryMapping_inst/CLK
    SLICE_X32Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[787]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[793]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.468ns  (logic 9.002ns (43.981%)  route 11.466ns (56.019%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=3 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.151ns
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[4]
                         net (fo=2, routed)           1.066    26.066    CPU_Core_inst/ALU_inst/p_1_out__1_n_101
    SLICE_X13Y127        LUT2 (Prop_lut2_I0_O)        0.124    26.190 r  CPU_Core_inst/ALU_inst/resultReg[20]_i_7/O
                         net (fo=1, routed)           0.000    26.190    CPU_Core_inst/ALU_inst/resultReg[20]_i_7_n_0
    SLICE_X13Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.740 r  CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.740    CPU_Core_inst/ALU_inst/resultReg_reg[20]_i_2_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.854 r  CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.854    CPU_Core_inst/ALU_inst/resultReg_reg[27]_i_10_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.188 r  CPU_Core_inst/ALU_inst/resultReg_reg[30]_i_14/O[1]
                         net (fo=1, routed)           0.693    27.881    CPU_Core_inst/CU/data12[29]_alias
    SLICE_X21Y129        LUT6 (Prop_lut6_I5_O)        0.303    28.184 r  CPU_Core_inst/CU/resultReg[29]_i_1_comp/O
                         net (fo=3, routed)           0.954    29.138    memoryMapping_inst/debugFromCPU_Core[741]
    SLICE_X32Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[793]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.597     8.151    memoryMapping_inst/CLK
    SLICE_X32Y128        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[793]/C

Slack:                    inf
  Source:                 CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[782]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        20.426ns  (logic 8.633ns (42.265%)  route 11.793ns (57.735%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT4=3 LUT5=3 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.149ns
    Source Clock Delay      (SCD):    8.670ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.728     8.670    CPU_Core_inst/interruptController_inst/sysClk_BUFG
    SLICE_X23Y131        FDRE                                         r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.456     9.126 r  CPU_Core_inst/interruptController_inst/interruptHandlerAddress_reg[10]/Q
                         net (fo=3, routed)           0.658     9.784    CPU_Core_inst/interruptController_inst/Q[10]
    SLICE_X23Y131        LUT4 (Prop_lut4_I0_O)        0.124     9.908 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5/O
                         net (fo=1, routed)           0.819    10.728    CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_5_n_0
    SLICE_X18Y131        LUT4 (Prop_lut4_I1_O)        0.124    10.852 f  CPU_Core_inst/interruptController_inst/operand1SelReg[4]_i_4/O
                         net (fo=1, routed)           0.444    11.296    CPU_Core_inst/CU/debugSignalsReg_reg[82]
    SLICE_X18Y131        LUT6 (Prop_lut6_I1_O)        0.124    11.420 f  CPU_Core_inst/CU/operand1SelReg[4]_i_3/O
                         net (fo=6, routed)           0.612    12.032    CPU_Core_inst/CU/operand1SelReg[4]_i_3_n_0
    SLICE_X14Y131        LUT5 (Prop_lut5_I1_O)        0.124    12.156 r  CPU_Core_inst/CU/debugSignalsReg[84]_i_1/O
                         net (fo=97, routed)          1.184    13.340    CPU_Core_inst/RegisterFile_inst/p_1_out__1[2]
    SLICE_X11Y136        MUXF7 (Prop_muxf7_S_O)       0.276    13.616 r  CPU_Core_inst/RegisterFile_inst/debugSignalsReg_reg[179]_i_2/O
                         net (fo=2, routed)           0.729    14.345    CPU_Core_inst/CU/debugSignalsReg_reg[179]
    SLICE_X11Y135        LUT6 (Prop_lut6_I3_O)        0.299    14.644 r  CPU_Core_inst/CU/debugSignalsReg[179]_i_1/O
                         net (fo=14, routed)          1.242    15.886    CPU_Core_inst/CU/D[103]
    SLICE_X9Y131         LUT5 (Prop_lut5_I0_O)        0.124    16.010 r  CPU_Core_inst/CU/p_1_out__0_i_174/O
                         net (fo=5, routed)           0.772    16.782    CPU_Core_inst/CU/p_1_out__0_i_174_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    16.906 r  CPU_Core_inst/CU/p_1_out__0_i_76/O
                         net (fo=3, routed)           0.696    17.602    CPU_Core_inst/CU/p_1_out__0_i_76_n_0
    SLICE_X5Y132         LUT4 (Prop_lut4_I3_O)        0.124    17.726 r  CPU_Core_inst/CU/p_1_out__0_i_27/O
                         net (fo=3, routed)           1.197    18.922    CPU_Core_inst/CU/p_1_out__0_i_27_n_0
    SLICE_X10Y133        LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  CPU_Core_inst/CU/p_1_out__0_i_7/O
                         net (fo=5, routed)           0.398    19.444    CPU_Core_inst/ALU_inst/D[71]
    DSP48_X0Y52          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    23.480 r  CPU_Core_inst/ALU_inst/p_1_out__0/PCOUT[47]
                         net (fo=1, routed)           0.002    23.482    CPU_Core_inst/ALU_inst/p_1_out__0_n_106
    DSP48_X0Y53          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    25.000 r  CPU_Core_inst/ALU_inst/p_1_out__1/P[0]
                         net (fo=2, routed)           0.932    25.932    CPU_Core_inst/ALU_inst/p_1_out__1_n_105
    SLICE_X13Y126        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    26.469 r  CPU_Core_inst/ALU_inst/resultReg_reg[17]_i_4/O[2]
                         net (fo=1, routed)           0.720    27.189    CPU_Core_inst/CU/flagsReg[3]_i_10_0[1]
    SLICE_X17Y126        LUT5 (Prop_lut5_I0_O)        0.302    27.491 r  CPU_Core_inst/CU/resultReg[18]_i_3/O
                         net (fo=1, routed)           0.000    27.491    CPU_Core_inst/CU/resultReg[18]_i_3_n_0
    SLICE_X17Y126        MUXF7 (Prop_muxf7_I1_O)      0.217    27.708 r  CPU_Core_inst/CU/resultReg_reg[18]_i_1/O
                         net (fo=3, routed)           1.388    29.096    memoryMapping_inst/debugFromCPU_Core[730]
    SLICE_X32Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[782]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.595     8.149    memoryMapping_inst/CLK
    SLICE_X32Y127        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[782]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/debug_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1204]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.565     2.559    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X8Y98          FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.148     2.707 r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[18]/Q
                         net (fo=1, routed)           0.055     2.762    memoryMapping_inst/debug[18]
    SLICE_X8Y98          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1204]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.834     3.390    memoryMapping_inst/CLK
    SLICE_X8Y98          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1204]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/debug_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1198]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.148ns (71.409%)  route 0.059ns (28.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.565     2.559    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X8Y98          FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y98          FDCE (Prop_fdce_C_Q)         0.148     2.707 r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[12]/Q
                         net (fo=1, routed)           0.059     2.766    memoryMapping_inst/debug[12]
    SLICE_X8Y98          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1198]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.834     3.390    memoryMapping_inst/CLK
    SLICE_X8Y98          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1198]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer1_inst/debug_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1142]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.109%)  route 0.109ns (45.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.565     2.559    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X9Y98          FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.128     2.687 r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[22]/Q
                         net (fo=1, routed)           0.109     2.795    memoryMapping_inst/hardwareTimer1Debug[22]
    SLICE_X9Y98          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1142]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.834     3.390    memoryMapping_inst/CLK
    SLICE_X9Y98          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1142]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/debug_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1205]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.350%)  route 0.112ns (46.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.565     2.559    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X9Y98          FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y98          FDCE (Prop_fdce_C_Q)         0.128     2.687 r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[19]/Q
                         net (fo=1, routed)           0.112     2.799    memoryMapping_inst/debug[19]
    SLICE_X9Y98          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1205]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.834     3.390    memoryMapping_inst/CLK
    SLICE_X9Y98          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1205]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer1_inst/debug_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1143]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.565     2.559    memoryMapping_inst/hardwareTimer1_inst/CLK
    SLICE_X9Y99          FDCE                                         r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDCE (Prop_fdce_C_Q)         0.141     2.700 r  memoryMapping_inst/hardwareTimer1_inst/debug_reg[23]/Q
                         net (fo=1, routed)           0.112     2.812    memoryMapping_inst/hardwareTimer1Debug[23]
    SLICE_X8Y99          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1143]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.834     3.390    memoryMapping_inst/CLK
    SLICE_X8Y99          FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1143]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/debug_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1235]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.232%)  route 0.119ns (45.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.561     2.555    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X28Y95         FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.141     2.696 r  memoryMapping_inst/hardwareTimer0_inst/debug_reg[49]/Q
                         net (fo=1, routed)           0.119     2.815    memoryMapping_inst/debug[49]
    SLICE_X28Y95         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1235]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.831     3.386    memoryMapping_inst/CLK
    SLICE_X28Y95         FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1235]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer3_inst/debug_reg[66]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1022]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.643     2.637    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X49Y110        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDCE (Prop_fdce_C_Q)         0.128     2.765 r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[66]/Q
                         net (fo=1, routed)           0.054     2.820    memoryMapping_inst/hardwareTimer3Debug[66]
    SLICE_X49Y110        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1022]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.917     3.473    memoryMapping_inst/CLK
    SLICE_X49Y110        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1022]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer2_inst/debug_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1059]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.644     2.638    memoryMapping_inst/hardwareTimer2_inst/CLK
    SLICE_X41Y102        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/debug_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDCE (Prop_fdce_C_Q)         0.128     2.766 r  memoryMapping_inst/hardwareTimer2_inst/debug_reg[5]/Q
                         net (fo=1, routed)           0.053     2.820    memoryMapping_inst/hardwareTimer2Debug[5]
    SLICE_X41Y102        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1059]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.917     3.473    memoryMapping_inst/CLK
    SLICE_X41Y102        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1059]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer3_inst/debug_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1042]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    2.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.643     2.637    memoryMapping_inst/hardwareTimer3_inst/CLK
    SLICE_X49Y110        FDCE                                         r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDCE (Prop_fdce_C_Q)         0.128     2.765 r  memoryMapping_inst/hardwareTimer3_inst/debug_reg[86]/Q
                         net (fo=1, routed)           0.055     2.820    memoryMapping_inst/hardwareTimer3Debug[86]
    SLICE_X49Y110        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1042]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.917     3.473    memoryMapping_inst/CLK
    SLICE_X49Y110        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1042]/C

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer2_inst/debug_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            memoryMapping_inst/debugSignalsReg_reg[1080]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.645     2.639    memoryMapping_inst/hardwareTimer2_inst/CLK
    SLICE_X51Y106        FDCE                                         r  memoryMapping_inst/hardwareTimer2_inst/debug_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y106        FDCE (Prop_fdce_C_Q)         0.128     2.767 r  memoryMapping_inst/hardwareTimer2_inst/debug_reg[26]/Q
                         net (fo=1, routed)           0.053     2.821    memoryMapping_inst/hardwareTimer2Debug[26]
    SLICE_X51Y106        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1080]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.919     3.475    memoryMapping_inst/CLK
    SLICE_X51Y106        FDCE                                         r  memoryMapping_inst/debugSignalsReg_reg[1080]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VGA_clk
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.298ns  (logic 4.261ns (41.379%)  route 6.037ns (58.621%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.546     8.492    VGA_Controller_inst/CLK
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     9.010 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.671    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.795 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.687    10.481    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.605 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.689    15.294    VGA_Green_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    18.790 r  VGA_Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.790    VGA_Blue[0]
    N18                                                               r  VGA_Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.182ns  (logic 4.285ns (42.084%)  route 5.897ns (57.916%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.546     8.492    VGA_Controller_inst/CLK
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     9.010 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.671    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.795 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.687    10.481    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.605 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.549    15.154    VGA_Green_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    18.673 r  VGA_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.673    VGA_Blue[2]
    K18                                                               r  VGA_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.016ns  (logic 4.269ns (42.625%)  route 5.747ns (57.375%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.546     8.492    VGA_Controller_inst/CLK
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     9.010 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.671    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.795 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.687    10.481    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.605 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.399    15.004    VGA_Green_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    18.508 r  VGA_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.508    VGA_Blue[1]
    L18                                                               r  VGA_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.896ns  (logic 4.269ns (43.141%)  route 5.627ns (56.859%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.546     8.492    VGA_Controller_inst/CLK
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     9.010 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.671    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.795 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.826    10.621    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.745 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.140    14.884    V_Sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    18.388 r  V_Sync_OBUF_inst/O
                         net (fo=0)                   0.000    18.388    V_Sync
    R19                                                               r  V_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.888ns  (logic 4.291ns (43.395%)  route 5.597ns (56.605%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.546     8.492    VGA_Controller_inst/CLK
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     9.010 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.671    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.795 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.687    10.481    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.605 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.249    14.855    VGA_Green_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.379 r  VGA_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.379    VGA_Blue[3]
    J18                                                               r  VGA_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.734ns  (logic 4.287ns (44.041%)  route 5.447ns (55.959%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.546     8.492    VGA_Controller_inst/CLK
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     9.010 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.671    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.795 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.687    10.481    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.605 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           4.099    14.705    VGA_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    18.226 r  VGA_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.226    VGA_Green[0]
    J17                                                               r  VGA_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.448ns  (logic 4.295ns (45.461%)  route 5.153ns (54.539%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.546     8.492    VGA_Controller_inst/CLK
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     9.010 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.671    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.795 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.687    10.481    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.605 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.805    14.410    VGA_Green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    17.940 r  VGA_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.940    VGA_Green[2]
    G17                                                               r  VGA_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.274ns  (logic 4.271ns (46.057%)  route 5.003ns (53.943%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.546     8.492    VGA_Controller_inst/CLK
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     9.010 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.671    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.795 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.687    10.481    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.605 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.655    14.261    VGA_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    17.766 r  VGA_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.766    VGA_Green[1]
    H17                                                               r  VGA_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.834ns  (logic 4.077ns (46.145%)  route 4.758ns (53.855%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.546     8.492    VGA_Controller_inst/CLK
    SLICE_X48Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDCE (Prop_fdce_C_Q)         0.456     8.948 r  VGA_Controller_inst/horizontalCount3_reg[4]/Q
                         net (fo=1, routed)           0.916     9.863    VGA_Controller_inst/horizontalCount3_reg_n_0_[4]
    SLICE_X46Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.987 r  VGA_Controller_inst/H_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.842    13.829    H_Sync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    17.326 r  H_Sync_OBUF_inst/O
                         net (fo=0)                   0.000    17.326    H_Sync
    P19                                                               r  H_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 4.296ns (48.809%)  route 4.506ns (51.191%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574     5.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.183 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.666     6.850    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.946 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.546     8.492    VGA_Controller_inst/CLK
    SLICE_X50Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         FDCE (Prop_fdce_C_Q)         0.518     9.010 f  VGA_Controller_inst/verticalCount3_reg[6]/Q
                         net (fo=1, routed)           0.661     9.671    VGA_Controller_inst/verticalCount3_reg_n_0_[6]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     9.795 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.687    10.481    VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_2_n_0
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.124    10.605 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.159    13.764    VGA_Green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    17.294 r  VGA_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.294    VGA_Green[3]
    D17                                                               r  VGA_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.440ns (54.619%)  route 1.197ns (45.381%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X46Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.164     2.715 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.174     2.889    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.934 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.023     3.956    VGA_Green_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         1.231     5.188 r  VGA_Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.188    VGA_Green[3]
    D17                                                               r  VGA_Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.819ns  (logic 1.416ns (50.216%)  route 1.403ns (49.784%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X46Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.164     2.715 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.174     2.889    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.934 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.229     4.163    VGA_Green_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     5.370 r  VGA_Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.370    VGA_Green[1]
    H17                                                               r  VGA_Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.905ns  (logic 1.439ns (49.530%)  route 1.466ns (50.470%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X46Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.164     2.715 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.174     2.889    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.934 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.292     4.226    VGA_Green_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     5.456 r  VGA_Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.456    VGA_Green[2]
    G17                                                               r  VGA_Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            H_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 1.407ns (47.915%)  route 1.529ns (52.085%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.557     2.554    VGA_Controller_inst/CLK
    SLICE_X46Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDCE (Prop_fdce_C_Q)         0.164     2.718 r  VGA_Controller_inst/horizontalCount3_reg[6]/Q
                         net (fo=1, routed)           0.170     2.888    VGA_Controller_inst/horizontalCount3_reg_n_0_[6]
    SLICE_X46Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.933 r  VGA_Controller_inst/H_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.359     4.292    H_Sync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     5.490 r  H_Sync_OBUF_inst/O
                         net (fo=0)                   0.000     5.490    H_Sync
    P19                                                               r  H_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.020ns  (logic 1.431ns (47.373%)  route 1.590ns (52.627%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X46Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.164     2.715 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.174     2.889    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.934 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.415     4.349    VGA_Green_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     5.571 r  VGA_Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.571    VGA_Green[0]
    J17                                                               r  VGA_Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/verticalCount3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            V_Sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.073ns  (logic 1.413ns (45.990%)  route 1.660ns (54.010%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.555     2.552    VGA_Controller_inst/CLK
    SLICE_X52Y70         FDCE                                         r  VGA_Controller_inst/verticalCount3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.164     2.716 r  VGA_Controller_inst/verticalCount3_reg[4]/Q
                         net (fo=1, routed)           0.110     2.826    VGA_Controller_inst/verticalCount3_reg_n_0_[4]
    SLICE_X52Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.871 r  VGA_Controller_inst/V_Sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.550     4.421    V_Sync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     5.625 r  V_Sync_OBUF_inst/O
                         net (fo=0)                   0.000     5.625    V_Sync
    R19                                                               r  V_Sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.087ns  (logic 1.435ns (46.473%)  route 1.652ns (53.527%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X46Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.164     2.715 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.174     2.889    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.934 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.478     4.412    VGA_Green_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     5.638 r  VGA_Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.638    VGA_Blue[3]
    J18                                                               r  VGA_Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.129ns  (logic 1.414ns (45.176%)  route 1.715ns (54.824%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X46Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.164     2.715 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.174     2.889    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.934 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.541     4.475    VGA_Green_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     5.680 r  VGA_Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.680    VGA_Blue[1]
    L18                                                               r  VGA_Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.207ns  (logic 1.429ns (44.551%)  route 1.778ns (55.449%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X46Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.164     2.715 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.174     2.889    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.934 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.604     4.538    VGA_Green_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         1.220     5.758 r  VGA_Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.758    VGA_Blue[2]
    K18                                                               r  VGA_Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_Controller_inst/horizontalCount3_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.237ns  (logic 1.406ns (43.422%)  route 1.831ns (56.578%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.971    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.997 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.554     2.551    VGA_Controller_inst/CLK
    SLICE_X46Y69         FDCE                                         r  VGA_Controller_inst/horizontalCount3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.164     2.715 f  VGA_Controller_inst/horizontalCount3_reg[7]/Q
                         net (fo=2, routed)           0.174     2.889    VGA_Controller_inst/horizontalCount3_reg_n_0_[7]
    SLICE_X46Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.934 r  VGA_Controller_inst/VGA_Blue_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           1.657     4.591    VGA_Green_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     5.788 r  VGA_Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.788    VGA_Blue[0]
    N18                                                               r  VGA_Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb fall edge)      5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.574    10.095    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.183 f  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.197    VGA_ClkGenerator_inst/clkfb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.482 r  VGA_ClkGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.487    VGA_ClkGenerator_inst/clkfb
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  VGA_ClkGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfb_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internalClockGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_1 fall edge)    5.000     5.000 f  
    W5                                                0.000     5.000 f  externalClk (IN)
                         net (fo=0)                   0.000     5.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     8.521 f  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575    10.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    10.184 f  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.014    10.198    internalClockGenerator_inst/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  internalClockGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                            (clock source 'clkfb_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            internalClockGenerator_inst/mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfb_1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.487    internalClockGenerator_inst/clkfb
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  internalClockGenerator_inst/mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.447ns  (logic 7.279ns (28.604%)  route 18.168ns (71.396%))
  Logic Levels:           16  (CARRY4=2 LUT1=1 LUT2=1 LUT6=6 MUXF7=3 MUXF8=2 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.740     8.682    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X19Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y106        FDCE (Prop_fdce_C_Q)         0.456     9.138 f  memoryMapping_inst/serialInterface_inst/debugPtr_reg[0]/Q
                         net (fo=19, routed)          0.510     9.648    memoryMapping_inst/serialInterface_inst/debugPtr_reg_n_0_[0]
    SLICE_X20Y106        LUT1 (Prop_lut1_I0_O)        0.124     9.772 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_134/O
                         net (fo=1, routed)           0.000     9.772    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_134_n_0
    SLICE_X20Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    10.019 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_99/O[0]
                         net (fo=2, routed)           0.637    10.656    memoryMapping_inst/serialInterface_inst/PCOUT[0]
    SLICE_X21Y106        LUT2 (Prop_lut2_I0_O)        0.299    10.955 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_127/O
                         net (fo=1, routed)           0.000    10.955    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_127_n_0
    SLICE_X21Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.202 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_88/O[0]
                         net (fo=324, routed)         9.182    20.384    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_88_n_7
    SLICE_X3Y137         LUT6 (Prop_lut6_I4_O)        0.299    20.683 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_597/O
                         net (fo=1, routed)           0.000    20.683    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_597_n_0
    SLICE_X3Y137         MUXF7 (Prop_muxf7_I1_O)      0.245    20.928 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_337/O
                         net (fo=1, routed)           0.000    20.928    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_337_n_0
    SLICE_X3Y137         MUXF8 (Prop_muxf8_I0_O)      0.104    21.032 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_201/O
                         net (fo=1, routed)           1.959    22.991    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_201_n_0
    SLICE_X28Y137        LUT6 (Prop_lut6_I0_O)        0.316    23.307 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_141/O
                         net (fo=1, routed)           0.000    23.307    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_141_n_0
    SLICE_X28Y137        MUXF7 (Prop_muxf7_I1_O)      0.245    23.552 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_110/O
                         net (fo=1, routed)           0.000    23.552    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_110_n_0
    SLICE_X28Y137        MUXF8 (Prop_muxf8_I0_O)      0.104    23.656 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_50/O
                         net (fo=1, routed)           1.702    25.358    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_50_n_0
    SLICE_X27Y108        LUT6 (Prop_lut6_I1_O)        0.316    25.674 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_25/O
                         net (fo=1, routed)           0.000    25.674    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_25_n_0
    SLICE_X27Y108        MUXF7 (Prop_muxf7_I0_O)      0.212    25.886 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.741    26.627    memoryMapping_inst/serialInterface_inst/tx0
    SLICE_X18Y107        LUT6 (Prop_lut6_I5_O)        0.299    26.926 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.718    27.645    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_4_n_0
    SLICE_X17Y109        LUT6 (Prop_lut6_I0_O)        0.124    27.769 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433    28.202    memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_2_n_0
    SLICE_X17Y109        LUT6 (Prop_lut6_I0_O)        0.124    28.326 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.285    30.611    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    34.129 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    34.129    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.245ns  (logic 5.313ns (30.810%)  route 11.932ns (69.190%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.549     8.491    memoryMapping_inst/CLK
    SLICE_X32Y87         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDCE (Prop_fdce_C_Q)         0.456     8.947 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/Q
                         net (fo=49, routed)          2.100    11.047    memoryMapping_inst/Q[28]
    SLICE_X41Y94         LUT2 (Prop_lut2_I1_O)        0.152    11.199 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.479    12.678    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I2_O)        0.326    13.004 r  memoryMapping_inst/g0_b0__1_i_7/O
                         net (fo=1, routed)           0.674    13.678    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_0
    SLICE_X44Y92         LUT6 (Prop_lut6_I2_O)        0.124    13.802 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2/O
                         net (fo=7, routed)           0.967    14.769    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__1_i_2_n_0
    SLICE_X44Y90         LUT5 (Prop_lut5_I1_O)        0.152    14.921 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__1/O
                         net (fo=1, routed)           0.954    15.875    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b1__1_n_0
    SLICE_X44Y89         LUT5 (Prop_lut5_I2_O)        0.326    16.201 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_7/O
                         net (fo=1, routed)           0.728    16.929    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_7_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.053 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.520    17.573    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_2_n_0
    SLICE_X42Y86         LUT6 (Prop_lut6_I0_O)        0.124    17.697 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           4.509    22.207    sevenSegmentLEDs[0]_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    25.736 r  sevenSegmentLEDs[0][1]_INST_0/O
                         net (fo=0)                   0.000    25.736    sevenSegmentLEDs[0][1]
    W6                                                                r  sevenSegmentLEDs[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.087ns  (logic 5.085ns (29.762%)  route 12.002ns (70.238%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.549     8.491    memoryMapping_inst/CLK
    SLICE_X32Y87         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDCE (Prop_fdce_C_Q)         0.456     8.947 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/Q
                         net (fo=49, routed)          2.100    11.047    memoryMapping_inst/Q[28]
    SLICE_X41Y94         LUT2 (Prop_lut2_I1_O)        0.152    11.199 r  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.480    12.680    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.326    13.006 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_8/O
                         net (fo=1, routed)           0.779    13.785    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_8_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124    13.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.663    14.572    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[1]
    SLICE_X41Y89         LUT5 (Prop_lut5_I1_O)        0.124    14.696 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6/O
                         net (fo=1, routed)           0.473    15.169    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b6_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I3_O)        0.124    15.293 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_9/O
                         net (fo=1, routed)           1.096    16.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_9_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.513 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6/O
                         net (fo=1, routed)           0.455    16.968    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.124    17.092 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           4.954    22.046    sevenSegmentLEDs[0]_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    25.578 r  sevenSegmentLEDs[0][6]_INST_0/O
                         net (fo=0)                   0.000    25.578    sevenSegmentLEDs[0][6]
    U7                                                                r  sevenSegmentLEDs[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.627ns  (logic 5.074ns (30.516%)  route 11.553ns (69.484%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.549     8.491    memoryMapping_inst/CLK
    SLICE_X32Y87         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDCE (Prop_fdce_C_Q)         0.456     8.947 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/Q
                         net (fo=49, routed)          2.100    11.047    memoryMapping_inst/Q[28]
    SLICE_X41Y94         LUT2 (Prop_lut2_I1_O)        0.152    11.199 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.629    12.828    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I2_O)        0.326    13.154 r  memoryMapping_inst/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.154    13.308    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_2
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3/O
                         net (fo=7, routed)           0.927    14.359    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    14.483 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0/O
                         net (fo=1, routed)           0.786    15.270    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b4__0_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I1_O)        0.124    15.394 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4/O
                         net (fo=1, routed)           0.578    15.972    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_4_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124    16.096 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.638    16.734    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_2_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.124    16.858 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           4.740    21.598    sevenSegmentLEDs[0]_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    25.117 r  sevenSegmentLEDs[0][4]_INST_0/O
                         net (fo=0)                   0.000    25.117    sevenSegmentLEDs[0][4]
    U5                                                                r  sevenSegmentLEDs[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.431ns  (logic 5.065ns (30.824%)  route 11.367ns (69.176%))
  Logic Levels:           8  (LUT2=1 LUT5=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.549     8.491    memoryMapping_inst/CLK
    SLICE_X32Y87         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDCE (Prop_fdce_C_Q)         0.456     8.947 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/Q
                         net (fo=49, routed)          2.100    11.047    memoryMapping_inst/Q[28]
    SLICE_X41Y94         LUT2 (Prop_lut2_I1_O)        0.152    11.199 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.629    12.828    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I2_O)        0.326    13.154 r  memoryMapping_inst/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.154    13.308    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_2
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3/O
                         net (fo=7, routed)           1.153    14.585    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    14.709 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0/O
                         net (fo=1, routed)           0.589    15.298    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.124    15.422 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.821    16.243    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_3_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I0_O)        0.124    16.367 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.416    16.783    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_2_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.907 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           4.504    21.411    sevenSegmentLEDs[0]_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    24.922 r  sevenSegmentLEDs[0][0]_INST_0/O
                         net (fo=0)                   0.000    24.922    sevenSegmentLEDs[0][0]
    W7                                                                r  sevenSegmentLEDs[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.403ns  (logic 5.170ns (31.520%)  route 11.233ns (68.480%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.549     8.491    memoryMapping_inst/CLK
    SLICE_X32Y87         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDCE (Prop_fdce_C_Q)         0.456     8.947 f  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/Q
                         net (fo=49, routed)          2.100    11.047    memoryMapping_inst/Q[28]
    SLICE_X41Y94         LUT2 (Prop_lut2_I1_O)        0.152    11.199 r  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.480    12.680    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][6]_INST_0_i_6_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I3_O)        0.326    13.006 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_8/O
                         net (fo=1, routed)           0.779    13.785    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_8_n_0
    SLICE_X40Y89         LUT5 (Prop_lut5_I4_O)        0.124    13.909 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0_i_2/O
                         net (fo=7, routed)           0.977    14.885    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sel0[1]
    SLICE_X42Y88         LUT5 (Prop_lut5_I1_O)        0.153    15.038 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5/O
                         net (fo=1, routed)           0.834    15.872    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b5_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I5_O)        0.331    16.203 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.282    16.485    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_2_n_0
    SLICE_X42Y87         LUT6 (Prop_lut6_I0_O)        0.124    16.609 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           4.781    21.390    sevenSegmentLEDs[0]_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    24.894 r  sevenSegmentLEDs[0][5]_INST_0/O
                         net (fo=0)                   0.000    24.894    sevenSegmentLEDs[0][5]
    V5                                                                r  sevenSegmentLEDs[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.337ns  (logic 5.202ns (31.839%)  route 11.135ns (68.161%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.549     8.491    memoryMapping_inst/CLK
    SLICE_X32Y87         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDCE (Prop_fdce_C_Q)         0.456     8.947 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/Q
                         net (fo=49, routed)          2.100    11.047    memoryMapping_inst/Q[28]
    SLICE_X41Y94         LUT2 (Prop_lut2_I1_O)        0.152    11.199 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.629    12.828    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I2_O)        0.326    13.154 r  memoryMapping_inst/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.154    13.308    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_2
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3/O
                         net (fo=7, routed)           1.152    14.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.152    14.736 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__0/O
                         net (fo=1, routed)           0.767    15.503    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b3__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I4_O)        0.332    15.835 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.943    16.778    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_2_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I0_O)        0.124    16.902 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           4.390    21.292    sevenSegmentLEDs[0]_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    24.828 r  sevenSegmentLEDs[0][3]_INST_0/O
                         net (fo=0)                   0.000    24.828    sevenSegmentLEDs[0][3]
    V8                                                                r  sevenSegmentLEDs[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sevenSegmentLEDs[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.922ns  (logic 4.965ns (31.185%)  route 10.957ns (68.815%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.549     8.491    memoryMapping_inst/CLK
    SLICE_X32Y87         FDCE                                         r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDCE (Prop_fdce_C_Q)         0.456     8.947 r  memoryMapping_inst/SevenSegmentDisplayDataReg_reg[31]/Q
                         net (fo=49, routed)          2.100    11.047    memoryMapping_inst/Q[28]
    SLICE_X41Y94         LUT2 (Prop_lut2_I1_O)        0.152    11.199 f  memoryMapping_inst/g0_b0_i_6/O
                         net (fo=26, routed)          1.629    12.828    memoryMapping_inst/g0_b0_i_6_n_0
    SLICE_X41Y91         LUT6 (Prop_lut6_I2_O)        0.326    13.154 r  memoryMapping_inst/g0_b0__0_i_8/O
                         net (fo=1, routed)           0.154    13.308    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_2
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.432 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3/O
                         net (fo=7, routed)           1.152    14.584    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b0__0_i_3_n_0
    SLICE_X43Y89         LUT5 (Prop_lut5_I2_O)        0.124    14.708 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0/O
                         net (fo=1, routed)           0.800    15.508    memoryMapping_inst/IO_SevenSegmentDisplay_inst/g0_b2__0_n_0
    SLICE_X43Y87         LUT6 (Prop_lut6_I2_O)        0.124    15.632 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.469    16.102    memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_2_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I0_O)        0.124    16.226 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/sevenSegmentLEDs[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           4.652    20.877    sevenSegmentLEDs[0]_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    24.412 r  sevenSegmentLEDs[0][2]_INST_0/O
                         net (fo=0)                   0.000    24.412    sevenSegmentLEDs[0][2]
    U8                                                                r  sevenSegmentLEDs[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.293ns  (logic 4.781ns (38.892%)  route 7.512ns (61.108%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.739     8.681    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X12Y107        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y107        FDCE (Prop_fdce_C_Q)         0.478     9.159 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[7]/Q
                         net (fo=39, routed)          2.727    11.886    memoryMapping_inst/hardwareTimer0_inst/Q[7]
    SLICE_X14Y118        LUT4 (Prop_lut4_I3_O)        0.295    12.181 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000    12.181    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[2]_inst_i_7_n_0
    SLICE_X14Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.557 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[2]_inst_i_2/CO[3]
                         net (fo=1, routed)           1.260    13.817    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[2]_inst_i_2_n_0
    SLICE_X20Y118        LUT3 (Prop_lut3_I0_O)        0.124    13.941 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.525    17.466    digitalIO_pins_IOBUF[2]_inst/I
    J2                   OBUFT (Prop_obuft_I_O)       3.508    20.974 r  digitalIO_pins_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.974    digitalIO_pins[2]
    J2                                                                r  digitalIO_pins[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.978ns  (logic 4.908ns (40.974%)  route 7.070ns (59.026%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.575     5.096    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.184 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.661     6.846    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.942 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.741     8.683    memoryMapping_inst/hardwareTimer0_inst/CLK
    SLICE_X11Y106        FDCE                                         r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y106        FDCE (Prop_fdce_C_Q)         0.419     9.102 r  memoryMapping_inst/hardwareTimer0_inst/countReg_reg[3]/Q
                         net (fo=42, routed)          2.390    11.492    memoryMapping_inst/hardwareTimer0_inst/Q[3]
    SLICE_X13Y118        LUT4 (Prop_lut4_I3_O)        0.299    11.791 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[1]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.791    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[1]_inst_i_9_n_0
    SLICE_X13Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.341 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[1]_inst_i_2/CO[3]
                         net (fo=1, routed)           0.790    13.132    memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[1]_inst_i_2_n_0
    SLICE_X20Y117        LUT3 (Prop_lut3_I0_O)        0.124    13.256 r  memoryMapping_inst/hardwareTimer0_inst/digitalIO_pins_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.890    17.145    digitalIO_pins_IOBUF[1]_inst/I
    L2                   OBUFT (Prop_obuft_I_O)       3.516    20.661 r  digitalIO_pins_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.661    digitalIO_pins[1]
    L2                                                                r  digitalIO_pins[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.006ns (54.187%)  route 0.851ns (45.813%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.640     2.634    memoryMapping_inst/CLK
    SLICE_X11Y117        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.128     2.762 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[22]/Q
                         net (fo=4, routed)           0.851     3.613    digitalIO_pins_IOBUF[11]_inst/T
    B16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     4.491 r  digitalIO_pins_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.491    digitalIO_pins[11]
    B16                                                               r  digitalIO_pins[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 0.965ns (49.087%)  route 1.001ns (50.913%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.640     2.634    memoryMapping_inst/CLK
    SLICE_X11Y117        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y117        FDCE (Prop_fdce_C_Q)         0.141     2.775 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[20]/Q
                         net (fo=4, routed)           1.001     3.776    digitalIO_pins_IOBUF[10]_inst/T
    B15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.600 r  digitalIO_pins_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.600    digitalIO_pins[10]
    B15                                                               r  digitalIO_pins[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 0.965ns (47.248%)  route 1.077ns (52.752%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.644     2.638    memoryMapping_inst/CLK
    SLICE_X19Y110        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y110        FDCE (Prop_fdce_C_Q)         0.141     2.779 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[30]/Q
                         net (fo=4, routed)           1.077     3.857    digitalIO_pins_IOBUF[15]_inst/T
    C16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.681 r  digitalIO_pins_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.681    digitalIO_pins[15]
    C16                                                               r  digitalIO_pins[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.025ns (49.714%)  route 1.037ns (50.286%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.641     2.635    memoryMapping_inst/CLK
    SLICE_X14Y116        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDCE (Prop_fdce_C_Q)         0.148     2.783 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[26]/Q
                         net (fo=4, routed)           1.037     3.820    digitalIO_pins_IOBUF[13]_inst/T
    A17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     4.697 r  digitalIO_pins_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.697    digitalIO_pins[13]
    A17                                                               r  digitalIO_pins[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.005ns (47.712%)  route 1.101ns (52.288%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.642     2.636    memoryMapping_inst/CLK
    SLICE_X19Y115        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y115        FDCE (Prop_fdce_C_Q)         0.128     2.764 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[18]/Q
                         net (fo=4, routed)           1.101     3.866    digitalIO_pins_IOBUF[9]_inst/T
    A16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     4.743 r  digitalIO_pins_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.743    digitalIO_pins[9]
    A16                                                               r  digitalIO_pins[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 0.965ns (44.939%)  route 1.182ns (55.061%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.642     2.636    memoryMapping_inst/CLK
    SLICE_X17Y113        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y113        FDCE (Prop_fdce_C_Q)         0.141     2.777 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[28]/Q
                         net (fo=4, routed)           1.182     3.960    digitalIO_pins_IOBUF[14]_inst/T
    C15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.784 r  digitalIO_pins_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.784    digitalIO_pins[14]
    C15                                                               r  digitalIO_pins[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 0.965ns (43.720%)  route 1.242ns (56.280%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.643     2.637    memoryMapping_inst/CLK
    SLICE_X17Y112        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y112        FDCE (Prop_fdce_C_Q)         0.141     2.778 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[16]/Q
                         net (fo=4, routed)           1.242     4.020    digitalIO_pins_IOBUF[8]_inst/T
    A14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.844 r  digitalIO_pins_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.844    digitalIO_pins[8]
    A14                                                               r  digitalIO_pins[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.405ns (62.240%)  route 0.852ns (37.760%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.646     2.640    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X17Y106        FDCE                                         r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y106        FDCE (Prop_fdce_C_Q)         0.141     2.781 r  memoryMapping_inst/serialInterface_inst/countBitsTransmitted_reg[2]/Q
                         net (fo=12, routed)          0.221     3.002    memoryMapping_inst/serialInterface_inst/B[2]
    SLICE_X17Y109        LUT6 (Prop_lut6_I4_O)        0.045     3.047 r  memoryMapping_inst/serialInterface_inst/tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.631     3.678    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.897 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.897    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 0.988ns (43.441%)  route 1.286ns (56.559%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.641     2.635    memoryMapping_inst/CLK
    SLICE_X14Y116        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y116        FDCE (Prop_fdce_C_Q)         0.164     2.799 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[24]/Q
                         net (fo=4, routed)           1.286     4.085    digitalIO_pins_IOBUF[12]_inst/T
    A15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     4.909 r  digitalIO_pins_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.909    digitalIO_pins[12]
    A15                                                               r  digitalIO_pins[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            digitalIO_pins[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.005ns (43.302%)  route 1.316ns (56.698%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.549     1.432    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.482 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.968    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.994 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.639     2.633    memoryMapping_inst/CLK
    SLICE_X23Y117        FDCE                                         r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y117        FDCE (Prop_fdce_C_Q)         0.128     2.761 r  memoryMapping_inst/IO_PinsDigitalModeReg_reg[4]/Q
                         net (fo=6, routed)           1.316     4.077    digitalIO_pins_IOBUF[2]_inst/T
    J2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.877     4.954 r  digitalIO_pins_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.954    digitalIO_pins[2]
    J2                                                                r  digitalIO_pins[2] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  VGA_clk

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/pixelReg_reg/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.695ns  (logic 0.124ns (2.177%)  route 5.571ns (97.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.614 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          1.081     5.695    VGA_Controller_inst/E[0]
    SLICE_X49Y70         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.430     7.987    VGA_Controller_inst/CLK
    SLICE_X49Y70         FDCE                                         r  VGA_Controller_inst/pixelReg_reg/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.490ns  (logic 0.146ns (2.659%)  route 5.344ns (97.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.146     4.636 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.854     5.490    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X55Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.432     7.989    VGA_Controller_inst/CLK
    SLICE_X55Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[9]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 0.146ns (2.684%)  route 5.295ns (97.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.146     4.636 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.805     5.441    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.434     7.991    VGA_Controller_inst/CLK
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[2]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 0.146ns (2.684%)  route 5.295ns (97.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.146     4.636 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.805     5.441    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.434     7.991    VGA_Controller_inst/CLK
    SLICE_X54Y67         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[3]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.321ns  (logic 0.146ns (2.744%)  route 5.175ns (97.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.146     4.636 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.685     5.321    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X53Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.432     7.989    VGA_Controller_inst/CLK
    SLICE_X53Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[6]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.321ns  (logic 0.146ns (2.744%)  route 5.175ns (97.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.146     4.636 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.685     5.321    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X53Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.432     7.989    VGA_Controller_inst/CLK
    SLICE_X53Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[7]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 0.146ns (2.754%)  route 5.155ns (97.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.146     4.636 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.665     5.301    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X54Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.432     7.989    VGA_Controller_inst/CLK
    SLICE_X54Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[0]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 0.146ns (2.754%)  route 5.155ns (97.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.146     4.636 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.665     5.301    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X54Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.432     7.989    VGA_Controller_inst/CLK
    SLICE_X54Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[1]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/verticalCount1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 0.146ns (2.754%)  route 5.155ns (97.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.146     4.636 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.665     5.301    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X54Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.432     7.989    VGA_Controller_inst/CLK
    SLICE_X54Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[4]/C

Slack:                    inf
  Source:                 VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                            (internal pin)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.271ns  (logic 0.124ns (2.353%)  route 5.147ns (97.647%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  VGA_ClkGenerator_inst/mmcm_inst/LOCKED
                         net (fo=2, routed)           4.490     4.490    VGA_ClkGenerator_inst/VGA_clkLocked
    SLICE_X50Y65         LUT2 (Prop_lut2_I1_O)        0.124     4.614 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.657     5.271    VGA_Controller_inst/E[0]
    SLICE_X49Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.455     4.796    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.879 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.467    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.558 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          1.434     7.991    VGA_Controller_inst/CLK
    SLICE_X49Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.269ns (19.441%)  route 1.116ns (80.559%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.974     1.199    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.244 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.141     1.385    VGA_Controller_inst/E[0]
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.828     3.387    VGA_Controller_inst/CLK
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[0]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.269ns (19.441%)  route 1.116ns (80.559%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.974     1.199    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.244 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.141     1.385    VGA_Controller_inst/E[0]
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.828     3.387    VGA_Controller_inst/CLK
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[1]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.269ns (19.441%)  route 1.116ns (80.559%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.974     1.199    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.244 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.141     1.385    VGA_Controller_inst/E[0]
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.828     3.387    VGA_Controller_inst/CLK
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[2]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.385ns  (logic 0.269ns (19.441%)  route 1.116ns (80.559%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.974     1.199    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.244 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.141     1.385    VGA_Controller_inst/E[0]
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.828     3.387    VGA_Controller_inst/CLK
    SLICE_X50Y65         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[3]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.270ns (19.050%)  route 1.148ns (80.950%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.974     1.199    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y65         LUT3 (Prop_lut3_I1_O)        0.046     1.245 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.174     1.419    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X52Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.825     3.384    VGA_Controller_inst/CLK
    SLICE_X52Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[5]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/verticalCount1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.270ns (19.050%)  route 1.148ns (80.950%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.974     1.199    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y65         LUT3 (Prop_lut3_I1_O)        0.046     1.245 r  VGA_ClkGenerator_inst/verticalCount1[9]_i_1/O
                         net (fo=10, routed)          0.174     1.419    VGA_Controller_inst/verticalCount1_reg[9]_0[0]
    SLICE_X52Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.825     3.384    VGA_Controller_inst/CLK
    SLICE_X52Y68         FDCE                                         r  VGA_Controller_inst/verticalCount1_reg[8]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.269ns (18.810%)  route 1.162ns (81.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.974     1.199    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.244 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.188     1.431    VGA_Controller_inst/E[0]
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[4]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.269ns (18.810%)  route 1.162ns (81.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.974     1.199    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.244 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.188     1.431    VGA_Controller_inst/E[0]
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[5]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.269ns (18.810%)  route 1.162ns (81.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.974     1.199    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.244 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.188     1.431    VGA_Controller_inst/E[0]
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[6]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            VGA_Controller_inst/horizontalCount1_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by VGA_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.269ns (18.810%)  route 1.162ns (81.190%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.386ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.974     1.199    VGA_ClkGenerator_inst/enableSw_IBUF
    SLICE_X50Y65         LUT2 (Prop_lut2_I0_O)        0.045     1.244 r  VGA_ClkGenerator_inst/pixelReg_i_1/O
                         net (fo=11, routed)          0.188     1.431    VGA_Controller_inst/E[0]
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.816     1.943    VGA_ClkGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.996 r  VGA_ClkGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.530    VGA_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.559 r  VGA_clk_BUFG_inst/O
                         net (fo=71, routed)          0.827     3.386    VGA_Controller_inst/CLK
    SLICE_X50Y66         FDCE                                         r  VGA_Controller_inst/horizontalCount1_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay          3808 Endpoints
Min Delay          3808 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/dataOut_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.727ns  (logic 1.952ns (11.671%)  route 14.775ns (88.329%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.903     3.359    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.483 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)        8.582    12.065    CPU_Core_inst/ALU_inst/enable0_out
    SLICE_X20Y119        LUT5 (Prop_lut5_I3_O)        0.124    12.189 r  CPU_Core_inst/ALU_inst/dataOut[7]_i_2/O
                         net (fo=10, routed)          1.552    13.741    CPU_Core_inst/ALU_inst/dataOut[7]_i_2_n_0
    SLICE_X17Y108        LUT2 (Prop_lut2_I0_O)        0.124    13.865 r  CPU_Core_inst/ALU_inst/dataOut[31]_i_2/O
                         net (fo=32, routed)          2.738    16.603    CPU_Core_inst/ALU_inst/dataOut[31]_i_2_n_0
    SLICE_X34Y104        LUT6 (Prop_lut6_I0_O)        0.124    16.727 r  CPU_Core_inst/ALU_inst/dataOut[16]_i_1/O
                         net (fo=1, routed)           0.000    16.727    memoryMapping_inst/dataOut_reg[31]_1[16]
    SLICE_X34Y104        FDCE                                         r  memoryMapping_inst/dataOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.608     8.162    memoryMapping_inst/CLK
    SLICE_X34Y104        FDCE                                         r  memoryMapping_inst/dataOut_reg[16]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/dataOut_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.695ns  (logic 1.952ns (11.693%)  route 14.743ns (88.307%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=2)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.903     3.359    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.483 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)        8.582    12.065    CPU_Core_inst/ALU_inst/enable0_out
    SLICE_X20Y119        LUT5 (Prop_lut5_I3_O)        0.124    12.189 r  CPU_Core_inst/ALU_inst/dataOut[7]_i_2/O
                         net (fo=10, routed)          1.552    13.741    CPU_Core_inst/ALU_inst/dataOut[7]_i_2_n_0
    SLICE_X17Y108        LUT2 (Prop_lut2_I0_O)        0.124    13.865 r  CPU_Core_inst/ALU_inst/dataOut[31]_i_2/O
                         net (fo=32, routed)          2.706    16.571    CPU_Core_inst/ALU_inst/dataOut[31]_i_2_n_0
    SLICE_X34Y103        LUT5 (Prop_lut5_I0_O)        0.124    16.695 r  CPU_Core_inst/ALU_inst/dataOut[12]_i_1/O
                         net (fo=1, routed)           0.000    16.695    memoryMapping_inst/dataOut_reg[31]_1[12]
    SLICE_X34Y103        FDCE                                         r  memoryMapping_inst/dataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.608     8.162    memoryMapping_inst/CLK
    SLICE_X34Y103        FDCE                                         r  memoryMapping_inst/dataOut_reg[12]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/dataOut_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.650ns  (logic 1.952ns (11.725%)  route 14.698ns (88.275%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        8.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.903     3.359    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.483 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)        8.582    12.065    CPU_Core_inst/ALU_inst/enable0_out
    SLICE_X20Y119        LUT5 (Prop_lut5_I3_O)        0.124    12.189 r  CPU_Core_inst/ALU_inst/dataOut[7]_i_2/O
                         net (fo=10, routed)          1.552    13.741    CPU_Core_inst/ALU_inst/dataOut[7]_i_2_n_0
    SLICE_X17Y108        LUT2 (Prop_lut2_I0_O)        0.124    13.865 r  CPU_Core_inst/ALU_inst/dataOut[31]_i_2/O
                         net (fo=32, routed)          2.661    16.526    CPU_Core_inst/ALU_inst/dataOut[31]_i_2_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124    16.650 r  CPU_Core_inst/ALU_inst/dataOut[18]_i_1/O
                         net (fo=1, routed)           0.000    16.650    memoryMapping_inst/dataOut_reg[31]_1[18]
    SLICE_X38Y107        FDCE                                         r  memoryMapping_inst/dataOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.607     8.161    memoryMapping_inst/CLK
    SLICE_X38Y107        FDCE                                         r  memoryMapping_inst/dataOut_reg[18]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/dataOut_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.640ns  (logic 1.952ns (11.732%)  route 14.688ns (88.268%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        8.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.903     3.359    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.483 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)        8.582    12.065    CPU_Core_inst/ALU_inst/enable0_out
    SLICE_X20Y119        LUT5 (Prop_lut5_I3_O)        0.124    12.189 r  CPU_Core_inst/ALU_inst/dataOut[7]_i_2/O
                         net (fo=10, routed)          1.552    13.741    CPU_Core_inst/ALU_inst/dataOut[7]_i_2_n_0
    SLICE_X17Y108        LUT2 (Prop_lut2_I0_O)        0.124    13.865 r  CPU_Core_inst/ALU_inst/dataOut[31]_i_2/O
                         net (fo=32, routed)          2.651    16.516    CPU_Core_inst/ALU_inst/dataOut[31]_i_2_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124    16.640 r  CPU_Core_inst/ALU_inst/dataOut[22]_i_1/O
                         net (fo=1, routed)           0.000    16.640    memoryMapping_inst/dataOut_reg[31]_1[22]
    SLICE_X38Y107        FDCE                                         r  memoryMapping_inst/dataOut_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.607     8.161    memoryMapping_inst/CLK
    SLICE_X38Y107        FDCE                                         r  memoryMapping_inst/dataOut_reg[22]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/dataOut_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.625ns  (logic 1.952ns (11.742%)  route 14.673ns (88.258%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        8.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.903     3.359    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.483 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)        8.582    12.065    CPU_Core_inst/ALU_inst/enable0_out
    SLICE_X20Y119        LUT5 (Prop_lut5_I3_O)        0.124    12.189 r  CPU_Core_inst/ALU_inst/dataOut[7]_i_2/O
                         net (fo=10, routed)          1.552    13.741    CPU_Core_inst/ALU_inst/dataOut[7]_i_2_n_0
    SLICE_X17Y108        LUT2 (Prop_lut2_I0_O)        0.124    13.865 r  CPU_Core_inst/ALU_inst/dataOut[31]_i_2/O
                         net (fo=32, routed)          2.636    16.501    CPU_Core_inst/ALU_inst/dataOut[31]_i_2_n_0
    SLICE_X38Y107        LUT6 (Prop_lut6_I0_O)        0.124    16.625 r  CPU_Core_inst/ALU_inst/dataOut[23]_i_1/O
                         net (fo=1, routed)           0.000    16.625    memoryMapping_inst/dataOut_reg[31]_1[23]
    SLICE_X38Y107        FDCE                                         r  memoryMapping_inst/dataOut_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.607     8.161    memoryMapping_inst/CLK
    SLICE_X38Y107        FDCE                                         r  memoryMapping_inst/dataOut_reg[23]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/dataOut_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.540ns  (logic 1.952ns (11.803%)  route 14.588ns (88.197%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        8.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.903     3.359    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.483 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)        8.582    12.065    CPU_Core_inst/ALU_inst/enable0_out
    SLICE_X20Y119        LUT5 (Prop_lut5_I3_O)        0.124    12.189 r  CPU_Core_inst/ALU_inst/dataOut[7]_i_2/O
                         net (fo=10, routed)          1.552    13.741    CPU_Core_inst/ALU_inst/dataOut[7]_i_2_n_0
    SLICE_X17Y108        LUT2 (Prop_lut2_I0_O)        0.124    13.865 r  CPU_Core_inst/ALU_inst/dataOut[31]_i_2/O
                         net (fo=32, routed)          2.551    16.416    CPU_Core_inst/ALU_inst/dataOut[31]_i_2_n_0
    SLICE_X35Y104        LUT6 (Prop_lut6_I0_O)        0.124    16.540 r  CPU_Core_inst/ALU_inst/dataOut[25]_i_1/O
                         net (fo=1, routed)           0.000    16.540    memoryMapping_inst/dataOut_reg[31]_1[25]
    SLICE_X35Y104        FDCE                                         r  memoryMapping_inst/dataOut_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.608     8.162    memoryMapping_inst/CLK
    SLICE_X35Y104        FDCE                                         r  memoryMapping_inst/dataOut_reg[25]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/dataOut_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.538ns  (logic 1.952ns (11.804%)  route 14.585ns (88.196%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=2)
  Clock Path Skew:        8.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.903     3.359    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.483 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)        8.582    12.065    CPU_Core_inst/ALU_inst/enable0_out
    SLICE_X20Y119        LUT5 (Prop_lut5_I3_O)        0.124    12.189 r  CPU_Core_inst/ALU_inst/dataOut[7]_i_2/O
                         net (fo=10, routed)          1.552    13.741    CPU_Core_inst/ALU_inst/dataOut[7]_i_2_n_0
    SLICE_X17Y108        LUT2 (Prop_lut2_I0_O)        0.124    13.865 r  CPU_Core_inst/ALU_inst/dataOut[31]_i_2/O
                         net (fo=32, routed)          2.549    16.414    CPU_Core_inst/ALU_inst/dataOut[31]_i_2_n_0
    SLICE_X32Y104        LUT5 (Prop_lut5_I0_O)        0.124    16.538 r  CPU_Core_inst/ALU_inst/dataOut[15]_i_1/O
                         net (fo=1, routed)           0.000    16.538    memoryMapping_inst/dataOut_reg[31]_1[15]
    SLICE_X32Y104        FDCE                                         r  memoryMapping_inst/dataOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.609     8.163    memoryMapping_inst/CLK
    SLICE_X32Y104        FDCE                                         r  memoryMapping_inst/dataOut_reg[15]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[15][10]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.506ns  (logic 1.730ns (10.482%)  route 14.776ns (89.518%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.903     3.359    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.483 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)        8.935    12.419    internalClockGenerator_inst/enable0_out
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.150    12.569 r  internalClockGenerator_inst/registers[15][31]_i_1/O
                         net (fo=32, routed)          3.938    16.506    CPU_Core_inst/RegisterFile_inst/registers_reg[15][0]_1[0]
    SLICE_X17Y129        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.603     8.157    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X17Y129        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][10]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            CPU_Core_inst/RegisterFile_inst/registers_reg[15][9]/CE
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.506ns  (logic 1.730ns (10.482%)  route 14.776ns (89.518%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT3=1)
  Clock Path Skew:        8.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.903     3.359    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.483 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)        8.935    12.419    internalClockGenerator_inst/enable0_out
    SLICE_X3Y124         LUT3 (Prop_lut3_I0_O)        0.150    12.569 r  internalClockGenerator_inst/registers[15][31]_i_1/O
                         net (fo=32, routed)          3.938    16.506    CPU_Core_inst/RegisterFile_inst/registers_reg[15][0]_1[0]
    SLICE_X17Y129        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.603     8.157    CPU_Core_inst/RegisterFile_inst/sysClk_BUFG
    SLICE_X17Y129        FDCE                                         r  CPU_Core_inst/RegisterFile_inst/registers_reg[15][9]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/dataOut_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.443ns  (logic 1.952ns (11.873%)  route 14.490ns (88.127%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=2)
  Clock Path Skew:        8.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  enableSw_IBUF_inst/O
                         net (fo=3, routed)           1.903     3.359    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.124     3.483 r  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)        8.582    12.065    CPU_Core_inst/ALU_inst/enable0_out
    SLICE_X20Y119        LUT5 (Prop_lut5_I3_O)        0.124    12.189 r  CPU_Core_inst/ALU_inst/dataOut[7]_i_2/O
                         net (fo=10, routed)          1.552    13.741    CPU_Core_inst/ALU_inst/dataOut[7]_i_2_n_0
    SLICE_X17Y108        LUT2 (Prop_lut2_I0_O)        0.124    13.865 r  CPU_Core_inst/ALU_inst/dataOut[31]_i_2/O
                         net (fo=32, routed)          2.454    16.319    CPU_Core_inst/ALU_inst/dataOut[31]_i_2_n_0
    SLICE_X33Y103        LUT5 (Prop_lut5_I0_O)        0.124    16.443 r  CPU_Core_inst/ALU_inst/dataOut[9]_i_1/O
                         net (fo=1, routed)           0.000    16.443    memoryMapping_inst/dataOut_reg[31]_1[9]
    SLICE_X33Y103        FDCE                                         r  memoryMapping_inst/dataOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.457     4.798    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     4.881 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.463    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.554 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        1.609     8.163    memoryMapping_inst/CLK
    SLICE_X33Y103        FDCE                                         r  memoryMapping_inst/dataOut_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digitalIO_pins[6]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.267ns (21.122%)  route 0.998ns (78.878%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  digitalIO_pins[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[6]_inst/IO
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  digitalIO_pins_IOBUF[6]_inst/IBUF/O
                         net (fo=2, routed)           0.998     1.220    memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X22Y112        LUT4 (Prop_lut4_I2_O)        0.045     1.265 r  memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug[8]_i_1__5/O
                         net (fo=1, routed)           0.000     1.265    memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/p_0_out[8]
    SLICE_X22Y112        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.915     3.471    memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/CLK
    SLICE_X22Y112        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[6].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.224ns (16.527%)  route 1.133ns (83.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  rx_IBUF_inst/O
                         net (fo=1, routed)           1.133     1.357    memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]_0[0]
    SLICE_X29Y89         FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.829     3.384    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X29Y89         FDPE                                         r  memoryMapping_inst/serialInterface_inst/rxShiftReg_reg[0]/C

Slack:                    inf
  Source:                 digitalIO_pins[4]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.359ns  (logic 0.263ns (19.337%)  route 1.097ns (80.663%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 r  digitalIO_pins[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[4]_inst/IO
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  digitalIO_pins_IOBUF[4]_inst/IBUF/O
                         net (fo=2, routed)           1.097     1.314    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X17Y117        LUT4 (Prop_lut4_I2_O)        0.045     1.359 r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug[8]_i_1__3/O
                         net (fo=1, routed)           0.000     1.359    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/p_0_out[8]
    SLICE_X17Y117        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.911     3.467    memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/CLK
    SLICE_X17Y117        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[4].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[7]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.265ns (17.706%)  route 1.233ns (82.294%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  digitalIO_pins[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[7]_inst/IO
    G3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  digitalIO_pins_IOBUF[7]_inst/IBUF/O
                         net (fo=2, routed)           1.233     1.454    memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X22Y112        LUT4 (Prop_lut4_I2_O)        0.045     1.499 r  memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug[8]_i_1__6/O
                         net (fo=1, routed)           0.000     1.499    memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/p_0_out[8]
    SLICE_X22Y112        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.915     3.471    memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/CLK
    SLICE_X22Y112        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[7].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[3]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.248ns (16.232%)  route 1.282ns (83.768%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  digitalIO_pins[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[3]_inst/IO
    G2                   IBUF (Prop_ibuf_I_O)         0.203     0.203 r  digitalIO_pins_IOBUF[3]_inst/IBUF/O
                         net (fo=2, routed)           1.282     1.485    memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X18Y118        LUT4 (Prop_lut4_I2_O)        0.045     1.530 r  memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/debug[8]_i_1__2/O
                         net (fo=1, routed)           0.000     1.530    memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/p_0_out[8]
    SLICE_X18Y118        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.910     3.466    memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/CLK
    SLICE_X18Y118        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[3].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 digitalIO_pins[0]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.563ns  (logic 0.263ns (16.851%)  route 1.299ns (83.149%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  digitalIO_pins[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[0]_inst/IO
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  digitalIO_pins_IOBUF[0]_inst/IBUF/O
                         net (fo=2, routed)           1.299     1.518    memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X25Y116        LUT4 (Prop_lut4_I2_O)        0.045     1.563 r  memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/debug[8]_i_1/O
                         net (fo=1, routed)           0.000     1.563    memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/p_0_out[8]
    SLICE_X25Y116        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.911     3.467    memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/CLK
    SLICE_X25Y116        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[0].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.602ns  (logic 0.314ns (19.617%)  route 1.288ns (80.383%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.789     1.013    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.058 f  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)        0.499     1.557    memoryMapping_inst/IO_SevenSegmentDisplay_inst/enable0_out
    SLICE_X50Y91         LUT6 (Prop_lut6_I3_O)        0.045     1.602 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.602    memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[1]_i_1_n_0
    SLICE_X50Y91         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.833     3.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X50Y91         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[1]/C

Slack:                    inf
  Source:                 digitalIO_pins[5]
                            (input port)
  Destination:            memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/debug_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 0.265ns (15.958%)  route 1.396ns (84.042%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  digitalIO_pins[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    digitalIO_pins_IOBUF[5]_inst/IO
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  digitalIO_pins_IOBUF[5]_inst/IBUF/O
                         net (fo=2, routed)           1.396     1.616    memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/digitalIO_pins_IBUF[0]
    SLICE_X17Y115        LUT4 (Prop_lut4_I2_O)        0.045     1.661 r  memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/debug[8]_i_1__4/O
                         net (fo=1, routed)           0.000     1.661    memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/p_0_out[8]
    SLICE_X17Y115        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/debug_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.913     3.469    memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/CLK
    SLICE_X17Y115        FDCE                                         r  memoryMapping_inst/GEN_IO_PINS[5].IO_PinDigital_inst/debug_reg[8]/C

Slack:                    inf
  Source:                 enableSw
                            (input port)
  Destination:            memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.688ns  (logic 0.314ns (18.617%)  route 1.374ns (81.383%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        3.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  enableSw (IN)
                         net (fo=0)                   0.000     0.000    enableSw
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  enableSw_IBUF_inst/O
                         net (fo=3, routed)           0.789     1.013    internalClockGenerator_inst/enableSw_IBUF
    SLICE_X56Y62         LUT2 (Prop_lut2_I1_O)        0.045     1.058 f  internalClockGenerator_inst/alteredClkRegister_i_1/O
                         net (fo=1755, routed)        0.585     1.643    memoryMapping_inst/IO_SevenSegmentDisplay_inst/enable0_out
    SLICE_X50Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.688 r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.688    memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg[0]_i_1_n_0
    SLICE_X50Y91         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.833     3.389    memoryMapping_inst/IO_SevenSegmentDisplay_inst/CLK
    SLICE_X50Y91         FDPE                                         r  memoryMapping_inst/IO_SevenSegmentDisplay_inst/anodesEnableReg_reg[0]/C

Slack:                    inf
  Source:                 debugMode
                            (input port)
  Destination:            memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.266ns (15.175%)  route 1.487ns (84.825%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  debugMode (IN)
                         net (fo=0)                   0.000     0.000    debugMode
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  debugMode_IBUF_inst/O
                         net (fo=53, routed)          1.487     1.708    memoryMapping_inst/serialInterface_inst/debugMode_IBUF
    SLICE_X30Y88         LUT4 (Prop_lut4_I3_O)        0.045     1.753 r  memoryMapping_inst/serialInterface_inst/countTransmitCycles[4]_i_1/O
                         net (fo=1, routed)           0.000     1.753    memoryMapping_inst/serialInterface_inst/countTransmitCycles[4]_i_1_n_0
    SLICE_X30Y88         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.817     1.944    internalClockGenerator_inst/externalClk_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.997 r  internalClockGenerator_inst/mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.527    sysClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.556 r  sysClk_BUFG_inst/O
                         net (fo=4086, routed)        0.827     3.383    memoryMapping_inst/serialInterface_inst/CLK
    SLICE_X30Y88         FDCE                                         r  memoryMapping_inst/serialInterface_inst/countTransmitCycles_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 1.593ns (27.571%)  route 4.184ns (72.429%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.230     4.699    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.954     5.777    clear
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.442     4.783    externalClk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[0]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 1.593ns (27.571%)  route 4.184ns (72.429%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.230     4.699    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.954     5.777    clear
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.442     4.783    externalClk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[1]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 1.593ns (27.571%)  route 4.184ns (72.429%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.230     4.699    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.954     5.777    clear
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.442     4.783    externalClk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[2]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 1.593ns (27.571%)  route 4.184ns (72.429%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.230     4.699    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.954     5.777    clear
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.442     4.783    externalClk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  debounceCount_reg[3]/C

Slack:                    inf
  Source:                 resetBtn
                            (input port)
  Destination:            reset_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.723ns  (logic 1.441ns (25.185%)  route 4.282ns (74.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  resetBtn (IN)
                         net (fo=0)                   0.000     0.000    resetBtn
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  resetBtn_IBUF_inst/O
                         net (fo=1, routed)           4.282     5.723    resetBtn_IBUF
    SLICE_X13Y123        FDSE                                         r  reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.600     4.941    externalClk_IBUF_BUFG
    SLICE_X13Y123        FDSE                                         r  reset_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 1.593ns (28.260%)  route 4.043ns (71.740%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.230     4.699    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.813     5.636    clear
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.443     4.784    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[4]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 1.593ns (28.260%)  route 4.043ns (71.740%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.230     4.699    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.813     5.636    clear
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.443     4.784    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[5]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 1.593ns (28.260%)  route 4.043ns (71.740%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.230     4.699    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.813     5.636    clear
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.443     4.784    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[6]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.636ns  (logic 1.593ns (28.260%)  route 4.043ns (71.740%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.230     4.699    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.813     5.636    clear
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.443     4.784    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[7]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.634ns  (logic 1.593ns (28.267%)  route 4.042ns (71.733%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           3.230     4.699    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.124     4.823 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.811     5.634    clear
    SLICE_X51Y99         FDRE                                         r  debounceCount_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.443     4.784    externalClk_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  debounceCount_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.237ns (16.245%)  route 1.220ns (83.755%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.220     1.457    programmingMode_IBUF
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.963    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            programmingModeReg_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.655ns  (logic 0.285ns (17.197%)  route 1.370ns (82.803%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.311     1.548    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.048     1.596 r  programmingModeReg_i_1/O
                         net (fo=1, routed)           0.059     1.655    programmingModeReg
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.963    externalClk_IBUF_BUFG
    SLICE_X50Y99         FDRE                                         r  programmingModeReg_reg/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.866ns  (logic 0.282ns (15.094%)  route 1.584ns (84.906%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.311     1.548    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.593 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.273     1.866    clear
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.963    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[10]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.866ns  (logic 0.282ns (15.094%)  route 1.584ns (84.906%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.311     1.548    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.593 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.273     1.866    clear
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.963    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[11]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.866ns  (logic 0.282ns (15.094%)  route 1.584ns (84.906%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.311     1.548    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.593 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.273     1.866    clear
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.963    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[8]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.866ns  (logic 0.282ns (15.094%)  route 1.584ns (84.906%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.311     1.548    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.593 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.273     1.866    clear
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.963    externalClk_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  debounceCount_reg[9]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.282ns (14.773%)  route 1.625ns (85.227%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.311     1.548    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.593 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.313     1.906    clear
    SLICE_X51Y100        FDRE                                         r  debounceCount_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.920     2.048    externalClk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  debounceCount_reg[16]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.282ns (14.773%)  route 1.625ns (85.227%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.311     1.548    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.593 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.313     1.906    clear
    SLICE_X51Y100        FDRE                                         r  debounceCount_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.920     2.048    externalClk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  debounceCount_reg[17]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.906ns  (logic 0.282ns (14.773%)  route 1.625ns (85.227%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.311     1.548    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.593 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.313     1.906    clear
    SLICE_X51Y100        FDRE                                         r  debounceCount_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.920     2.048    externalClk_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  debounceCount_reg[18]/C

Slack:                    inf
  Source:                 programmingMode
                            (input port)
  Destination:            debounceCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.919ns  (logic 0.282ns (14.678%)  route 1.637ns (85.322%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  programmingMode (IN)
                         net (fo=0)                   0.000     0.000    programmingMode
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  programmingMode_IBUF_inst/O
                         net (fo=3, routed)           1.311     1.548    programmingMode_IBUF
    SLICE_X50Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.593 r  debounceCount[0]_i_1__0/O
                         net (fo=19, routed)          0.326     1.919    clear
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  externalClk (IN)
                         net (fo=0)                   0.000     0.000    externalClk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  externalClk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    externalClk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  externalClk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.835     1.963    externalClk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  debounceCount_reg[4]/C





