# fstart Continuation Plan

Status as of 2026-02-06 (updated Phase 9 complete). This document captures
what has been built, what remains, and the recommended order of work for
future sessions.

## What Is Done

### Phase 1: Foundation (COMPLETE)

All 14 workspace crates created and cross-compiling for both targets.

- `Device` trait with associated `type Config`, `DeviceError` enum — in
  `fstart-services/src/device.rs`.
- `BusDevice` trait (marker for bus-attached devices with `type ParentBus`) —
  in `fstart-services/src/device.rs`.
- `Ns16550Config`, `Pl011Config` typed config structs — in their respective
  driver files under `fstart-drivers/src/uart/`.
- `Device` implemented for both `Ns16550` and `Pl011` with `new()`, `init()`,
  `NAME`, `COMPATIBLE`, `type Config`.
- `parent: Option<HString<32>>` field on `DeviceConfig` for bus hierarchies.
- Old `Driver` trait removed (never existed — clean start).

### Phase 2: Codegen Upgrade (COMPLETE)

- `Devices` struct generated with concrete typed fields per device.
- `StageContext` generated with service accessor methods (`console()`,
  `block_device()`, `timer()`) returning `&(impl Trait + '_)`.
- Typed `Config` construction: codegen maps RON `Resources` → driver-specific
  config structs at build time.
- `fstart_capabilities::console_ready()` wired into generated code.
- Codegen validation with `compile_error!()` for: unknown drivers, missing
  device references, service mismatches, missing required resources.

### Phase 3: Capability Pipeline (COMPLETE)

All capability functions implemented in `fstart-capabilities/src/lib.rs`:

| Function | Purpose | Status |
|----------|---------|--------|
| `console_ready()` | Log console banner after ConsoleInit | Real impl |
| `memory_init()` | DRAM init (no-op on QEMU, logs) | Stub with logging |
| `driver_init_complete()` | Log DriverInit phase completion | Real impl |
| `sig_verify()` | FFS manifest signature check | Stub with logging |
| `fdt_prepare()` | Generate FDT for OS handoff | Stub with logging |
| `payload_load()` | Load and jump to payload | Stub with logging |
| `stage_load()` | Load next stage from FFS | Stub with logging |

Codegen generates real function calls for all capabilities (no more `// TODO:`
stubs). The generated `fstart_main()` now:

1. Constructs all devices via `Device::new()` with typed configs.
2. Executes capabilities in RON-declared order, passing console references.
3. `DriverInit` tracks which devices were already inited (e.g., by
   `ConsoleInit`) and skips them to avoid double-init.
4. Builds `StageContext` with all devices.
5. Logs "all capabilities complete" via the context's console accessor.
6. Halts.

**Capability ordering validation**: codegen emits `compile_error!()` if any
capability that needs logging (all except `ConsoleInit`) appears before
`ConsoleInit` in the capability list.

**8 unit tests** in `fstart-codegen/src/stage_gen.rs` covering:
- Console init generates device init + banner
- MemoryInit after ConsoleInit generates correct call
- MemoryInit without ConsoleInit is a compile error
- DriverInit skips already-inited devices
- SigVerify, StageLoad generate correct calls
- Unknown driver produces compile error
- Completion message is always present

### Phase 4: Bus Support (COMPLETE)

Bus-attached device infrastructure with parent-before-child init ordering.

#### Bus Service Traits

Three new service traits in `fstart-services/src/`:
- `I2cBus` (`i2c.rs`) — `read(addr, reg, buf)`, `write(addr, reg, data)`
- `SpiBus` (`spi.rs`) — `transfer(cs, tx, rx)`, default `write()` / `read()`
- `GpioController` (`gpio.rs`) — `get(pin)`, `set(pin, value)`, `set_direction(pin, output)`

All re-exported from `fstart-services::lib.rs`.

#### DesignWare I2C Controller Driver

Full driver in `fstart-drivers/src/i2c/designware.rs`:
- Complete register block via `register_structs!` / `register_bitfields!`,
  matching the Synopsys DW_apb_i2c databook (cross-referenced with coreboot
  and U-Boot implementations)
- `DesignwareI2cConfig { base_addr, clock_freq, bus_speed }` with
  `I2cSpeed` enum (Standard 100kHz / Fast 400kHz)
- `impl Device for DesignwareI2c` with SCL timing calculation from clock freq
- `impl I2cBus for DesignwareI2c` with polled master-mode 7-bit addressing
- Feature-gated under `designware-i2c`

#### Topological Sort in Codegen

`stage_gen.rs` now:
- Sorts devices topologically (Kahn's algorithm) before code generation
- Validates every `parent` reference names an existing device → `compile_error!`
- Validates parent provides a bus service (I2cBus, SpiBus, GpioController) →
  `compile_error!`
- Detects cycles in parent chain → `compile_error!`
- Generates device construction and `DriverInit` calls in parent-before-child
  order

#### Codegen Enhancements

- `designware-i2c` added to driver registry with config field mapping
  (`bus_speed` Hz → `I2cSpeed` enum)
- `Resources.bus_speed: Option<u32>` added to `fstart-types` for bus
  controller speed configuration
- `StageContext` generates `i2c_bus()`, `spi_bus()`, `gpio()` accessors
  when corresponding services are present
- Import generation adds `use fstart_services::I2cBus` etc. when needed

#### Testing

**18 unit tests** in `fstart-codegen/src/stage_gen.rs` (8 original + 10 new):
- Topological sort with no parents (all roots)
- Topological sort reorders parent before child
- Unknown parent reference → compile error
- Parent without bus service → compile error
- Cycle detection → compile error
- I2C bus generates correct DesignwareI2cConfig
- I2C bus generates I2cBus import
- I2C bus generates `i2c_bus()` accessor
- DriverInit with bus hierarchy inits parent before child
- Parent reference to unknown device → compile error in full codegen

### Infrastructure Fixes

- **AArch64 objcopy**: `xtask build` now automatically runs `llvm-objcopy
  -O binary` for AArch64 boards (QEMU `-bios` expects flat binary, not ELF).
- **`cargo xtask run --board qemu-aarch64`** now works end-to-end.

### Phase 5: Flexible Mode (COMPLETE)

Enum dispatch codegen for runtime driver selection — no trait objects, no alloc.

#### Service Enum Generation

When `mode: Flexible`, codegen generates service enum wrappers for each
service trait that has drivers in the board. For example, a board with both
NS16550 and PL011 consoles gets:

```rust
enum ConsoleDevice {
    Ns16550(Ns16550),
    Pl011(Pl011),
}

impl Console for ConsoleDevice {
    fn write_byte(&self, byte: u8) -> Result<(), ServiceError> {
        match self {
            Self::Ns16550(d) => d.write_byte(byte),
            Self::Pl011(d) => d.write_byte(byte),
        }
    }
    // ...
}
```

All 6 service traits (Console, BlockDevice, Timer, I2cBus, SpiBus,
GpioController) have full enum dispatch metadata defined in `SERVICE_TRAITS`.

#### Two-Phase Construction

In flexible mode, device construction is split into two phases to support
the `Device::init()` trait method (which is on the concrete type, not the
enum):

1. **Construct**: `let _uart0_inner = Ns16550::new(&Ns16550Config { ... })`
2. **Init**: `_uart0_inner.init()` (ConsoleInit or DriverInit capability)
3. **Wrap**: `let uart0 = ConsoleDevice::Ns16550(_uart0_inner)`

This ensures `init()` is called on the concrete type before enum wrapping.

#### Codegen Changes

- `generate_imports()` adds `use fstart_services::ServiceError` in Flexible mode
- `generate_flexible_enums()` generates enum types + trait impls per service
- `generate_devices_struct()` uses enum types instead of concrete types
- `generate_stage_context()` returns `&EnumType` instead of `&(impl Trait + '_)`
- `generate_device_construction()` uses `_name_inner` temporary variables
- `generate_console_init()` wraps after init via `generate_flexible_wrapping()`
- `generate_driver_init()` wraps after init for each remaining device
- `DriverInfo.services` field now used (removed `#[allow(dead_code)]`)

#### Testing Board

New board `boards/qemu-riscv64-flex/board.ron` — identical to `qemu-riscv64`
but with `mode: Flexible`. Boots on QEMU with correct output.

#### Testing

**29 unit tests** in `fstart-codegen/src/stage_gen.rs` (18 original + 11 new):
- Flexible generates ConsoleDevice enum
- Flexible generates Console trait impl with delegation
- Multi-driver board enum has both Ns16550 and Pl011 variants
- Devices struct uses enum type in flexible mode
- StageContext returns &ConsoleDevice (not &impl Console)
- Construction uses `_inner` variable pattern
- ServiceError imported in flexible mode
- DriverInit wraps after init
- Completion message present in flexible mode
- I2C bus generates I2cBusDevice enum with trait impl
- Rigid mode unchanged — no enums generated

### Phase 6: Firmware Filesystem + Security (COMPLETE)

Full FFS format redesign with RO/RW A/B flash layout, crypto verification,
builder, reader, and `xtask assemble` command.

#### Flash Layout Model

The firmware image uses a layered flash layout:

```text
┌─────────────────────────────────────────────────────────┐
│ Bootblock (XIP from flash)                              │
│  ┌────────────────────────────────────────────────────┐  │
│  │ Anchor Block (embedded in bootblock binary)        │  │
│  │  • MAGIC: "FSTART01"                               │  │
│  │  • pointer → RO manifest                           │  │
│  │  • ro_region_base (for segment offset calculation)  │  │
│  │  • embedded verification keys                      │  │
│  └────────────────────────────────────────────────────┘  │
│  … bootblock code …                                     │
├─────────────────────────────────────────────────────────┤
│ RO Region (immutable firmware)                          │
│  • RO Manifest (signed)  ← anchor points here           │
│  • immutable files (stages, data, …)                    │
│  • optional pointers → RW-A, RW-B manifests             │
├─────────────────────────────────────────────────────────┤
│ RW-A Region (optional, updatable)                       │
│  • RW Manifest (signed by keys in anchor)               │
│  • stage code, payloads, data                           │
├─────────────────────────────────────────────────────────┤
│ RW-B Region (optional, A/B safe update)                 │
│  • RW Manifest (signed by keys in anchor)               │
│  • stage code, payloads, data                           │
├─────────────────────────────────────────────────────────┤
│ NVS Region (optional, plain storage)                    │
└─────────────────────────────────────────────────────────┘
```

Key design decisions:
- **Anchor is embedded in the bootblock binary** — not loaded via SPI driver.
  The bootblock is XIP from memory-mapped flash, so the anchor is just part
  of the code image. No driver needed to read it.
- **RW regions are optional**: RO-only, RO+RW, or RO+RW-A+RW-B.
- **Files have multiple segments** (`.text`, `.data`, `.rodata`, `.bss`)
  with per-segment compression, load address, and memory flags (execute,
  write, read) for future paging/MPU support.
- **File types**: StageCode, Payload, BoardConfig, Fdt, Data, Nvs, Raw.
- **Dual digests**: SHA-256 + SHA3-256 (algorithm agility).
- **Signature agility**: Ed25519 + ECDSA P-256, with key_id for rotation.

#### 6.1 fstart-types FFS Redesign

Complete rewrite of `ffs.rs`:
- `AnchorBlock`: MAGIC, version, RO manifest pointer, `ro_region_base`,
  embedded `VerificationKey`s
- `VerificationKey`: key_id, algorithm, key material (split for serde)
- `SignedManifest`: raw manifest bytes + `Signature`
- `Manifest`: region role, file entries, RW slot pointers, NVS pointer
- `RegionRole`: Ro, RwA, RwB, Rw
- `RwSlotPointer`: manifest offset/size, region base/size
- `FileEntry`: name, file_type, segments, digests
- `Segment`: name, kind, offset, stored_size, loaded_size, load_addr,
  compression, flags
- `SegmentKind`: Code, ReadOnlyData, ReadWriteData, Bss
- `SegmentFlags`: execute, write, read (with `CODE`, `RODATA`, `DATA` consts)
- `Signature`: key_id, kind, sig_lo/sig_hi (unified struct, not enum)
- `SignatureKind`: Ed25519, EcdsaP256
- `FfsHeader`: legacy compat for simple single-region images

#### 6.2 fstart-crypto

`crates/fstart-crypto/` — no_std crypto primitives:
- **`digest` module**: `hash_sha256()`, `hash_sha3_256()`, `hash_digest_set()`,
  `verify_digest_set()` — all behind `sha2-digest` / `sha3-digest` features
- **`verify` module**: `verify_signature()`, `verify_with_key_lookup()` —
  Ed25519 via `ed25519-dalek` (`ed25519` feature), ECDSA P-256 via `p256`
  (`ecdsa-p256` feature)
- Feature-gated: `ed25519`, `ecdsa-p256`, `sha2-digest`, `sha3-digest`, `all`
- Error types: `DigestError`, `VerifyError`

#### 6.3 fstart-ffs Reader (no_std)

`crates/fstart-ffs/src/reader.rs` — reads from `&[u8]` flash image:
- `FfsReader::new(image)` — borrows the memory-mapped image
- `read_anchor(offset)` — deserialize anchor at known offset
- `scan_for_anchor()` — scan for MAGIC at 8-byte-aligned offsets
- `read_ro_manifest(anchor)` — read + verify RO manifest signature
- `read_rw_manifest(slot, anchor)` — read + verify RW manifest
- `find_rw_slot(manifest, role)` — find RW slot pointer by role
- `find_file(manifest, name)` — look up file by name
- `read_segment_data(segment, region_base)` — read segment data
- `verify_file_digests_raw(file, region_base)` — verify in-place digests
- `ReaderError::CannotVerifyInPlace` — explicit error for multi-segment/compressed
  files that cannot be verified without decompression

#### 6.4 fstart-ffs Builder (std)

`crates/fstart-ffs/src/builder.rs` — assembles FFS images:
- `build_image(config, sign_fn)` — generic over signing function
- `FfsImageConfig`: keys, RO region, RW regions, NVS size
- `InputFile` / `InputSegment`: file + segment data for assembly
- Lay out files, compute digests, serialize manifests, sign, produce image
- `FfsImage`: final image bytes + anchor offset + anchor bytes + RO region base

#### 6.5 xtask assemble

`xtask/src/assemble.rs` — `cargo xtask assemble --board <name>`:
- Reads board RON config
- Builds all stages (monolithic or multi-stage)
- Generates or loads Ed25519 dev key pair from `boards/<name>/keys/`
- Builds RO-only FFS image with signed manifest
- Outputs to `target/ffs/<board-name>.ffs`

#### Crypto Feature Forwarding

`fstart-ffs` now forwards crypto features for no_std firmware builds:
- `ed25519` → `fstart-crypto/ed25519`
- `sha2-digest` → `fstart-crypto/sha2-digest`
- `sha3-digest` → `fstart-crypto/sha3-digest`
- `std` feature enables `fstart-crypto/all` (all algorithms)

#### Testing

**9 integration tests** in `crates/fstart-ffs/tests/round_trip.rs`:
- RO-only round trip (build → scan → read → verify → data)
- Multi-segment file (`.text` + `.rodata` + `.data`)
- Multiple files in RO region (lookup by name)
- RO with single RW slot (RW manifest verification + data read)
- RO with RW-A + RW-B A/B slots (both independently verified)
- NVS region (pointer present, erased flash 0xFF)
- Tampered signature detection (bit-flip → verification failure)
- Wrong key detection (different key → verification failure)
- File not found error

### Phase 7: Multi-Stage Layout (COMPLETE)

Full multi-stage build support: bootblock (XIP/RAM) + main stage (RAM).

#### Multi-Stage Build Pipeline

`StageLayout::MultiStage` is now fully functional end-to-end:

1. **Board RON** declares multiple stages with per-stage capabilities,
   load addresses, stack sizes, and `runs_from` (Rom/Ram).
2. **`cargo xtask build --board <name>`** iterates over all stages, building
   each with `FSTART_STAGE_NAME` set. Each produces a separate binary
   (e.g., `fstart-bootblock`, `fstart-main`).
3. **`cargo xtask assemble --board <name>`** builds all stages, then packages
   them into a single signed FFS image with one `FileEntry` per stage.
4. **`cargo xtask run --board <name>`** boots the first (primary) stage on QEMU.

#### xtask Build Orchestration

`xtask/src/build_board.rs` rewritten:
- `BuildResult` struct with `Vec<StageBinary>` — name, path, load_addr.
- `build()` returns `BuildResult` (breaking change from `PathBuf`).
- `build_one_stage()` builds a single `fstart-stage` binary.
- Multi-stage: copies each output to `fstart-<stage-name>` to avoid
  overwrites (cargo always outputs to `fstart-stage`).
- `primary_binary()` helper returns the first stage for QEMU boot.

#### xtask Assemble Multi-Stage

`xtask/src/assemble.rs` updated:
- Builds all stages via `build()` before assembly.
- For monolithic boards: one `InputFile` in the RO region.
- For multi-stage boards: one `InputFile` per stage, each with load_addr
  from the stage config.
- Logs the number of stages packaged.

#### Codegen: Stage Ending Behavior

`stage_gen.rs` now detects whether a stage ends with a jump capability
(`StageLoad` or `PayloadLoad`):
- **Jump stages** (bootblock): no "all capabilities complete" message.
  After the jump capability, emits a halt (reached only if the stub
  returns, which real implementations won't).
- **Terminal stages** (main): normal completion message + halt.

#### Testing Board

New board `boards/qemu-riscv64-multi/board.ron`:
- Two stages: `bootblock` (ConsoleInit + SigVerify + StageLoad → main)
  and `main` (ConsoleInit + MemoryInit + DriverInit).
- Both stages at different load addresses (0x80000000 and 0x80100000).
- Rigid mode, RISC-V 64, NS16550 UART.

#### Testing

**6 new unit tests** in `fstart-codegen/src/stage_gen.rs` (35 total):
- Multi-stage bootblock generates ConsoleInit + SigVerify + StageLoad
- Multi-stage bootblock does NOT log completion (ends with StageLoad)
- Multi-stage main stage generates ConsoleInit + MemoryInit + DriverInit + completion
- Multi-stage without FSTART_STAGE_NAME → compile_error
- Multi-stage with unknown stage name → compile_error
- Stage ending with PayloadLoad does NOT log completion

### Phase 9: Wire Capabilities to FFS (COMPLETE)

Real FFS operations wired into capability functions. The bootblock now
performs genuine FFS anchor scanning, manifest signature verification,
file digest checking, and stage loading.

#### Platform `jump_to(addr)`

Both platform crates (`fstart-platform-riscv64`, `fstart-platform-aarch64`)
now provide `jump_to(addr: u64) -> !`:
- RISC-V: `jr` instruction
- AArch64: `br` instruction

Used by `StageLoad` and `PayloadLoad` to transfer control to loaded code.

#### `flash_base` / `flash_size` in Board Config

New optional fields in `MemoryMap`:
- `flash_base: Option<u64>` — where the firmware image is mapped in memory
- `flash_size: Option<u64>` — total firmware image size for FFS reader bounds

All 4 board RON files updated with appropriate values. For QEMU riscv64,
this is the RAM address where `-bios` loads the image (0x80000000). For
QEMU aarch64, this is the flash base (0x00000000).

#### Codegen Changes

- `generate_flash_constants()` emits `FLASH_BASE` and `FLASH_SIZE` constants
  when any FFS capability is present and `flash_base`/`flash_size` are configured.
- `generate_sig_verify()` now passes `FLASH_BASE, FLASH_SIZE` (or `0, 0` fallback).
- `generate_stage_load()` passes `FLASH_BASE, FLASH_SIZE, platform::jump_to`
  when FFS is configured; falls back to `stage_load_stub()` otherwise.
- `generate_payload_load()` same pattern with `payload_load_stub()` fallback.
- `needs_ffs()` helper detects FFS capabilities in the capability list.
- `generate_imports()` accepts capabilities param (no longer imports FfsReader
  directly — FFS operations are handled inside `fstart_capabilities`).
- Linker script updated with `.fstart.anchor` section (8-byte aligned, after
  `.text`) in both XIP and RAM layouts.

#### Feature Flag Plumbing

**`fstart-capabilities`** new features:
- `ffs` — enables `fstart-ffs` and `fstart-types` dependencies
- `ed25519` — forwards to `fstart-ffs/ed25519`
- `sha2-digest` / `sha3-digest` — forwards to `fstart-ffs` crypto features

**`fstart-stage`** new features:
- `ffs` — forwards to `fstart-capabilities/ffs`
- `ed25519`, `sha2-digest`, `sha3-digest` — forward crypto features

**`xtask/src/build_board.rs`** auto-detects:
- Scans all stages for FFS capabilities (SigVerify, StageLoad, PayloadLoad)
- Automatically enables `ffs` feature + crypto features matching the board's
  `security.signing_algorithm` and `security.required_digests`

#### Real Capability Implementations (behind `ffs` feature)

**`sig_verify(console, flash_base, flash_size)`:**
1. Creates `FfsReader` over the memory-mapped flash image
2. Scans for `FFS_MAGIC` at 8-byte-aligned offsets
3. Reads and validates the `AnchorBlock`
4. Reads and cryptographically verifies the RO manifest signature
5. Verifies file digests for single-segment uncompressed files
6. Logs results: files verified, files skipped (multi-segment)
7. Gracefully handles "no FFS image" (no anchor found → skip)

**`stage_load(console, next_stage, flash_base, flash_size, jump_to)`:**
1. Scans for anchor and reads verified RO manifest
2. Looks up the named stage file in the manifest
3. Copies all segments to their load addresses (BSS zeroed)
4. Jumps to the first Code segment's load address via `jump_to()`
5. Gracefully handles missing stage file

**`payload_load(console, flash_base, flash_size, jump_to)`:**
1. Same flow as `stage_load` but looks for `FileType::Payload`
2. Loads segments and jumps to entry point

**Shared helpers** (behind `ffs` feature):
- `find_anchor_and_manifest()` — scan + read + verify, with error logging
- `load_file_segments()` — copy all segments, handle BSS, detect compression
- `reader_error_str()` — map `ReaderError` to `&'static str` for logging
- `write_hex()` — format `u64` as `0x...` for no_std console output

**Stubs** (when `ffs` feature absent or `flash_base` not configured):
- `sig_verify` with `ffs` disabled logs "ffs feature not enabled"
- `stage_load_stub` / `payload_load_stub` log "not yet wired to FFS"

#### Testing

**3 new unit tests** in `fstart-codegen/src/stage_gen.rs` (38 total):
- `test_sig_verify_with_flash_base_generates_constants` — verifies FLASH_BASE/SIZE
  constants emitted and sig_verify called with them
- `test_stage_load_with_flash_base_generates_real_call` — verifies stage_load
  called with FLASH_BASE/SIZE and jump_to
- `test_multi_stage_bootblock_with_flash_base` — full bootblock codegen with
  real FFS calls and flash constants

**Updated 3 existing tests** for new function signatures:
- `test_sig_verify_generates_call` — uses `0, 0` fallback args
- `test_stage_load_generates_call` — uses `stage_load_stub`
- `test_multi_stage_bootblock_generates_stage_load` — uses stub variants

### Verified Working

| Board | Mode | Output |
|-------|------|--------|
| qemu-riscv64 debug | `cargo xtask run --board qemu-riscv64` | `[fstart] uart0: ns16550 console ready` + `[fstart] all capabilities complete` |
| qemu-riscv64 release | `cargo xtask build --board qemu-riscv64 --release` | Builds clean |
| qemu-aarch64 debug | `cargo xtask run --board qemu-aarch64` | `[fstart] uart0: pl011 console ready` + `[fstart] all capabilities complete` |
| qemu-aarch64 release | `cargo xtask build --board qemu-aarch64 --release` | Builds clean |
| qemu-riscv64-flex debug | `cargo xtask run --board qemu-riscv64-flex` | `[fstart] uart0: ns16550 console ready` + `[fstart] all capabilities complete` |
| qemu-riscv64-multi debug | `cargo xtask build --board qemu-riscv64-multi` | Builds bootblock + main |
| qemu-riscv64-multi bootblock | QEMU boot | Console ready + SigVerify (scans flash, anchor found, deserialize error — expected without FFS image) + StageLoad stub |
| qemu-riscv64-multi main | QEMU boot | Console ready + MemoryInit + DriverInit + completion |
| qemu-riscv64-multi release | `cargo xtask build --board qemu-riscv64-multi --release` | bootblock 45 KB (includes FFS+crypto), main 5.5 KB |
| qemu-riscv64-multi FFS | `cargo xtask assemble --board qemu-riscv64-multi` | 10.4 MB FFS with 2 stages |
| qemu-riscv64 FFS | `cargo xtask assemble --board qemu-riscv64` | 2.8 MB FFS with 1 stage |
| clippy | `cargo clippy --workspace --exclude fstart-stage -- -D warnings` | Clean |
| fmt | `cargo fmt --all -- --check` | Clean |
| tests | `cargo test --workspace --exclude fstart-stage --exclude fstart-runtime --exclude fstart-platform-*` | 47 pass (38 codegen + 9 FFS) |

---

## What Remains

### Explore crabtime (Optional)

Investigate `crabtime` (Zig comptime-like macros for Rust) as an
alternative or complement to `build.rs` codegen for enum dispatch
generation. Low priority — current codegen approach works well.

---

---

### Phase 9.5: Bootable FFS Image

**Goal**: Make the FFS image directly bootable by QEMU.

The current FFS format puts the anchor at offset 0, followed by manifest
and file data. To make the image bootable, the bootblock binary needs to
be at offset 0 (QEMU's `-bios` expects executable code at the start).

- **Anchor embedding in bootblock**: Codegen emits a `#[link_section = ".fstart.anchor"]`
  static containing the serialized `AnchorBlock` (placeholder offsets).
  The linker already places this section. `xtask assemble` patches the
  binary with real manifest offsets after layout.
- **Bootable layout**: Rearrange `ffs_builder` so the bootblock binary
  comes first in the image, with the anchor embedded inside it. The RO
  manifest and file data follow after the bootblock. The bootblock then
  references its own anchor static (no scanning needed — just a symbol).
- **Test**: `cargo xtask run --board qemu-riscv64-multi` boots the FFS
  image directly. The bootblock performs SigVerify → StageLoad → jumps
  to main stage.

---

### Phase 10: Payload + OS Handoff

**Goal**: Boot Linux on QEMU.

#### 10.1 FDT Generation

- Generate FDT from board RON (memory map, devices, chosen node).
- `DTS Override` escape hatch: merge board-provided DTS fragments.
- Place FDT at known address for payload.

#### 10.2 Linux Boot Protocol

- RISC-V: OpenSBI-style boot (a0=hartid, a1=fdt_addr, jump to kernel).
- AArch64: kernel image protocol (x0=fdt_addr, jump to kernel).

#### 10.3 Test

- Package a minimal Linux kernel (or test payload) in FFS.
- `cargo xtask run --board qemu-riscv64` boots to kernel banner.

---

### Phase 11: Polish + CI

- Logging infrastructure (`fstart-log`): structured log levels, compile-time
  filtering.
- Allocator (`fstart-alloc`): bump allocator for stages that need heap.
- CI pipeline: GitHub Actions with `cargo check`, `clippy`, `fmt`, `test`,
  cross-build all boards.
- Measured boot hooks: TPM event log placeholder.
- More drivers: SiFive UART, VirtIO block, etc.

---

## File Summary (Phase 9 Changes)

| File | Change |
|------|--------|
| `crates/fstart-platform-riscv64/src/lib.rs` | Added `jump_to(addr: u64) -> !` |
| `crates/fstart-platform-aarch64/src/lib.rs` | Added `jump_to(addr: u64) -> !` |
| `crates/fstart-types/src/memory.rs` | Added `flash_base: Option<u64>` and `flash_size: Option<u64>` to `MemoryMap` |
| `crates/fstart-capabilities/Cargo.toml` | Added `ffs`, `ed25519`, `sha2-digest`, `sha3-digest` features; `fstart-ffs` + `fstart-types` deps |
| `crates/fstart-capabilities/src/lib.rs` | **Rewritten**: real `sig_verify`, `stage_load`, `payload_load` with FFS reader; `write_hex` helper; stub variants |
| `crates/fstart-stage/Cargo.toml` | Added `ffs`, `ed25519`, `sha2-digest`, `sha3-digest` features; `fstart-ffs` dep |
| `crates/fstart-codegen/src/stage_gen.rs` | `generate_flash_constants`, `needs_ffs`, updated capability codegen to pass flash args + jump_to; 3 new tests (38 total) |
| `crates/fstart-codegen/src/linker.rs` | Added `.fstart.anchor` section to both XIP and RAM linker layouts |
| `xtask/src/build_board.rs` | Auto-enable `ffs` + crypto features when board uses FFS capabilities |
| `boards/qemu-riscv64/board.ron` | Added `flash_base`, `flash_size` |
| `boards/qemu-aarch64/board.ron` | Added `flash_base`, `flash_size` |
| `boards/qemu-riscv64-flex/board.ron` | Added `flash_base`, `flash_size` |
| `boards/qemu-riscv64-multi/board.ron` | Added `flash_base`, `flash_size` |
| `docs/continuation-plan.md` | Updated with Phase 9 completion |

## Git State

Eight commits on `master`:
1. `1b2b71f` — Initial commit: fstart firmware framework with 14 workspace crates
2. `9383113` — Introduce typed Device trait driver model with codegen-produced StageContext
3. `de59c64` — Capability pipeline, BusDevice trait, codegen ordering validation, AArch64 objcopy
4. `187f4af` — Bus support: I2C/SPI/GPIO service traits, DesignWare I2C driver, topological sort
5. `6e6fd82` — Flexible mode: enum dispatch codegen for runtime driver selection
6. (Pending) — Phase 6: FFS + Security — flash layout, crypto, reader, builder, xtask assemble
7. (Pending) — Phase 7: Multi-stage layout — per-stage builds, FFS packaging, bootblock + main
8. (Pending) — Phase 9: Wire capabilities to FFS — real sig verify, stage load, payload load

## Quick Reference: Build Commands

```bash
# Host checks (fast)
cargo check --workspace --exclude fstart-stage
cargo clippy --workspace --exclude fstart-stage -- -D warnings
cargo fmt --all -- --check
cargo test --workspace --exclude fstart-stage --exclude fstart-runtime \
    --exclude fstart-platform-riscv64 --exclude fstart-platform-aarch64

# Cross-build boards
cargo xtask build --board qemu-riscv64
cargo xtask build --board qemu-aarch64
cargo xtask build --board qemu-riscv64-flex
cargo xtask build --board qemu-riscv64-multi
cargo xtask build --board qemu-riscv64 --release
cargo xtask build --board qemu-riscv64-multi --release

# Assemble FFS images
cargo xtask assemble --board qemu-riscv64
cargo xtask assemble --board qemu-riscv64-multi

# Run on QEMU
cargo xtask run --board qemu-riscv64
cargo xtask run --board qemu-aarch64
cargo xtask run --board qemu-riscv64-flex
cargo xtask run --board qemu-riscv64-multi  # boots bootblock stage
```
