<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="ps2_fifo" module="FIFO" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2015 06 16 16:05:56.665" version="4.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="ps2_fifo.lpc" type="lpc" modified="2015 06 16 16:05:51.002"/>
		<File name="ps2_fifo.vhd" type="top_level_vhdl" modified="2015 06 16 16:05:51.049"/>
		<File name="ps2_fifo_tmpl.vhd" type="template_vhdl" modified="2015 06 16 16:05:51.049"/>
		<File name="tb_ps2_fifo_tmpl.vhd" type="testbench_vhdl" modified="2015 06 16 16:05:51.049"/>
  </Package>
</DiamondModule>
