//////////////////////////////////////////////////////////////////////////////
// LPASS_ADDRESS_FILE.h generated by: GenArmCHeader.pl
//////////////////////////////////////////////////////////////////////////////
// **** W A R N I N G ****  THIS FILE IS AUTO GENERATED!! PLEASE DO NOT EDIT!!
//////////////////////////////////////////////////////////////////////////////
// Copyright (c) 2012-2015,2017 QUALCOMM Technologies, Incorporated.
// All Rights Reserved.
// QUALCOMM Technologies Proprietary.
//////////////////////////////////////////////////////////////////////////////
// RCS File        : -USE CVS LOG-
// Revision        : -USE CVS LOG-
// Last Check In   : -USE CVS LOG-
//////////////////////////////////////////////////////////////////////////////
// Description     : Constants related to Hardware Registers
//
// Byte Addresses are used for all BASES and ADDRESSES
//////////////////////////////////////////////////////////////////////////////
#ifndef LPASS_ADDRESS_FILE_H

#define LPASS_ADDRESS_FILE_H

enum QCSR_REG_TYPE {QCSR_REG_RO, QCSR_REG_WO, QCSR_REG_RW, QCSR_REG_COMMAND};



#define LPASS                       (0x17000000)

#define LPASS_LPAAUDIO_PLL_MODE                   (0x17000000)
#define   LPASS_LPAAUDIO_PLL_MODE___RWC             QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_MODE___POR          0x00000000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_LOCK_DET___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_ACTIVE_FLAG___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__RESERVE_BITS29_22___POR 0x00
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_VOTE_FSM_RESET___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_VOTE_FSM_ENA___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_BIAS_COUNT___POR 0x00
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_LOCK_COUNT___POR 0x00
#define   LPASS_LPAAUDIO_PLL_MODE__RESERVE_BITS7_4___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_PLLTEST___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_RESET_N___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_BYPASSNL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_OUTCTRL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_LOCK_DET___M 0x80000000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_LOCK_DET___S              31
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_ACTIVE_FLAG___M 0x40000000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_ACTIVE_FLAG___S              30
#define   LPASS_LPAAUDIO_PLL_MODE__RESERVE_BITS29_22___M 0x3FC00000
#define   LPASS_LPAAUDIO_PLL_MODE__RESERVE_BITS29_22___S              22
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_VOTE_FSM_RESET___M 0x00200000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_VOTE_FSM_RESET___S              21
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_VOTE_FSM_ENA___M 0x00100000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_VOTE_FSM_ENA___S              20
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_BIAS_COUNT___M 0x000FC000
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_BIAS_COUNT___S              14
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_LOCK_COUNT___M 0x00003F00
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_LOCK_COUNT___S               8
#define   LPASS_LPAAUDIO_PLL_MODE__RESERVE_BITS7_4___M 0x000000F0
#define   LPASS_LPAAUDIO_PLL_MODE__RESERVE_BITS7_4___S               4
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_PLLTEST___M 0x00000008
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_PLLTEST___S               3
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_RESET_N___M 0x00000004
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_RESET_N___S               2
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_BYPASSNL___M 0x00000002
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_BYPASSNL___S               1
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_OUTCTRL___M 0x00000001
#define   LPASS_LPAAUDIO_PLL_MODE__PLL_OUTCTRL___S               0
#define   LPASS_LPAAUDIO_PLL_MODE___M            0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_MODE___S                          0

#define LPASS_LPAAUDIO_PLL_L_VAL                  (0x17000004)
#define   LPASS_LPAAUDIO_PLL_L_VAL___RWC            QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_L_VAL___POR         0x00000000
#define   LPASS_LPAAUDIO_PLL_L_VAL__RESERVE_BITS_31_8___POR 0x000000
#define   LPASS_LPAAUDIO_PLL_L_VAL__PLL_L___POR  0x00
#define   LPASS_LPAAUDIO_PLL_L_VAL__RESERVE_BITS_31_8___M 0xFFFFFF00
#define   LPASS_LPAAUDIO_PLL_L_VAL__RESERVE_BITS_31_8___S               8
#define   LPASS_LPAAUDIO_PLL_L_VAL__PLL_L___M    0x000000FF
#define   LPASS_LPAAUDIO_PLL_L_VAL__PLL_L___S                  0
#define   LPASS_LPAAUDIO_PLL_L_VAL___M           0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_L_VAL___S                         0

#define LPASS_LPAAUDIO_PLL_ALPHA_VAL              (0x17000008)
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL___RWC        QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL___POR     0x00000000
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL__RESERVE_BITS_31_16___POR 0x0000
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL__PLL_ALPHA___POR 0x0000
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL__RESERVE_BITS_31_16___M 0xFFFF0000
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL__RESERVE_BITS_31_16___S              16
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL__PLL_ALPHA___M 0x0000FFFF
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL__PLL_ALPHA___S               0
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL___M       0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_ALPHA_VAL___S                     0

#define LPASS_LPAAUDIO_PLL_USER_CTL               (0x1700000C)
#define   LPASS_LPAAUDIO_PLL_USER_CTL___RWC         QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_USER_CTL___POR      0x0000000F
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS31_28___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__SSC_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BIT26___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ALPHA_MODE___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ALPHA_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DCO_FREQ_STEP___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ADC_CONV_TIME_BUDGET___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DCO_DATA_LATCH_EDGE___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DCO_POST_DIV_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BIT19___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__L_VAL_CHANGE_TM_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__OLC_EXIT_COUNT___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ADC_STATE_SYNC_DIS___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ADC_LOCK_SYNC_DIS___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DROOP_BYPASS_CFA_FFA___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__CFA_MIN_TIME_DIS___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PRE_DIV2_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DROOP_DIV_BIT6___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DROOP_DIV_2_3___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__POSTDIV_CTL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__OUT_CLK_POLARITY___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ANALOG_DROOP_ENABLE___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BIT_5___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_TEST___POR 0x0
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_EARLY___POR 0x1
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_AUX2___POR 0x1
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_AUX___POR 0x1
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_MAIN___POR 0x1
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS31_28___M 0xF0000000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BITS31_28___S              28
#define   LPASS_LPAAUDIO_PLL_USER_CTL__SSC_EN___M 0x08000000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__SSC_EN___S              27
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BIT26___M 0x04000000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BIT26___S              26
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ALPHA_MODE___M 0x02000000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ALPHA_MODE___S              25
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ALPHA_EN___M 0x01000000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ALPHA_EN___S              24
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DCO_FREQ_STEP___M 0x00800000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DCO_FREQ_STEP___S              23
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ADC_CONV_TIME_BUDGET___M 0x00400000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ADC_CONV_TIME_BUDGET___S              22
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DCO_DATA_LATCH_EDGE___M 0x00200000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DCO_DATA_LATCH_EDGE___S              21
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DCO_POST_DIV_EN___M 0x00100000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DCO_POST_DIV_EN___S              20
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BIT19___M 0x00080000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BIT19___S              19
#define   LPASS_LPAAUDIO_PLL_USER_CTL__L_VAL_CHANGE_TM_EN___M 0x00040000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__L_VAL_CHANGE_TM_EN___S              18
#define   LPASS_LPAAUDIO_PLL_USER_CTL__OLC_EXIT_COUNT___M 0x00020000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__OLC_EXIT_COUNT___S              17
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ADC_STATE_SYNC_DIS___M 0x00010000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ADC_STATE_SYNC_DIS___S              16
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ADC_LOCK_SYNC_DIS___M 0x00008000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ADC_LOCK_SYNC_DIS___S              15
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DROOP_BYPASS_CFA_FFA___M 0x00004000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DROOP_BYPASS_CFA_FFA___S              14
#define   LPASS_LPAAUDIO_PLL_USER_CTL__CFA_MIN_TIME_DIS___M 0x00002000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__CFA_MIN_TIME_DIS___S              13
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PRE_DIV2_EN___M 0x00001000
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PRE_DIV2_EN___S              12
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DROOP_DIV_BIT6___M 0x00000800
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DROOP_DIV_BIT6___S              11
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DROOP_DIV_2_3___M 0x00000400
#define   LPASS_LPAAUDIO_PLL_USER_CTL__DROOP_DIV_2_3___S              10
#define   LPASS_LPAAUDIO_PLL_USER_CTL__POSTDIV_CTL___M 0x00000300
#define   LPASS_LPAAUDIO_PLL_USER_CTL__POSTDIV_CTL___S               8
#define   LPASS_LPAAUDIO_PLL_USER_CTL__OUT_CLK_POLARITY___M 0x00000080
#define   LPASS_LPAAUDIO_PLL_USER_CTL__OUT_CLK_POLARITY___S               7
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ANALOG_DROOP_ENABLE___M 0x00000040
#define   LPASS_LPAAUDIO_PLL_USER_CTL__ANALOG_DROOP_ENABLE___S               6
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BIT_5___M 0x00000020
#define   LPASS_LPAAUDIO_PLL_USER_CTL__RESERVE_BIT_5___S               5
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_TEST___M 0x00000010
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_TEST___S               4
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_EARLY___M 0x00000008
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_EARLY___S               3
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_AUX2___M 0x00000004
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_AUX2___S               2
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_AUX___M 0x00000002
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_AUX___S               1
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_MAIN___M 0x00000001
#define   LPASS_LPAAUDIO_PLL_USER_CTL__PLLOUT_LV_MAIN___S               0
#define   LPASS_LPAAUDIO_PLL_USER_CTL___M        0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_USER_CTL___S                      0

#define LPASS_LPAAUDIO_PLL_CONFIG_CTL             (0x17000010)
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL___RWC       QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL___POR    0x20000AA8
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__SAR_COMM_VOL_ADJ___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__SAR_REF___POR 0x2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__SAR_DEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__CHP_BS_DEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__REF_TRIM___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__DCO_ADD_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__FBC_ALPHA_CAL_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__TDL_CONTROL___POR 0x00
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__PFA_MSB___POR 0x2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__K_P_TM_SEL___POR 0x2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__K_I_TM_SEL___POR 0x2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__K_P_FFA_SEL___POR 0x2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__K_I_FFA_SEL___POR 0x2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__PFD_DZSEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__SAR_COMM_VOL_ADJ___M 0xC0000000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__SAR_COMM_VOL_ADJ___S              30
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__SAR_REF___M 0x30000000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__SAR_REF___S              28
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__SAR_DEL___M 0x08000000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__SAR_DEL___S              27
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__CHP_BS_DEL___M 0x04000000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__CHP_BS_DEL___S              26
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__REF_TRIM___M 0x03800000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__REF_TRIM___S              23
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__DCO_ADD_EN___M 0x00400000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__DCO_ADD_EN___S              22
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__FBC_ALPHA_CAL_SEL___M 0x00300000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__FBC_ALPHA_CAL_SEL___S              20
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__TDL_CONTROL___M 0x000FC000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__TDL_CONTROL___S              14
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__PFA_MSB___M 0x00003C00
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__PFA_MSB___S              10
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__K_P_TM_SEL___M 0x00000300
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__K_P_TM_SEL___S               8
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__K_I_TM_SEL___M 0x000000C0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__K_I_TM_SEL___S               6
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__K_P_FFA_SEL___M 0x00000030
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__K_P_FFA_SEL___S               4
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__K_I_FFA_SEL___M 0x0000000C
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__K_I_FFA_SEL___S               2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__PFD_DZSEL___M 0x00000003
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL__PFD_DZSEL___S               0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL___M      0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL___S                    0

#define LPASS_LPAAUDIO_PLL_CONFIG_CTL_U           (0x17000014)
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U___RWC     QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U___POR  0x000003D2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__FORCE_CFA_MODE___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TDL_BYPASS_DIS___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DROOP_EN_EDGE_ANA_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DROOP_DIV_DIS___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TDL_CAL_DIV4___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TDL_CONFIG_CTL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TDL_EN_MAIN_AUX___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TIE_CORRECTION_SETTING___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DROOP_DIV_CONT___POR 0x00
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DUTY_CYC_CTL_OVRD___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__CFA_GLITCH_DET_BYP___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DUTY_CYC_ADJ___POR 0x0F
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__OUTP_DUTY_CYC_CTL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__COUNTER_EN_DMET___POR 0x1
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__COUNTER_EN_SINGLE_DMET___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__LOW_JIT_MODE_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__CHR_PUMP_REF_CUR_ADJ___POR 0x2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__FORCE_CFA_MODE___M 0x80000000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__FORCE_CFA_MODE___S              31
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TDL_BYPASS_DIS___M 0x40000000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TDL_BYPASS_DIS___S              30
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DROOP_EN_EDGE_ANA_EN___M 0x20000000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DROOP_EN_EDGE_ANA_EN___S              29
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DROOP_DIV_DIS___M 0x10000000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DROOP_DIV_DIS___S              28
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TDL_CAL_DIV4___M 0x08000000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TDL_CAL_DIV4___S              27
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TDL_CONFIG_CTL___M 0x07000000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TDL_CONFIG_CTL___S              24
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TDL_EN_MAIN_AUX___M 0x00800000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TDL_EN_MAIN_AUX___S              23
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TIE_CORRECTION_SETTING___M 0x00780000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__TIE_CORRECTION_SETTING___S              19
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DROOP_DIV_CONT___M 0x0007E000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DROOP_DIV_CONT___S              13
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DUTY_CYC_CTL_OVRD___M 0x00001000
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DUTY_CYC_CTL_OVRD___S              12
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__CFA_GLITCH_DET_BYP___M 0x00000800
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__CFA_GLITCH_DET_BYP___S              11
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DUTY_CYC_ADJ___M 0x000007C0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__DUTY_CYC_ADJ___S               6
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__OUTP_DUTY_CYC_CTL___M 0x00000020
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__OUTP_DUTY_CYC_CTL___S               5
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__COUNTER_EN_DMET___M 0x00000010
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__COUNTER_EN_DMET___S               4
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__COUNTER_EN_SINGLE_DMET___M 0x00000008
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__COUNTER_EN_SINGLE_DMET___S               3
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__LOW_JIT_MODE_EN___M 0x00000004
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__LOW_JIT_MODE_EN___S               2
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__CHR_PUMP_REF_CUR_ADJ___M 0x00000003
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U__CHR_PUMP_REF_CUR_ADJ___S               0
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U___M    0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_CONFIG_CTL_U___S                  0

#define LPASS_LPAAUDIO_PLL_TEST_CTL               (0x17000018)
#define   LPASS_LPAAUDIO_PLL_TEST_CTL___RWC         QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_TEST_CTL___POR      0x00000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__DFINE_OVER_VAL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__LOCK_THR_DFINE_OVR___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__LOCK_TIM_DFINE_OVR___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__D_FINE_OVERRIDE___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__G_BWC_OVERRIDE_VALUE___POR 0x00
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__G_BWC_OVERRIDE___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__STAY_IN_CFA___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__SKIP_FFA___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__SKIP_CFA___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__RESET_FFA_TM_ACCUM___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__RESET_CFA_ACCUM___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__INP_REF_CLK_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__DISABLE_LFSR___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__PLL_STATUS_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__DTEST_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST_AMP_BYPASS___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST_NMO_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST1_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST0_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__DFINE_OVER_VAL___M 0xE0000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__DFINE_OVER_VAL___S              29
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__LOCK_THR_DFINE_OVR___M 0x18000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__LOCK_THR_DFINE_OVR___S              27
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__LOCK_TIM_DFINE_OVR___M 0x04000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__LOCK_TIM_DFINE_OVR___S              26
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__D_FINE_OVERRIDE___M 0x02000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__D_FINE_OVERRIDE___S              25
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__G_BWC_OVERRIDE_VALUE___M 0x01FC0000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__G_BWC_OVERRIDE_VALUE___S              18
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__G_BWC_OVERRIDE___M 0x00020000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__G_BWC_OVERRIDE___S              17
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__STAY_IN_CFA___M 0x00010000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__STAY_IN_CFA___S              16
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__SKIP_FFA___M 0x00008000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__SKIP_FFA___S              15
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__SKIP_CFA___M 0x00004000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__SKIP_CFA___S              14
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__RESET_FFA_TM_ACCUM___M 0x00002000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__RESET_FFA_TM_ACCUM___S              13
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__RESET_CFA_ACCUM___M 0x00001000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__RESET_CFA_ACCUM___S              12
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__INP_REF_CLK_SEL___M 0x00000800
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__INP_REF_CLK_SEL___S              11
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__DISABLE_LFSR___M 0x00000400
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__DISABLE_LFSR___S              10
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__PLL_STATUS_SEL___M 0x000003C0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__PLL_STATUS_SEL___S               6
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__DTEST_SEL___M 0x00000020
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__DTEST_SEL___S               5
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST_AMP_BYPASS___M 0x00000010
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST_AMP_BYPASS___S               4
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST_NMO_SEL___M 0x0000000C
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST_NMO_SEL___S               2
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST1_EN___M 0x00000002
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST1_EN___S               1
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST0_EN___M 0x00000001
#define   LPASS_LPAAUDIO_PLL_TEST_CTL__ATEST0_EN___S               0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL___M        0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_TEST_CTL___S                      0

#define LPASS_LPAAUDIO_PLL_TEST_CTL_U             (0x1700001C)
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U___RWC       QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U___POR    0x00004000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__LV_TEST_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__CHRG_PUMP_PWR_DN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__ENABLE_FBC___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__PTUNE_OVERRIDE_VAL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__PTUNE_OVERRIDE___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__DIV_DC_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__NGEN_CFG___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__NGEN_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__CHRG_PUMP_BIAS_BYP___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__DEM_DCO_DAC_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__NMOSC_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__RESERVE_BIT49___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__STATUS_OUT_TRAIN_SEQ___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__ADC_TEST_CLK_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__CTUNE_ADD_GLITCH_FILT___POR 0x1
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__D_EXT_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__D_EXT_VAL___POR 0x000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__ENTER_OLC_MODE_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__DFINE_OVER_VAL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__LV_TEST_SEL___M 0x80000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__LV_TEST_SEL___S              31
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__CHRG_PUMP_PWR_DN___M 0x40000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__CHRG_PUMP_PWR_DN___S              30
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__ENABLE_FBC___M 0x20000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__ENABLE_FBC___S              29
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__PTUNE_OVERRIDE_VAL___M 0x1C000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__PTUNE_OVERRIDE_VAL___S              26
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__PTUNE_OVERRIDE___M 0x02000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__PTUNE_OVERRIDE___S              25
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__DIV_DC_SEL___M 0x01000000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__DIV_DC_SEL___S              24
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__NGEN_CFG___M 0x00C00000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__NGEN_CFG___S              22
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__NGEN_EN___M 0x00200000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__NGEN_EN___S              21
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__CHRG_PUMP_BIAS_BYP___M 0x00100000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__CHRG_PUMP_BIAS_BYP___S              20
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__DEM_DCO_DAC_EN___M 0x00080000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__DEM_DCO_DAC_EN___S              19
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__NMOSC_EN___M 0x00040000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__NMOSC_EN___S              18
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__RESERVE_BIT49___M 0x00020000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__RESERVE_BIT49___S              17
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__STATUS_OUT_TRAIN_SEQ___M 0x00010000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__STATUS_OUT_TRAIN_SEQ___S              16
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__ADC_TEST_CLK_SEL___M 0x00008000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__ADC_TEST_CLK_SEL___S              15
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__CTUNE_ADD_GLITCH_FILT___M 0x00004000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__CTUNE_ADD_GLITCH_FILT___S              14
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__D_EXT_SEL___M 0x00002000
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__D_EXT_SEL___S              13
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__D_EXT_VAL___M 0x00001FF0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__D_EXT_VAL___S               4
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__ENTER_OLC_MODE_SEL___M 0x00000008
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__ENTER_OLC_MODE_SEL___S               3
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__DFINE_OVER_VAL___M 0x00000007
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U__DFINE_OVER_VAL___S               0
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U___M      0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_TEST_CTL_U___S                    0

#define LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA        (0x17000020)
#define   LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA___RWC  QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA___POR 0x00000000
#define   LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA__RESERVE_BITS_31_8___POR 0x000000
#define   LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA__PLL_SCC_DELTA_ALPHA___POR 0x00
#define   LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA__RESERVE_BITS_31_8___M 0xFFFFFF00
#define   LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA__RESERVE_BITS_31_8___S               8
#define   LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA__PLL_SCC_DELTA_ALPHA___M 0x000000FF
#define   LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA__PLL_SCC_DELTA_ALPHA___S               0
#define   LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA___M 0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_SSC_DELTA_ALPHA___S               0

#define LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE        (0x17000024)
#define   LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE___RWC  QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE___POR 0x00000000
#define   LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE__RESERVE_BITS_31_8___POR 0x000000
#define   LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE__PLL_SCC_UPDATE_RATE___POR 0x00
#define   LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE__RESERVE_BITS_31_8___M 0xFFFFFF00
#define   LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE__RESERVE_BITS_31_8___S               8
#define   LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE__PLL_SCC_UPDATE_RATE___M 0x000000FF
#define   LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE__PLL_SCC_UPDATE_RATE___S               0
#define   LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE___M 0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_SSC_UPDATE_RATE___S               0

#define LPASS_LPAAUDIO_PLL_DROOP_CTL              (0x17000028)
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL___RWC        QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL___POR     0x00007F00
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL__RESERVE_BITS_31_15___POR 0x00000
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL__DROOP_CODE___POR 0x7F
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL__RESERVE_BITS_7_1___POR 0x00
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL__DROOP_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL__RESERVE_BITS_31_15___M 0xFFFF8000
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL__RESERVE_BITS_31_15___S              15
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL__DROOP_CODE___M 0x00007F00
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL__DROOP_CODE___S               8
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL__RESERVE_BITS_7_1___M 0x000000FE
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL__RESERVE_BITS_7_1___S               1
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL__DROOP_EN___M 0x00000001
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL__DROOP_EN___S               0
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL___M       0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_DROOP_CTL___S                     0

#define LPASS_LPAAUDIO_PLL_STATUS                 (0x1700002C)
#define   LPASS_LPAAUDIO_PLL_STATUS___RWC           QCSR_REG_RO    
#define   LPASS_LPAAUDIO_PLL_STATUS___POR        0x00000000
#define   LPASS_LPAAUDIO_PLL_STATUS__STATUS_31_0___POR 0x00000000
#define   LPASS_LPAAUDIO_PLL_STATUS__STATUS_31_0___M 0xFFFFFFFF
#define   LPASS_LPAAUDIO_PLL_STATUS__STATUS_31_0___S               0
#define   LPASS_LPAAUDIO_PLL_STATUS___M          0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_STATUS___S                        0

#define LPASS_LPAAUDIO_PLL_FREQ_CTL               (0x17000030)
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL___RWC         QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL___POR      0x00000000
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL__FREQUENCY_CTL_WORD___POR 0x00000000
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL__FREQUENCY_CTL_WORD___M 0xFFFFFFFF
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL__FREQUENCY_CTL_WORD___S               0
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL___M        0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_FREQ_CTL___S                      0

#define LPASS_LPAAUDIO_PLL_BIST_CTL               (0x17000034)
#define   LPASS_LPAAUDIO_PLL_BIST_CTL___RWC         QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_BIST_CTL___POR      0x00000000
#define   LPASS_LPAAUDIO_PLL_BIST_CTL__RESERVE_BITS_31_12___POR 0x00000
#define   LPASS_LPAAUDIO_PLL_BIST_CTL__BIST_CTL___POR 0x000
#define   LPASS_LPAAUDIO_PLL_BIST_CTL__RESERVE_BITS_31_12___M 0xFFFFF000
#define   LPASS_LPAAUDIO_PLL_BIST_CTL__RESERVE_BITS_31_12___S              12
#define   LPASS_LPAAUDIO_PLL_BIST_CTL__BIST_CTL___M 0x00000FFF
#define   LPASS_LPAAUDIO_PLL_BIST_CTL__BIST_CTL___S               0
#define   LPASS_LPAAUDIO_PLL_BIST_CTL___M        0xFFFFFFFF   
#define   LPASS_LPAAUDIO_PLL_BIST_CTL___S                      0

#define LPASS_LPAAUDIO_PLL_CLK_CGC_EN             (0x17000038)
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN___RWC       QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN___POR    0x00000000
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX2_CGC_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX_SVS_CGC_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX_CGC_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_MAIN_SVS_CGC_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_MAIN_CGC_EN___POR 0x0
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX2_CGC_EN___M 0x00000010
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX2_CGC_EN___S               4
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX_SVS_CGC_EN___M 0x00000008
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX_SVS_CGC_EN___S               3
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX_CGC_EN___M 0x00000004
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_AUX_CGC_EN___S               2
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_MAIN_SVS_CGC_EN___M 0x00000002
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_MAIN_SVS_CGC_EN___S               1
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_MAIN_CGC_EN___M 0x00000001
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN__CLK_MAIN_CGC_EN___S               0
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN___M      0x0000001F   
#define   LPASS_LPAAUDIO_PLL_CLK_CGC_EN___S                    0

#define LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR     (0x1700003C)
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR___RWC QCSR_REG_RW    
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR___POR 0x00000001
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR__CLK_DIV___POR 0x1
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR__CLK_DIV___M 0x00000003
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR__CLK_DIV___S               0
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR___M 0x00000003   
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_MAIN_CDIVR___S               0

#define LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR      (0x17000040)
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR___RWC QCSR_REG_RW    
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR___POR 0x00000004
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR__CLK_DIV___POR 0x4
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR__CLK_DIV___M 0x0000000F
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR__CLK_DIV___S               0
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR___M 0x0000000F   
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX_CDIVR___S               0

#define LPASS_LCC_LPAAUDIO_PLL_OUT_AUX2_CDIVR     (0x17000044)
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX2_CDIVR___RWC QCSR_REG_RW    
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX2_CDIVR___POR 0x00000001
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX2_CDIVR__CLK_DIV___POR 0x1
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX2_CDIVR__CLK_DIV___M 0x00000003
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX2_CDIVR__CLK_DIV___S               0
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX2_CDIVR___M 0x00000003   
#define   LPASS_LCC_LPAAUDIO_PLL_OUT_AUX2_CDIVR___S               0

#define LPASS_LPAAUDIO_DIG_PLL_L_VAL              (0x17001004)
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL___RWC        QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL___POR     0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL__PLL_L___POR 0x0000
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL__PLL_L___M 0x0000FFFF
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL__PLL_L___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL___M       0x0000FFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_L_VAL___S                     0

#define LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL          (0x17001008)
#define   LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL___RWC    QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL___POR 0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL__PLL_CAL_L___POR 0x0000
#define   LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL__PLL_CAL_L___M 0x0000FFFF
#define   LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL__PLL_CAL_L___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL___M   0x0000FFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_CAL_L_VAL___S                 0

#define LPASS_LPAAUDIO_DIG_PLL_USER_CTL           (0x1700100C)
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL___RWC     QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL___POR  0x00005101
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS31_19___POR 0x0000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PRE_DIV_RATIO___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__POST_DIV_RATIO_ODD___POR 0x5
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__POST_DIV_RATIO_EVEN___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__OUT_CLK_POLARITY___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS6_5___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_TEST___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS3___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_ODD___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_EVEN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_MAIN___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS31_19___M 0xFFF80000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS31_19___S              19
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PRE_DIV_RATIO___M 0x00070000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PRE_DIV_RATIO___S              16
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__POST_DIV_RATIO_ODD___M 0x0000F000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__POST_DIV_RATIO_ODD___S              12
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__POST_DIV_RATIO_EVEN___M 0x00000F00
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__POST_DIV_RATIO_EVEN___S               8
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__OUT_CLK_POLARITY___M 0x00000080
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__OUT_CLK_POLARITY___S               7
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS6_5___M 0x00000060
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS6_5___S               5
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_TEST___M 0x00000010
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_TEST___S               4
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS3___M 0x00000008
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__RESERVE_BITS3___S               3
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_ODD___M 0x00000004
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_ODD___S               2
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_EVEN___M 0x00000002
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_EVEN___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_MAIN___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL__PLLOUT_MAIN___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL___M    0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL___S                  0

#define LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U         (0x17001010)
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U___RWC   QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U___POR 0x00004000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__RESERVE_BITS31_22___POR 0x000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__FREEZE_LOCK_DETECTOR_IN_DROOP___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__DROOP_DIVIDER_SEL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__SCALE_FREQ_ON_DROOP___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__USE_PREDIV_WHEN_CAL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__USE_EXT_SAVERESTORE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__LOW_JITTER_MODE_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__FRAC_FORMAT_SEL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__BIAS_ON_IN_STANDBY___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__REF_CLK_AT_OUT___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__SCALE_FREQ_ON_RESTART___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__LATCH_INTERFACE_BYPASS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__STATUS_REGISTER___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__WRITE_STATE_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__CALIB_CTRL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__USE_ONLY_FINE_LOCK_DET___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__RESERVE_BITS31_22___M 0xFFC00000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__RESERVE_BITS31_22___S              22
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__FREEZE_LOCK_DETECTOR_IN_DROOP___M 0x00200000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__FREEZE_LOCK_DETECTOR_IN_DROOP___S              21
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__DROOP_DIVIDER_SEL___M 0x00100000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__DROOP_DIVIDER_SEL___S              20
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__SCALE_FREQ_ON_DROOP___M 0x00080000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__SCALE_FREQ_ON_DROOP___S              19
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__USE_PREDIV_WHEN_CAL___M 0x00040000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__USE_PREDIV_WHEN_CAL___S              18
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__USE_EXT_SAVERESTORE___M 0x00020000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__USE_EXT_SAVERESTORE___S              17
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__LOW_JITTER_MODE_EN___M 0x00010000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__LOW_JITTER_MODE_EN___S              16
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__FRAC_FORMAT_SEL___M 0x00008000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__FRAC_FORMAT_SEL___S              15
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__BIAS_ON_IN_STANDBY___M 0x00004000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__BIAS_ON_IN_STANDBY___S              14
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__REF_CLK_AT_OUT___M 0x00002000
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__REF_CLK_AT_OUT___S              13
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__SCALE_FREQ_ON_RESTART___M 0x00001800
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__SCALE_FREQ_ON_RESTART___S              11
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__LATCH_INTERFACE_BYPASS___M 0x00000400
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__LATCH_INTERFACE_BYPASS___S              10
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__STATUS_REGISTER___M 0x000003E0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__STATUS_REGISTER___S               5
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__WRITE_STATE_EN___M 0x00000010
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__WRITE_STATE_EN___S               4
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__CALIB_CTRL___M 0x0000000E
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__CALIB_CTRL___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__USE_ONLY_FINE_LOCK_DET___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U__USE_ONLY_FINE_LOCK_DET___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U___M  0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_USER_CTL_U___S                0

#define LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL         (0x17001014)
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL___RWC   QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL___POR 0x21222BBB
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FINE_LDC_THRESHOLD___POR 0x08
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__COARSE_LDC_THRESHOLD___POR 0x4
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__COARSE_LOCK_DET_NEG_THRESHOLD___POR 0x8
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__COARSE_LOCK_DET_POS_THRESHOLD___POR 0x8
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FINE_LOCK_DET_THRESHOLD___POR 0x5
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FINE_LOCK_DET_SAMPLE_SIZE___POR 0x3
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FWD_GAIN_SLEWING_KFN___POR 0xB
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FWD_GAIN_KFN___POR 0xB
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FINE_LDC_THRESHOLD___M 0xFC000000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FINE_LDC_THRESHOLD___S              26
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__COARSE_LDC_THRESHOLD___M 0x03C00000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__COARSE_LDC_THRESHOLD___S              22
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__COARSE_LOCK_DET_NEG_THRESHOLD___M 0x003C0000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__COARSE_LOCK_DET_NEG_THRESHOLD___S              18
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__COARSE_LOCK_DET_POS_THRESHOLD___M 0x0003C000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__COARSE_LOCK_DET_POS_THRESHOLD___S              14
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FINE_LOCK_DET_THRESHOLD___M 0x00003800
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FINE_LOCK_DET_THRESHOLD___S              11
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FINE_LOCK_DET_SAMPLE_SIZE___M 0x00000700
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FINE_LOCK_DET_SAMPLE_SIZE___S               8
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FWD_GAIN_SLEWING_KFN___M 0x000000F0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FWD_GAIN_SLEWING_KFN___S               4
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FWD_GAIN_KFN___M 0x0000000F
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL__FWD_GAIN_KFN___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL___M  0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL___S                0

#define LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U       (0x17001018)
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U___RWC QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U___POR 0x00000060
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__BIST_CFG___POR 0x000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__RESERVE_BITS_19_18___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__FORCE_DAC_ON___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__DIS_DMET_DROOP_DIV___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__BYPASS_DROOP_DIV___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__OSC_SETTLING_TIME___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__NUM_STEPS_FAST_LOCK___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__PREDIV_WHEN_CAL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__INC_MIN_GLITCH_THRESHOLD_4X___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__MIN_GLITCH_THRESHOLD___POR 0x2
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__USE_BOTH_REF_CLK_EDGE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__BIAS_WARMUP_TIME___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__DIV_LOCK_DET_THRESHOLDS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__BIST_CFG___M 0xFFF00000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__BIST_CFG___S              20
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__RESERVE_BITS_19_18___M 0x000C0000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__RESERVE_BITS_19_18___S              18
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__FORCE_DAC_ON___M 0x00030000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__FORCE_DAC_ON___S              16
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__DIS_DMET_DROOP_DIV___M 0x00008000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__DIS_DMET_DROOP_DIV___S              15
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__BYPASS_DROOP_DIV___M 0x00004000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__BYPASS_DROOP_DIV___S              14
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__OSC_SETTLING_TIME___M 0x00003000
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__OSC_SETTLING_TIME___S              12
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__NUM_STEPS_FAST_LOCK___M 0x00000C00
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__NUM_STEPS_FAST_LOCK___S              10
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__PREDIV_WHEN_CAL___M 0x00000380
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__PREDIV_WHEN_CAL___S               7
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__INC_MIN_GLITCH_THRESHOLD_4X___M 0x00000040
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__INC_MIN_GLITCH_THRESHOLD_4X___S               6
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__MIN_GLITCH_THRESHOLD___M 0x00000030
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__MIN_GLITCH_THRESHOLD___S               4
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__USE_BOTH_REF_CLK_EDGE___M 0x00000008
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__USE_BOTH_REF_CLK_EDGE___S               3
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__BIAS_WARMUP_TIME___M 0x00000006
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__BIAS_WARMUP_TIME___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__DIV_LOCK_DET_THRESHOLDS___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U__DIV_LOCK_DET_THRESHOLDS___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U___M 0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_CONFIG_CTL_U___S               0

#define LPASS_LPAAUDIO_DIG_PLL_TEST_CTL           (0x1700101C)
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL___RWC     QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL___POR  0x00500000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ADD_REF_CYC_CALIB_STEPS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__GLITCH_DETECTOR_COUNT_LIMIT___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__GLITCH_PREVENTION_DIS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__FINE_FCW___POR 0x02
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_FINE_FCW___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__COARSE_FCW___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_COARSE_FCW___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__PROCESS_CALIB_WORD___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_CALIB_WORD___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__DISABLE_LFSR___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__EN_VREF_TEST___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__EN_VDCO_TEST___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__BYPASS_ATEST_BUFFER___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__EN_IVCO_TEST___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST1_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST0_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ADD_REF_CYC_CALIB_STEPS___M 0xC0000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ADD_REF_CYC_CALIB_STEPS___S              30
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__GLITCH_DETECTOR_COUNT_LIMIT___M 0x30000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__GLITCH_DETECTOR_COUNT_LIMIT___S              28
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__GLITCH_PREVENTION_DIS___M 0x08000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__GLITCH_PREVENTION_DIS___S              27
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__FINE_FCW___M 0x07E00000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__FINE_FCW___S              21
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_FINE_FCW___M 0x00100000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_FINE_FCW___S              20
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__COARSE_FCW___M 0x000FF000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__COARSE_FCW___S              12
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_COARSE_FCW___M 0x00000800
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_COARSE_FCW___S              11
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__PROCESS_CALIB_WORD___M 0x00000700
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__PROCESS_CALIB_WORD___S               8
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_CALIB_WORD___M 0x00000080
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__OVERRIDE_CALIB_WORD___S               7
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__DISABLE_LFSR___M 0x00000040
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__DISABLE_LFSR___S               6
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__EN_VREF_TEST___M 0x00000020
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__EN_VREF_TEST___S               5
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__EN_VDCO_TEST___M 0x00000010
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__EN_VDCO_TEST___S               4
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__BYPASS_ATEST_BUFFER___M 0x00000008
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__BYPASS_ATEST_BUFFER___S               3
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__EN_IVCO_TEST___M 0x00000004
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__EN_IVCO_TEST___S               2
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST1_EN___M 0x00000002
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST1_EN___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST0_EN___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL__ATEST0_EN___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL___M    0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL___S                  0

#define LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U         (0x17001020)
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U___RWC   QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U___POR 0x06C00000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__ENABLE_TRAINING_SEQ___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_LOGIC_DEP___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_BIAS_DET___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__MSB_CLOCK_SELECT___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_FIRST_ORDER_DSM___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DCO_OFFSET_CURRENT_ADJUST___POR 0x3
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__MIRROR_DEVICE_ADJUST___POR 0x3
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BIAS_STARTUP_CIR_DIS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DISABLE_CLAMP___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_MODE_OF_BIAS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_MODE_FOR_BIAS_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BIAS_ADJUST___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DIV2_NMO_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DIS_AMP_STARTUP___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__SINGLE_DMET_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DEMET_WINDOW_DIS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NMO_OSC_SEL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NOISE_MAG___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NOISE_GEN_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__OSC_BIAS_GND___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__STATUS_REG_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__SKIP_FINE_TUNE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__SKIP_FAST_LOCK___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__ENABLE_TRAINING_SEQ___M 0x80000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__ENABLE_TRAINING_SEQ___S              31
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_LOGIC_DEP___M 0x40000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_LOGIC_DEP___S              30
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_BIAS_DET___M 0x20000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_BIAS_DET___S              29
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__MSB_CLOCK_SELECT___M 0x10000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__MSB_CLOCK_SELECT___S              28
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_FIRST_ORDER_DSM___M 0x08000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_FIRST_ORDER_DSM___S              27
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DCO_OFFSET_CURRENT_ADJUST___M 0x06000000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DCO_OFFSET_CURRENT_ADJUST___S              25
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__MIRROR_DEVICE_ADJUST___M 0x01C00000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__MIRROR_DEVICE_ADJUST___S              22
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BIAS_STARTUP_CIR_DIS___M 0x00200000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BIAS_STARTUP_CIR_DIS___S              21
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DISABLE_CLAMP___M 0x00100000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DISABLE_CLAMP___S              20
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_MODE_OF_BIAS___M 0x00080000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_MODE_OF_BIAS___S              19
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_MODE_FOR_BIAS_EN___M 0x00040000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BYPASS_MODE_FOR_BIAS_EN___S              18
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BIAS_ADJUST___M 0x00030000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__BIAS_ADJUST___S              16
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DIV2_NMO_EN___M 0x00008000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DIV2_NMO_EN___S              15
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DIS_AMP_STARTUP___M 0x00004000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DIS_AMP_STARTUP___S              14
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__SINGLE_DMET_EN___M 0x00002000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__SINGLE_DMET_EN___S              13
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DEMET_WINDOW_DIS___M 0x00001000
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__DEMET_WINDOW_DIS___S              12
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NMO_OSC_SEL___M 0x00000C00
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NMO_OSC_SEL___S              10
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NOISE_MAG___M 0x00000380
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NOISE_MAG___S               7
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NOISE_GEN_EN___M 0x00000040
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__NOISE_GEN_EN___S               6
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__OSC_BIAS_GND___M 0x00000020
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__OSC_BIAS_GND___S               5
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL___M 0x00000018
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL___S               3
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__STATUS_REG_EN___M 0x00000004
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__STATUS_REG_EN___S               2
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__SKIP_FINE_TUNE___M 0x00000002
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__SKIP_FINE_TUNE___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__SKIP_FAST_LOCK___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U__SKIP_FAST_LOCK___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U___M  0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_TEST_CTL_U___S                0

#define LPASS_LPAAUDIO_DIG_PLL_MODE               (0x17001000)
#define   LPASS_LPAAUDIO_DIG_PLL_MODE___RWC         QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_MODE___POR      0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_DET___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_ACTIVE_FLAG___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_ACK_LATCH___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_DET_FINE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BITS27_25___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__FSM_LEGACY_MODE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_UPDATE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_VOTE_FSM_RESET___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_VOTE_FSM_ENA___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_BIAS_COUNT___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_COUNT___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BITS7_3___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_RESET_N___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BIT1___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_OUTCTRL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_DET___M 0x80000000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_DET___S              31
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_ACTIVE_FLAG___M 0x40000000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_ACTIVE_FLAG___S              30
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_ACK_LATCH___M 0x20000000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_ACK_LATCH___S              29
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_DET_FINE___M 0x10000000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_DET_FINE___S              28
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BITS27_25___M 0x0E000000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BITS27_25___S              25
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__FSM_LEGACY_MODE___M 0x01000000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__FSM_LEGACY_MODE___S              24
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS___M 0x00800000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS___S              23
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_UPDATE___M 0x00400000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_UPDATE___S              22
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_VOTE_FSM_RESET___M 0x00200000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_VOTE_FSM_RESET___S              21
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_VOTE_FSM_ENA___M 0x00100000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_VOTE_FSM_ENA___S              20
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_BIAS_COUNT___M 0x000FC000
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_BIAS_COUNT___S              14
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_COUNT___M 0x00003F00
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_LOCK_COUNT___S               8
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BITS7_3___M 0x000000F8
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BITS7_3___S               3
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_RESET_N___M 0x00000004
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_RESET_N___S               2
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BIT1___M 0x00000002
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__RESERVE_BIT1___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_OUTCTRL___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_MODE__PLL_OUTCTRL___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_MODE___M        0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_MODE___S                      0

#define LPASS_LPAAUDIO_DIG_PLL_STATUS             (0x17001024)
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS___RWC       QCSR_REG_RO    
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS___POR    0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS__STATUS_31_0___POR 0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS__STATUS_31_0___M 0xFFFFFFFF
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS__STATUS_31_0___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS___M      0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_STATUS___S                    0

#define LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL           (0x17001028)
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL___RWC     QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL___POR  0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL__RESERVE_BITS31_27___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL__FCW_PCAL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL__FCW_ACC___POR 0x000000
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL__RESERVE_BITS31_27___M 0xF8000000
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL__RESERVE_BITS31_27___S              27
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL__FCW_PCAL___M 0x07000000
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL__FCW_PCAL___S              24
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL__FCW_ACC___M 0x00FFFFFF
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL__FCW_ACC___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL___M    0xFFFFFFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_FREQ_CTL___S                  0

#define LPASS_LPAAUDIO_DIG_PLL_OPMODE             (0x1700102C)
#define   LPASS_LPAAUDIO_DIG_PLL_OPMODE___RWC       QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_OPMODE___POR    0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_OPMODE__PLL_OPMODE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_OPMODE__PLL_OPMODE___M 0x00000007
#define   LPASS_LPAAUDIO_DIG_PLL_OPMODE__PLL_OPMODE___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_OPMODE___M      0x00000007   
#define   LPASS_LPAAUDIO_DIG_PLL_OPMODE___S                    0

#define LPASS_LPAAUDIO_DIG_PLL_STATE              (0x17001030)
#define   LPASS_LPAAUDIO_DIG_PLL_STATE___RWC        QCSR_REG_RO    
#define   LPASS_LPAAUDIO_DIG_PLL_STATE___POR     0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_STATE__PLL_STATE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_STATE__PLL_STATE___M 0x00000007
#define   LPASS_LPAAUDIO_DIG_PLL_STATE__PLL_STATE___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_STATE___M       0x00000007   
#define   LPASS_LPAAUDIO_DIG_PLL_STATE___S                     0

#define LPASS_LPAAUDIO_DIG_PLL_DROOP              (0x17001034)
#define   LPASS_LPAAUDIO_DIG_PLL_DROOP___RWC        QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_DROOP___POR     0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_DROOP__DROOP_CODE___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_DROOP__DROOP_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_DROOP__DROOP_CODE___M 0x000000FE
#define   LPASS_LPAAUDIO_DIG_PLL_DROOP__DROOP_CODE___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_DROOP__DROOP_EN___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_DROOP__DROOP_EN___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_DROOP___M       0x000000FF   
#define   LPASS_LPAAUDIO_DIG_PLL_DROOP___S                     0

#define LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL           (0x17001038)
#define   LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL___RWC     QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL___POR  0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL__PLL_FRAC_VAL___POR 0x0000
#define   LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL__PLL_FRAC_VAL___M 0x0000FFFF
#define   LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL__PLL_FRAC_VAL___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL___M    0x0000FFFF   
#define   LPASS_LPAAUDIO_DIG_PLL_FRAC_VAL___S                  0

#define LPASS_LPAAUDIO_DIG_PLL_SPARE              (0x1700103C)
#define   LPASS_LPAAUDIO_DIG_PLL_SPARE___RWC        QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_SPARE___POR     0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_SPARE__SPARE_OUTPUTS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_SPARE__SPARE_INPUTS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_SPARE__SPARE_OUTPUTS___M 0x000000F0
#define   LPASS_LPAAUDIO_DIG_PLL_SPARE__SPARE_OUTPUTS___S               4
#define   LPASS_LPAAUDIO_DIG_PLL_SPARE__SPARE_INPUTS___M 0x0000000F
#define   LPASS_LPAAUDIO_DIG_PLL_SPARE__SPARE_INPUTS___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_SPARE___M       0x000000FF   
#define   LPASS_LPAAUDIO_DIG_PLL_SPARE___S                     0

#define LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA    (0x17001040)
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA___RWC QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA___POR 0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA__SSC_DELTA_ALPHA___POR 0x00
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA__SSC_DELTA_ALPHA___M 0x000000FF
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA__SSC_DELTA_ALPHA___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA___M 0x000000FF   
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_DELTA_ALPHA___S               0

#define LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS      (0x17001048)
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS___RWC QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS___POR 0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS__SSC_NUM_STEPS___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS__SSC_NUM_STEPS___M 0x0000000F
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS__SSC_NUM_STEPS___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS___M 0x0000000F   
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_NUM_STEPS___S               0

#define LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE    (0x17001044)
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE___RWC QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE___POR 0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE__SSC_UPDATE_RATE___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE__SSC_UPDATE_RATE___M 0x0000000F
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE__SSC_UPDATE_RATE___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE___M 0x0000000F   
#define   LPASS_LPAAUDIO_DIG_PLL_SSC_UPDATE_RATE___S               0

#define LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN         (0x1700104C)
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN___RWC   QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN___POR 0x00000003
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_ODD_CGC_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_EVEN_CGC_EN___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_MAIN_SVS_CGC_EN___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_MAIN_CGC_EN___POR 0x1
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_ODD_CGC_EN___M 0x00000008
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_ODD_CGC_EN___S               3
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_EVEN_CGC_EN___M 0x00000004
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_EVEN_CGC_EN___S               2
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_MAIN_SVS_CGC_EN___M 0x00000002
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_MAIN_SVS_CGC_EN___S               1
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_MAIN_CGC_EN___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN__CLK_MAIN_CGC_EN___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN___M  0x0000000F   
#define   LPASS_LPAAUDIO_DIG_PLL_CLK_CGC_EN___S                0

#define LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR (0x17001050)
#define   LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR___RWC QCSR_REG_RW    
#define   LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR___POR 0x00000001
#define   LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR__CLK_DIV___POR 0x1
#define   LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR__CLK_DIV___M 0x00000003
#define   LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR__CLK_DIV___S               0
#define   LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR___M 0x00000003   
#define   LPASS_LCC_LPAAUDIO_DIG_PLL_OUT_MAIN_CDIVR___S               0

#define LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL        (0x17002000)
#define   LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL___RWC  QCSR_REG_RW    
#define   LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL___POR 0x00000000
#define   LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL__PLL_CLK_SRC_SEL___POR 0x0
#define   LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL__PLL_CLK_SRC_SEL___M 0x00000001
#define   LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL__PLL_CLK_SRC_SEL___S               0
#define   LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL___M 0x00000001   
#define   LPASS_LPAAUDIO_PLL_REF_CLK_SRC_SEL___S               0

#define LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL    (0x17003000)
#define   LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL___RWC QCSR_REG_RW    
#define   LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL___POR 0x00000000
#define   LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL__PLL_CLK_SRC_SEL___POR 0x0
#define   LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL__PLL_CLK_SRC_SEL___M 0x00000001
#define   LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL__PLL_CLK_SRC_SEL___S               0
#define   LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL___M 0x00000001   
#define   LPASS_LPAAUDIO_DIG_PLL_REF_CLK_SRC_SEL___S               0

#define LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL         (0x17004000)
#define   LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL___POR 0x00000000
#define   LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL__PLL_CLK_SRC_SEL___POR 0x0
#define   LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL__PLL_CLK_SRC_SEL___M 0x00000001
#define   LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL__PLL_CLK_SRC_SEL___S               0
#define   LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL___M  0x00000001   
#define   LPASS_QDSP6SS_PLL_REF_CLK_SRC_SEL___S                0

#define LPASS_LCC_APPS_VOTE_LPASS_CORE_GDS        (0x17005000)
#define   LPASS_LCC_APPS_VOTE_LPASS_CORE_GDS___RWC  QCSR_REG_RW    
#define   LPASS_LCC_APPS_VOTE_LPASS_CORE_GDS___POR 0x00000001
#define   LPASS_LCC_APPS_VOTE_LPASS_CORE_GDS__PWR_ON___POR 0x0
#define   LPASS_LCC_APPS_VOTE_LPASS_CORE_GDS__SW_COLLAPSE___POR 0x1
#define   LPASS_LCC_APPS_VOTE_LPASS_CORE_GDS__PWR_ON___M 0x80000000
#define   LPASS_LCC_APPS_VOTE_LPASS_CORE_GDS__PWR_ON___S              31
#define   LPASS_LCC_APPS_VOTE_LPASS_CORE_GDS__SW_COLLAPSE___M 0x00000001
#define   LPASS_LCC_APPS_VOTE_LPASS_CORE_GDS__SW_COLLAPSE___S               0
#define   LPASS_LCC_APPS_VOTE_LPASS_CORE_GDS___M 0x80000001   
#define   LPASS_LCC_APPS_VOTE_LPASS_CORE_GDS___S               0

#define LPASS_LCC_Q6_VOTE_LPASS_CORE_GDS          (0x17006000)
#define   LPASS_LCC_Q6_VOTE_LPASS_CORE_GDS___RWC    QCSR_REG_RW    
#define   LPASS_LCC_Q6_VOTE_LPASS_CORE_GDS___POR 0x00000001
#define   LPASS_LCC_Q6_VOTE_LPASS_CORE_GDS__PWR_ON___POR 0x0
#define   LPASS_LCC_Q6_VOTE_LPASS_CORE_GDS__SW_COLLAPSE___POR 0x1
#define   LPASS_LCC_Q6_VOTE_LPASS_CORE_GDS__PWR_ON___M 0x80000000
#define   LPASS_LCC_Q6_VOTE_LPASS_CORE_GDS__PWR_ON___S              31
#define   LPASS_LCC_Q6_VOTE_LPASS_CORE_GDS__SW_COLLAPSE___M 0x00000001
#define   LPASS_LCC_Q6_VOTE_LPASS_CORE_GDS__SW_COLLAPSE___S               0
#define   LPASS_LCC_Q6_VOTE_LPASS_CORE_GDS___M   0x80000001   
#define   LPASS_LCC_Q6_VOTE_LPASS_CORE_GDS___S                 0

#define LPASS_LCC_OTHER_VOTE_LPASS_CORE_GDS       (0x17007000)
#define   LPASS_LCC_OTHER_VOTE_LPASS_CORE_GDS___RWC QCSR_REG_RW    
#define   LPASS_LCC_OTHER_VOTE_LPASS_CORE_GDS___POR 0x00000001
#define   LPASS_LCC_OTHER_VOTE_LPASS_CORE_GDS__PWR_ON___POR 0x0
#define   LPASS_LCC_OTHER_VOTE_LPASS_CORE_GDS__SW_COLLAPSE___POR 0x1
#define   LPASS_LCC_OTHER_VOTE_LPASS_CORE_GDS__PWR_ON___M 0x80000000
#define   LPASS_LCC_OTHER_VOTE_LPASS_CORE_GDS__PWR_ON___S              31
#define   LPASS_LCC_OTHER_VOTE_LPASS_CORE_GDS__SW_COLLAPSE___M 0x00000001
#define   LPASS_LCC_OTHER_VOTE_LPASS_CORE_GDS__SW_COLLAPSE___S               0
#define   LPASS_LCC_OTHER_VOTE_LPASS_CORE_GDS___M 0x80000001   
#define   LPASS_LCC_OTHER_VOTE_LPASS_CORE_GDS___S               0

#define LPASS_AUDIO_CORE_BCR                      (0x17008000)
#define   LPASS_AUDIO_CORE_BCR___RWC                QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_BCR___POR             0x00000000
#define   LPASS_AUDIO_CORE_BCR__DFD_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_BCR__BCR_RESET_STATE___POR 0x0
#define   LPASS_AUDIO_CORE_BCR__LPASS_BUS_ABORT_ACK_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_BCR__FORCE_RESET___POR 0x0
#define   LPASS_AUDIO_CORE_BCR__DFD_EN___POR     0x0
#define   LPASS_AUDIO_CORE_BCR__BLK_ARES___POR   0x0
#define   LPASS_AUDIO_CORE_BCR__DFD_STATUS___M   0x80000000
#define   LPASS_AUDIO_CORE_BCR__DFD_STATUS___S                31
#define   LPASS_AUDIO_CORE_BCR__BCR_RESET_STATE___M 0x60000000
#define   LPASS_AUDIO_CORE_BCR__BCR_RESET_STATE___S              29
#define   LPASS_AUDIO_CORE_BCR__LPASS_BUS_ABORT_ACK_STATUS___M 0x10000000
#define   LPASS_AUDIO_CORE_BCR__LPASS_BUS_ABORT_ACK_STATUS___S              28
#define   LPASS_AUDIO_CORE_BCR__FORCE_RESET___M  0x00000004
#define   LPASS_AUDIO_CORE_BCR__FORCE_RESET___S                2
#define   LPASS_AUDIO_CORE_BCR__DFD_EN___M       0x00000002
#define   LPASS_AUDIO_CORE_BCR__DFD_EN___S                     1
#define   LPASS_AUDIO_CORE_BCR__BLK_ARES___M     0x00000001
#define   LPASS_AUDIO_CORE_BCR__BLK_ARES___S                   0
#define   LPASS_AUDIO_CORE_BCR___M               0xF0000007   
#define   LPASS_AUDIO_CORE_BCR___S                             0

#define LPASS_AUDIO_CORE_BCR_SLP_CBCR             (0x17008004)
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR___RWC       QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR___POR    0x00000001
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR___M      0x80000003   
#define   LPASS_AUDIO_CORE_BCR_SLP_CBCR___S                    0

#define LPASS_AUDIO_WRAPPER_BCR                   (0x17009000)
#define   LPASS_AUDIO_WRAPPER_BCR___RWC             QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_BCR___POR          0x00000000
#define   LPASS_AUDIO_WRAPPER_BCR__DFD_STATUS___POR 0x0
#define   LPASS_AUDIO_WRAPPER_BCR__DFD_EN___POR  0x0
#define   LPASS_AUDIO_WRAPPER_BCR__BLK_ARES___POR 0x0
#define   LPASS_AUDIO_WRAPPER_BCR__DFD_STATUS___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_BCR__DFD_STATUS___S              31
#define   LPASS_AUDIO_WRAPPER_BCR__DFD_EN___M    0x00000002
#define   LPASS_AUDIO_WRAPPER_BCR__DFD_EN___S                  1
#define   LPASS_AUDIO_WRAPPER_BCR__BLK_ARES___M  0x00000001
#define   LPASS_AUDIO_WRAPPER_BCR__BLK_ARES___S                0
#define   LPASS_AUDIO_WRAPPER_BCR___M            0x80000003   
#define   LPASS_AUDIO_WRAPPER_BCR___S                          0

#define LPASS_Q6SS_BCR                            (0x1700A000)
#define   LPASS_Q6SS_BCR___RWC                      QCSR_REG_RW    
#define   LPASS_Q6SS_BCR___POR                   0x00000000
#define   LPASS_Q6SS_BCR__DFD_STATUS___POR       0x0
#define   LPASS_Q6SS_BCR__DFD_EN___POR           0x0
#define   LPASS_Q6SS_BCR__BLK_ARES___POR         0x0
#define   LPASS_Q6SS_BCR__DFD_STATUS___M         0x80000000
#define   LPASS_Q6SS_BCR__DFD_STATUS___S                      31
#define   LPASS_Q6SS_BCR__DFD_EN___M             0x00000002
#define   LPASS_Q6SS_BCR__DFD_EN___S                           1
#define   LPASS_Q6SS_BCR__BLK_ARES___M           0x00000001
#define   LPASS_Q6SS_BCR__BLK_ARES___S                         0
#define   LPASS_Q6SS_BCR___M                     0x80000003   
#define   LPASS_Q6SS_BCR___S                                   0

#define LPASS_Q6SS_BCR_SLP_CBCR                   (0x1700A004)
#define   LPASS_Q6SS_BCR_SLP_CBCR___RWC             QCSR_REG_RW    
#define   LPASS_Q6SS_BCR_SLP_CBCR___POR          0x00000001
#define   LPASS_Q6SS_BCR_SLP_CBCR__CLK_OFF___POR 0x0
#define   LPASS_Q6SS_BCR_SLP_CBCR__HW_CTL___POR  0x0
#define   LPASS_Q6SS_BCR_SLP_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_Q6SS_BCR_SLP_CBCR__CLK_OFF___M   0x80000000
#define   LPASS_Q6SS_BCR_SLP_CBCR__CLK_OFF___S                31
#define   LPASS_Q6SS_BCR_SLP_CBCR__HW_CTL___M    0x00000002
#define   LPASS_Q6SS_BCR_SLP_CBCR__HW_CTL___S                  1
#define   LPASS_Q6SS_BCR_SLP_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_Q6SS_BCR_SLP_CBCR__CLK_ENABLE___S               0
#define   LPASS_Q6SS_BCR_SLP_CBCR___M            0x80000003   
#define   LPASS_Q6SS_BCR_SLP_CBCR___S                          0

#define LPASS_AUDIO_CORE_GDSCR                    (0x1700B000)
#define   LPASS_AUDIO_CORE_GDSCR___RWC              QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_GDSCR___POR           0x00225001
#define   LPASS_AUDIO_CORE_GDSCR__PWR_ON___POR   0x0
#define   LPASS_AUDIO_CORE_GDSCR__GDSC_STATE___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR__EN_REST_WAIT___POR 0x2
#define   LPASS_AUDIO_CORE_GDSCR__EN_FEW_WAIT___POR 0x2
#define   LPASS_AUDIO_CORE_GDSCR__CLK_DIS_WAIT___POR 0x5
#define   LPASS_AUDIO_CORE_GDSCR__RETAIN_FF_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR__RESTORE___POR  0x0
#define   LPASS_AUDIO_CORE_GDSCR__SAVE___POR     0x0
#define   LPASS_AUDIO_CORE_GDSCR__RETAIN___POR   0x0
#define   LPASS_AUDIO_CORE_GDSCR__EN_REST___POR  0x0
#define   LPASS_AUDIO_CORE_GDSCR__EN_FEW___POR   0x0
#define   LPASS_AUDIO_CORE_GDSCR__CLAMP_IO___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR__CLK_DISABLE___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR__PD_ARES___POR  0x0
#define   LPASS_AUDIO_CORE_GDSCR__SW_OVERRIDE___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR__HW_CONTROL___POR 0x0
#define   LPASS_AUDIO_CORE_GDSCR__SW_COLLAPSE___POR 0x1
#define   LPASS_AUDIO_CORE_GDSCR__PWR_ON___M     0x80000000
#define   LPASS_AUDIO_CORE_GDSCR__PWR_ON___S                  31
#define   LPASS_AUDIO_CORE_GDSCR__GDSC_STATE___M 0x78000000
#define   LPASS_AUDIO_CORE_GDSCR__GDSC_STATE___S              27
#define   LPASS_AUDIO_CORE_GDSCR__EN_REST_WAIT___M 0x00F00000
#define   LPASS_AUDIO_CORE_GDSCR__EN_REST_WAIT___S              20
#define   LPASS_AUDIO_CORE_GDSCR__EN_FEW_WAIT___M 0x000F0000
#define   LPASS_AUDIO_CORE_GDSCR__EN_FEW_WAIT___S              16
#define   LPASS_AUDIO_CORE_GDSCR__CLK_DIS_WAIT___M 0x0000F000
#define   LPASS_AUDIO_CORE_GDSCR__CLK_DIS_WAIT___S              12
#define   LPASS_AUDIO_CORE_GDSCR__RETAIN_FF_ENABLE___M 0x00000800
#define   LPASS_AUDIO_CORE_GDSCR__RETAIN_FF_ENABLE___S              11
#define   LPASS_AUDIO_CORE_GDSCR__RESTORE___M    0x00000400
#define   LPASS_AUDIO_CORE_GDSCR__RESTORE___S                 10
#define   LPASS_AUDIO_CORE_GDSCR__SAVE___M       0x00000200
#define   LPASS_AUDIO_CORE_GDSCR__SAVE___S                     9
#define   LPASS_AUDIO_CORE_GDSCR__RETAIN___M     0x00000100
#define   LPASS_AUDIO_CORE_GDSCR__RETAIN___S                   8
#define   LPASS_AUDIO_CORE_GDSCR__EN_REST___M    0x00000080
#define   LPASS_AUDIO_CORE_GDSCR__EN_REST___S                  7
#define   LPASS_AUDIO_CORE_GDSCR__EN_FEW___M     0x00000040
#define   LPASS_AUDIO_CORE_GDSCR__EN_FEW___S                   6
#define   LPASS_AUDIO_CORE_GDSCR__CLAMP_IO___M   0x00000020
#define   LPASS_AUDIO_CORE_GDSCR__CLAMP_IO___S                 5
#define   LPASS_AUDIO_CORE_GDSCR__CLK_DISABLE___M 0x00000010
#define   LPASS_AUDIO_CORE_GDSCR__CLK_DISABLE___S               4
#define   LPASS_AUDIO_CORE_GDSCR__PD_ARES___M    0x00000008
#define   LPASS_AUDIO_CORE_GDSCR__PD_ARES___S                  3
#define   LPASS_AUDIO_CORE_GDSCR__SW_OVERRIDE___M 0x00000004
#define   LPASS_AUDIO_CORE_GDSCR__SW_OVERRIDE___S               2
#define   LPASS_AUDIO_CORE_GDSCR__HW_CONTROL___M 0x00000002
#define   LPASS_AUDIO_CORE_GDSCR__HW_CONTROL___S               1
#define   LPASS_AUDIO_CORE_GDSCR__SW_COLLAPSE___M 0x00000001
#define   LPASS_AUDIO_CORE_GDSCR__SW_COLLAPSE___S               0
#define   LPASS_AUDIO_CORE_GDSCR___M             0xF8FFFFFF   
#define   LPASS_AUDIO_CORE_GDSCR___S                           0

#define LPASS_AUDIO_CORE_CFG_GDSCR                (0x1700B004)
#define   LPASS_AUDIO_CORE_CFG_GDSCR___RWC          QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_CFG_GDSCR___POR       0x00000400
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_SPARE_CTRL_IN___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_SPARE_CTRL_OUT___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PWR_UP_START___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PWR_DWN_START___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_CFG_FSM_STATE_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_MEM_PWR_ACK_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_ENR_ACK_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_ENF_ACK_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_POWER_UP_COMPLETE___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_POWER_DOWN_COMPLETE___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__SOFTWARE_CONTROL_OVERRIDE___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_HANDSHAKE_DIS___POR 0x1
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_MEM_PERI_FORCE_IN_SW___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_MEM_CORE_FORCE_IN_SW___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PHASE_RESET_EN_SW___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PHASE_RESET_DELAY_COUNT_SW___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PSCBC_PWR_DWN_SW___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__UNCLAMP_IO_SOFTWARE_OVERRIDE___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__SAVE_RESTORE_SOFTWARE_OVERRIDE___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__CLAMP_IO_SOFTWARE_OVERRIDE___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__DISABLE_CLK_SOFTWARE_OVERRIDE___POR 0x0
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_SPARE_CTRL_IN___M 0xF0000000
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_SPARE_CTRL_IN___S              28
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_SPARE_CTRL_OUT___M 0x0C000000
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_SPARE_CTRL_OUT___S              26
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PWR_UP_START___M 0x02000000
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PWR_UP_START___S              25
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PWR_DWN_START___M 0x01000000
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PWR_DWN_START___S              24
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_CFG_FSM_STATE_STATUS___M 0x00F00000
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_CFG_FSM_STATE_STATUS___S              20
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_MEM_PWR_ACK_STATUS___M 0x00080000
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_MEM_PWR_ACK_STATUS___S              19
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_ENR_ACK_STATUS___M 0x00040000
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_ENR_ACK_STATUS___S              18
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_ENF_ACK_STATUS___M 0x00020000
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_ENF_ACK_STATUS___S              17
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_POWER_UP_COMPLETE___M 0x00010000
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_POWER_UP_COMPLETE___S              16
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_POWER_DOWN_COMPLETE___M 0x00008000
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_POWER_DOWN_COMPLETE___S              15
#define   LPASS_AUDIO_CORE_CFG_GDSCR__SOFTWARE_CONTROL_OVERRIDE___M 0x00007800
#define   LPASS_AUDIO_CORE_CFG_GDSCR__SOFTWARE_CONTROL_OVERRIDE___S              11
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_HANDSHAKE_DIS___M 0x00000400
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_HANDSHAKE_DIS___S              10
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_MEM_PERI_FORCE_IN_SW___M 0x00000200
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_MEM_PERI_FORCE_IN_SW___S               9
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_MEM_CORE_FORCE_IN_SW___M 0x00000100
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_MEM_CORE_FORCE_IN_SW___S               8
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PHASE_RESET_EN_SW___M 0x00000080
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PHASE_RESET_EN_SW___S               7
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PHASE_RESET_DELAY_COUNT_SW___M 0x00000060
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PHASE_RESET_DELAY_COUNT_SW___S               5
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PSCBC_PWR_DWN_SW___M 0x00000010
#define   LPASS_AUDIO_CORE_CFG_GDSCR__GDSC_PSCBC_PWR_DWN_SW___S               4
#define   LPASS_AUDIO_CORE_CFG_GDSCR__UNCLAMP_IO_SOFTWARE_OVERRIDE___M 0x00000008
#define   LPASS_AUDIO_CORE_CFG_GDSCR__UNCLAMP_IO_SOFTWARE_OVERRIDE___S               3
#define   LPASS_AUDIO_CORE_CFG_GDSCR__SAVE_RESTORE_SOFTWARE_OVERRIDE___M 0x00000004
#define   LPASS_AUDIO_CORE_CFG_GDSCR__SAVE_RESTORE_SOFTWARE_OVERRIDE___S               2
#define   LPASS_AUDIO_CORE_CFG_GDSCR__CLAMP_IO_SOFTWARE_OVERRIDE___M 0x00000002
#define   LPASS_AUDIO_CORE_CFG_GDSCR__CLAMP_IO_SOFTWARE_OVERRIDE___S               1
#define   LPASS_AUDIO_CORE_CFG_GDSCR__DISABLE_CLK_SOFTWARE_OVERRIDE___M 0x00000001
#define   LPASS_AUDIO_CORE_CFG_GDSCR__DISABLE_CLK_SOFTWARE_OVERRIDE___S               0
#define   LPASS_AUDIO_CORE_CFG_GDSCR___M         0xFFFFFFFF   
#define   LPASS_AUDIO_CORE_CFG_GDSCR___S                       0

#define LPASS_AUDIO_CORE_GDSC_XO_CBCR             (0x1700B008)
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR___RWC       QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR___POR    0x00000001
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR___M      0x80000003   
#define   LPASS_AUDIO_CORE_GDSC_XO_CBCR___S                    0

#define LPASS_AUDIO_CORE_GDS_HW_CTRL              (0x1700B00C)
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL___RWC        QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL___POR     0x00001FE0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__POWER_ON_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT1_PWR_DOWN_ACK_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT1_PWR_UP_ACK_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT2_PWR_DOWN_ACK_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT2_PWR_UP_ACK_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__COLLAPSE_OUT___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__RESERVE_BITS13___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT_ACK_TIME_OUT___POR 0xFF
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_HW_STATE___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__SW_OVERRIDE___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__POWER_ON_STATUS___M 0x80000000
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__POWER_ON_STATUS___S              31
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT1_PWR_DOWN_ACK_STATUS___M 0x78000000
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT1_PWR_DOWN_ACK_STATUS___S              27
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT1_PWR_UP_ACK_STATUS___M 0x07800000
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT1_PWR_UP_ACK_STATUS___S              23
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT2_PWR_DOWN_ACK_STATUS___M 0x00780000
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT2_PWR_DOWN_ACK_STATUS___S              19
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT2_PWR_UP_ACK_STATUS___M 0x00078000
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT2_PWR_UP_ACK_STATUS___S              15
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__COLLAPSE_OUT___M 0x00004000
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__COLLAPSE_OUT___S              14
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__RESERVE_BITS13___M 0x00002000
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__RESERVE_BITS13___S              13
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT_ACK_TIME_OUT___M 0x00001FE0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__HALT_ACK_TIME_OUT___S               5
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_HW_STATE___M 0x0000001E
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__GDS_HW_STATE___S               1
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__SW_OVERRIDE___M 0x00000001
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL__SW_OVERRIDE___S               0
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL___M       0xFFFFFFFF   
#define   LPASS_AUDIO_CORE_GDS_HW_CTRL___S                     0

#define LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL          (0x1700B010)
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL___RWC    QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL___POR 0x00000000
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL__DVM_HALT1_PWR_DOWN_ACK_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL__DVM_HALT1_PWR_UP_ACK_STATUS___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL__DVM_HALT1_REQ_SW___POR 0x0
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL__DVM_HALT1_PWR_DOWN_ACK_STATUS___M 0x80000000
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL__DVM_HALT1_PWR_DOWN_ACK_STATUS___S              31
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL__DVM_HALT1_PWR_UP_ACK_STATUS___M 0x40000000
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL__DVM_HALT1_PWR_UP_ACK_STATUS___S              30
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL__DVM_HALT1_REQ_SW___M 0x00000001
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL__DVM_HALT1_REQ_SW___S               0
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL___M   0xC0000001   
#define   LPASS_AUDIO_CORE_GDS_HW_DVM_CTRL___S                 0

#define LPASS_LPAIF_SPKR_CMD_RCGR                 (0x1700F000)
#define   LPASS_LPAIF_SPKR_CMD_RCGR___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_SPKR_CMD_RCGR___POR        0x00000000
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_SPKR_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_LPAIF_SPKR_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_LPAIF_SPKR_CMD_RCGR__UPDATE___M  0x00000001
#define   LPASS_LPAIF_SPKR_CMD_RCGR__UPDATE___S                0
#define   LPASS_LPAIF_SPKR_CMD_RCGR___M          0x800000F3   
#define   LPASS_LPAIF_SPKR_CMD_RCGR___S                        0

#define LPASS_LPAIF_SPKR_CFG_RCGR                 (0x1700F004)
#define   LPASS_LPAIF_SPKR_CFG_RCGR___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_SPKR_CFG_RCGR___POR        0x00000000
#define   LPASS_LPAIF_SPKR_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_SPKR_CFG_RCGR__MODE___POR  0x0
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_SPKR_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_SPKR_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_SPKR_CFG_RCGR__MODE___M    0x00003000
#define   LPASS_LPAIF_SPKR_CFG_RCGR__MODE___S                 12
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_LPAIF_SPKR_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_LPAIF_SPKR_CFG_RCGR___M          0x0000771F   
#define   LPASS_LPAIF_SPKR_CFG_RCGR___S                        0

#define LPASS_LPAIF_SPKR_M                        (0x1700F008)
#define   LPASS_LPAIF_SPKR_M___RWC                  QCSR_REG_RW    
#define   LPASS_LPAIF_SPKR_M___POR               0x00000000
#define   LPASS_LPAIF_SPKR_M__M___POR            0x00
#define   LPASS_LPAIF_SPKR_M__M___M              0x000000FF
#define   LPASS_LPAIF_SPKR_M__M___S                            0
#define   LPASS_LPAIF_SPKR_M___M                 0x000000FF   
#define   LPASS_LPAIF_SPKR_M___S                               0

#define LPASS_LPAIF_SPKR_N                        (0x1700F00C)
#define   LPASS_LPAIF_SPKR_N___RWC                  QCSR_REG_RW    
#define   LPASS_LPAIF_SPKR_N___POR               0x00000000
#define   LPASS_LPAIF_SPKR_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_LPAIF_SPKR_N__NOT_N_MINUS_M___M  0x000000FF
#define   LPASS_LPAIF_SPKR_N__NOT_N_MINUS_M___S                0
#define   LPASS_LPAIF_SPKR_N___M                 0x000000FF   
#define   LPASS_LPAIF_SPKR_N___S                               0

#define LPASS_LPAIF_SPKR_D                        (0x1700F010)
#define   LPASS_LPAIF_SPKR_D___RWC                  QCSR_REG_RW    
#define   LPASS_LPAIF_SPKR_D___POR               0x00000000
#define   LPASS_LPAIF_SPKR_D__NOT_2D___POR       0x00
#define   LPASS_LPAIF_SPKR_D__NOT_2D___M         0x000000FF
#define   LPASS_LPAIF_SPKR_D__NOT_2D___S                       0
#define   LPASS_LPAIF_SPKR_D___M                 0x000000FF   
#define   LPASS_LPAIF_SPKR_D___S                               0

#define LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR (0x1700F014)
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_OSR_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR (0x1700F018)
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_DIV___POR 0x000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_DIV___M 0x01FF0000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_DIV___S              16
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR___M 0x81FF0003   
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_IBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR (0x1700F01C)
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT (0x1700F020)
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT___POR 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_COUNTER_VALUE___POR 0x7F
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__IRQ_CLEAR___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_COUNTER_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__IRQ_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___S              31
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_COUNTER_VALUE___M 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_COUNTER_VALUE___S               8
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__IRQ_CLEAR___M 0x00000010
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__IRQ_CLEAR___S               4
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_COUNTER_EN___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__CLK_COUNTER_EN___S               1
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__IRQ_EN___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT__IRQ_EN___S               0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT___M 0x80007F13   
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_EXT_CLK_DETECT___S               0

#define LPASS_LPAIF_PRI_CMD_RCGR                  (0x17010000)
#define   LPASS_LPAIF_PRI_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_CMD_RCGR___POR         0x00000000
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_PRI_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_LPAIF_PRI_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_LPAIF_PRI_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_LPAIF_PRI_CMD_RCGR__UPDATE___S                 0
#define   LPASS_LPAIF_PRI_CMD_RCGR___M           0x800000F3   
#define   LPASS_LPAIF_PRI_CMD_RCGR___S                         0

#define LPASS_LPAIF_PRI_CFG_RCGR                  (0x17010004)
#define   LPASS_LPAIF_PRI_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_CFG_RCGR___POR         0x00000000
#define   LPASS_LPAIF_PRI_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_PRI_CFG_RCGR__MODE___POR   0x0
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_PRI_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_PRI_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_PRI_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_LPAIF_PRI_CFG_RCGR__MODE___S                  12
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_LPAIF_PRI_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_LPAIF_PRI_CFG_RCGR___M           0x0000771F   
#define   LPASS_LPAIF_PRI_CFG_RCGR___S                         0

#define LPASS_LPAIF_PRI_M                         (0x17010008)
#define   LPASS_LPAIF_PRI_M___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_M___POR                0x00000000
#define   LPASS_LPAIF_PRI_M__M___POR             0x0000
#define   LPASS_LPAIF_PRI_M__M___M               0x0000FFFF
#define   LPASS_LPAIF_PRI_M__M___S                             0
#define   LPASS_LPAIF_PRI_M___M                  0x0000FFFF   
#define   LPASS_LPAIF_PRI_M___S                                0

#define LPASS_LPAIF_PRI_N                         (0x1701000C)
#define   LPASS_LPAIF_PRI_N___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_N___POR                0x00000000
#define   LPASS_LPAIF_PRI_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_LPAIF_PRI_N__NOT_N_MINUS_M___M   0x0000FFFF
#define   LPASS_LPAIF_PRI_N__NOT_N_MINUS_M___S                 0
#define   LPASS_LPAIF_PRI_N___M                  0x0000FFFF   
#define   LPASS_LPAIF_PRI_N___S                                0

#define LPASS_LPAIF_PRI_D                         (0x17010010)
#define   LPASS_LPAIF_PRI_D___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_D___POR                0x00000000
#define   LPASS_LPAIF_PRI_D__NOT_2D___POR        0x0000
#define   LPASS_LPAIF_PRI_D__NOT_2D___M          0x0000FFFF
#define   LPASS_LPAIF_PRI_D__NOT_2D___S                        0
#define   LPASS_LPAIF_PRI_D___M                  0x0000FFFF   
#define   LPASS_LPAIF_PRI_D___S                                0

#define LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR      (0x17010018)
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_DIV___POR 0x000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_DIV___M 0x01FF0000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_DIV___S              16
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR___M 0x81FF0003   
#define   LPASS_AUDIO_CORE_LPAIF_PRI_IBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR      (0x1701001C)
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV        (0x17010020)
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV__INV_EXT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV__INV_INT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV__INV_EXT_CLK___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV__INV_EXT_CLK___S               1
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV__INV_INT_CLK___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV__INV_INT_CLK___S               0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV___M 0x00000003   
#define   LPASS_AUDIO_CORE_LPAIF_PRI_CLK_INV___S               0

#define LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT (0x17010024)
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT___POR 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_COUNTER_VALUE___POR 0x7F
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__IRQ_CLEAR___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_COUNTER_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__IRQ_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___S              31
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_COUNTER_VALUE___M 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_COUNTER_VALUE___S               8
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__IRQ_CLEAR___M 0x00000010
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__IRQ_CLEAR___S               4
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_COUNTER_EN___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__CLK_COUNTER_EN___S               1
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__IRQ_EN___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT__IRQ_EN___S               0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT___M 0x80007F13   
#define   LPASS_AUDIO_CORE_LPAIF_PRI_EXT_CLK_DETECT___S               0

#define LPASS_LPAIF_SEC_CMD_RCGR                  (0x17011000)
#define   LPASS_LPAIF_SEC_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_CMD_RCGR___POR         0x00000000
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_SEC_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_LPAIF_SEC_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_LPAIF_SEC_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_LPAIF_SEC_CMD_RCGR__UPDATE___S                 0
#define   LPASS_LPAIF_SEC_CMD_RCGR___M           0x800000F3   
#define   LPASS_LPAIF_SEC_CMD_RCGR___S                         0

#define LPASS_LPAIF_SEC_CFG_RCGR                  (0x17011004)
#define   LPASS_LPAIF_SEC_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_CFG_RCGR___POR         0x00000000
#define   LPASS_LPAIF_SEC_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_SEC_CFG_RCGR__MODE___POR   0x0
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_SEC_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_SEC_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_SEC_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_LPAIF_SEC_CFG_RCGR__MODE___S                  12
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_LPAIF_SEC_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_LPAIF_SEC_CFG_RCGR___M           0x0000771F   
#define   LPASS_LPAIF_SEC_CFG_RCGR___S                         0

#define LPASS_LPAIF_SEC_M                         (0x17011008)
#define   LPASS_LPAIF_SEC_M___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_M___POR                0x00000000
#define   LPASS_LPAIF_SEC_M__M___POR             0x0000
#define   LPASS_LPAIF_SEC_M__M___M               0x0000FFFF
#define   LPASS_LPAIF_SEC_M__M___S                             0
#define   LPASS_LPAIF_SEC_M___M                  0x0000FFFF   
#define   LPASS_LPAIF_SEC_M___S                                0

#define LPASS_LPAIF_SEC_N                         (0x1701100C)
#define   LPASS_LPAIF_SEC_N___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_N___POR                0x00000000
#define   LPASS_LPAIF_SEC_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_LPAIF_SEC_N__NOT_N_MINUS_M___M   0x0000FFFF
#define   LPASS_LPAIF_SEC_N__NOT_N_MINUS_M___S                 0
#define   LPASS_LPAIF_SEC_N___M                  0x0000FFFF   
#define   LPASS_LPAIF_SEC_N___S                                0

#define LPASS_LPAIF_SEC_D                         (0x17011010)
#define   LPASS_LPAIF_SEC_D___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_D___POR                0x00000000
#define   LPASS_LPAIF_SEC_D__NOT_2D___POR        0x0000
#define   LPASS_LPAIF_SEC_D__NOT_2D___M          0x0000FFFF
#define   LPASS_LPAIF_SEC_D__NOT_2D___S                        0
#define   LPASS_LPAIF_SEC_D___M                  0x0000FFFF   
#define   LPASS_LPAIF_SEC_D___S                                0

#define LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR      (0x17011018)
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_DIV___POR 0x000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_DIV___M 0x01FF0000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_DIV___S              16
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR___M 0x81FF0003   
#define   LPASS_AUDIO_CORE_LPAIF_SEC_IBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR      (0x1701101C)
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV        (0x17011020)
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV__INV_EXT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV__INV_INT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV__INV_EXT_CLK___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV__INV_EXT_CLK___S               1
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV__INV_INT_CLK___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV__INV_INT_CLK___S               0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV___M 0x00000003   
#define   LPASS_AUDIO_CORE_LPAIF_SEC_CLK_INV___S               0

#define LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT (0x17011024)
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT___POR 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_COUNTER_VALUE___POR 0x7F
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__IRQ_CLEAR___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_COUNTER_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__IRQ_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___S              31
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_COUNTER_VALUE___M 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_COUNTER_VALUE___S               8
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__IRQ_CLEAR___M 0x00000010
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__IRQ_CLEAR___S               4
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_COUNTER_EN___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__CLK_COUNTER_EN___S               1
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__IRQ_EN___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT__IRQ_EN___S               0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT___M 0x80007F13   
#define   LPASS_AUDIO_CORE_LPAIF_SEC_EXT_CLK_DETECT___S               0

#define LPASS_LPAIF_TER_CMD_RCGR                  (0x17012000)
#define   LPASS_LPAIF_TER_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_TER_CMD_RCGR___POR         0x00000000
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_TER_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_LPAIF_TER_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_LPAIF_TER_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_LPAIF_TER_CMD_RCGR__UPDATE___S                 0
#define   LPASS_LPAIF_TER_CMD_RCGR___M           0x800000F3   
#define   LPASS_LPAIF_TER_CMD_RCGR___S                         0

#define LPASS_LPAIF_TER_CFG_RCGR                  (0x17012004)
#define   LPASS_LPAIF_TER_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_TER_CFG_RCGR___POR         0x00000000
#define   LPASS_LPAIF_TER_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_TER_CFG_RCGR__MODE___POR   0x0
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_TER_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_TER_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_TER_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_LPAIF_TER_CFG_RCGR__MODE___S                  12
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_LPAIF_TER_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_LPAIF_TER_CFG_RCGR___M           0x0000771F   
#define   LPASS_LPAIF_TER_CFG_RCGR___S                         0

#define LPASS_LPAIF_TER_M                         (0x17012008)
#define   LPASS_LPAIF_TER_M___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_TER_M___POR                0x00000000
#define   LPASS_LPAIF_TER_M__M___POR             0x0000
#define   LPASS_LPAIF_TER_M__M___M               0x0000FFFF
#define   LPASS_LPAIF_TER_M__M___S                             0
#define   LPASS_LPAIF_TER_M___M                  0x0000FFFF   
#define   LPASS_LPAIF_TER_M___S                                0

#define LPASS_LPAIF_TER_N                         (0x1701200C)
#define   LPASS_LPAIF_TER_N___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_TER_N___POR                0x00000000
#define   LPASS_LPAIF_TER_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_LPAIF_TER_N__NOT_N_MINUS_M___M   0x0000FFFF
#define   LPASS_LPAIF_TER_N__NOT_N_MINUS_M___S                 0
#define   LPASS_LPAIF_TER_N___M                  0x0000FFFF   
#define   LPASS_LPAIF_TER_N___S                                0

#define LPASS_LPAIF_TER_D                         (0x17012010)
#define   LPASS_LPAIF_TER_D___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_TER_D___POR                0x00000000
#define   LPASS_LPAIF_TER_D__NOT_2D___POR        0x0000
#define   LPASS_LPAIF_TER_D__NOT_2D___M          0x0000FFFF
#define   LPASS_LPAIF_TER_D__NOT_2D___S                        0
#define   LPASS_LPAIF_TER_D___M                  0x0000FFFF   
#define   LPASS_LPAIF_TER_D___S                                0

#define LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR      (0x17012018)
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_DIV___POR 0x000
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_DIV___M 0x01FF0000
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_DIV___S              16
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR___M 0x81FF0003   
#define   LPASS_AUDIO_CORE_LPAIF_TER_IBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR      (0x1701201C)
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_TER_EBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV        (0x17012020)
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV__INV_EXT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV__INV_INT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV__INV_EXT_CLK___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV__INV_EXT_CLK___S               1
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV__INV_INT_CLK___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV__INV_INT_CLK___S               0
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV___M 0x00000003   
#define   LPASS_AUDIO_CORE_LPAIF_TER_CLK_INV___S               0

#define LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT (0x17012024)
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT___POR 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_COUNTER_VALUE___POR 0x7F
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__IRQ_CLEAR___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_COUNTER_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__IRQ_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___S              31
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_COUNTER_VALUE___M 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_COUNTER_VALUE___S               8
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__IRQ_CLEAR___M 0x00000010
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__IRQ_CLEAR___S               4
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_COUNTER_EN___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__CLK_COUNTER_EN___S               1
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__IRQ_EN___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT__IRQ_EN___S               0
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT___M 0x80007F13   
#define   LPASS_AUDIO_CORE_LPAIF_TER_EXT_CLK_DETECT___S               0

#define LPASS_LPAIF_QUAD_CMD_RCGR                 (0x17013000)
#define   LPASS_LPAIF_QUAD_CMD_RCGR___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_QUAD_CMD_RCGR___POR        0x00000000
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_QUAD_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_LPAIF_QUAD_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_LPAIF_QUAD_CMD_RCGR__UPDATE___M  0x00000001
#define   LPASS_LPAIF_QUAD_CMD_RCGR__UPDATE___S                0
#define   LPASS_LPAIF_QUAD_CMD_RCGR___M          0x800000F3   
#define   LPASS_LPAIF_QUAD_CMD_RCGR___S                        0

#define LPASS_LPAIF_QUAD_CFG_RCGR                 (0x17013004)
#define   LPASS_LPAIF_QUAD_CFG_RCGR___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_QUAD_CFG_RCGR___POR        0x00000000
#define   LPASS_LPAIF_QUAD_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_QUAD_CFG_RCGR__MODE___POR  0x0
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_QUAD_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_QUAD_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_QUAD_CFG_RCGR__MODE___M    0x00003000
#define   LPASS_LPAIF_QUAD_CFG_RCGR__MODE___S                 12
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_LPAIF_QUAD_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_LPAIF_QUAD_CFG_RCGR___M          0x0000771F   
#define   LPASS_LPAIF_QUAD_CFG_RCGR___S                        0

#define LPASS_LPAIF_QUAD_M                        (0x17013008)
#define   LPASS_LPAIF_QUAD_M___RWC                  QCSR_REG_RW    
#define   LPASS_LPAIF_QUAD_M___POR               0x00000000
#define   LPASS_LPAIF_QUAD_M__M___POR            0x0000
#define   LPASS_LPAIF_QUAD_M__M___M              0x0000FFFF
#define   LPASS_LPAIF_QUAD_M__M___S                            0
#define   LPASS_LPAIF_QUAD_M___M                 0x0000FFFF   
#define   LPASS_LPAIF_QUAD_M___S                               0

#define LPASS_LPAIF_QUAD_N                        (0x1701300C)
#define   LPASS_LPAIF_QUAD_N___RWC                  QCSR_REG_RW    
#define   LPASS_LPAIF_QUAD_N___POR               0x00000000
#define   LPASS_LPAIF_QUAD_N__NOT_N_MINUS_M___POR 0x0000
#define   LPASS_LPAIF_QUAD_N__NOT_N_MINUS_M___M  0x0000FFFF
#define   LPASS_LPAIF_QUAD_N__NOT_N_MINUS_M___S                0
#define   LPASS_LPAIF_QUAD_N___M                 0x0000FFFF   
#define   LPASS_LPAIF_QUAD_N___S                               0

#define LPASS_LPAIF_QUAD_D                        (0x17013010)
#define   LPASS_LPAIF_QUAD_D___RWC                  QCSR_REG_RW    
#define   LPASS_LPAIF_QUAD_D___POR               0x00000000
#define   LPASS_LPAIF_QUAD_D__NOT_2D___POR       0x0000
#define   LPASS_LPAIF_QUAD_D__NOT_2D___M         0x0000FFFF
#define   LPASS_LPAIF_QUAD_D__NOT_2D___S                       0
#define   LPASS_LPAIF_QUAD_D___M                 0x0000FFFF   
#define   LPASS_LPAIF_QUAD_D___S                               0

#define LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR     (0x17013018)
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_DIV___POR 0x000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_DIV___M 0x01FF0000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_DIV___S              16
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR___M 0x81FF0003   
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_IBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR     (0x1701301C)
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EBIT_CBCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV       (0x17013020)
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV__INV_EXT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV__INV_INT_CLK___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV__INV_EXT_CLK___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV__INV_EXT_CLK___S               1
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV__INV_INT_CLK___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV__INV_INT_CLK___S               0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV___M 0x00000003   
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_CLK_INV___S               0

#define LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT (0x17013024)
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT___POR 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_COUNTER_VALUE___POR 0x7F
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__IRQ_CLEAR___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_COUNTER_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__IRQ_EN___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_INACTIVE_IRQ___S              31
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_COUNTER_VALUE___M 0x00007F00
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_COUNTER_VALUE___S               8
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__IRQ_CLEAR___M 0x00000010
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__IRQ_CLEAR___S               4
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_COUNTER_EN___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__CLK_COUNTER_EN___S               1
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__IRQ_EN___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT__IRQ_EN___S               0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT___M 0x80007F13   
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_EXT_CLK_DETECT___S               0

#define LPASS_AON_CMD_RCGR                        (0x17014000)
#define   LPASS_AON_CMD_RCGR___RWC                  QCSR_REG_RW    
#define   LPASS_AON_CMD_RCGR___POR               0x00000000
#define   LPASS_AON_CMD_RCGR__ROOT_OFF___POR     0x0
#define   LPASS_AON_CMD_RCGR__DIRTY_D___POR      0x0
#define   LPASS_AON_CMD_RCGR__DIRTY_N___POR      0x0
#define   LPASS_AON_CMD_RCGR__DIRTY_M___POR      0x0
#define   LPASS_AON_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_AON_CMD_RCGR__ROOT_EN___POR      0x0
#define   LPASS_AON_CMD_RCGR__UPDATE___POR       0x0
#define   LPASS_AON_CMD_RCGR__ROOT_OFF___M       0x80000000
#define   LPASS_AON_CMD_RCGR__ROOT_OFF___S                    31
#define   LPASS_AON_CMD_RCGR__DIRTY_D___M        0x00000080
#define   LPASS_AON_CMD_RCGR__DIRTY_D___S                      7
#define   LPASS_AON_CMD_RCGR__DIRTY_N___M        0x00000040
#define   LPASS_AON_CMD_RCGR__DIRTY_N___S                      6
#define   LPASS_AON_CMD_RCGR__DIRTY_M___M        0x00000020
#define   LPASS_AON_CMD_RCGR__DIRTY_M___S                      5
#define   LPASS_AON_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_AON_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_AON_CMD_RCGR__ROOT_EN___M        0x00000002
#define   LPASS_AON_CMD_RCGR__ROOT_EN___S                      1
#define   LPASS_AON_CMD_RCGR__UPDATE___M         0x00000001
#define   LPASS_AON_CMD_RCGR__UPDATE___S                       0
#define   LPASS_AON_CMD_RCGR___M                 0x800000F3   
#define   LPASS_AON_CMD_RCGR___S                               0

#define LPASS_AON_CFG_RCGR                        (0x17014004)
#define   LPASS_AON_CFG_RCGR___RWC                  QCSR_REG_RW    
#define   LPASS_AON_CFG_RCGR___POR               0x00000000
#define   LPASS_AON_CFG_RCGR__ALT_SRC_SEL___POR  0x0
#define   LPASS_AON_CFG_RCGR__MODE___POR         0x0
#define   LPASS_AON_CFG_RCGR__SRC_SEL___POR      0x0
#define   LPASS_AON_CFG_RCGR__SRC_DIV___POR      0x00
#define   LPASS_AON_CFG_RCGR__ALT_SRC_SEL___M    0x00004000
#define   LPASS_AON_CFG_RCGR__ALT_SRC_SEL___S                 14
#define   LPASS_AON_CFG_RCGR__MODE___M           0x00003000
#define   LPASS_AON_CFG_RCGR__MODE___S                        12
#define   LPASS_AON_CFG_RCGR__SRC_SEL___M        0x00000700
#define   LPASS_AON_CFG_RCGR__SRC_SEL___S                      8
#define   LPASS_AON_CFG_RCGR__SRC_DIV___M        0x0000001F
#define   LPASS_AON_CFG_RCGR__SRC_DIV___S                      0
#define   LPASS_AON_CFG_RCGR___M                 0x0000771F   
#define   LPASS_AON_CFG_RCGR___S                               0

#define LPASS_AON_M                               (0x17014008)
#define   LPASS_AON_M___RWC                         QCSR_REG_RW    
#define   LPASS_AON_M___POR                      0x00000000
#define   LPASS_AON_M__M___POR                   0x00
#define   LPASS_AON_M__M___M                     0x000000FF
#define   LPASS_AON_M__M___S                                   0
#define   LPASS_AON_M___M                        0x000000FF   
#define   LPASS_AON_M___S                                      0

#define LPASS_AON_N                               (0x1701400C)
#define   LPASS_AON_N___RWC                         QCSR_REG_RW    
#define   LPASS_AON_N___POR                      0x00000000
#define   LPASS_AON_N__NOT_N_MINUS_M___POR       0x00
#define   LPASS_AON_N__NOT_N_MINUS_M___M         0x000000FF
#define   LPASS_AON_N__NOT_N_MINUS_M___S                       0
#define   LPASS_AON_N___M                        0x000000FF   
#define   LPASS_AON_N___S                                      0

#define LPASS_AON_D                               (0x17014010)
#define   LPASS_AON_D___RWC                         QCSR_REG_RW    
#define   LPASS_AON_D___POR                      0x00000000
#define   LPASS_AON_D__NOT_2D___POR              0x00
#define   LPASS_AON_D__NOT_2D___M                0x000000FF
#define   LPASS_AON_D__NOT_2D___S                              0
#define   LPASS_AON_D___M                        0x000000FF   
#define   LPASS_AON_D___S                                      0

#define LPASS_AON_CMD_DFSR                        (0x17014014)
#define   LPASS_AON_CMD_DFSR___RWC                  QCSR_REG_RW    
#define   LPASS_AON_CMD_DFSR___POR               0x00008000
#define   LPASS_AON_CMD_DFSR__RCG_SW_CTRL___POR  0x1
#define   LPASS_AON_CMD_DFSR__SW_PERF_STATE___POR 0x0
#define   LPASS_AON_CMD_DFSR__SW_OVERRIDE___POR  0x0
#define   LPASS_AON_CMD_DFSR__PERF_STATE_UPDATE_STATUS___POR 0x0
#define   LPASS_AON_CMD_DFSR__DFS_FSM_STATE___POR 0x0
#define   LPASS_AON_CMD_DFSR__HW_CLK_CONTROL___POR 0x0
#define   LPASS_AON_CMD_DFSR__CURR_PERF_STATE___POR 0x0
#define   LPASS_AON_CMD_DFSR__DFS_EN___POR       0x0
#define   LPASS_AON_CMD_DFSR__RCG_SW_CTRL___M    0x00008000
#define   LPASS_AON_CMD_DFSR__RCG_SW_CTRL___S                 15
#define   LPASS_AON_CMD_DFSR__SW_PERF_STATE___M  0x00003800
#define   LPASS_AON_CMD_DFSR__SW_PERF_STATE___S               11
#define   LPASS_AON_CMD_DFSR__SW_OVERRIDE___M    0x00000400
#define   LPASS_AON_CMD_DFSR__SW_OVERRIDE___S                 10
#define   LPASS_AON_CMD_DFSR__PERF_STATE_UPDATE_STATUS___M 0x00000200
#define   LPASS_AON_CMD_DFSR__PERF_STATE_UPDATE_STATUS___S               9
#define   LPASS_AON_CMD_DFSR__DFS_FSM_STATE___M  0x000001C0
#define   LPASS_AON_CMD_DFSR__DFS_FSM_STATE___S                6
#define   LPASS_AON_CMD_DFSR__HW_CLK_CONTROL___M 0x00000020
#define   LPASS_AON_CMD_DFSR__HW_CLK_CONTROL___S               5
#define   LPASS_AON_CMD_DFSR__CURR_PERF_STATE___M 0x0000000E
#define   LPASS_AON_CMD_DFSR__CURR_PERF_STATE___S               1
#define   LPASS_AON_CMD_DFSR__DFS_EN___M         0x00000001
#define   LPASS_AON_CMD_DFSR__DFS_EN___S                       0
#define   LPASS_AON_CMD_DFSR__DFS_EN__DISABLE                0x0
#define   LPASS_AON_CMD_DFSR__DFS_EN__ENABLE                 0x1
#define   LPASS_AON_CMD_DFSR___M                 0x0000BFEF   
#define   LPASS_AON_CMD_DFSR___S                               0

#define LPASS_AON_PERF0_DFSR                      (0x17014018)
#define   LPASS_AON_PERF0_DFSR___RWC                QCSR_REG_RW    
#define   LPASS_AON_PERF0_DFSR___POR             0x00000105
#define   LPASS_AON_PERF0_DFSR__MODE___POR       0x0
#define   LPASS_AON_PERF0_DFSR__SRC_SEL___POR    0x1
#define   LPASS_AON_PERF0_DFSR__SRC_DIV___POR    0x05
#define   LPASS_AON_PERF0_DFSR__MODE___M         0x00003000
#define   LPASS_AON_PERF0_DFSR__MODE___S                      12
#define   LPASS_AON_PERF0_DFSR__MODE__BYPASS                 0x0
#define   LPASS_AON_PERF0_DFSR__MODE__SWALLOW                0x1
#define   LPASS_AON_PERF0_DFSR__MODE__DUAL_EDGE              0x2
#define   LPASS_AON_PERF0_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_AON_PERF0_DFSR__SRC_SEL___M      0x00000700
#define   LPASS_AON_PERF0_DFSR__SRC_SEL___S                    8
#define   LPASS_AON_PERF0_DFSR__SRC_SEL__SRC0                0x0
#define   LPASS_AON_PERF0_DFSR__SRC_SEL__SRC1                0x1
#define   LPASS_AON_PERF0_DFSR__SRC_SEL__SRC2                0x2
#define   LPASS_AON_PERF0_DFSR__SRC_SEL__SRC3                0x3
#define   LPASS_AON_PERF0_DFSR__SRC_SEL__SRC4                0x4
#define   LPASS_AON_PERF0_DFSR__SRC_SEL__SRC5                0x5
#define   LPASS_AON_PERF0_DFSR__SRC_SEL__SRC6                0x6
#define   LPASS_AON_PERF0_DFSR__SRC_SEL__SRC7                0x7
#define   LPASS_AON_PERF0_DFSR__SRC_DIV___M      0x0000001F
#define   LPASS_AON_PERF0_DFSR__SRC_DIV___S                    0
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__BYPASS             0x00
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV1               0x01
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV1_5             0x02
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV2               0x03
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV2_5             0x04
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV3               0x05
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV3_5             0x06
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV4               0x07
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV4_5             0x08
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV5               0x09
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV5_5             0x0A
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV6               0x0B
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV6_5             0x0C
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV7               0x0D
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV7_5             0x0E
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV8               0x0F
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV8_5             0x10
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV9               0x11
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV9_5             0x12
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV10              0x13
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV11              0x15
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV12              0x17
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV13              0x19
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV14              0x1B
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV15              0x1D
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_AON_PERF0_DFSR__SRC_DIV__DIV16              0x1F
#define   LPASS_AON_PERF0_DFSR___M               0x0000371F   
#define   LPASS_AON_PERF0_DFSR___S                             0

#define LPASS_AON_PERF1_DFSR                      (0x1701401C)
#define   LPASS_AON_PERF1_DFSR___RWC                QCSR_REG_RW    
#define   LPASS_AON_PERF1_DFSR___POR             0x00002100
#define   LPASS_AON_PERF1_DFSR__MODE___POR       0x2
#define   LPASS_AON_PERF1_DFSR__SRC_SEL___POR    0x1
#define   LPASS_AON_PERF1_DFSR__SRC_DIV___POR    0x00
#define   LPASS_AON_PERF1_DFSR__MODE___M         0x00003000
#define   LPASS_AON_PERF1_DFSR__MODE___S                      12
#define   LPASS_AON_PERF1_DFSR__MODE__BYPASS                 0x0
#define   LPASS_AON_PERF1_DFSR__MODE__SWALLOW                0x1
#define   LPASS_AON_PERF1_DFSR__MODE__DUAL_EDGE              0x2
#define   LPASS_AON_PERF1_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_AON_PERF1_DFSR__SRC_SEL___M      0x00000700
#define   LPASS_AON_PERF1_DFSR__SRC_SEL___S                    8
#define   LPASS_AON_PERF1_DFSR__SRC_SEL__SRC0                0x0
#define   LPASS_AON_PERF1_DFSR__SRC_SEL__SRC1                0x1
#define   LPASS_AON_PERF1_DFSR__SRC_SEL__SRC2                0x2
#define   LPASS_AON_PERF1_DFSR__SRC_SEL__SRC3                0x3
#define   LPASS_AON_PERF1_DFSR__SRC_SEL__SRC4                0x4
#define   LPASS_AON_PERF1_DFSR__SRC_SEL__SRC5                0x5
#define   LPASS_AON_PERF1_DFSR__SRC_SEL__SRC6                0x6
#define   LPASS_AON_PERF1_DFSR__SRC_SEL__SRC7                0x7
#define   LPASS_AON_PERF1_DFSR__SRC_DIV___M      0x0000001F
#define   LPASS_AON_PERF1_DFSR__SRC_DIV___S                    0
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__BYPASS             0x00
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV1               0x01
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV1_5             0x02
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV2               0x03
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV2_5             0x04
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV3               0x05
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV3_5             0x06
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV4               0x07
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV4_5             0x08
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV5               0x09
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV5_5             0x0A
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV6               0x0B
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV6_5             0x0C
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV7               0x0D
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV7_5             0x0E
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV8               0x0F
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV8_5             0x10
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV9               0x11
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV9_5             0x12
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV10              0x13
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV11              0x15
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV12              0x17
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV13              0x19
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV14              0x1B
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV15              0x1D
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_AON_PERF1_DFSR__SRC_DIV__DIV16              0x1F
#define   LPASS_AON_PERF1_DFSR___M               0x0000371F   
#define   LPASS_AON_PERF1_DFSR___S                             0

#define LPASS_AON_PERF2_DFSR                      (0x17014020)
#define   LPASS_AON_PERF2_DFSR___RWC                QCSR_REG_RW    
#define   LPASS_AON_PERF2_DFSR___POR             0x00000107
#define   LPASS_AON_PERF2_DFSR__MODE___POR       0x0
#define   LPASS_AON_PERF2_DFSR__SRC_SEL___POR    0x1
#define   LPASS_AON_PERF2_DFSR__SRC_DIV___POR    0x07
#define   LPASS_AON_PERF2_DFSR__MODE___M         0x00003000
#define   LPASS_AON_PERF2_DFSR__MODE___S                      12
#define   LPASS_AON_PERF2_DFSR__MODE__BYPASS                 0x0
#define   LPASS_AON_PERF2_DFSR__MODE__SWALLOW                0x1
#define   LPASS_AON_PERF2_DFSR__MODE__DUAL_EDGE              0x2
#define   LPASS_AON_PERF2_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_AON_PERF2_DFSR__SRC_SEL___M      0x00000700
#define   LPASS_AON_PERF2_DFSR__SRC_SEL___S                    8
#define   LPASS_AON_PERF2_DFSR__SRC_SEL__SRC0                0x0
#define   LPASS_AON_PERF2_DFSR__SRC_SEL__SRC1                0x1
#define   LPASS_AON_PERF2_DFSR__SRC_SEL__SRC2                0x2
#define   LPASS_AON_PERF2_DFSR__SRC_SEL__SRC3                0x3
#define   LPASS_AON_PERF2_DFSR__SRC_SEL__SRC4                0x4
#define   LPASS_AON_PERF2_DFSR__SRC_SEL__SRC5                0x5
#define   LPASS_AON_PERF2_DFSR__SRC_SEL__SRC6                0x6
#define   LPASS_AON_PERF2_DFSR__SRC_SEL__SRC7                0x7
#define   LPASS_AON_PERF2_DFSR__SRC_DIV___M      0x0000001F
#define   LPASS_AON_PERF2_DFSR__SRC_DIV___S                    0
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__BYPASS             0x00
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV1               0x01
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV1_5             0x02
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV2               0x03
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV2_5             0x04
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV3               0x05
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV3_5             0x06
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV4               0x07
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV4_5             0x08
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV5               0x09
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV5_5             0x0A
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV6               0x0B
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV6_5             0x0C
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV7               0x0D
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV7_5             0x0E
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV8               0x0F
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV8_5             0x10
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV9               0x11
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV9_5             0x12
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV10              0x13
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV11              0x15
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV12              0x17
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV13              0x19
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV14              0x1B
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV15              0x1D
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_AON_PERF2_DFSR__SRC_DIV__DIV16              0x1F
#define   LPASS_AON_PERF2_DFSR___M               0x0000371F   
#define   LPASS_AON_PERF2_DFSR___S                             0

#define LPASS_AON_PERF3_DFSR                      (0x17014024)
#define   LPASS_AON_PERF3_DFSR___RWC                QCSR_REG_RW    
#define   LPASS_AON_PERF3_DFSR___POR             0x00000109
#define   LPASS_AON_PERF3_DFSR__MODE___POR       0x0
#define   LPASS_AON_PERF3_DFSR__SRC_SEL___POR    0x1
#define   LPASS_AON_PERF3_DFSR__SRC_DIV___POR    0x09
#define   LPASS_AON_PERF3_DFSR__MODE___M         0x00003000
#define   LPASS_AON_PERF3_DFSR__MODE___S                      12
#define   LPASS_AON_PERF3_DFSR__MODE__BYPASS                 0x0
#define   LPASS_AON_PERF3_DFSR__MODE__SWALLOW                0x1
#define   LPASS_AON_PERF3_DFSR__MODE__DUAL_EDGE              0x2
#define   LPASS_AON_PERF3_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_AON_PERF3_DFSR__SRC_SEL___M      0x00000700
#define   LPASS_AON_PERF3_DFSR__SRC_SEL___S                    8
#define   LPASS_AON_PERF3_DFSR__SRC_SEL__SRC0                0x0
#define   LPASS_AON_PERF3_DFSR__SRC_SEL__SRC1                0x1
#define   LPASS_AON_PERF3_DFSR__SRC_SEL__SRC2                0x2
#define   LPASS_AON_PERF3_DFSR__SRC_SEL__SRC3                0x3
#define   LPASS_AON_PERF3_DFSR__SRC_SEL__SRC4                0x4
#define   LPASS_AON_PERF3_DFSR__SRC_SEL__SRC5                0x5
#define   LPASS_AON_PERF3_DFSR__SRC_SEL__SRC6                0x6
#define   LPASS_AON_PERF3_DFSR__SRC_SEL__SRC7                0x7
#define   LPASS_AON_PERF3_DFSR__SRC_DIV___M      0x0000001F
#define   LPASS_AON_PERF3_DFSR__SRC_DIV___S                    0
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__BYPASS             0x00
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV1               0x01
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV1_5             0x02
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV2               0x03
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV2_5             0x04
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV3               0x05
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV3_5             0x06
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV4               0x07
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV4_5             0x08
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV5               0x09
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV5_5             0x0A
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV6               0x0B
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV6_5             0x0C
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV7               0x0D
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV7_5             0x0E
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV8               0x0F
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV8_5             0x10
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV9               0x11
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV9_5             0x12
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV10              0x13
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV11              0x15
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV12              0x17
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV13              0x19
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV14              0x1B
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV15              0x1D
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_AON_PERF3_DFSR__SRC_DIV__DIV16              0x1F
#define   LPASS_AON_PERF3_DFSR___M               0x0000371F   
#define   LPASS_AON_PERF3_DFSR___S                             0

#define LPASS_AON_PERF4_DFSR                      (0x17014028)
#define   LPASS_AON_PERF4_DFSR___RWC                QCSR_REG_RW    
#define   LPASS_AON_PERF4_DFSR___POR             0x00000205
#define   LPASS_AON_PERF4_DFSR__MODE___POR       0x0
#define   LPASS_AON_PERF4_DFSR__SRC_SEL___POR    0x2
#define   LPASS_AON_PERF4_DFSR__SRC_DIV___POR    0x05
#define   LPASS_AON_PERF4_DFSR__MODE___M         0x00003000
#define   LPASS_AON_PERF4_DFSR__MODE___S                      12
#define   LPASS_AON_PERF4_DFSR__MODE__BYPASS                 0x0
#define   LPASS_AON_PERF4_DFSR__MODE__SWALLOW                0x1
#define   LPASS_AON_PERF4_DFSR__MODE__DUAL_EDGE              0x2
#define   LPASS_AON_PERF4_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_AON_PERF4_DFSR__SRC_SEL___M      0x00000700
#define   LPASS_AON_PERF4_DFSR__SRC_SEL___S                    8
#define   LPASS_AON_PERF4_DFSR__SRC_SEL__SRC0                0x0
#define   LPASS_AON_PERF4_DFSR__SRC_SEL__SRC1                0x1
#define   LPASS_AON_PERF4_DFSR__SRC_SEL__SRC2                0x2
#define   LPASS_AON_PERF4_DFSR__SRC_SEL__SRC3                0x3
#define   LPASS_AON_PERF4_DFSR__SRC_SEL__SRC4                0x4
#define   LPASS_AON_PERF4_DFSR__SRC_SEL__SRC5                0x5
#define   LPASS_AON_PERF4_DFSR__SRC_SEL__SRC6                0x6
#define   LPASS_AON_PERF4_DFSR__SRC_SEL__SRC7                0x7
#define   LPASS_AON_PERF4_DFSR__SRC_DIV___M      0x0000001F
#define   LPASS_AON_PERF4_DFSR__SRC_DIV___S                    0
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__BYPASS             0x00
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV1               0x01
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV1_5             0x02
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV2               0x03
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV2_5             0x04
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV3               0x05
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV3_5             0x06
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV4               0x07
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV4_5             0x08
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV5               0x09
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV5_5             0x0A
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV6               0x0B
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV6_5             0x0C
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV7               0x0D
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV7_5             0x0E
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV8               0x0F
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV8_5             0x10
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV9               0x11
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV9_5             0x12
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV10              0x13
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV11              0x15
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV12              0x17
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV13              0x19
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV14              0x1B
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV15              0x1D
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_AON_PERF4_DFSR__SRC_DIV__DIV16              0x1F
#define   LPASS_AON_PERF4_DFSR___M               0x0000371F   
#define   LPASS_AON_PERF4_DFSR___S                             0

#define LPASS_AON_PERF5_DFSR                      (0x1701402C)
#define   LPASS_AON_PERF5_DFSR___RWC                QCSR_REG_RW    
#define   LPASS_AON_PERF5_DFSR___POR             0x0000020B
#define   LPASS_AON_PERF5_DFSR__MODE___POR       0x0
#define   LPASS_AON_PERF5_DFSR__SRC_SEL___POR    0x2
#define   LPASS_AON_PERF5_DFSR__SRC_DIV___POR    0x0B
#define   LPASS_AON_PERF5_DFSR__MODE___M         0x00003000
#define   LPASS_AON_PERF5_DFSR__MODE___S                      12
#define   LPASS_AON_PERF5_DFSR__MODE__BYPASS                 0x0
#define   LPASS_AON_PERF5_DFSR__MODE__SWALLOW                0x1
#define   LPASS_AON_PERF5_DFSR__MODE__DUAL_EDGE              0x2
#define   LPASS_AON_PERF5_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_AON_PERF5_DFSR__SRC_SEL___M      0x00000700
#define   LPASS_AON_PERF5_DFSR__SRC_SEL___S                    8
#define   LPASS_AON_PERF5_DFSR__SRC_SEL__SRC0                0x0
#define   LPASS_AON_PERF5_DFSR__SRC_SEL__SRC1                0x1
#define   LPASS_AON_PERF5_DFSR__SRC_SEL__SRC2                0x2
#define   LPASS_AON_PERF5_DFSR__SRC_SEL__SRC3                0x3
#define   LPASS_AON_PERF5_DFSR__SRC_SEL__SRC4                0x4
#define   LPASS_AON_PERF5_DFSR__SRC_SEL__SRC5                0x5
#define   LPASS_AON_PERF5_DFSR__SRC_SEL__SRC6                0x6
#define   LPASS_AON_PERF5_DFSR__SRC_SEL__SRC7                0x7
#define   LPASS_AON_PERF5_DFSR__SRC_DIV___M      0x0000001F
#define   LPASS_AON_PERF5_DFSR__SRC_DIV___S                    0
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__BYPASS             0x00
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV1               0x01
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV1_5             0x02
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV2               0x03
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV2_5             0x04
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV3               0x05
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV3_5             0x06
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV4               0x07
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV4_5             0x08
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV5               0x09
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV5_5             0x0A
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV6               0x0B
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV6_5             0x0C
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV7               0x0D
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV7_5             0x0E
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV8               0x0F
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV8_5             0x10
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV9               0x11
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV9_5             0x12
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV10              0x13
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV11              0x15
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV12              0x17
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV13              0x19
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV14              0x1B
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV15              0x1D
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_AON_PERF5_DFSR__SRC_DIV__DIV16              0x1F
#define   LPASS_AON_PERF5_DFSR___M               0x0000371F   
#define   LPASS_AON_PERF5_DFSR___S                             0

#define LPASS_AON_PERF6_DFSR                      (0x17014030)
#define   LPASS_AON_PERF6_DFSR___RWC                QCSR_REG_RW    
#define   LPASS_AON_PERF6_DFSR___POR             0x00000217
#define   LPASS_AON_PERF6_DFSR__MODE___POR       0x0
#define   LPASS_AON_PERF6_DFSR__SRC_SEL___POR    0x2
#define   LPASS_AON_PERF6_DFSR__SRC_DIV___POR    0x17
#define   LPASS_AON_PERF6_DFSR__MODE___M         0x00003000
#define   LPASS_AON_PERF6_DFSR__MODE___S                      12
#define   LPASS_AON_PERF6_DFSR__MODE__BYPASS                 0x0
#define   LPASS_AON_PERF6_DFSR__MODE__SWALLOW                0x1
#define   LPASS_AON_PERF6_DFSR__MODE__DUAL_EDGE              0x2
#define   LPASS_AON_PERF6_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_AON_PERF6_DFSR__SRC_SEL___M      0x00000700
#define   LPASS_AON_PERF6_DFSR__SRC_SEL___S                    8
#define   LPASS_AON_PERF6_DFSR__SRC_SEL__SRC0                0x0
#define   LPASS_AON_PERF6_DFSR__SRC_SEL__SRC1                0x1
#define   LPASS_AON_PERF6_DFSR__SRC_SEL__SRC2                0x2
#define   LPASS_AON_PERF6_DFSR__SRC_SEL__SRC3                0x3
#define   LPASS_AON_PERF6_DFSR__SRC_SEL__SRC4                0x4
#define   LPASS_AON_PERF6_DFSR__SRC_SEL__SRC5                0x5
#define   LPASS_AON_PERF6_DFSR__SRC_SEL__SRC6                0x6
#define   LPASS_AON_PERF6_DFSR__SRC_SEL__SRC7                0x7
#define   LPASS_AON_PERF6_DFSR__SRC_DIV___M      0x0000001F
#define   LPASS_AON_PERF6_DFSR__SRC_DIV___S                    0
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__BYPASS             0x00
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV1               0x01
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV1_5             0x02
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV2               0x03
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV2_5             0x04
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV3               0x05
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV3_5             0x06
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV4               0x07
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV4_5             0x08
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV5               0x09
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV5_5             0x0A
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV6               0x0B
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV6_5             0x0C
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV7               0x0D
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV7_5             0x0E
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV8               0x0F
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV8_5             0x10
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV9               0x11
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV9_5             0x12
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV10              0x13
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV11              0x15
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV12              0x17
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV13              0x19
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV14              0x1B
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV15              0x1D
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_AON_PERF6_DFSR__SRC_DIV__DIV16              0x1F
#define   LPASS_AON_PERF6_DFSR___M               0x0000371F   
#define   LPASS_AON_PERF6_DFSR___S                             0

#define LPASS_AON_PERF7_DFSR                      (0x17014034)
#define   LPASS_AON_PERF7_DFSR___RWC                QCSR_REG_RW    
#define   LPASS_AON_PERF7_DFSR___POR             0x00000000
#define   LPASS_AON_PERF7_DFSR__MODE___POR       0x0
#define   LPASS_AON_PERF7_DFSR__SRC_SEL___POR    0x0
#define   LPASS_AON_PERF7_DFSR__SRC_DIV___POR    0x00
#define   LPASS_AON_PERF7_DFSR__MODE___M         0x00003000
#define   LPASS_AON_PERF7_DFSR__MODE___S                      12
#define   LPASS_AON_PERF7_DFSR__MODE__BYPASS                 0x0
#define   LPASS_AON_PERF7_DFSR__MODE__SWALLOW                0x1
#define   LPASS_AON_PERF7_DFSR__MODE__DUAL_EDGE              0x2
#define   LPASS_AON_PERF7_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_AON_PERF7_DFSR__SRC_SEL___M      0x00000700
#define   LPASS_AON_PERF7_DFSR__SRC_SEL___S                    8
#define   LPASS_AON_PERF7_DFSR__SRC_SEL__SRC0                0x0
#define   LPASS_AON_PERF7_DFSR__SRC_SEL__SRC1                0x1
#define   LPASS_AON_PERF7_DFSR__SRC_SEL__SRC2                0x2
#define   LPASS_AON_PERF7_DFSR__SRC_SEL__SRC3                0x3
#define   LPASS_AON_PERF7_DFSR__SRC_SEL__SRC4                0x4
#define   LPASS_AON_PERF7_DFSR__SRC_SEL__SRC5                0x5
#define   LPASS_AON_PERF7_DFSR__SRC_SEL__SRC6                0x6
#define   LPASS_AON_PERF7_DFSR__SRC_SEL__SRC7                0x7
#define   LPASS_AON_PERF7_DFSR__SRC_DIV___M      0x0000001F
#define   LPASS_AON_PERF7_DFSR__SRC_DIV___S                    0
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__BYPASS             0x00
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV1               0x01
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV1_5             0x02
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV2               0x03
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV2_5             0x04
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV3               0x05
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV3_5             0x06
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV4               0x07
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV4_5             0x08
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV5               0x09
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV5_5             0x0A
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV6               0x0B
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV6_5             0x0C
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV7               0x0D
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV7_5             0x0E
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV8               0x0F
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV8_5             0x10
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV9               0x11
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV9_5             0x12
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV10              0x13
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV11              0x15
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV12              0x17
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV13              0x19
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV14              0x1B
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV15              0x1D
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_AON_PERF7_DFSR__SRC_DIV__DIV16              0x1F
#define   LPASS_AON_PERF7_DFSR___M               0x0000371F   
#define   LPASS_AON_PERF7_DFSR___S                             0

#define LPASS_AON_PERF0_M_DFSR                    (0x17014038)
#define   LPASS_AON_PERF0_M_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF0_M_DFSR___POR           0x00000000
#define   LPASS_AON_PERF0_M_DFSR__M___POR        0x00
#define   LPASS_AON_PERF0_M_DFSR__M___M          0x000000FF
#define   LPASS_AON_PERF0_M_DFSR__M___S                        0
#define   LPASS_AON_PERF0_M_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF0_M_DFSR___S                           0

#define LPASS_AON_PERF1_M_DFSR                    (0x1701403C)
#define   LPASS_AON_PERF1_M_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF1_M_DFSR___POR           0x00000003
#define   LPASS_AON_PERF1_M_DFSR__M___POR        0x03
#define   LPASS_AON_PERF1_M_DFSR__M___M          0x000000FF
#define   LPASS_AON_PERF1_M_DFSR__M___S                        0
#define   LPASS_AON_PERF1_M_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF1_M_DFSR___S                           0

#define LPASS_AON_PERF2_M_DFSR                    (0x17014040)
#define   LPASS_AON_PERF2_M_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF2_M_DFSR___POR           0x00000000
#define   LPASS_AON_PERF2_M_DFSR__M___POR        0x00
#define   LPASS_AON_PERF2_M_DFSR__M___M          0x000000FF
#define   LPASS_AON_PERF2_M_DFSR__M___S                        0
#define   LPASS_AON_PERF2_M_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF2_M_DFSR___S                           0

#define LPASS_AON_PERF3_M_DFSR                    (0x17014044)
#define   LPASS_AON_PERF3_M_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF3_M_DFSR___POR           0x00000000
#define   LPASS_AON_PERF3_M_DFSR__M___POR        0x00
#define   LPASS_AON_PERF3_M_DFSR__M___M          0x000000FF
#define   LPASS_AON_PERF3_M_DFSR__M___S                        0
#define   LPASS_AON_PERF3_M_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF3_M_DFSR___S                           0

#define LPASS_AON_PERF4_M_DFSR                    (0x17014048)
#define   LPASS_AON_PERF4_M_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF4_M_DFSR___POR           0x00000000
#define   LPASS_AON_PERF4_M_DFSR__M___POR        0x00
#define   LPASS_AON_PERF4_M_DFSR__M___M          0x000000FF
#define   LPASS_AON_PERF4_M_DFSR__M___S                        0
#define   LPASS_AON_PERF4_M_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF4_M_DFSR___S                           0

#define LPASS_AON_PERF5_M_DFSR                    (0x1701404C)
#define   LPASS_AON_PERF5_M_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF5_M_DFSR___POR           0x00000000
#define   LPASS_AON_PERF5_M_DFSR__M___POR        0x00
#define   LPASS_AON_PERF5_M_DFSR__M___M          0x000000FF
#define   LPASS_AON_PERF5_M_DFSR__M___S                        0
#define   LPASS_AON_PERF5_M_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF5_M_DFSR___S                           0

#define LPASS_AON_PERF6_M_DFSR                    (0x17014050)
#define   LPASS_AON_PERF6_M_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF6_M_DFSR___POR           0x00000000
#define   LPASS_AON_PERF6_M_DFSR__M___POR        0x00
#define   LPASS_AON_PERF6_M_DFSR__M___M          0x000000FF
#define   LPASS_AON_PERF6_M_DFSR__M___S                        0
#define   LPASS_AON_PERF6_M_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF6_M_DFSR___S                           0

#define LPASS_AON_PERF7_M_DFSR                    (0x17014054)
#define   LPASS_AON_PERF7_M_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF7_M_DFSR___POR           0x00000000
#define   LPASS_AON_PERF7_M_DFSR__M___POR        0x00
#define   LPASS_AON_PERF7_M_DFSR__M___M          0x000000FF
#define   LPASS_AON_PERF7_M_DFSR__M___S                        0
#define   LPASS_AON_PERF7_M_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF7_M_DFSR___S                           0

#define LPASS_AON_PERF0_N_DFSR                    (0x17014058)
#define   LPASS_AON_PERF0_N_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF0_N_DFSR___POR           0x00000000
#define   LPASS_AON_PERF0_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_AON_PERF0_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_AON_PERF0_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_AON_PERF0_N_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF0_N_DFSR___S                           0

#define LPASS_AON_PERF1_N_DFSR                    (0x1701405C)
#define   LPASS_AON_PERF1_N_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF1_N_DFSR___POR           0x000000FB
#define   LPASS_AON_PERF1_N_DFSR__NOT_N_MINUS_M___POR 0xFB
#define   LPASS_AON_PERF1_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_AON_PERF1_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_AON_PERF1_N_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF1_N_DFSR___S                           0

#define LPASS_AON_PERF2_N_DFSR                    (0x17014060)
#define   LPASS_AON_PERF2_N_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF2_N_DFSR___POR           0x00000000
#define   LPASS_AON_PERF2_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_AON_PERF2_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_AON_PERF2_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_AON_PERF2_N_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF2_N_DFSR___S                           0

#define LPASS_AON_PERF3_N_DFSR                    (0x17014064)
#define   LPASS_AON_PERF3_N_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF3_N_DFSR___POR           0x00000000
#define   LPASS_AON_PERF3_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_AON_PERF3_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_AON_PERF3_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_AON_PERF3_N_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF3_N_DFSR___S                           0

#define LPASS_AON_PERF4_N_DFSR                    (0x17014068)
#define   LPASS_AON_PERF4_N_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF4_N_DFSR___POR           0x00000000
#define   LPASS_AON_PERF4_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_AON_PERF4_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_AON_PERF4_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_AON_PERF4_N_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF4_N_DFSR___S                           0

#define LPASS_AON_PERF5_N_DFSR                    (0x1701406C)
#define   LPASS_AON_PERF5_N_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF5_N_DFSR___POR           0x00000000
#define   LPASS_AON_PERF5_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_AON_PERF5_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_AON_PERF5_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_AON_PERF5_N_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF5_N_DFSR___S                           0

#define LPASS_AON_PERF6_N_DFSR                    (0x17014070)
#define   LPASS_AON_PERF6_N_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF6_N_DFSR___POR           0x00000000
#define   LPASS_AON_PERF6_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_AON_PERF6_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_AON_PERF6_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_AON_PERF6_N_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF6_N_DFSR___S                           0

#define LPASS_AON_PERF7_N_DFSR                    (0x17014074)
#define   LPASS_AON_PERF7_N_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF7_N_DFSR___POR           0x00000000
#define   LPASS_AON_PERF7_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_AON_PERF7_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_AON_PERF7_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_AON_PERF7_N_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF7_N_DFSR___S                           0

#define LPASS_AON_PERF0_D_DFSR                    (0x17014078)
#define   LPASS_AON_PERF0_D_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF0_D_DFSR___POR           0x00000000
#define   LPASS_AON_PERF0_D_DFSR__NOT_2D___POR   0x00
#define   LPASS_AON_PERF0_D_DFSR__NOT_2D___M     0x000000FF
#define   LPASS_AON_PERF0_D_DFSR__NOT_2D___S                   0
#define   LPASS_AON_PERF0_D_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF0_D_DFSR___S                           0

#define LPASS_AON_PERF1_D_DFSR                    (0x1701407C)
#define   LPASS_AON_PERF1_D_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF1_D_DFSR___POR           0x000000F8
#define   LPASS_AON_PERF1_D_DFSR__NOT_2D___POR   0xF8
#define   LPASS_AON_PERF1_D_DFSR__NOT_2D___M     0x000000FF
#define   LPASS_AON_PERF1_D_DFSR__NOT_2D___S                   0
#define   LPASS_AON_PERF1_D_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF1_D_DFSR___S                           0

#define LPASS_AON_PERF2_D_DFSR                    (0x17014080)
#define   LPASS_AON_PERF2_D_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF2_D_DFSR___POR           0x00000000
#define   LPASS_AON_PERF2_D_DFSR__NOT_2D___POR   0x00
#define   LPASS_AON_PERF2_D_DFSR__NOT_2D___M     0x000000FF
#define   LPASS_AON_PERF2_D_DFSR__NOT_2D___S                   0
#define   LPASS_AON_PERF2_D_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF2_D_DFSR___S                           0

#define LPASS_AON_PERF3_D_DFSR                    (0x17014084)
#define   LPASS_AON_PERF3_D_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF3_D_DFSR___POR           0x00000000
#define   LPASS_AON_PERF3_D_DFSR__NOT_2D___POR   0x00
#define   LPASS_AON_PERF3_D_DFSR__NOT_2D___M     0x000000FF
#define   LPASS_AON_PERF3_D_DFSR__NOT_2D___S                   0
#define   LPASS_AON_PERF3_D_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF3_D_DFSR___S                           0

#define LPASS_AON_PERF4_D_DFSR                    (0x17014088)
#define   LPASS_AON_PERF4_D_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF4_D_DFSR___POR           0x00000000
#define   LPASS_AON_PERF4_D_DFSR__NOT_2D___POR   0x00
#define   LPASS_AON_PERF4_D_DFSR__NOT_2D___M     0x000000FF
#define   LPASS_AON_PERF4_D_DFSR__NOT_2D___S                   0
#define   LPASS_AON_PERF4_D_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF4_D_DFSR___S                           0

#define LPASS_AON_PERF5_D_DFSR                    (0x1701408C)
#define   LPASS_AON_PERF5_D_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF5_D_DFSR___POR           0x00000000
#define   LPASS_AON_PERF5_D_DFSR__NOT_2D___POR   0x00
#define   LPASS_AON_PERF5_D_DFSR__NOT_2D___M     0x000000FF
#define   LPASS_AON_PERF5_D_DFSR__NOT_2D___S                   0
#define   LPASS_AON_PERF5_D_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF5_D_DFSR___S                           0

#define LPASS_AON_PERF6_D_DFSR                    (0x17014090)
#define   LPASS_AON_PERF6_D_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF6_D_DFSR___POR           0x00000000
#define   LPASS_AON_PERF6_D_DFSR__NOT_2D___POR   0x00
#define   LPASS_AON_PERF6_D_DFSR__NOT_2D___M     0x000000FF
#define   LPASS_AON_PERF6_D_DFSR__NOT_2D___S                   0
#define   LPASS_AON_PERF6_D_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF6_D_DFSR___S                           0

#define LPASS_AON_PERF7_D_DFSR                    (0x17014094)
#define   LPASS_AON_PERF7_D_DFSR___RWC              QCSR_REG_RW    
#define   LPASS_AON_PERF7_D_DFSR___POR           0x00000000
#define   LPASS_AON_PERF7_D_DFSR__NOT_2D___POR   0x00
#define   LPASS_AON_PERF7_D_DFSR__NOT_2D___M     0x000000FF
#define   LPASS_AON_PERF7_D_DFSR__NOT_2D___S                   0
#define   LPASS_AON_PERF7_D_DFSR___M             0x000000FF   
#define   LPASS_AON_PERF7_D_DFSR___S                           0

#define LPASS_AUDIO_WRAPPER_AON_CBCR              (0x17014098)
#define   LPASS_AUDIO_WRAPPER_AON_CBCR___RWC        QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_AON_CBCR___POR     0x00000001
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_AON_CBCR___M       0x80000003   
#define   LPASS_AUDIO_WRAPPER_AON_CBCR___S                     0

#define LPASS_ATIME_CMD_RCGR                      (0x17015000)
#define   LPASS_ATIME_CMD_RCGR___RWC                QCSR_REG_RW    
#define   LPASS_ATIME_CMD_RCGR___POR             0x00000000
#define   LPASS_ATIME_CMD_RCGR__ROOT_OFF___POR   0x0
#define   LPASS_ATIME_CMD_RCGR__DIRTY_D___POR    0x0
#define   LPASS_ATIME_CMD_RCGR__DIRTY_N___POR    0x0
#define   LPASS_ATIME_CMD_RCGR__DIRTY_M___POR    0x0
#define   LPASS_ATIME_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_ATIME_CMD_RCGR__ROOT_EN___POR    0x0
#define   LPASS_ATIME_CMD_RCGR__UPDATE___POR     0x0
#define   LPASS_ATIME_CMD_RCGR__ROOT_OFF___M     0x80000000
#define   LPASS_ATIME_CMD_RCGR__ROOT_OFF___S                  31
#define   LPASS_ATIME_CMD_RCGR__DIRTY_D___M      0x00000080
#define   LPASS_ATIME_CMD_RCGR__DIRTY_D___S                    7
#define   LPASS_ATIME_CMD_RCGR__DIRTY_N___M      0x00000040
#define   LPASS_ATIME_CMD_RCGR__DIRTY_N___S                    6
#define   LPASS_ATIME_CMD_RCGR__DIRTY_M___M      0x00000020
#define   LPASS_ATIME_CMD_RCGR__DIRTY_M___S                    5
#define   LPASS_ATIME_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_ATIME_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_ATIME_CMD_RCGR__ROOT_EN___M      0x00000002
#define   LPASS_ATIME_CMD_RCGR__ROOT_EN___S                    1
#define   LPASS_ATIME_CMD_RCGR__UPDATE___M       0x00000001
#define   LPASS_ATIME_CMD_RCGR__UPDATE___S                     0
#define   LPASS_ATIME_CMD_RCGR___M               0x800000F3   
#define   LPASS_ATIME_CMD_RCGR___S                             0

#define LPASS_ATIME_CFG_RCGR                      (0x17015004)
#define   LPASS_ATIME_CFG_RCGR___RWC                QCSR_REG_RW    
#define   LPASS_ATIME_CFG_RCGR___POR             0x00000000
#define   LPASS_ATIME_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_ATIME_CFG_RCGR__MODE___POR       0x0
#define   LPASS_ATIME_CFG_RCGR__SRC_SEL___POR    0x0
#define   LPASS_ATIME_CFG_RCGR__SRC_DIV___POR    0x00
#define   LPASS_ATIME_CFG_RCGR__ALT_SRC_SEL___M  0x00004000
#define   LPASS_ATIME_CFG_RCGR__ALT_SRC_SEL___S               14
#define   LPASS_ATIME_CFG_RCGR__MODE___M         0x00003000
#define   LPASS_ATIME_CFG_RCGR__MODE___S                      12
#define   LPASS_ATIME_CFG_RCGR__SRC_SEL___M      0x00000700
#define   LPASS_ATIME_CFG_RCGR__SRC_SEL___S                    8
#define   LPASS_ATIME_CFG_RCGR__SRC_DIV___M      0x0000001F
#define   LPASS_ATIME_CFG_RCGR__SRC_DIV___S                    0
#define   LPASS_ATIME_CFG_RCGR___M               0x0000771F   
#define   LPASS_ATIME_CFG_RCGR___S                             0

#define LPASS_ATIME_M                             (0x17015008)
#define   LPASS_ATIME_M___RWC                       QCSR_REG_RW    
#define   LPASS_ATIME_M___POR                    0x00000000
#define   LPASS_ATIME_M__M___POR                 0x00
#define   LPASS_ATIME_M__M___M                   0x000000FF
#define   LPASS_ATIME_M__M___S                                 0
#define   LPASS_ATIME_M___M                      0x000000FF   
#define   LPASS_ATIME_M___S                                    0

#define LPASS_ATIME_N                             (0x1701500C)
#define   LPASS_ATIME_N___RWC                       QCSR_REG_RW    
#define   LPASS_ATIME_N___POR                    0x00000000
#define   LPASS_ATIME_N__NOT_N_MINUS_M___POR     0x00
#define   LPASS_ATIME_N__NOT_N_MINUS_M___M       0x000000FF
#define   LPASS_ATIME_N__NOT_N_MINUS_M___S                     0
#define   LPASS_ATIME_N___M                      0x000000FF   
#define   LPASS_ATIME_N___S                                    0

#define LPASS_ATIME_D                             (0x17015010)
#define   LPASS_ATIME_D___RWC                       QCSR_REG_RW    
#define   LPASS_ATIME_D___POR                    0x00000000
#define   LPASS_ATIME_D__NOT_2D___POR            0x00
#define   LPASS_ATIME_D__NOT_2D___M              0x000000FF
#define   LPASS_ATIME_D__NOT_2D___S                            0
#define   LPASS_ATIME_D___M                      0x000000FF   
#define   LPASS_ATIME_D___S                                    0

#define LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR        (0x17015014)
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_AVSYNC_ATIME_CBCR___S               0

#define LPASS_RESAMPLER_CMD_RCGR                  (0x17016000)
#define   LPASS_RESAMPLER_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_RESAMPLER_CMD_RCGR___POR         0x00000000
#define   LPASS_RESAMPLER_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_RESAMPLER_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_RESAMPLER_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_RESAMPLER_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_RESAMPLER_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_RESAMPLER_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_RESAMPLER_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_RESAMPLER_CMD_RCGR__UPDATE___S                 0
#define   LPASS_RESAMPLER_CMD_RCGR___M           0x800000F3   
#define   LPASS_RESAMPLER_CMD_RCGR___S                         0

#define LPASS_RESAMPLER_CFG_RCGR                  (0x17016004)
#define   LPASS_RESAMPLER_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_RESAMPLER_CFG_RCGR___POR         0x00000000
#define   LPASS_RESAMPLER_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_RESAMPLER_CFG_RCGR__MODE___POR   0x0
#define   LPASS_RESAMPLER_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_RESAMPLER_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_RESAMPLER_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_RESAMPLER_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_RESAMPLER_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_RESAMPLER_CFG_RCGR__MODE___S                  12
#define   LPASS_RESAMPLER_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_RESAMPLER_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_RESAMPLER_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_RESAMPLER_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_RESAMPLER_CFG_RCGR___M           0x0000771F   
#define   LPASS_RESAMPLER_CFG_RCGR___S                         0

#define LPASS_RESAMPLER_M                         (0x17016008)
#define   LPASS_RESAMPLER_M___RWC                   QCSR_REG_RW    
#define   LPASS_RESAMPLER_M___POR                0x00000000
#define   LPASS_RESAMPLER_M__M___POR             0x00
#define   LPASS_RESAMPLER_M__M___M               0x000000FF
#define   LPASS_RESAMPLER_M__M___S                             0
#define   LPASS_RESAMPLER_M___M                  0x000000FF   
#define   LPASS_RESAMPLER_M___S                                0

#define LPASS_RESAMPLER_N                         (0x1701600C)
#define   LPASS_RESAMPLER_N___RWC                   QCSR_REG_RW    
#define   LPASS_RESAMPLER_N___POR                0x00000000
#define   LPASS_RESAMPLER_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_RESAMPLER_N__NOT_N_MINUS_M___M   0x000000FF
#define   LPASS_RESAMPLER_N__NOT_N_MINUS_M___S                 0
#define   LPASS_RESAMPLER_N___M                  0x000000FF   
#define   LPASS_RESAMPLER_N___S                                0

#define LPASS_RESAMPLER_D                         (0x17016010)
#define   LPASS_RESAMPLER_D___RWC                   QCSR_REG_RW    
#define   LPASS_RESAMPLER_D___POR                0x00000000
#define   LPASS_RESAMPLER_D__NOT_2D___POR        0x00
#define   LPASS_RESAMPLER_D__NOT_2D___M          0x000000FF
#define   LPASS_RESAMPLER_D__NOT_2D___S                        0
#define   LPASS_RESAMPLER_D___M                  0x000000FF   
#define   LPASS_RESAMPLER_D___S                                0

#define LPASS_AUDIO_CORE_RESAMPLER_CBCR           (0x17016098)
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR___RWC     QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR___POR  0x00004210
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_CORE_ON___POR 0x1
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__WAKEUP___POR 0x2
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__SLEEP___POR 0x1
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR___M    0x80007FF3   
#define   LPASS_AUDIO_CORE_RESAMPLER_CBCR___S                  0

#define LPASS_RESAMPLER_CMD_DFSR                  (0x17016014)
#define   LPASS_RESAMPLER_CMD_DFSR___RWC            QCSR_REG_RW    
#define   LPASS_RESAMPLER_CMD_DFSR___POR         0x00008000
#define   LPASS_RESAMPLER_CMD_DFSR__RCG_SW_CTRL___POR 0x1
#define   LPASS_RESAMPLER_CMD_DFSR__SW_PERF_STATE___POR 0x0
#define   LPASS_RESAMPLER_CMD_DFSR__SW_OVERRIDE___POR 0x0
#define   LPASS_RESAMPLER_CMD_DFSR__PERF_STATE_UPDATE_STATUS___POR 0x0
#define   LPASS_RESAMPLER_CMD_DFSR__DFS_FSM_STATE___POR 0x0
#define   LPASS_RESAMPLER_CMD_DFSR__HW_CLK_CONTROL___POR 0x0
#define   LPASS_RESAMPLER_CMD_DFSR__CURR_PERF_STATE___POR 0x0
#define   LPASS_RESAMPLER_CMD_DFSR__DFS_EN___POR 0x0
#define   LPASS_RESAMPLER_CMD_DFSR__RCG_SW_CTRL___M 0x00008000
#define   LPASS_RESAMPLER_CMD_DFSR__RCG_SW_CTRL___S              15
#define   LPASS_RESAMPLER_CMD_DFSR__SW_PERF_STATE___M 0x00003800
#define   LPASS_RESAMPLER_CMD_DFSR__SW_PERF_STATE___S              11
#define   LPASS_RESAMPLER_CMD_DFSR__SW_OVERRIDE___M 0x00000400
#define   LPASS_RESAMPLER_CMD_DFSR__SW_OVERRIDE___S              10
#define   LPASS_RESAMPLER_CMD_DFSR__PERF_STATE_UPDATE_STATUS___M 0x00000200
#define   LPASS_RESAMPLER_CMD_DFSR__PERF_STATE_UPDATE_STATUS___S               9
#define   LPASS_RESAMPLER_CMD_DFSR__DFS_FSM_STATE___M 0x000001C0
#define   LPASS_RESAMPLER_CMD_DFSR__DFS_FSM_STATE___S               6
#define   LPASS_RESAMPLER_CMD_DFSR__HW_CLK_CONTROL___M 0x00000020
#define   LPASS_RESAMPLER_CMD_DFSR__HW_CLK_CONTROL___S               5
#define   LPASS_RESAMPLER_CMD_DFSR__CURR_PERF_STATE___M 0x0000000E
#define   LPASS_RESAMPLER_CMD_DFSR__CURR_PERF_STATE___S               1
#define   LPASS_RESAMPLER_CMD_DFSR__DFS_EN___M   0x00000001
#define   LPASS_RESAMPLER_CMD_DFSR__DFS_EN___S                 0
#define   LPASS_RESAMPLER_CMD_DFSR__DFS_EN__DISABLE             0x0
#define   LPASS_RESAMPLER_CMD_DFSR__DFS_EN__ENABLE             0x1
#define   LPASS_RESAMPLER_CMD_DFSR___M           0x0000BFEF   
#define   LPASS_RESAMPLER_CMD_DFSR___S                         0

#define LPASS_RESAMPLER_PERF0_DFSR                (0x17016018)
#define   LPASS_RESAMPLER_PERF0_DFSR___RWC          QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF0_DFSR___POR       0x00000103
#define   LPASS_RESAMPLER_PERF0_DFSR__MODE___POR 0x0
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_SEL___POR 0x1
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV___POR 0x03
#define   LPASS_RESAMPLER_PERF0_DFSR__MODE___M   0x00003000
#define   LPASS_RESAMPLER_PERF0_DFSR__MODE___S                12
#define   LPASS_RESAMPLER_PERF0_DFSR__MODE__BYPASS             0x0
#define   LPASS_RESAMPLER_PERF0_DFSR__MODE__SWALLOW             0x1
#define   LPASS_RESAMPLER_PERF0_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_RESAMPLER_PERF0_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_SEL___M 0x00000700
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_SEL___S               8
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_SEL__SRC0             0x0
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_SEL__SRC1             0x1
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_SEL__SRC2             0x2
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_SEL__SRC3             0x3
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_SEL__SRC4             0x4
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_SEL__SRC5             0x5
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_SEL__SRC6             0x6
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_SEL__SRC7             0x7
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV___M 0x0000001F
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV___S               0
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV1            0x01
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV2            0x03
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV3            0x05
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV4            0x07
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV5            0x09
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV6            0x0B
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV7            0x0D
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV8            0x0F
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV9            0x11
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV10            0x13
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV11            0x15
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV12            0x17
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV13            0x19
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV14            0x1B
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV15            0x1D
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_RESAMPLER_PERF0_DFSR__SRC_DIV__DIV16            0x1F
#define   LPASS_RESAMPLER_PERF0_DFSR___M         0x0000371F   
#define   LPASS_RESAMPLER_PERF0_DFSR___S                       0

#define LPASS_RESAMPLER_PERF1_DFSR                (0x1701601C)
#define   LPASS_RESAMPLER_PERF1_DFSR___RWC          QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF1_DFSR___POR       0x00000103
#define   LPASS_RESAMPLER_PERF1_DFSR__MODE___POR 0x0
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_SEL___POR 0x1
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV___POR 0x03
#define   LPASS_RESAMPLER_PERF1_DFSR__MODE___M   0x00003000
#define   LPASS_RESAMPLER_PERF1_DFSR__MODE___S                12
#define   LPASS_RESAMPLER_PERF1_DFSR__MODE__BYPASS             0x0
#define   LPASS_RESAMPLER_PERF1_DFSR__MODE__SWALLOW             0x1
#define   LPASS_RESAMPLER_PERF1_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_RESAMPLER_PERF1_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_SEL___M 0x00000700
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_SEL___S               8
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_SEL__SRC0             0x0
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_SEL__SRC1             0x1
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_SEL__SRC2             0x2
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_SEL__SRC3             0x3
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_SEL__SRC4             0x4
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_SEL__SRC5             0x5
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_SEL__SRC6             0x6
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_SEL__SRC7             0x7
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV___M 0x0000001F
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV___S               0
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV1            0x01
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV2            0x03
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV3            0x05
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV4            0x07
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV5            0x09
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV6            0x0B
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV7            0x0D
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV8            0x0F
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV9            0x11
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV10            0x13
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV11            0x15
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV12            0x17
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV13            0x19
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV14            0x1B
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV15            0x1D
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_RESAMPLER_PERF1_DFSR__SRC_DIV__DIV16            0x1F
#define   LPASS_RESAMPLER_PERF1_DFSR___M         0x0000371F   
#define   LPASS_RESAMPLER_PERF1_DFSR___S                       0

#define LPASS_RESAMPLER_PERF2_DFSR                (0x17016020)
#define   LPASS_RESAMPLER_PERF2_DFSR___RWC          QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF2_DFSR___POR       0x00000105
#define   LPASS_RESAMPLER_PERF2_DFSR__MODE___POR 0x0
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_SEL___POR 0x1
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV___POR 0x05
#define   LPASS_RESAMPLER_PERF2_DFSR__MODE___M   0x00003000
#define   LPASS_RESAMPLER_PERF2_DFSR__MODE___S                12
#define   LPASS_RESAMPLER_PERF2_DFSR__MODE__BYPASS             0x0
#define   LPASS_RESAMPLER_PERF2_DFSR__MODE__SWALLOW             0x1
#define   LPASS_RESAMPLER_PERF2_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_RESAMPLER_PERF2_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_SEL___M 0x00000700
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_SEL___S               8
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_SEL__SRC0             0x0
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_SEL__SRC1             0x1
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_SEL__SRC2             0x2
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_SEL__SRC3             0x3
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_SEL__SRC4             0x4
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_SEL__SRC5             0x5
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_SEL__SRC6             0x6
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_SEL__SRC7             0x7
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV___M 0x0000001F
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV___S               0
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV1            0x01
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV2            0x03
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV3            0x05
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV4            0x07
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV5            0x09
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV6            0x0B
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV7            0x0D
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV8            0x0F
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV9            0x11
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV10            0x13
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV11            0x15
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV12            0x17
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV13            0x19
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV14            0x1B
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV15            0x1D
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_RESAMPLER_PERF2_DFSR__SRC_DIV__DIV16            0x1F
#define   LPASS_RESAMPLER_PERF2_DFSR___M         0x0000371F   
#define   LPASS_RESAMPLER_PERF2_DFSR___S                       0

#define LPASS_RESAMPLER_PERF3_DFSR                (0x17016024)
#define   LPASS_RESAMPLER_PERF3_DFSR___RWC          QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF3_DFSR___POR       0x00000203
#define   LPASS_RESAMPLER_PERF3_DFSR__MODE___POR 0x0
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_SEL___POR 0x2
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV___POR 0x03
#define   LPASS_RESAMPLER_PERF3_DFSR__MODE___M   0x00003000
#define   LPASS_RESAMPLER_PERF3_DFSR__MODE___S                12
#define   LPASS_RESAMPLER_PERF3_DFSR__MODE__BYPASS             0x0
#define   LPASS_RESAMPLER_PERF3_DFSR__MODE__SWALLOW             0x1
#define   LPASS_RESAMPLER_PERF3_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_RESAMPLER_PERF3_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_SEL___M 0x00000700
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_SEL___S               8
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_SEL__SRC0             0x0
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_SEL__SRC1             0x1
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_SEL__SRC2             0x2
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_SEL__SRC3             0x3
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_SEL__SRC4             0x4
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_SEL__SRC5             0x5
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_SEL__SRC6             0x6
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_SEL__SRC7             0x7
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV___M 0x0000001F
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV___S               0
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV1            0x01
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV2            0x03
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV3            0x05
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV4            0x07
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV5            0x09
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV6            0x0B
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV7            0x0D
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV8            0x0F
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV9            0x11
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV10            0x13
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV11            0x15
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV12            0x17
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV13            0x19
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV14            0x1B
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV15            0x1D
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_RESAMPLER_PERF3_DFSR__SRC_DIV__DIV16            0x1F
#define   LPASS_RESAMPLER_PERF3_DFSR___M         0x0000371F   
#define   LPASS_RESAMPLER_PERF3_DFSR___S                       0

#define LPASS_RESAMPLER_PERF4_DFSR                (0x17016028)
#define   LPASS_RESAMPLER_PERF4_DFSR___RWC          QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF4_DFSR___POR       0x00000204
#define   LPASS_RESAMPLER_PERF4_DFSR__MODE___POR 0x0
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_SEL___POR 0x2
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV___POR 0x04
#define   LPASS_RESAMPLER_PERF4_DFSR__MODE___M   0x00003000
#define   LPASS_RESAMPLER_PERF4_DFSR__MODE___S                12
#define   LPASS_RESAMPLER_PERF4_DFSR__MODE__BYPASS             0x0
#define   LPASS_RESAMPLER_PERF4_DFSR__MODE__SWALLOW             0x1
#define   LPASS_RESAMPLER_PERF4_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_RESAMPLER_PERF4_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_SEL___M 0x00000700
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_SEL___S               8
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_SEL__SRC0             0x0
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_SEL__SRC1             0x1
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_SEL__SRC2             0x2
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_SEL__SRC3             0x3
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_SEL__SRC4             0x4
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_SEL__SRC5             0x5
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_SEL__SRC6             0x6
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_SEL__SRC7             0x7
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV___M 0x0000001F
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV___S               0
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV1            0x01
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV2            0x03
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV3            0x05
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV4            0x07
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV5            0x09
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV6            0x0B
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV7            0x0D
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV8            0x0F
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV9            0x11
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV10            0x13
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV11            0x15
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV12            0x17
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV13            0x19
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV14            0x1B
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV15            0x1D
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_RESAMPLER_PERF4_DFSR__SRC_DIV__DIV16            0x1F
#define   LPASS_RESAMPLER_PERF4_DFSR___M         0x0000371F   
#define   LPASS_RESAMPLER_PERF4_DFSR___S                       0

#define LPASS_RESAMPLER_PERF5_DFSR                (0x1701602C)
#define   LPASS_RESAMPLER_PERF5_DFSR___RWC          QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF5_DFSR___POR       0x00000205
#define   LPASS_RESAMPLER_PERF5_DFSR__MODE___POR 0x0
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_SEL___POR 0x2
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV___POR 0x05
#define   LPASS_RESAMPLER_PERF5_DFSR__MODE___M   0x00003000
#define   LPASS_RESAMPLER_PERF5_DFSR__MODE___S                12
#define   LPASS_RESAMPLER_PERF5_DFSR__MODE__BYPASS             0x0
#define   LPASS_RESAMPLER_PERF5_DFSR__MODE__SWALLOW             0x1
#define   LPASS_RESAMPLER_PERF5_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_RESAMPLER_PERF5_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_SEL___M 0x00000700
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_SEL___S               8
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_SEL__SRC0             0x0
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_SEL__SRC1             0x1
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_SEL__SRC2             0x2
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_SEL__SRC3             0x3
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_SEL__SRC4             0x4
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_SEL__SRC5             0x5
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_SEL__SRC6             0x6
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_SEL__SRC7             0x7
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV___M 0x0000001F
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV___S               0
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV1            0x01
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV2            0x03
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV3            0x05
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV4            0x07
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV5            0x09
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV6            0x0B
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV7            0x0D
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV8            0x0F
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV9            0x11
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV10            0x13
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV11            0x15
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV12            0x17
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV13            0x19
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV14            0x1B
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV15            0x1D
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_RESAMPLER_PERF5_DFSR__SRC_DIV__DIV16            0x1F
#define   LPASS_RESAMPLER_PERF5_DFSR___M         0x0000371F   
#define   LPASS_RESAMPLER_PERF5_DFSR___S                       0

#define LPASS_RESAMPLER_PERF6_DFSR                (0x17016030)
#define   LPASS_RESAMPLER_PERF6_DFSR___RWC          QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF6_DFSR___POR       0x00000207
#define   LPASS_RESAMPLER_PERF6_DFSR__MODE___POR 0x0
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_SEL___POR 0x2
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV___POR 0x07
#define   LPASS_RESAMPLER_PERF6_DFSR__MODE___M   0x00003000
#define   LPASS_RESAMPLER_PERF6_DFSR__MODE___S                12
#define   LPASS_RESAMPLER_PERF6_DFSR__MODE__BYPASS             0x0
#define   LPASS_RESAMPLER_PERF6_DFSR__MODE__SWALLOW             0x1
#define   LPASS_RESAMPLER_PERF6_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_RESAMPLER_PERF6_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_SEL___M 0x00000700
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_SEL___S               8
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_SEL__SRC0             0x0
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_SEL__SRC1             0x1
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_SEL__SRC2             0x2
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_SEL__SRC3             0x3
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_SEL__SRC4             0x4
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_SEL__SRC5             0x5
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_SEL__SRC6             0x6
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_SEL__SRC7             0x7
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV___M 0x0000001F
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV___S               0
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV1            0x01
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV2            0x03
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV3            0x05
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV4            0x07
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV5            0x09
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV6            0x0B
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV7            0x0D
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV8            0x0F
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV9            0x11
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV10            0x13
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV11            0x15
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV12            0x17
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV13            0x19
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV14            0x1B
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV15            0x1D
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_RESAMPLER_PERF6_DFSR__SRC_DIV__DIV16            0x1F
#define   LPASS_RESAMPLER_PERF6_DFSR___M         0x0000371F   
#define   LPASS_RESAMPLER_PERF6_DFSR___S                       0

#define LPASS_RESAMPLER_PERF7_DFSR                (0x17016034)
#define   LPASS_RESAMPLER_PERF7_DFSR___RWC          QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF7_DFSR___POR       0x0000020F
#define   LPASS_RESAMPLER_PERF7_DFSR__MODE___POR 0x0
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_SEL___POR 0x2
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV___POR 0x0F
#define   LPASS_RESAMPLER_PERF7_DFSR__MODE___M   0x00003000
#define   LPASS_RESAMPLER_PERF7_DFSR__MODE___S                12
#define   LPASS_RESAMPLER_PERF7_DFSR__MODE__BYPASS             0x0
#define   LPASS_RESAMPLER_PERF7_DFSR__MODE__SWALLOW             0x1
#define   LPASS_RESAMPLER_PERF7_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_RESAMPLER_PERF7_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_SEL___M 0x00000700
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_SEL___S               8
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_SEL__SRC0             0x0
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_SEL__SRC1             0x1
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_SEL__SRC2             0x2
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_SEL__SRC3             0x3
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_SEL__SRC4             0x4
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_SEL__SRC5             0x5
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_SEL__SRC6             0x6
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_SEL__SRC7             0x7
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV___M 0x0000001F
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV___S               0
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV1            0x01
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV2            0x03
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV3            0x05
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV4            0x07
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV5            0x09
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV6            0x0B
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV7            0x0D
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV8            0x0F
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV9            0x11
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV10            0x13
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV11            0x15
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV12            0x17
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV13            0x19
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV14            0x1B
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV15            0x1D
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_RESAMPLER_PERF7_DFSR__SRC_DIV__DIV16            0x1F
#define   LPASS_RESAMPLER_PERF7_DFSR___M         0x0000371F   
#define   LPASS_RESAMPLER_PERF7_DFSR___S                       0

#define LPASS_RESAMPLER_PERF0_M_DFSR              (0x17016038)
#define   LPASS_RESAMPLER_PERF0_M_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF0_M_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF0_M_DFSR__M___POR  0x00
#define   LPASS_RESAMPLER_PERF0_M_DFSR__M___M    0x000000FF
#define   LPASS_RESAMPLER_PERF0_M_DFSR__M___S                  0
#define   LPASS_RESAMPLER_PERF0_M_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF0_M_DFSR___S                     0

#define LPASS_RESAMPLER_PERF1_M_DFSR              (0x1701603C)
#define   LPASS_RESAMPLER_PERF1_M_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF1_M_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF1_M_DFSR__M___POR  0x00
#define   LPASS_RESAMPLER_PERF1_M_DFSR__M___M    0x000000FF
#define   LPASS_RESAMPLER_PERF1_M_DFSR__M___S                  0
#define   LPASS_RESAMPLER_PERF1_M_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF1_M_DFSR___S                     0

#define LPASS_RESAMPLER_PERF2_M_DFSR              (0x17016040)
#define   LPASS_RESAMPLER_PERF2_M_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF2_M_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF2_M_DFSR__M___POR  0x00
#define   LPASS_RESAMPLER_PERF2_M_DFSR__M___M    0x000000FF
#define   LPASS_RESAMPLER_PERF2_M_DFSR__M___S                  0
#define   LPASS_RESAMPLER_PERF2_M_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF2_M_DFSR___S                     0

#define LPASS_RESAMPLER_PERF3_M_DFSR              (0x17016044)
#define   LPASS_RESAMPLER_PERF3_M_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF3_M_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF3_M_DFSR__M___POR  0x00
#define   LPASS_RESAMPLER_PERF3_M_DFSR__M___M    0x000000FF
#define   LPASS_RESAMPLER_PERF3_M_DFSR__M___S                  0
#define   LPASS_RESAMPLER_PERF3_M_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF3_M_DFSR___S                     0

#define LPASS_RESAMPLER_PERF4_M_DFSR              (0x17016048)
#define   LPASS_RESAMPLER_PERF4_M_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF4_M_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF4_M_DFSR__M___POR  0x00
#define   LPASS_RESAMPLER_PERF4_M_DFSR__M___M    0x000000FF
#define   LPASS_RESAMPLER_PERF4_M_DFSR__M___S                  0
#define   LPASS_RESAMPLER_PERF4_M_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF4_M_DFSR___S                     0

#define LPASS_RESAMPLER_PERF5_M_DFSR              (0x1701604C)
#define   LPASS_RESAMPLER_PERF5_M_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF5_M_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF5_M_DFSR__M___POR  0x00
#define   LPASS_RESAMPLER_PERF5_M_DFSR__M___M    0x000000FF
#define   LPASS_RESAMPLER_PERF5_M_DFSR__M___S                  0
#define   LPASS_RESAMPLER_PERF5_M_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF5_M_DFSR___S                     0

#define LPASS_RESAMPLER_PERF6_M_DFSR              (0x17016050)
#define   LPASS_RESAMPLER_PERF6_M_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF6_M_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF6_M_DFSR__M___POR  0x00
#define   LPASS_RESAMPLER_PERF6_M_DFSR__M___M    0x000000FF
#define   LPASS_RESAMPLER_PERF6_M_DFSR__M___S                  0
#define   LPASS_RESAMPLER_PERF6_M_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF6_M_DFSR___S                     0

#define LPASS_RESAMPLER_PERF7_M_DFSR              (0x17016054)
#define   LPASS_RESAMPLER_PERF7_M_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF7_M_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF7_M_DFSR__M___POR  0x00
#define   LPASS_RESAMPLER_PERF7_M_DFSR__M___M    0x000000FF
#define   LPASS_RESAMPLER_PERF7_M_DFSR__M___S                  0
#define   LPASS_RESAMPLER_PERF7_M_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF7_M_DFSR___S                     0

#define LPASS_RESAMPLER_PERF0_N_DFSR              (0x17016058)
#define   LPASS_RESAMPLER_PERF0_N_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF0_N_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF0_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_RESAMPLER_PERF0_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_RESAMPLER_PERF0_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_RESAMPLER_PERF0_N_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF0_N_DFSR___S                     0

#define LPASS_RESAMPLER_PERF1_N_DFSR              (0x1701605C)
#define   LPASS_RESAMPLER_PERF1_N_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF1_N_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF1_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_RESAMPLER_PERF1_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_RESAMPLER_PERF1_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_RESAMPLER_PERF1_N_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF1_N_DFSR___S                     0

#define LPASS_RESAMPLER_PERF2_N_DFSR              (0x17016060)
#define   LPASS_RESAMPLER_PERF2_N_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF2_N_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF2_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_RESAMPLER_PERF2_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_RESAMPLER_PERF2_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_RESAMPLER_PERF2_N_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF2_N_DFSR___S                     0

#define LPASS_RESAMPLER_PERF3_N_DFSR              (0x17016064)
#define   LPASS_RESAMPLER_PERF3_N_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF3_N_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF3_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_RESAMPLER_PERF3_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_RESAMPLER_PERF3_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_RESAMPLER_PERF3_N_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF3_N_DFSR___S                     0

#define LPASS_RESAMPLER_PERF4_N_DFSR              (0x17016068)
#define   LPASS_RESAMPLER_PERF4_N_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF4_N_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF4_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_RESAMPLER_PERF4_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_RESAMPLER_PERF4_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_RESAMPLER_PERF4_N_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF4_N_DFSR___S                     0

#define LPASS_RESAMPLER_PERF5_N_DFSR              (0x1701606C)
#define   LPASS_RESAMPLER_PERF5_N_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF5_N_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF5_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_RESAMPLER_PERF5_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_RESAMPLER_PERF5_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_RESAMPLER_PERF5_N_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF5_N_DFSR___S                     0

#define LPASS_RESAMPLER_PERF6_N_DFSR              (0x17016070)
#define   LPASS_RESAMPLER_PERF6_N_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF6_N_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF6_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_RESAMPLER_PERF6_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_RESAMPLER_PERF6_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_RESAMPLER_PERF6_N_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF6_N_DFSR___S                     0

#define LPASS_RESAMPLER_PERF7_N_DFSR              (0x17016074)
#define   LPASS_RESAMPLER_PERF7_N_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF7_N_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF7_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_RESAMPLER_PERF7_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_RESAMPLER_PERF7_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_RESAMPLER_PERF7_N_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF7_N_DFSR___S                     0

#define LPASS_RESAMPLER_PERF0_D_DFSR              (0x17016078)
#define   LPASS_RESAMPLER_PERF0_D_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF0_D_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF0_D_DFSR__NOT_2D___POR 0x00
#define   LPASS_RESAMPLER_PERF0_D_DFSR__NOT_2D___M 0x000000FF
#define   LPASS_RESAMPLER_PERF0_D_DFSR__NOT_2D___S               0
#define   LPASS_RESAMPLER_PERF0_D_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF0_D_DFSR___S                     0

#define LPASS_RESAMPLER_PERF1_D_DFSR              (0x1701607C)
#define   LPASS_RESAMPLER_PERF1_D_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF1_D_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF1_D_DFSR__NOT_2D___POR 0x00
#define   LPASS_RESAMPLER_PERF1_D_DFSR__NOT_2D___M 0x000000FF
#define   LPASS_RESAMPLER_PERF1_D_DFSR__NOT_2D___S               0
#define   LPASS_RESAMPLER_PERF1_D_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF1_D_DFSR___S                     0

#define LPASS_RESAMPLER_PERF2_D_DFSR              (0x17016080)
#define   LPASS_RESAMPLER_PERF2_D_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF2_D_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF2_D_DFSR__NOT_2D___POR 0x00
#define   LPASS_RESAMPLER_PERF2_D_DFSR__NOT_2D___M 0x000000FF
#define   LPASS_RESAMPLER_PERF2_D_DFSR__NOT_2D___S               0
#define   LPASS_RESAMPLER_PERF2_D_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF2_D_DFSR___S                     0

#define LPASS_RESAMPLER_PERF3_D_DFSR              (0x17016084)
#define   LPASS_RESAMPLER_PERF3_D_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF3_D_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF3_D_DFSR__NOT_2D___POR 0x00
#define   LPASS_RESAMPLER_PERF3_D_DFSR__NOT_2D___M 0x000000FF
#define   LPASS_RESAMPLER_PERF3_D_DFSR__NOT_2D___S               0
#define   LPASS_RESAMPLER_PERF3_D_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF3_D_DFSR___S                     0

#define LPASS_RESAMPLER_PERF4_D_DFSR              (0x17016088)
#define   LPASS_RESAMPLER_PERF4_D_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF4_D_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF4_D_DFSR__NOT_2D___POR 0x00
#define   LPASS_RESAMPLER_PERF4_D_DFSR__NOT_2D___M 0x000000FF
#define   LPASS_RESAMPLER_PERF4_D_DFSR__NOT_2D___S               0
#define   LPASS_RESAMPLER_PERF4_D_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF4_D_DFSR___S                     0

#define LPASS_RESAMPLER_PERF5_D_DFSR              (0x1701608C)
#define   LPASS_RESAMPLER_PERF5_D_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF5_D_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF5_D_DFSR__NOT_2D___POR 0x00
#define   LPASS_RESAMPLER_PERF5_D_DFSR__NOT_2D___M 0x000000FF
#define   LPASS_RESAMPLER_PERF5_D_DFSR__NOT_2D___S               0
#define   LPASS_RESAMPLER_PERF5_D_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF5_D_DFSR___S                     0

#define LPASS_RESAMPLER_PERF6_D_DFSR              (0x17016090)
#define   LPASS_RESAMPLER_PERF6_D_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF6_D_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF6_D_DFSR__NOT_2D___POR 0x00
#define   LPASS_RESAMPLER_PERF6_D_DFSR__NOT_2D___M 0x000000FF
#define   LPASS_RESAMPLER_PERF6_D_DFSR__NOT_2D___S               0
#define   LPASS_RESAMPLER_PERF6_D_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF6_D_DFSR___S                     0

#define LPASS_RESAMPLER_PERF7_D_DFSR              (0x17016094)
#define   LPASS_RESAMPLER_PERF7_D_DFSR___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_PERF7_D_DFSR___POR     0x00000000
#define   LPASS_RESAMPLER_PERF7_D_DFSR__NOT_2D___POR 0x00
#define   LPASS_RESAMPLER_PERF7_D_DFSR__NOT_2D___M 0x000000FF
#define   LPASS_RESAMPLER_PERF7_D_DFSR__NOT_2D___S               0
#define   LPASS_RESAMPLER_PERF7_D_DFSR___M       0x000000FF   
#define   LPASS_RESAMPLER_PERF7_D_DFSR___S                     0

#define LPASS_AUD_SLIMBUS_CMD_RCGR                (0x17017000)
#define   LPASS_AUD_SLIMBUS_CMD_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SLIMBUS_CMD_RCGR___POR       0x00000000
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__UPDATE___M 0x00000001
#define   LPASS_AUD_SLIMBUS_CMD_RCGR__UPDATE___S               0
#define   LPASS_AUD_SLIMBUS_CMD_RCGR___M         0x800000F3   
#define   LPASS_AUD_SLIMBUS_CMD_RCGR___S                       0

#define LPASS_AUD_SLIMBUS_CFG_RCGR                (0x17017004)
#define   LPASS_AUD_SLIMBUS_CFG_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SLIMBUS_CFG_RCGR___POR       0x00000000
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__MODE___POR 0x0
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__MODE___M   0x00003000
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__MODE___S                12
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_AUD_SLIMBUS_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_AUD_SLIMBUS_CFG_RCGR___M         0x0000771F   
#define   LPASS_AUD_SLIMBUS_CFG_RCGR___S                       0

#define LPASS_AUD_SLIMBUS_M                       (0x17017008)
#define   LPASS_AUD_SLIMBUS_M___RWC                 QCSR_REG_RW    
#define   LPASS_AUD_SLIMBUS_M___POR              0x00000000
#define   LPASS_AUD_SLIMBUS_M__M___POR           0x00
#define   LPASS_AUD_SLIMBUS_M__M___M             0x000000FF
#define   LPASS_AUD_SLIMBUS_M__M___S                           0
#define   LPASS_AUD_SLIMBUS_M___M                0x000000FF   
#define   LPASS_AUD_SLIMBUS_M___S                              0

#define LPASS_AUD_SLIMBUS_N                       (0x1701700C)
#define   LPASS_AUD_SLIMBUS_N___RWC                 QCSR_REG_RW    
#define   LPASS_AUD_SLIMBUS_N___POR              0x00000000
#define   LPASS_AUD_SLIMBUS_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_AUD_SLIMBUS_N__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_AUD_SLIMBUS_N__NOT_N_MINUS_M___S               0
#define   LPASS_AUD_SLIMBUS_N___M                0x000000FF   
#define   LPASS_AUD_SLIMBUS_N___S                              0

#define LPASS_AUD_SLIMBUS_D                       (0x17017010)
#define   LPASS_AUD_SLIMBUS_D___RWC                 QCSR_REG_RW    
#define   LPASS_AUD_SLIMBUS_D___POR              0x00000000
#define   LPASS_AUD_SLIMBUS_D__NOT_2D___POR      0x00
#define   LPASS_AUD_SLIMBUS_D__NOT_2D___M        0x000000FF
#define   LPASS_AUD_SLIMBUS_D__NOT_2D___S                      0
#define   LPASS_AUD_SLIMBUS_D___M                0x000000FF   
#define   LPASS_AUD_SLIMBUS_D___S                              0

#define LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR         (0x17017014)
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR___M  0x80000003   
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CBCR___S                0

#define LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR    (0x17017018)
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR___POR 0x00004210
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x1
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__WAKEUP___POR 0x2
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__SLEEP___POR 0x1
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CBCR___S               0

#define LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR     (0x1701701C)
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_NPL_CBCR___S               0

#define LPASS_QCA_SLIMBUS_CMD_RCGR                (0x17018000)
#define   LPASS_QCA_SLIMBUS_CMD_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SLIMBUS_CMD_RCGR___POR       0x00000000
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__UPDATE___M 0x00000001
#define   LPASS_QCA_SLIMBUS_CMD_RCGR__UPDATE___S               0
#define   LPASS_QCA_SLIMBUS_CMD_RCGR___M         0x800000F3   
#define   LPASS_QCA_SLIMBUS_CMD_RCGR___S                       0

#define LPASS_QCA_SLIMBUS_CFG_RCGR                (0x17018004)
#define   LPASS_QCA_SLIMBUS_CFG_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SLIMBUS_CFG_RCGR___POR       0x00000000
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__MODE___POR 0x0
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__MODE___M   0x00003000
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__MODE___S                12
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_QCA_SLIMBUS_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_QCA_SLIMBUS_CFG_RCGR___M         0x0000771F   
#define   LPASS_QCA_SLIMBUS_CFG_RCGR___S                       0

#define LPASS_QCA_SLIMBUS_M                       (0x17018008)
#define   LPASS_QCA_SLIMBUS_M___RWC                 QCSR_REG_RW    
#define   LPASS_QCA_SLIMBUS_M___POR              0x00000000
#define   LPASS_QCA_SLIMBUS_M__M___POR           0x00
#define   LPASS_QCA_SLIMBUS_M__M___M             0x000000FF
#define   LPASS_QCA_SLIMBUS_M__M___S                           0
#define   LPASS_QCA_SLIMBUS_M___M                0x000000FF   
#define   LPASS_QCA_SLIMBUS_M___S                              0

#define LPASS_QCA_SLIMBUS_N                       (0x1701800C)
#define   LPASS_QCA_SLIMBUS_N___RWC                 QCSR_REG_RW    
#define   LPASS_QCA_SLIMBUS_N___POR              0x00000000
#define   LPASS_QCA_SLIMBUS_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_QCA_SLIMBUS_N__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_QCA_SLIMBUS_N__NOT_N_MINUS_M___S               0
#define   LPASS_QCA_SLIMBUS_N___M                0x000000FF   
#define   LPASS_QCA_SLIMBUS_N___S                              0

#define LPASS_QCA_SLIMBUS_D                       (0x17018010)
#define   LPASS_QCA_SLIMBUS_D___RWC                 QCSR_REG_RW    
#define   LPASS_QCA_SLIMBUS_D___POR              0x00000000
#define   LPASS_QCA_SLIMBUS_D__NOT_2D___POR      0x00
#define   LPASS_QCA_SLIMBUS_D__NOT_2D___M        0x000000FF
#define   LPASS_QCA_SLIMBUS_D__NOT_2D___S                      0
#define   LPASS_QCA_SLIMBUS_D___M                0x000000FF   
#define   LPASS_QCA_SLIMBUS_D___S                              0

#define LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR         (0x17018014)
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR___M  0x80000003   
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CBCR___S                0

#define LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR    (0x17018018)
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR___POR 0x00004210
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x1
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__WAKEUP___POR 0x2
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__SLEEP___POR 0x1
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CBCR___S               0

#define LPASS_LPAIF_PCMOE_CMD_RCGR                (0x17019000)
#define   LPASS_LPAIF_PCMOE_CMD_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_PCMOE_CMD_RCGR___POR       0x00000000
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__UPDATE___M 0x00000001
#define   LPASS_LPAIF_PCMOE_CMD_RCGR__UPDATE___S               0
#define   LPASS_LPAIF_PCMOE_CMD_RCGR___M         0x800000F3   
#define   LPASS_LPAIF_PCMOE_CMD_RCGR___S                       0

#define LPASS_LPAIF_PCMOE_CFG_RCGR                (0x17019004)
#define   LPASS_LPAIF_PCMOE_CFG_RCGR___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_PCMOE_CFG_RCGR___POR       0x00000000
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__MODE___POR 0x0
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__MODE___M   0x00003000
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__MODE___S                12
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_LPAIF_PCMOE_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_LPAIF_PCMOE_CFG_RCGR___M         0x0000771F   
#define   LPASS_LPAIF_PCMOE_CFG_RCGR___S                       0

#define LPASS_LPAIF_PCMOE_M                       (0x17019008)
#define   LPASS_LPAIF_PCMOE_M___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_PCMOE_M___POR              0x00000000
#define   LPASS_LPAIF_PCMOE_M__M___POR           0x00
#define   LPASS_LPAIF_PCMOE_M__M___M             0x000000FF
#define   LPASS_LPAIF_PCMOE_M__M___S                           0
#define   LPASS_LPAIF_PCMOE_M___M                0x000000FF   
#define   LPASS_LPAIF_PCMOE_M___S                              0

#define LPASS_LPAIF_PCMOE_N                       (0x1701900C)
#define   LPASS_LPAIF_PCMOE_N___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_PCMOE_N___POR              0x00000000
#define   LPASS_LPAIF_PCMOE_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_LPAIF_PCMOE_N__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_LPAIF_PCMOE_N__NOT_N_MINUS_M___S               0
#define   LPASS_LPAIF_PCMOE_N___M                0x000000FF   
#define   LPASS_LPAIF_PCMOE_N___S                              0

#define LPASS_LPAIF_PCMOE_D                       (0x17019010)
#define   LPASS_LPAIF_PCMOE_D___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_PCMOE_D___POR              0x00000000
#define   LPASS_LPAIF_PCMOE_D__NOT_2D___POR      0x00
#define   LPASS_LPAIF_PCMOE_D__NOT_2D___M        0x000000FF
#define   LPASS_LPAIF_PCMOE_D__NOT_2D___S                      0
#define   LPASS_LPAIF_PCMOE_D___M                0x000000FF   
#define   LPASS_LPAIF_PCMOE_D___S                              0

#define LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR   (0x17019014)
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_LPAIF_PCM_DATA_OE_CBCR___S               0

#define LPASS_SLEEP_CMD_RCGR                      (0x1701A000)
#define   LPASS_SLEEP_CMD_RCGR___RWC                QCSR_REG_RW    
#define   LPASS_SLEEP_CMD_RCGR___POR             0x00000000
#define   LPASS_SLEEP_CMD_RCGR__ROOT_OFF___POR   0x0
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_D___POR    0x0
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_N___POR    0x0
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_M___POR    0x0
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_SLEEP_CMD_RCGR__ROOT_EN___POR    0x0
#define   LPASS_SLEEP_CMD_RCGR__UPDATE___POR     0x0
#define   LPASS_SLEEP_CMD_RCGR__ROOT_OFF___M     0x80000000
#define   LPASS_SLEEP_CMD_RCGR__ROOT_OFF___S                  31
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_D___M      0x00000080
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_D___S                    7
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_N___M      0x00000040
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_N___S                    6
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_M___M      0x00000020
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_M___S                    5
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_SLEEP_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_SLEEP_CMD_RCGR__ROOT_EN___M      0x00000002
#define   LPASS_SLEEP_CMD_RCGR__ROOT_EN___S                    1
#define   LPASS_SLEEP_CMD_RCGR__UPDATE___M       0x00000001
#define   LPASS_SLEEP_CMD_RCGR__UPDATE___S                     0
#define   LPASS_SLEEP_CMD_RCGR___M               0x800000F3   
#define   LPASS_SLEEP_CMD_RCGR___S                             0

#define LPASS_SLEEP_CFG_RCGR                      (0x1701A004)
#define   LPASS_SLEEP_CFG_RCGR___RWC                QCSR_REG_RW    
#define   LPASS_SLEEP_CFG_RCGR___POR             0x00000100
#define   LPASS_SLEEP_CFG_RCGR__RCGLITE_DISABLE___POR 0x0
#define   LPASS_SLEEP_CFG_RCGR__MODE___POR       0x0
#define   LPASS_SLEEP_CFG_RCGR__SRC_SEL___POR    0x1
#define   LPASS_SLEEP_CFG_RCGR__SRC_DIV___POR    0x00
#define   LPASS_SLEEP_CFG_RCGR__RCGLITE_DISABLE___M 0x00010000
#define   LPASS_SLEEP_CFG_RCGR__RCGLITE_DISABLE___S              16
#define   LPASS_SLEEP_CFG_RCGR__MODE___M         0x00003000
#define   LPASS_SLEEP_CFG_RCGR__MODE___S                      12
#define   LPASS_SLEEP_CFG_RCGR__SRC_SEL___M      0x00000700
#define   LPASS_SLEEP_CFG_RCGR__SRC_SEL___S                    8
#define   LPASS_SLEEP_CFG_RCGR__SRC_DIV___M      0x0000001F
#define   LPASS_SLEEP_CFG_RCGR__SRC_DIV___S                    0
#define   LPASS_SLEEP_CFG_RCGR___M               0x0001371F   
#define   LPASS_SLEEP_CFG_RCGR___S                             0

#define LPASS_XO_CMD_RCGR                         (0x1701B000)
#define   LPASS_XO_CMD_RCGR___RWC                   QCSR_REG_RW    
#define   LPASS_XO_CMD_RCGR___POR                0x00000000
#define   LPASS_XO_CMD_RCGR__ROOT_OFF___POR      0x0
#define   LPASS_XO_CMD_RCGR__DIRTY_D___POR       0x0
#define   LPASS_XO_CMD_RCGR__DIRTY_N___POR       0x0
#define   LPASS_XO_CMD_RCGR__DIRTY_M___POR       0x0
#define   LPASS_XO_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_XO_CMD_RCGR__ROOT_EN___POR       0x0
#define   LPASS_XO_CMD_RCGR__UPDATE___POR        0x0
#define   LPASS_XO_CMD_RCGR__ROOT_OFF___M        0x80000000
#define   LPASS_XO_CMD_RCGR__ROOT_OFF___S                     31
#define   LPASS_XO_CMD_RCGR__DIRTY_D___M         0x00000080
#define   LPASS_XO_CMD_RCGR__DIRTY_D___S                       7
#define   LPASS_XO_CMD_RCGR__DIRTY_N___M         0x00000040
#define   LPASS_XO_CMD_RCGR__DIRTY_N___S                       6
#define   LPASS_XO_CMD_RCGR__DIRTY_M___M         0x00000020
#define   LPASS_XO_CMD_RCGR__DIRTY_M___S                       5
#define   LPASS_XO_CMD_RCGR__DIRTY_CFG_RCGR___M  0x00000010
#define   LPASS_XO_CMD_RCGR__DIRTY_CFG_RCGR___S                4
#define   LPASS_XO_CMD_RCGR__ROOT_EN___M         0x00000002
#define   LPASS_XO_CMD_RCGR__ROOT_EN___S                       1
#define   LPASS_XO_CMD_RCGR__UPDATE___M          0x00000001
#define   LPASS_XO_CMD_RCGR__UPDATE___S                        0
#define   LPASS_XO_CMD_RCGR___M                  0x800000F3   
#define   LPASS_XO_CMD_RCGR___S                                0

#define LPASS_XO_CFG_RCGR                         (0x1701B004)
#define   LPASS_XO_CFG_RCGR___RWC                   QCSR_REG_RW    
#define   LPASS_XO_CFG_RCGR___POR                0x00000000
#define   LPASS_XO_CFG_RCGR__RCGLITE_DISABLE___POR 0x0
#define   LPASS_XO_CFG_RCGR__ALT_SRC_SEL___POR   0x0
#define   LPASS_XO_CFG_RCGR__MODE___POR          0x0
#define   LPASS_XO_CFG_RCGR__SRC_SEL___POR       0x0
#define   LPASS_XO_CFG_RCGR__SRC_DIV___POR       0x00
#define   LPASS_XO_CFG_RCGR__RCGLITE_DISABLE___M 0x00010000
#define   LPASS_XO_CFG_RCGR__RCGLITE_DISABLE___S              16
#define   LPASS_XO_CFG_RCGR__ALT_SRC_SEL___M     0x00004000
#define   LPASS_XO_CFG_RCGR__ALT_SRC_SEL___S                  14
#define   LPASS_XO_CFG_RCGR__MODE___M            0x00003000
#define   LPASS_XO_CFG_RCGR__MODE___S                         12
#define   LPASS_XO_CFG_RCGR__SRC_SEL___M         0x00000700
#define   LPASS_XO_CFG_RCGR__SRC_SEL___S                       8
#define   LPASS_XO_CFG_RCGR__SRC_DIV___M         0x0000001F
#define   LPASS_XO_CFG_RCGR__SRC_DIV___S                       0
#define   LPASS_XO_CFG_RCGR___M                  0x0001771F   
#define   LPASS_XO_CFG_RCGR___S                                0

#define LPASS_AUDIO_CORE_AVSYNC_STC_CBCR          (0x1701C000)
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR___RWC    QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR___M   0x80000003   
#define   LPASS_AUDIO_CORE_AVSYNC_STC_CBCR___S                 0

#define LPASS_CORE_CMD_RCGR                       (0x1701D000)
#define   LPASS_CORE_CMD_RCGR___RWC                 QCSR_REG_RW    
#define   LPASS_CORE_CMD_RCGR___POR              0x00000000
#define   LPASS_CORE_CMD_RCGR__ROOT_OFF___POR    0x0
#define   LPASS_CORE_CMD_RCGR__DIRTY_D___POR     0x0
#define   LPASS_CORE_CMD_RCGR__DIRTY_N___POR     0x0
#define   LPASS_CORE_CMD_RCGR__DIRTY_M___POR     0x0
#define   LPASS_CORE_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_CORE_CMD_RCGR__ROOT_EN___POR     0x0
#define   LPASS_CORE_CMD_RCGR__UPDATE___POR      0x0
#define   LPASS_CORE_CMD_RCGR__ROOT_OFF___M      0x80000000
#define   LPASS_CORE_CMD_RCGR__ROOT_OFF___S                   31
#define   LPASS_CORE_CMD_RCGR__DIRTY_D___M       0x00000080
#define   LPASS_CORE_CMD_RCGR__DIRTY_D___S                     7
#define   LPASS_CORE_CMD_RCGR__DIRTY_N___M       0x00000040
#define   LPASS_CORE_CMD_RCGR__DIRTY_N___S                     6
#define   LPASS_CORE_CMD_RCGR__DIRTY_M___M       0x00000020
#define   LPASS_CORE_CMD_RCGR__DIRTY_M___S                     5
#define   LPASS_CORE_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_CORE_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_CORE_CMD_RCGR__ROOT_EN___M       0x00000002
#define   LPASS_CORE_CMD_RCGR__ROOT_EN___S                     1
#define   LPASS_CORE_CMD_RCGR__UPDATE___M        0x00000001
#define   LPASS_CORE_CMD_RCGR__UPDATE___S                      0
#define   LPASS_CORE_CMD_RCGR___M                0x800000F3   
#define   LPASS_CORE_CMD_RCGR___S                              0

#define LPASS_CORE_CFG_RCGR                       (0x1701D004)
#define   LPASS_CORE_CFG_RCGR___RWC                 QCSR_REG_RW    
#define   LPASS_CORE_CFG_RCGR___POR              0x00000000
#define   LPASS_CORE_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_CORE_CFG_RCGR__MODE___POR        0x0
#define   LPASS_CORE_CFG_RCGR__SRC_SEL___POR     0x0
#define   LPASS_CORE_CFG_RCGR__SRC_DIV___POR     0x00
#define   LPASS_CORE_CFG_RCGR__ALT_SRC_SEL___M   0x00004000
#define   LPASS_CORE_CFG_RCGR__ALT_SRC_SEL___S                14
#define   LPASS_CORE_CFG_RCGR__MODE___M          0x00003000
#define   LPASS_CORE_CFG_RCGR__MODE___S                       12
#define   LPASS_CORE_CFG_RCGR__SRC_SEL___M       0x00000700
#define   LPASS_CORE_CFG_RCGR__SRC_SEL___S                     8
#define   LPASS_CORE_CFG_RCGR__SRC_DIV___M       0x0000001F
#define   LPASS_CORE_CFG_RCGR__SRC_DIV___S                     0
#define   LPASS_CORE_CFG_RCGR___M                0x0000771F   
#define   LPASS_CORE_CFG_RCGR___S                              0

#define LPASS_CORE_M                              (0x1701D008)
#define   LPASS_CORE_M___RWC                        QCSR_REG_RW    
#define   LPASS_CORE_M___POR                     0x00000000
#define   LPASS_CORE_M__M___POR                  0x00
#define   LPASS_CORE_M__M___M                    0x000000FF
#define   LPASS_CORE_M__M___S                                  0
#define   LPASS_CORE_M___M                       0x000000FF   
#define   LPASS_CORE_M___S                                     0

#define LPASS_CORE_N                              (0x1701D00C)
#define   LPASS_CORE_N___RWC                        QCSR_REG_RW    
#define   LPASS_CORE_N___POR                     0x00000000
#define   LPASS_CORE_N__NOT_N_MINUS_M___POR      0x00
#define   LPASS_CORE_N__NOT_N_MINUS_M___M        0x000000FF
#define   LPASS_CORE_N__NOT_N_MINUS_M___S                      0
#define   LPASS_CORE_N___M                       0x000000FF   
#define   LPASS_CORE_N___S                                     0

#define LPASS_CORE_D                              (0x1701D010)
#define   LPASS_CORE_D___RWC                        QCSR_REG_RW    
#define   LPASS_CORE_D___POR                     0x00000000
#define   LPASS_CORE_D__NOT_2D___POR             0x00
#define   LPASS_CORE_D__NOT_2D___M               0x000000FF
#define   LPASS_CORE_D__NOT_2D___S                             0
#define   LPASS_CORE_D___M                       0x000000FF   
#define   LPASS_CORE_D___S                                     0

#define LPASS_CORE_CMD_DFSR                       (0x1701D014)
#define   LPASS_CORE_CMD_DFSR___RWC                 QCSR_REG_RW    
#define   LPASS_CORE_CMD_DFSR___POR              0x00008000
#define   LPASS_CORE_CMD_DFSR__RCG_SW_CTRL___POR 0x1
#define   LPASS_CORE_CMD_DFSR__SW_PERF_STATE___POR 0x0
#define   LPASS_CORE_CMD_DFSR__SW_OVERRIDE___POR 0x0
#define   LPASS_CORE_CMD_DFSR__PERF_STATE_UPDATE_STATUS___POR 0x0
#define   LPASS_CORE_CMD_DFSR__DFS_FSM_STATE___POR 0x0
#define   LPASS_CORE_CMD_DFSR__HW_CLK_CONTROL___POR 0x0
#define   LPASS_CORE_CMD_DFSR__CURR_PERF_STATE___POR 0x0
#define   LPASS_CORE_CMD_DFSR__DFS_EN___POR      0x0
#define   LPASS_CORE_CMD_DFSR__RCG_SW_CTRL___M   0x00008000
#define   LPASS_CORE_CMD_DFSR__RCG_SW_CTRL___S                15
#define   LPASS_CORE_CMD_DFSR__SW_PERF_STATE___M 0x00003800
#define   LPASS_CORE_CMD_DFSR__SW_PERF_STATE___S              11
#define   LPASS_CORE_CMD_DFSR__SW_OVERRIDE___M   0x00000400
#define   LPASS_CORE_CMD_DFSR__SW_OVERRIDE___S                10
#define   LPASS_CORE_CMD_DFSR__PERF_STATE_UPDATE_STATUS___M 0x00000200
#define   LPASS_CORE_CMD_DFSR__PERF_STATE_UPDATE_STATUS___S               9
#define   LPASS_CORE_CMD_DFSR__DFS_FSM_STATE___M 0x000001C0
#define   LPASS_CORE_CMD_DFSR__DFS_FSM_STATE___S               6
#define   LPASS_CORE_CMD_DFSR__HW_CLK_CONTROL___M 0x00000020
#define   LPASS_CORE_CMD_DFSR__HW_CLK_CONTROL___S               5
#define   LPASS_CORE_CMD_DFSR__CURR_PERF_STATE___M 0x0000000E
#define   LPASS_CORE_CMD_DFSR__CURR_PERF_STATE___S               1
#define   LPASS_CORE_CMD_DFSR__DFS_EN___M        0x00000001
#define   LPASS_CORE_CMD_DFSR__DFS_EN___S                      0
#define   LPASS_CORE_CMD_DFSR__DFS_EN__DISABLE               0x0
#define   LPASS_CORE_CMD_DFSR__DFS_EN__ENABLE                0x1
#define   LPASS_CORE_CMD_DFSR___M                0x0000BFEF   
#define   LPASS_CORE_CMD_DFSR___S                              0

#define LPASS_CORE_PERF0_DFSR                     (0x1701D018)
#define   LPASS_CORE_PERF0_DFSR___RWC               QCSR_REG_RW    
#define   LPASS_CORE_PERF0_DFSR___POR            0x00000107
#define   LPASS_CORE_PERF0_DFSR__MODE___POR      0x0
#define   LPASS_CORE_PERF0_DFSR__SRC_SEL___POR   0x1
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV___POR   0x07
#define   LPASS_CORE_PERF0_DFSR__MODE___M        0x00003000
#define   LPASS_CORE_PERF0_DFSR__MODE___S                     12
#define   LPASS_CORE_PERF0_DFSR__MODE__BYPASS                0x0
#define   LPASS_CORE_PERF0_DFSR__MODE__SWALLOW               0x1
#define   LPASS_CORE_PERF0_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_CORE_PERF0_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_CORE_PERF0_DFSR__SRC_SEL___M     0x00000700
#define   LPASS_CORE_PERF0_DFSR__SRC_SEL___S                   8
#define   LPASS_CORE_PERF0_DFSR__SRC_SEL__SRC0               0x0
#define   LPASS_CORE_PERF0_DFSR__SRC_SEL__SRC1               0x1
#define   LPASS_CORE_PERF0_DFSR__SRC_SEL__SRC2               0x2
#define   LPASS_CORE_PERF0_DFSR__SRC_SEL__SRC3               0x3
#define   LPASS_CORE_PERF0_DFSR__SRC_SEL__SRC4               0x4
#define   LPASS_CORE_PERF0_DFSR__SRC_SEL__SRC5               0x5
#define   LPASS_CORE_PERF0_DFSR__SRC_SEL__SRC6               0x6
#define   LPASS_CORE_PERF0_DFSR__SRC_SEL__SRC7               0x7
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV___M     0x0000001F
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV___S                   0
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV1              0x01
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV2              0x03
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV3              0x05
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV4              0x07
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV5              0x09
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV6              0x0B
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV7              0x0D
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV8              0x0F
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV9              0x11
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV10             0x13
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV11             0x15
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV12             0x17
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV13             0x19
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV14             0x1B
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV15             0x1D
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_CORE_PERF0_DFSR__SRC_DIV__DIV16             0x1F
#define   LPASS_CORE_PERF0_DFSR___M              0x0000371F   
#define   LPASS_CORE_PERF0_DFSR___S                            0

#define LPASS_CORE_PERF1_DFSR                     (0x1701D01C)
#define   LPASS_CORE_PERF1_DFSR___RWC               QCSR_REG_RW    
#define   LPASS_CORE_PERF1_DFSR___POR            0x00000107
#define   LPASS_CORE_PERF1_DFSR__MODE___POR      0x0
#define   LPASS_CORE_PERF1_DFSR__SRC_SEL___POR   0x1
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV___POR   0x07
#define   LPASS_CORE_PERF1_DFSR__MODE___M        0x00003000
#define   LPASS_CORE_PERF1_DFSR__MODE___S                     12
#define   LPASS_CORE_PERF1_DFSR__MODE__BYPASS                0x0
#define   LPASS_CORE_PERF1_DFSR__MODE__SWALLOW               0x1
#define   LPASS_CORE_PERF1_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_CORE_PERF1_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_CORE_PERF1_DFSR__SRC_SEL___M     0x00000700
#define   LPASS_CORE_PERF1_DFSR__SRC_SEL___S                   8
#define   LPASS_CORE_PERF1_DFSR__SRC_SEL__SRC0               0x0
#define   LPASS_CORE_PERF1_DFSR__SRC_SEL__SRC1               0x1
#define   LPASS_CORE_PERF1_DFSR__SRC_SEL__SRC2               0x2
#define   LPASS_CORE_PERF1_DFSR__SRC_SEL__SRC3               0x3
#define   LPASS_CORE_PERF1_DFSR__SRC_SEL__SRC4               0x4
#define   LPASS_CORE_PERF1_DFSR__SRC_SEL__SRC5               0x5
#define   LPASS_CORE_PERF1_DFSR__SRC_SEL__SRC6               0x6
#define   LPASS_CORE_PERF1_DFSR__SRC_SEL__SRC7               0x7
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV___M     0x0000001F
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV___S                   0
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV1              0x01
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV2              0x03
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV3              0x05
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV4              0x07
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV5              0x09
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV6              0x0B
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV7              0x0D
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV8              0x0F
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV9              0x11
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV10             0x13
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV11             0x15
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV12             0x17
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV13             0x19
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV14             0x1B
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV15             0x1D
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_CORE_PERF1_DFSR__SRC_DIV__DIV16             0x1F
#define   LPASS_CORE_PERF1_DFSR___M              0x0000371F   
#define   LPASS_CORE_PERF1_DFSR___S                            0

#define LPASS_CORE_PERF2_DFSR                     (0x1701D020)
#define   LPASS_CORE_PERF2_DFSR___RWC               QCSR_REG_RW    
#define   LPASS_CORE_PERF2_DFSR___POR            0x00000109
#define   LPASS_CORE_PERF2_DFSR__MODE___POR      0x0
#define   LPASS_CORE_PERF2_DFSR__SRC_SEL___POR   0x1
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV___POR   0x09
#define   LPASS_CORE_PERF2_DFSR__MODE___M        0x00003000
#define   LPASS_CORE_PERF2_DFSR__MODE___S                     12
#define   LPASS_CORE_PERF2_DFSR__MODE__BYPASS                0x0
#define   LPASS_CORE_PERF2_DFSR__MODE__SWALLOW               0x1
#define   LPASS_CORE_PERF2_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_CORE_PERF2_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_CORE_PERF2_DFSR__SRC_SEL___M     0x00000700
#define   LPASS_CORE_PERF2_DFSR__SRC_SEL___S                   8
#define   LPASS_CORE_PERF2_DFSR__SRC_SEL__SRC0               0x0
#define   LPASS_CORE_PERF2_DFSR__SRC_SEL__SRC1               0x1
#define   LPASS_CORE_PERF2_DFSR__SRC_SEL__SRC2               0x2
#define   LPASS_CORE_PERF2_DFSR__SRC_SEL__SRC3               0x3
#define   LPASS_CORE_PERF2_DFSR__SRC_SEL__SRC4               0x4
#define   LPASS_CORE_PERF2_DFSR__SRC_SEL__SRC5               0x5
#define   LPASS_CORE_PERF2_DFSR__SRC_SEL__SRC6               0x6
#define   LPASS_CORE_PERF2_DFSR__SRC_SEL__SRC7               0x7
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV___M     0x0000001F
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV___S                   0
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV1              0x01
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV2              0x03
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV3              0x05
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV4              0x07
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV5              0x09
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV6              0x0B
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV7              0x0D
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV8              0x0F
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV9              0x11
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV10             0x13
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV11             0x15
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV12             0x17
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV13             0x19
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV14             0x1B
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV15             0x1D
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_CORE_PERF2_DFSR__SRC_DIV__DIV16             0x1F
#define   LPASS_CORE_PERF2_DFSR___M              0x0000371F   
#define   LPASS_CORE_PERF2_DFSR___S                            0

#define LPASS_CORE_PERF3_DFSR                     (0x1701D024)
#define   LPASS_CORE_PERF3_DFSR___RWC               QCSR_REG_RW    
#define   LPASS_CORE_PERF3_DFSR___POR            0x0000010B
#define   LPASS_CORE_PERF3_DFSR__MODE___POR      0x0
#define   LPASS_CORE_PERF3_DFSR__SRC_SEL___POR   0x1
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV___POR   0x0B
#define   LPASS_CORE_PERF3_DFSR__MODE___M        0x00003000
#define   LPASS_CORE_PERF3_DFSR__MODE___S                     12
#define   LPASS_CORE_PERF3_DFSR__MODE__BYPASS                0x0
#define   LPASS_CORE_PERF3_DFSR__MODE__SWALLOW               0x1
#define   LPASS_CORE_PERF3_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_CORE_PERF3_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_CORE_PERF3_DFSR__SRC_SEL___M     0x00000700
#define   LPASS_CORE_PERF3_DFSR__SRC_SEL___S                   8
#define   LPASS_CORE_PERF3_DFSR__SRC_SEL__SRC0               0x0
#define   LPASS_CORE_PERF3_DFSR__SRC_SEL__SRC1               0x1
#define   LPASS_CORE_PERF3_DFSR__SRC_SEL__SRC2               0x2
#define   LPASS_CORE_PERF3_DFSR__SRC_SEL__SRC3               0x3
#define   LPASS_CORE_PERF3_DFSR__SRC_SEL__SRC4               0x4
#define   LPASS_CORE_PERF3_DFSR__SRC_SEL__SRC5               0x5
#define   LPASS_CORE_PERF3_DFSR__SRC_SEL__SRC6               0x6
#define   LPASS_CORE_PERF3_DFSR__SRC_SEL__SRC7               0x7
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV___M     0x0000001F
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV___S                   0
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV1              0x01
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV2              0x03
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV3              0x05
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV4              0x07
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV5              0x09
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV6              0x0B
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV7              0x0D
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV8              0x0F
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV9              0x11
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV10             0x13
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV11             0x15
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV12             0x17
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV13             0x19
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV14             0x1B
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV15             0x1D
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_CORE_PERF3_DFSR__SRC_DIV__DIV16             0x1F
#define   LPASS_CORE_PERF3_DFSR___M              0x0000371F   
#define   LPASS_CORE_PERF3_DFSR___S                            0

#define LPASS_CORE_PERF4_DFSR                     (0x1701D028)
#define   LPASS_CORE_PERF4_DFSR___RWC               QCSR_REG_RW    
#define   LPASS_CORE_PERF4_DFSR___POR            0x00000207
#define   LPASS_CORE_PERF4_DFSR__MODE___POR      0x0
#define   LPASS_CORE_PERF4_DFSR__SRC_SEL___POR   0x2
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV___POR   0x07
#define   LPASS_CORE_PERF4_DFSR__MODE___M        0x00003000
#define   LPASS_CORE_PERF4_DFSR__MODE___S                     12
#define   LPASS_CORE_PERF4_DFSR__MODE__BYPASS                0x0
#define   LPASS_CORE_PERF4_DFSR__MODE__SWALLOW               0x1
#define   LPASS_CORE_PERF4_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_CORE_PERF4_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_CORE_PERF4_DFSR__SRC_SEL___M     0x00000700
#define   LPASS_CORE_PERF4_DFSR__SRC_SEL___S                   8
#define   LPASS_CORE_PERF4_DFSR__SRC_SEL__SRC0               0x0
#define   LPASS_CORE_PERF4_DFSR__SRC_SEL__SRC1               0x1
#define   LPASS_CORE_PERF4_DFSR__SRC_SEL__SRC2               0x2
#define   LPASS_CORE_PERF4_DFSR__SRC_SEL__SRC3               0x3
#define   LPASS_CORE_PERF4_DFSR__SRC_SEL__SRC4               0x4
#define   LPASS_CORE_PERF4_DFSR__SRC_SEL__SRC5               0x5
#define   LPASS_CORE_PERF4_DFSR__SRC_SEL__SRC6               0x6
#define   LPASS_CORE_PERF4_DFSR__SRC_SEL__SRC7               0x7
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV___M     0x0000001F
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV___S                   0
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV1              0x01
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV2              0x03
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV3              0x05
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV4              0x07
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV5              0x09
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV6              0x0B
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV7              0x0D
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV8              0x0F
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV9              0x11
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV10             0x13
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV11             0x15
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV12             0x17
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV13             0x19
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV14             0x1B
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV15             0x1D
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_CORE_PERF4_DFSR__SRC_DIV__DIV16             0x1F
#define   LPASS_CORE_PERF4_DFSR___M              0x0000371F   
#define   LPASS_CORE_PERF4_DFSR___S                            0

#define LPASS_CORE_PERF5_DFSR                     (0x1701D02C)
#define   LPASS_CORE_PERF5_DFSR___RWC               QCSR_REG_RW    
#define   LPASS_CORE_PERF5_DFSR___POR            0x00000209
#define   LPASS_CORE_PERF5_DFSR__MODE___POR      0x0
#define   LPASS_CORE_PERF5_DFSR__SRC_SEL___POR   0x2
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV___POR   0x09
#define   LPASS_CORE_PERF5_DFSR__MODE___M        0x00003000
#define   LPASS_CORE_PERF5_DFSR__MODE___S                     12
#define   LPASS_CORE_PERF5_DFSR__MODE__BYPASS                0x0
#define   LPASS_CORE_PERF5_DFSR__MODE__SWALLOW               0x1
#define   LPASS_CORE_PERF5_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_CORE_PERF5_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_CORE_PERF5_DFSR__SRC_SEL___M     0x00000700
#define   LPASS_CORE_PERF5_DFSR__SRC_SEL___S                   8
#define   LPASS_CORE_PERF5_DFSR__SRC_SEL__SRC0               0x0
#define   LPASS_CORE_PERF5_DFSR__SRC_SEL__SRC1               0x1
#define   LPASS_CORE_PERF5_DFSR__SRC_SEL__SRC2               0x2
#define   LPASS_CORE_PERF5_DFSR__SRC_SEL__SRC3               0x3
#define   LPASS_CORE_PERF5_DFSR__SRC_SEL__SRC4               0x4
#define   LPASS_CORE_PERF5_DFSR__SRC_SEL__SRC5               0x5
#define   LPASS_CORE_PERF5_DFSR__SRC_SEL__SRC6               0x6
#define   LPASS_CORE_PERF5_DFSR__SRC_SEL__SRC7               0x7
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV___M     0x0000001F
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV___S                   0
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV1              0x01
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV2              0x03
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV3              0x05
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV4              0x07
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV5              0x09
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV6              0x0B
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV7              0x0D
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV8              0x0F
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV9              0x11
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV10             0x13
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV11             0x15
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV12             0x17
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV13             0x19
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV14             0x1B
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV15             0x1D
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_CORE_PERF5_DFSR__SRC_DIV__DIV16             0x1F
#define   LPASS_CORE_PERF5_DFSR___M              0x0000371F   
#define   LPASS_CORE_PERF5_DFSR___S                            0

#define LPASS_CORE_PERF6_DFSR                     (0x1701D030)
#define   LPASS_CORE_PERF6_DFSR___RWC               QCSR_REG_RW    
#define   LPASS_CORE_PERF6_DFSR___POR            0x0000020F
#define   LPASS_CORE_PERF6_DFSR__MODE___POR      0x0
#define   LPASS_CORE_PERF6_DFSR__SRC_SEL___POR   0x2
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV___POR   0x0F
#define   LPASS_CORE_PERF6_DFSR__MODE___M        0x00003000
#define   LPASS_CORE_PERF6_DFSR__MODE___S                     12
#define   LPASS_CORE_PERF6_DFSR__MODE__BYPASS                0x0
#define   LPASS_CORE_PERF6_DFSR__MODE__SWALLOW               0x1
#define   LPASS_CORE_PERF6_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_CORE_PERF6_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_CORE_PERF6_DFSR__SRC_SEL___M     0x00000700
#define   LPASS_CORE_PERF6_DFSR__SRC_SEL___S                   8
#define   LPASS_CORE_PERF6_DFSR__SRC_SEL__SRC0               0x0
#define   LPASS_CORE_PERF6_DFSR__SRC_SEL__SRC1               0x1
#define   LPASS_CORE_PERF6_DFSR__SRC_SEL__SRC2               0x2
#define   LPASS_CORE_PERF6_DFSR__SRC_SEL__SRC3               0x3
#define   LPASS_CORE_PERF6_DFSR__SRC_SEL__SRC4               0x4
#define   LPASS_CORE_PERF6_DFSR__SRC_SEL__SRC5               0x5
#define   LPASS_CORE_PERF6_DFSR__SRC_SEL__SRC6               0x6
#define   LPASS_CORE_PERF6_DFSR__SRC_SEL__SRC7               0x7
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV___M     0x0000001F
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV___S                   0
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV1              0x01
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV2              0x03
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV3              0x05
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV4              0x07
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV5              0x09
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV6              0x0B
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV7              0x0D
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV8              0x0F
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV9              0x11
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV10             0x13
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV11             0x15
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV12             0x17
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV13             0x19
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV14             0x1B
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV15             0x1D
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_CORE_PERF6_DFSR__SRC_DIV__DIV16             0x1F
#define   LPASS_CORE_PERF6_DFSR___M              0x0000371F   
#define   LPASS_CORE_PERF6_DFSR___S                            0

#define LPASS_CORE_PERF7_DFSR                     (0x1701D034)
#define   LPASS_CORE_PERF7_DFSR___RWC               QCSR_REG_RW    
#define   LPASS_CORE_PERF7_DFSR___POR            0x00000000
#define   LPASS_CORE_PERF7_DFSR__MODE___POR      0x0
#define   LPASS_CORE_PERF7_DFSR__SRC_SEL___POR   0x0
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV___POR   0x00
#define   LPASS_CORE_PERF7_DFSR__MODE___M        0x00003000
#define   LPASS_CORE_PERF7_DFSR__MODE___S                     12
#define   LPASS_CORE_PERF7_DFSR__MODE__BYPASS                0x0
#define   LPASS_CORE_PERF7_DFSR__MODE__SWALLOW               0x1
#define   LPASS_CORE_PERF7_DFSR__MODE__DUAL_EDGE             0x2
#define   LPASS_CORE_PERF7_DFSR__MODE__SINGLE_EDGE             0x3
#define   LPASS_CORE_PERF7_DFSR__SRC_SEL___M     0x00000700
#define   LPASS_CORE_PERF7_DFSR__SRC_SEL___S                   8
#define   LPASS_CORE_PERF7_DFSR__SRC_SEL__SRC0               0x0
#define   LPASS_CORE_PERF7_DFSR__SRC_SEL__SRC1               0x1
#define   LPASS_CORE_PERF7_DFSR__SRC_SEL__SRC2               0x2
#define   LPASS_CORE_PERF7_DFSR__SRC_SEL__SRC3               0x3
#define   LPASS_CORE_PERF7_DFSR__SRC_SEL__SRC4               0x4
#define   LPASS_CORE_PERF7_DFSR__SRC_SEL__SRC5               0x5
#define   LPASS_CORE_PERF7_DFSR__SRC_SEL__SRC6               0x6
#define   LPASS_CORE_PERF7_DFSR__SRC_SEL__SRC7               0x7
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV___M     0x0000001F
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV___S                   0
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__BYPASS            0x00
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV1              0x01
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV1_5            0x02
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV2              0x03
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV2_5            0x04
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV3              0x05
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV3_5            0x06
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV4              0x07
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV4_5            0x08
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV5              0x09
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV6              0x0B
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV7              0x0D
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV8              0x0F
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV8_5            0x10
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV9              0x11
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV9_5            0x12
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV10             0x13
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV10_5            0x14
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV11             0x15
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV11_5            0x16
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV12             0x17
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV12_5            0x18
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV13             0x19
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV14             0x1B
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV15             0x1D
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_CORE_PERF7_DFSR__SRC_DIV__DIV16             0x1F
#define   LPASS_CORE_PERF7_DFSR___M              0x0000371F   
#define   LPASS_CORE_PERF7_DFSR___S                            0

#define LPASS_CORE_PERF0_M_DFSR                   (0x1701D038)
#define   LPASS_CORE_PERF0_M_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF0_M_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF0_M_DFSR__M___POR       0x00
#define   LPASS_CORE_PERF0_M_DFSR__M___M         0x000000FF
#define   LPASS_CORE_PERF0_M_DFSR__M___S                       0
#define   LPASS_CORE_PERF0_M_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF0_M_DFSR___S                          0

#define LPASS_CORE_PERF1_M_DFSR                   (0x1701D03C)
#define   LPASS_CORE_PERF1_M_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF1_M_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF1_M_DFSR__M___POR       0x00
#define   LPASS_CORE_PERF1_M_DFSR__M___M         0x000000FF
#define   LPASS_CORE_PERF1_M_DFSR__M___S                       0
#define   LPASS_CORE_PERF1_M_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF1_M_DFSR___S                          0

#define LPASS_CORE_PERF2_M_DFSR                   (0x1701D040)
#define   LPASS_CORE_PERF2_M_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF2_M_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF2_M_DFSR__M___POR       0x00
#define   LPASS_CORE_PERF2_M_DFSR__M___M         0x000000FF
#define   LPASS_CORE_PERF2_M_DFSR__M___S                       0
#define   LPASS_CORE_PERF2_M_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF2_M_DFSR___S                          0

#define LPASS_CORE_PERF3_M_DFSR                   (0x1701D044)
#define   LPASS_CORE_PERF3_M_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF3_M_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF3_M_DFSR__M___POR       0x00
#define   LPASS_CORE_PERF3_M_DFSR__M___M         0x000000FF
#define   LPASS_CORE_PERF3_M_DFSR__M___S                       0
#define   LPASS_CORE_PERF3_M_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF3_M_DFSR___S                          0

#define LPASS_CORE_PERF4_M_DFSR                   (0x1701D048)
#define   LPASS_CORE_PERF4_M_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF4_M_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF4_M_DFSR__M___POR       0x00
#define   LPASS_CORE_PERF4_M_DFSR__M___M         0x000000FF
#define   LPASS_CORE_PERF4_M_DFSR__M___S                       0
#define   LPASS_CORE_PERF4_M_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF4_M_DFSR___S                          0

#define LPASS_CORE_PERF5_M_DFSR                   (0x1701D04C)
#define   LPASS_CORE_PERF5_M_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF5_M_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF5_M_DFSR__M___POR       0x00
#define   LPASS_CORE_PERF5_M_DFSR__M___M         0x000000FF
#define   LPASS_CORE_PERF5_M_DFSR__M___S                       0
#define   LPASS_CORE_PERF5_M_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF5_M_DFSR___S                          0

#define LPASS_CORE_PERF6_M_DFSR                   (0x1701D050)
#define   LPASS_CORE_PERF6_M_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF6_M_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF6_M_DFSR__M___POR       0x00
#define   LPASS_CORE_PERF6_M_DFSR__M___M         0x000000FF
#define   LPASS_CORE_PERF6_M_DFSR__M___S                       0
#define   LPASS_CORE_PERF6_M_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF6_M_DFSR___S                          0

#define LPASS_CORE_PERF7_M_DFSR                   (0x1701D054)
#define   LPASS_CORE_PERF7_M_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF7_M_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF7_M_DFSR__M___POR       0x00
#define   LPASS_CORE_PERF7_M_DFSR__M___M         0x000000FF
#define   LPASS_CORE_PERF7_M_DFSR__M___S                       0
#define   LPASS_CORE_PERF7_M_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF7_M_DFSR___S                          0

#define LPASS_CORE_PERF0_N_DFSR                   (0x1701D058)
#define   LPASS_CORE_PERF0_N_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF0_N_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF0_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_CORE_PERF0_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_CORE_PERF0_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_CORE_PERF0_N_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF0_N_DFSR___S                          0

#define LPASS_CORE_PERF1_N_DFSR                   (0x1701D05C)
#define   LPASS_CORE_PERF1_N_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF1_N_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF1_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_CORE_PERF1_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_CORE_PERF1_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_CORE_PERF1_N_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF1_N_DFSR___S                          0

#define LPASS_CORE_PERF2_N_DFSR                   (0x1701D060)
#define   LPASS_CORE_PERF2_N_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF2_N_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF2_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_CORE_PERF2_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_CORE_PERF2_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_CORE_PERF2_N_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF2_N_DFSR___S                          0

#define LPASS_CORE_PERF3_N_DFSR                   (0x1701D064)
#define   LPASS_CORE_PERF3_N_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF3_N_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF3_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_CORE_PERF3_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_CORE_PERF3_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_CORE_PERF3_N_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF3_N_DFSR___S                          0

#define LPASS_CORE_PERF4_N_DFSR                   (0x1701D068)
#define   LPASS_CORE_PERF4_N_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF4_N_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF4_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_CORE_PERF4_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_CORE_PERF4_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_CORE_PERF4_N_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF4_N_DFSR___S                          0

#define LPASS_CORE_PERF5_N_DFSR                   (0x1701D06C)
#define   LPASS_CORE_PERF5_N_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF5_N_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF5_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_CORE_PERF5_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_CORE_PERF5_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_CORE_PERF5_N_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF5_N_DFSR___S                          0

#define LPASS_CORE_PERF6_N_DFSR                   (0x1701D070)
#define   LPASS_CORE_PERF6_N_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF6_N_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF6_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_CORE_PERF6_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_CORE_PERF6_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_CORE_PERF6_N_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF6_N_DFSR___S                          0

#define LPASS_CORE_PERF7_N_DFSR                   (0x1701D074)
#define   LPASS_CORE_PERF7_N_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF7_N_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF7_N_DFSR__NOT_N_MINUS_M___POR 0x00
#define   LPASS_CORE_PERF7_N_DFSR__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_CORE_PERF7_N_DFSR__NOT_N_MINUS_M___S               0
#define   LPASS_CORE_PERF7_N_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF7_N_DFSR___S                          0

#define LPASS_CORE_PERF0_D_DFSR                   (0x1701D078)
#define   LPASS_CORE_PERF0_D_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF0_D_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF0_D_DFSR__NOT_2D___POR  0x00
#define   LPASS_CORE_PERF0_D_DFSR__NOT_2D___M    0x000000FF
#define   LPASS_CORE_PERF0_D_DFSR__NOT_2D___S                  0
#define   LPASS_CORE_PERF0_D_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF0_D_DFSR___S                          0

#define LPASS_CORE_PERF1_D_DFSR                   (0x1701D07C)
#define   LPASS_CORE_PERF1_D_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF1_D_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF1_D_DFSR__NOT_2D___POR  0x00
#define   LPASS_CORE_PERF1_D_DFSR__NOT_2D___M    0x000000FF
#define   LPASS_CORE_PERF1_D_DFSR__NOT_2D___S                  0
#define   LPASS_CORE_PERF1_D_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF1_D_DFSR___S                          0

#define LPASS_CORE_PERF2_D_DFSR                   (0x1701D080)
#define   LPASS_CORE_PERF2_D_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF2_D_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF2_D_DFSR__NOT_2D___POR  0x00
#define   LPASS_CORE_PERF2_D_DFSR__NOT_2D___M    0x000000FF
#define   LPASS_CORE_PERF2_D_DFSR__NOT_2D___S                  0
#define   LPASS_CORE_PERF2_D_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF2_D_DFSR___S                          0

#define LPASS_CORE_PERF3_D_DFSR                   (0x1701D084)
#define   LPASS_CORE_PERF3_D_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF3_D_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF3_D_DFSR__NOT_2D___POR  0x00
#define   LPASS_CORE_PERF3_D_DFSR__NOT_2D___M    0x000000FF
#define   LPASS_CORE_PERF3_D_DFSR__NOT_2D___S                  0
#define   LPASS_CORE_PERF3_D_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF3_D_DFSR___S                          0

#define LPASS_CORE_PERF4_D_DFSR                   (0x1701D088)
#define   LPASS_CORE_PERF4_D_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF4_D_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF4_D_DFSR__NOT_2D___POR  0x00
#define   LPASS_CORE_PERF4_D_DFSR__NOT_2D___M    0x000000FF
#define   LPASS_CORE_PERF4_D_DFSR__NOT_2D___S                  0
#define   LPASS_CORE_PERF4_D_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF4_D_DFSR___S                          0

#define LPASS_CORE_PERF5_D_DFSR                   (0x1701D08C)
#define   LPASS_CORE_PERF5_D_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF5_D_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF5_D_DFSR__NOT_2D___POR  0x00
#define   LPASS_CORE_PERF5_D_DFSR__NOT_2D___M    0x000000FF
#define   LPASS_CORE_PERF5_D_DFSR__NOT_2D___S                  0
#define   LPASS_CORE_PERF5_D_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF5_D_DFSR___S                          0

#define LPASS_CORE_PERF6_D_DFSR                   (0x1701D090)
#define   LPASS_CORE_PERF6_D_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF6_D_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF6_D_DFSR__NOT_2D___POR  0x00
#define   LPASS_CORE_PERF6_D_DFSR__NOT_2D___M    0x000000FF
#define   LPASS_CORE_PERF6_D_DFSR__NOT_2D___S                  0
#define   LPASS_CORE_PERF6_D_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF6_D_DFSR___S                          0

#define LPASS_CORE_PERF7_D_DFSR                   (0x1701D094)
#define   LPASS_CORE_PERF7_D_DFSR___RWC             QCSR_REG_RW    
#define   LPASS_CORE_PERF7_D_DFSR___POR          0x00000000
#define   LPASS_CORE_PERF7_D_DFSR__NOT_2D___POR  0x00
#define   LPASS_CORE_PERF7_D_DFSR__NOT_2D___M    0x000000FF
#define   LPASS_CORE_PERF7_D_DFSR__NOT_2D___S                  0
#define   LPASS_CORE_PERF7_D_DFSR___M            0x000000FF   
#define   LPASS_CORE_PERF7_D_DFSR___S                          0

#define LPASS_AUDIO_CORE_LPM_CORE_CBCR            (0x1701E000)
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR___RWC      QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR___POR   0x00000210
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__WAKEUP___POR 0x2
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__SLEEP___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR___M     0x80007FF3   
#define   LPASS_AUDIO_CORE_LPM_CORE_CBCR___S                   0

#define LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR       (0x1701E004)
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR___POR 0x00004211
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__WAKEUP___POR 0x2
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__SLEEP___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_LPM_MEM0_CORE_CBCR___S               0

#define LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR       (0x1701E008)
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR___POR 0x00004211
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__WAKEUP___POR 0x2
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__SLEEP___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_LPM_MEM1_CORE_CBCR___S               0

#define LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR       (0x1701E00C)
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR___POR 0x00004211
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__WAKEUP___POR 0x2
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__SLEEP___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_LPM_MEM2_CORE_CBCR___S               0

#define LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR       (0x1701E010)
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR___POR 0x00004211
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_CORE_ON___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_PERIPH_ON___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_PERIPH_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__WAKEUP___POR 0x2
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__SLEEP___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_CORE_ON___M 0x00004000
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_CORE_ON___S              14
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_PERIPH_ON___M 0x00002000
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_PERIPH_ON___S              13
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_PERIPH_OFF___M 0x00001000
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__FORCE_MEM_PERIPH_OFF___S              12
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__WAKEUP___M 0x00000F00
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__WAKEUP___S               8
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__SLEEP___M 0x000000F0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__SLEEP___S               4
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR___M 0x80007FF3   
#define   LPASS_AUDIO_CORE_LPM_MEM3_CORE_CBCR___S               0

#define LPASS_AUDIO_CORE_CORE_CBCR                (0x1701F000)
#define   LPASS_AUDIO_CORE_CORE_CBCR___RWC          QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_CORE_CBCR___POR       0x00000000
#define   LPASS_AUDIO_CORE_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_CORE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_CORE_CBCR___M         0x80000003   
#define   LPASS_AUDIO_CORE_CORE_CBCR___S                       0

#define LPASS_EXT_MCLK0_CMD_RCGR                  (0x17020000)
#define   LPASS_EXT_MCLK0_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_EXT_MCLK0_CMD_RCGR___POR         0x00000000
#define   LPASS_EXT_MCLK0_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_EXT_MCLK0_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_EXT_MCLK0_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_EXT_MCLK0_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_EXT_MCLK0_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_EXT_MCLK0_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_EXT_MCLK0_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_EXT_MCLK0_CMD_RCGR__UPDATE___S                 0
#define   LPASS_EXT_MCLK0_CMD_RCGR___M           0x800000F3   
#define   LPASS_EXT_MCLK0_CMD_RCGR___S                         0

#define LPASS_EXT_MCLK0_CFG_RCGR                  (0x17020004)
#define   LPASS_EXT_MCLK0_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_EXT_MCLK0_CFG_RCGR___POR         0x00000000
#define   LPASS_EXT_MCLK0_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_EXT_MCLK0_CFG_RCGR__MODE___POR   0x0
#define   LPASS_EXT_MCLK0_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_EXT_MCLK0_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_EXT_MCLK0_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_EXT_MCLK0_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_EXT_MCLK0_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_EXT_MCLK0_CFG_RCGR__MODE___S                  12
#define   LPASS_EXT_MCLK0_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_EXT_MCLK0_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_EXT_MCLK0_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_EXT_MCLK0_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_EXT_MCLK0_CFG_RCGR___M           0x0000771F   
#define   LPASS_EXT_MCLK0_CFG_RCGR___S                         0

#define LPASS_EXT_MCLK0_M                         (0x17020008)
#define   LPASS_EXT_MCLK0_M___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK0_M___POR                0x00000000
#define   LPASS_EXT_MCLK0_M__M___POR             0x00
#define   LPASS_EXT_MCLK0_M__M___M               0x000000FF
#define   LPASS_EXT_MCLK0_M__M___S                             0
#define   LPASS_EXT_MCLK0_M___M                  0x000000FF   
#define   LPASS_EXT_MCLK0_M___S                                0

#define LPASS_EXT_MCLK0_N                         (0x1702000C)
#define   LPASS_EXT_MCLK0_N___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK0_N___POR                0x00000000
#define   LPASS_EXT_MCLK0_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_EXT_MCLK0_N__NOT_N_MINUS_M___M   0x000000FF
#define   LPASS_EXT_MCLK0_N__NOT_N_MINUS_M___S                 0
#define   LPASS_EXT_MCLK0_N___M                  0x000000FF   
#define   LPASS_EXT_MCLK0_N___S                                0

#define LPASS_EXT_MCLK0_D                         (0x17020010)
#define   LPASS_EXT_MCLK0_D___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK0_D___POR                0x00000000
#define   LPASS_EXT_MCLK0_D__NOT_2D___POR        0x00
#define   LPASS_EXT_MCLK0_D__NOT_2D___M          0x000000FF
#define   LPASS_EXT_MCLK0_D__NOT_2D___S                        0
#define   LPASS_EXT_MCLK0_D___M                  0x000000FF   
#define   LPASS_EXT_MCLK0_D___S                                0

#define LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR        (0x17020014)
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK0_CBCR___S               0

#define LPASS_EXT_MCLK1_CMD_RCGR                  (0x17021000)
#define   LPASS_EXT_MCLK1_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_EXT_MCLK1_CMD_RCGR___POR         0x00000000
#define   LPASS_EXT_MCLK1_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_EXT_MCLK1_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_EXT_MCLK1_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_EXT_MCLK1_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_EXT_MCLK1_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_EXT_MCLK1_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_EXT_MCLK1_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_EXT_MCLK1_CMD_RCGR__UPDATE___S                 0
#define   LPASS_EXT_MCLK1_CMD_RCGR___M           0x800000F3   
#define   LPASS_EXT_MCLK1_CMD_RCGR___S                         0

#define LPASS_EXT_MCLK1_CFG_RCGR                  (0x17021004)
#define   LPASS_EXT_MCLK1_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_EXT_MCLK1_CFG_RCGR___POR         0x00000000
#define   LPASS_EXT_MCLK1_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_EXT_MCLK1_CFG_RCGR__MODE___POR   0x0
#define   LPASS_EXT_MCLK1_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_EXT_MCLK1_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_EXT_MCLK1_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_EXT_MCLK1_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_EXT_MCLK1_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_EXT_MCLK1_CFG_RCGR__MODE___S                  12
#define   LPASS_EXT_MCLK1_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_EXT_MCLK1_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_EXT_MCLK1_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_EXT_MCLK1_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_EXT_MCLK1_CFG_RCGR___M           0x0000771F   
#define   LPASS_EXT_MCLK1_CFG_RCGR___S                         0

#define LPASS_EXT_MCLK1_M                         (0x17021008)
#define   LPASS_EXT_MCLK1_M___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK1_M___POR                0x00000000
#define   LPASS_EXT_MCLK1_M__M___POR             0x00
#define   LPASS_EXT_MCLK1_M__M___M               0x000000FF
#define   LPASS_EXT_MCLK1_M__M___S                             0
#define   LPASS_EXT_MCLK1_M___M                  0x000000FF   
#define   LPASS_EXT_MCLK1_M___S                                0

#define LPASS_EXT_MCLK1_N                         (0x1702100C)
#define   LPASS_EXT_MCLK1_N___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK1_N___POR                0x00000000
#define   LPASS_EXT_MCLK1_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_EXT_MCLK1_N__NOT_N_MINUS_M___M   0x000000FF
#define   LPASS_EXT_MCLK1_N__NOT_N_MINUS_M___S                 0
#define   LPASS_EXT_MCLK1_N___M                  0x000000FF   
#define   LPASS_EXT_MCLK1_N___S                                0

#define LPASS_EXT_MCLK1_D                         (0x17021010)
#define   LPASS_EXT_MCLK1_D___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK1_D___POR                0x00000000
#define   LPASS_EXT_MCLK1_D__NOT_2D___POR        0x00
#define   LPASS_EXT_MCLK1_D__NOT_2D___M          0x000000FF
#define   LPASS_EXT_MCLK1_D__NOT_2D___S                        0
#define   LPASS_EXT_MCLK1_D___M                  0x000000FF   
#define   LPASS_EXT_MCLK1_D___S                                0

#define LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR        (0x17021014)
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK1_CBCR___S               0

#define LPASS_EXT_MCLK2_CMD_RCGR                  (0x17022000)
#define   LPASS_EXT_MCLK2_CMD_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_EXT_MCLK2_CMD_RCGR___POR         0x00000000
#define   LPASS_EXT_MCLK2_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_EXT_MCLK2_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_EXT_MCLK2_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_D___M  0x00000080
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_D___S                7
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_N___M  0x00000040
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_N___S                6
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_M___M  0x00000020
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_M___S                5
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_EXT_MCLK2_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_EXT_MCLK2_CMD_RCGR__ROOT_EN___M  0x00000002
#define   LPASS_EXT_MCLK2_CMD_RCGR__ROOT_EN___S                1
#define   LPASS_EXT_MCLK2_CMD_RCGR__UPDATE___M   0x00000001
#define   LPASS_EXT_MCLK2_CMD_RCGR__UPDATE___S                 0
#define   LPASS_EXT_MCLK2_CMD_RCGR___M           0x800000F3   
#define   LPASS_EXT_MCLK2_CMD_RCGR___S                         0

#define LPASS_EXT_MCLK2_CFG_RCGR                  (0x17022004)
#define   LPASS_EXT_MCLK2_CFG_RCGR___RWC            QCSR_REG_RW    
#define   LPASS_EXT_MCLK2_CFG_RCGR___POR         0x00000000
#define   LPASS_EXT_MCLK2_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_EXT_MCLK2_CFG_RCGR__MODE___POR   0x0
#define   LPASS_EXT_MCLK2_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_EXT_MCLK2_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_EXT_MCLK2_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_EXT_MCLK2_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_EXT_MCLK2_CFG_RCGR__MODE___M     0x00003000
#define   LPASS_EXT_MCLK2_CFG_RCGR__MODE___S                  12
#define   LPASS_EXT_MCLK2_CFG_RCGR__SRC_SEL___M  0x00000700
#define   LPASS_EXT_MCLK2_CFG_RCGR__SRC_SEL___S                8
#define   LPASS_EXT_MCLK2_CFG_RCGR__SRC_DIV___M  0x0000001F
#define   LPASS_EXT_MCLK2_CFG_RCGR__SRC_DIV___S                0
#define   LPASS_EXT_MCLK2_CFG_RCGR___M           0x0000771F   
#define   LPASS_EXT_MCLK2_CFG_RCGR___S                         0

#define LPASS_EXT_MCLK2_M                         (0x17022008)
#define   LPASS_EXT_MCLK2_M___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK2_M___POR                0x00000000
#define   LPASS_EXT_MCLK2_M__M___POR             0x00
#define   LPASS_EXT_MCLK2_M__M___M               0x000000FF
#define   LPASS_EXT_MCLK2_M__M___S                             0
#define   LPASS_EXT_MCLK2_M___M                  0x000000FF   
#define   LPASS_EXT_MCLK2_M___S                                0

#define LPASS_EXT_MCLK2_N                         (0x1702200C)
#define   LPASS_EXT_MCLK2_N___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK2_N___POR                0x00000000
#define   LPASS_EXT_MCLK2_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_EXT_MCLK2_N__NOT_N_MINUS_M___M   0x000000FF
#define   LPASS_EXT_MCLK2_N__NOT_N_MINUS_M___S                 0
#define   LPASS_EXT_MCLK2_N___M                  0x000000FF   
#define   LPASS_EXT_MCLK2_N___S                                0

#define LPASS_EXT_MCLK2_D                         (0x17022010)
#define   LPASS_EXT_MCLK2_D___RWC                   QCSR_REG_RW    
#define   LPASS_EXT_MCLK2_D___POR                0x00000000
#define   LPASS_EXT_MCLK2_D__NOT_2D___POR        0x00
#define   LPASS_EXT_MCLK2_D__NOT_2D___M          0x000000FF
#define   LPASS_EXT_MCLK2_D__NOT_2D___S                        0
#define   LPASS_EXT_MCLK2_D___M                  0x000000FF   
#define   LPASS_EXT_MCLK2_D___S                                0

#define LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR        (0x17022014)
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_EXT_MCLK2_CBCR___S               0

#define LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR   (0x17023000)
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_SYSNOC_MPORT_CORE_CBCR___S               0

#define LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR    (0x17024000)
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR___POR 0x00000001
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_SNOC_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR  (0x17025000)
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_AON_CBCR___S               0

#define LPASS_Q6SS_AHBM_AON_CBCR                  (0x17026000)
#define   LPASS_Q6SS_AHBM_AON_CBCR___RWC            QCSR_REG_RW    
#define   LPASS_Q6SS_AHBM_AON_CBCR___POR         0x00000000
#define   LPASS_Q6SS_AHBM_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_Q6SS_AHBM_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_Q6SS_AHBM_AON_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_Q6SS_AHBM_AON_CBCR__CLK_OFF___M  0x80000000
#define   LPASS_Q6SS_AHBM_AON_CBCR__CLK_OFF___S               31
#define   LPASS_Q6SS_AHBM_AON_CBCR__HW_CTL___M   0x00000002
#define   LPASS_Q6SS_AHBM_AON_CBCR__HW_CTL___S                 1
#define   LPASS_Q6SS_AHBM_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_Q6SS_AHBM_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_Q6SS_AHBM_AON_CBCR___M           0x80000003   
#define   LPASS_Q6SS_AHBM_AON_CBCR___S                         0

#define LPASS_AUDIO_CORE_AXIM_CBCR                (0x17027000)
#define   LPASS_AUDIO_CORE_AXIM_CBCR___RWC          QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AXIM_CBCR___POR       0x00000001
#define   LPASS_AUDIO_CORE_AXIM_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_AXIM_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_AXIM_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_AXIM_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_AXIM_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_AXIM_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_AXIM_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_AXIM_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AXIM_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_AXIM_CBCR___M         0x80000003   
#define   LPASS_AUDIO_CORE_AXIM_CBCR___S                       0

#define LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR       (0x17028000)
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_QDSP_SWAY_AON_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR (0x17029000)
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_SYSNOC_SWAY_SNOC_CBCR___S               0

#define LPASS_Q6SS_ALT_RESET_AON_CBCR             (0x1702A000)
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR___RWC       QCSR_REG_RW    
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR___POR    0x00000000
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR__CLK_OFF___S              31
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR__HW_CTL___S               1
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR___M      0x80000003   
#define   LPASS_Q6SS_ALT_RESET_AON_CBCR___S                    0

#define LPASS_Q6SS_ALT_RESET_CTL                  (0x1702A004)
#define   LPASS_Q6SS_ALT_RESET_CTL___RWC            QCSR_REG_RW    
#define   LPASS_Q6SS_ALT_RESET_CTL___POR         0x00000000
#define   LPASS_Q6SS_ALT_RESET_CTL__ALT_ARES_BYPASS___POR 0x0
#define   LPASS_Q6SS_ALT_RESET_CTL__ALT_ARES_BYPASS___M 0x00000001
#define   LPASS_Q6SS_ALT_RESET_CTL__ALT_ARES_BYPASS___S               0
#define   LPASS_Q6SS_ALT_RESET_CTL___M           0x00000001   
#define   LPASS_Q6SS_ALT_RESET_CTL___S                         0

#define LPASS_Q6SS_Q6_AXIM_CBCR                   (0x1702D000)
#define   LPASS_Q6SS_Q6_AXIM_CBCR___RWC             QCSR_REG_RW    
#define   LPASS_Q6SS_Q6_AXIM_CBCR___POR          0x00000001
#define   LPASS_Q6SS_Q6_AXIM_CBCR__CLK_OFF___POR 0x0
#define   LPASS_Q6SS_Q6_AXIM_CBCR__HW_CTL___POR  0x0
#define   LPASS_Q6SS_Q6_AXIM_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_Q6SS_Q6_AXIM_CBCR__CLK_OFF___M   0x80000000
#define   LPASS_Q6SS_Q6_AXIM_CBCR__CLK_OFF___S                31
#define   LPASS_Q6SS_Q6_AXIM_CBCR__HW_CTL___M    0x00000002
#define   LPASS_Q6SS_Q6_AXIM_CBCR__HW_CTL___S                  1
#define   LPASS_Q6SS_Q6_AXIM_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_Q6SS_Q6_AXIM_CBCR__CLK_ENABLE___S               0
#define   LPASS_Q6SS_Q6_AXIM_CBCR___M            0x80000003   
#define   LPASS_Q6SS_Q6_AXIM_CBCR___S                          0

#define LPASS_Q6SS_AHBS_AON_CBCR                  (0x17033000)
#define   LPASS_Q6SS_AHBS_AON_CBCR___RWC            QCSR_REG_RW    
#define   LPASS_Q6SS_AHBS_AON_CBCR___POR         0x00000000
#define   LPASS_Q6SS_AHBS_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_Q6SS_AHBS_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_Q6SS_AHBS_AON_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_Q6SS_AHBS_AON_CBCR__CLK_OFF___M  0x80000000
#define   LPASS_Q6SS_AHBS_AON_CBCR__CLK_OFF___S               31
#define   LPASS_Q6SS_AHBS_AON_CBCR__HW_CTL___M   0x00000002
#define   LPASS_Q6SS_AHBS_AON_CBCR__HW_CTL___S                 1
#define   LPASS_Q6SS_AHBS_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_Q6SS_AHBS_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_Q6SS_AHBS_AON_CBCR___M           0x80000003   
#define   LPASS_Q6SS_AHBS_AON_CBCR___S                         0

#define LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR      (0x17035000)
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR___RWC QCSR_REG_RW    
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR___POR 0x00000000
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_D___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_N___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_M___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_D___M 0x00000080
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_D___S               7
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_N___M 0x00000040
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_N___S               6
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_M___M 0x00000020
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_M___S               5
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__UPDATE___M 0x00000001
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR__UPDATE___S               0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR___M 0x800000F3   
#define   LPASS_QOS_FIXED_LAT_COUNTER_CMD_RCGR___S               0

#define LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR      (0x17035004)
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR___RWC QCSR_REG_RW    
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR___POR 0x00000000
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__ALT_SRC_SEL___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__MODE___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__ALT_SRC_SEL___M 0x00004000
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__ALT_SRC_SEL___S              14
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__MODE___M 0x00003000
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__MODE___S              12
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR___M 0x0000771F   
#define   LPASS_QOS_FIXED_LAT_COUNTER_CFG_RCGR___S               0

#define LPASS_QOS_FIXED_LAT_COUNTER_M             (0x17035008)
#define   LPASS_QOS_FIXED_LAT_COUNTER_M___RWC       QCSR_REG_RW    
#define   LPASS_QOS_FIXED_LAT_COUNTER_M___POR    0x00000000
#define   LPASS_QOS_FIXED_LAT_COUNTER_M__M___POR 0x00
#define   LPASS_QOS_FIXED_LAT_COUNTER_M__M___M   0x000000FF
#define   LPASS_QOS_FIXED_LAT_COUNTER_M__M___S                 0
#define   LPASS_QOS_FIXED_LAT_COUNTER_M___M      0x000000FF   
#define   LPASS_QOS_FIXED_LAT_COUNTER_M___S                    0

#define LPASS_QOS_FIXED_LAT_COUNTER_N             (0x1703500C)
#define   LPASS_QOS_FIXED_LAT_COUNTER_N___RWC       QCSR_REG_RW    
#define   LPASS_QOS_FIXED_LAT_COUNTER_N___POR    0x00000000
#define   LPASS_QOS_FIXED_LAT_COUNTER_N__NOT_N_MINUS_M___POR 0x00
#define   LPASS_QOS_FIXED_LAT_COUNTER_N__NOT_N_MINUS_M___M 0x000000FF
#define   LPASS_QOS_FIXED_LAT_COUNTER_N__NOT_N_MINUS_M___S               0
#define   LPASS_QOS_FIXED_LAT_COUNTER_N___M      0x000000FF   
#define   LPASS_QOS_FIXED_LAT_COUNTER_N___S                    0

#define LPASS_QOS_FIXED_LAT_COUNTER_D             (0x17035010)
#define   LPASS_QOS_FIXED_LAT_COUNTER_D___RWC       QCSR_REG_RW    
#define   LPASS_QOS_FIXED_LAT_COUNTER_D___POR    0x00000000
#define   LPASS_QOS_FIXED_LAT_COUNTER_D__NOT_2D___POR 0x00
#define   LPASS_QOS_FIXED_LAT_COUNTER_D__NOT_2D___M 0x000000FF
#define   LPASS_QOS_FIXED_LAT_COUNTER_D__NOT_2D___S               0
#define   LPASS_QOS_FIXED_LAT_COUNTER_D___M      0x000000FF   
#define   LPASS_QOS_FIXED_LAT_COUNTER_D___S                    0

#define LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR     (0x17035014)
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR (0x17035018)
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_QOS_XO_LAT_COUNTER_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR (0x1703501C)
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR___S               0

#define LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR (0x17035020)
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_QOS_DANGER_FIXED_LAT_COUNTER_CBCR___S               0

#define LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR (0x17036000)
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_QOS_DMONITOR_FIXED_LAT_COUNTER_CBCR___S               0

#define LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6 (0x17037004)
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6___RWC QCSR_REG_RW    
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6___POR 0x00000000
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6__LPASS_CORE_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ___POR 0x0
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6__LPASS_CORE_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ___M 0x00000001
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6__LPASS_CORE_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ___S               0
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6___M 0x00000001   
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_Q6___S               0

#define LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6 (0x17037008)
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6___RWC QCSR_REG_RW    
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6___POR 0x00000000
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6__LPASS_CORE_SEQUENCE_ABORT_IRQ_EN___POR 0x0
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6__LPASS_CORE_SEQUENCE_ABORT_IRQ_EN___M 0x00000001
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6__LPASS_CORE_SEQUENCE_ABORT_IRQ_EN___S               0
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6___M 0x00000001   
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_Q6___S               0

#define LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS (0x17038004)
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS___RWC QCSR_REG_RW    
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS___POR 0x00000000
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS__LPASS_CORE_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ___POR 0x0
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS__LPASS_CORE_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ___M 0x00000001
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS__LPASS_CORE_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ___S               0
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS___M 0x00000001   
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_STATUS_APPS___S               0

#define LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS (0x17038008)
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS___RWC QCSR_REG_RW    
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS___POR 0x00000000
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS__LPASS_CORE_SEQUENCE_ABORT_IRQ_EN___POR 0x0
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS__LPASS_CORE_SEQUENCE_ABORT_IRQ_EN___M 0x00000001
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS__LPASS_CORE_SEQUENCE_ABORT_IRQ_EN___S               0
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS___M 0x00000001   
#define   LPASS_GDS_HW_CTRL_SEQUENCE_ABORT_IRQ_ENABLE_APPS___S               0

#define LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR  (0x1703A000)
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR___M 0x80000003   
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CBCR___S               0

#define LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR    (0x1703B000)
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR___POR 0x00000000
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR___M 0x80000003   
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CBCR___S               0

#define LPASS_JBIST_PLL_SRC_SEL                   (0x1703E000)
#define   LPASS_JBIST_PLL_SRC_SEL___RWC             QCSR_REG_RW    
#define   LPASS_JBIST_PLL_SRC_SEL___POR          0x00000000
#define   LPASS_JBIST_PLL_SRC_SEL__JBIST_PLL_CLK_SRC_SEL___POR 0x0
#define   LPASS_JBIST_PLL_SRC_SEL__JBIST_PLL_CLK_SRC_SEL___M 0x00000003
#define   LPASS_JBIST_PLL_SRC_SEL__JBIST_PLL_CLK_SRC_SEL___S               0
#define   LPASS_JBIST_PLL_SRC_SEL___M            0x00000003   
#define   LPASS_JBIST_PLL_SRC_SEL___S                          0

#define LPASS_JBIST_MODE                          (0x1703E004)
#define   LPASS_JBIST_MODE___RWC                    QCSR_REG_RW    
#define   LPASS_JBIST_MODE___POR                 0x00000000
#define   LPASS_JBIST_MODE__RESERVE_BITS31_4___POR 0x0000000
#define   LPASS_JBIST_MODE__START_MEAS___POR     0x0
#define   LPASS_JBIST_MODE__JBIST_TEST___POR     0x0
#define   LPASS_JBIST_MODE__RESET_N___POR        0x0
#define   LPASS_JBIST_MODE__SLEEP_N___POR        0x0
#define   LPASS_JBIST_MODE__RESERVE_BITS31_4___M 0xFFFFFFF0
#define   LPASS_JBIST_MODE__RESERVE_BITS31_4___S               4
#define   LPASS_JBIST_MODE__START_MEAS___M       0x00000008
#define   LPASS_JBIST_MODE__START_MEAS___S                     3
#define   LPASS_JBIST_MODE__JBIST_TEST___M       0x00000004
#define   LPASS_JBIST_MODE__JBIST_TEST___S                     2
#define   LPASS_JBIST_MODE__RESET_N___M          0x00000002
#define   LPASS_JBIST_MODE__RESET_N___S                        1
#define   LPASS_JBIST_MODE__SLEEP_N___M          0x00000001
#define   LPASS_JBIST_MODE__SLEEP_N___S                        0
#define   LPASS_JBIST_MODE___M                   0xFFFFFFFF   
#define   LPASS_JBIST_MODE___S                                 0

#define LPASS_JBIST_CONFIG_CTL                    (0x1703E008)
#define   LPASS_JBIST_CONFIG_CTL___RWC              QCSR_REG_RW    
#define   LPASS_JBIST_CONFIG_CTL___POR           0x00000000
#define   LPASS_JBIST_CONFIG_CTL__JBIST_CONFIG_CTL___POR 0x00000000
#define   LPASS_JBIST_CONFIG_CTL__JBIST_CONFIG_CTL___M 0xFFFFFFFF
#define   LPASS_JBIST_CONFIG_CTL__JBIST_CONFIG_CTL___S               0
#define   LPASS_JBIST_CONFIG_CTL___M             0xFFFFFFFF   
#define   LPASS_JBIST_CONFIG_CTL___S                           0

#define LPASS_JBIST_USER_CTL                      (0x1703E00C)
#define   LPASS_JBIST_USER_CTL___RWC                QCSR_REG_RW    
#define   LPASS_JBIST_USER_CTL___POR             0x00000000
#define   LPASS_JBIST_USER_CTL__JBIST_USER_CTL___POR 0x00000000
#define   LPASS_JBIST_USER_CTL__JBIST_USER_CTL___M 0xFFFFFFFF
#define   LPASS_JBIST_USER_CTL__JBIST_USER_CTL___S               0
#define   LPASS_JBIST_USER_CTL___M               0xFFFFFFFF   
#define   LPASS_JBIST_USER_CTL___S                             0

#define LPASS_JBIST_USER_CTL_U                    (0x1703E010)
#define   LPASS_JBIST_USER_CTL_U___RWC              QCSR_REG_RW    
#define   LPASS_JBIST_USER_CTL_U___POR           0x00000000
#define   LPASS_JBIST_USER_CTL_U__JBIST_USER_CTL_U___POR 0x00000000
#define   LPASS_JBIST_USER_CTL_U__JBIST_USER_CTL_U___M 0xFFFFFFFF
#define   LPASS_JBIST_USER_CTL_U__JBIST_USER_CTL_U___S               0
#define   LPASS_JBIST_USER_CTL_U___M             0xFFFFFFFF   
#define   LPASS_JBIST_USER_CTL_U___S                           0

#define LPASS_JBIST_TEST_CTL                      (0x17003E14)
#define   LPASS_JBIST_TEST_CTL___RWC                QCSR_REG_RW    
#define   LPASS_JBIST_TEST_CTL___POR             0x00000000
#define   LPASS_JBIST_TEST_CTL__JBIST_TEST_CTL___POR 0x00000000
#define   LPASS_JBIST_TEST_CTL__JBIST_TEST_CTL___M 0xFFFFFFFF
#define   LPASS_JBIST_TEST_CTL__JBIST_TEST_CTL___S               0
#define   LPASS_JBIST_TEST_CTL___M               0xFFFFFFFF   
#define   LPASS_JBIST_TEST_CTL___S                             0

#define LPASS_JBIST_STATUS                        (0x1703E018)
#define   LPASS_JBIST_STATUS___RWC                  QCSR_REG_RO    
#define   LPASS_JBIST_STATUS___POR               0x00000000
#define   LPASS_JBIST_STATUS__JBIST_STATUS___POR 0x00000000
#define   LPASS_JBIST_STATUS__JBIST_STATUS___M   0xFFFFFFFF
#define   LPASS_JBIST_STATUS__JBIST_STATUS___S                 0
#define   LPASS_JBIST_STATUS___M                 0xFFFFFFFF   
#define   LPASS_JBIST_STATUS___S                               0

#define LPASS_JBIST_MEAS_DONE                     (0x1703E01C)
#define   LPASS_JBIST_MEAS_DONE___RWC               QCSR_REG_RW    
#define   LPASS_JBIST_MEAS_DONE___POR            0x00000000
#define   LPASS_JBIST_MEAS_DONE__RESERVE_BITS31_1___POR 0x00000000
#define   LPASS_JBIST_MEAS_DONE__JBIST_MEAS_DONE___POR 0x0
#define   LPASS_JBIST_MEAS_DONE__RESERVE_BITS31_1___M 0xFFFFFFFE
#define   LPASS_JBIST_MEAS_DONE__RESERVE_BITS31_1___S               1
#define   LPASS_JBIST_MEAS_DONE__JBIST_MEAS_DONE___M 0x00000001
#define   LPASS_JBIST_MEAS_DONE__JBIST_MEAS_DONE___S               0
#define   LPASS_JBIST_MEAS_DONE___M              0xFFFFFFFF   
#define   LPASS_JBIST_MEAS_DONE___S                            0

#define LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR          (0x17045000)
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR___RWC    QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR___M   0x80000003   
#define   LPASS_AUDIO_WRAPPER_RSCC_XO_CBCR___S                 0

#define LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR         (0x17045004)
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR__CLK_OFF___POR 0x0
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR__CLK_OFF___S              31
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR___M  0x80000003   
#define   LPASS_AUDIO_WRAPPER_RSCC_AON_CBCR___S                0

#define LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT         (0x17045008)
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT__RSC_BR_EVENT___POR 0x0
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT__RSC_BR_EVENT___M 0x0000000F
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT__RSC_BR_EVENT___S               0
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT___M  0x0000000F   
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT___S                0

#define LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK (0x1704500C)
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK__RSC_BR_EVENT_OVERRIDE_MASK___POR 0x0
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK__RSC_BR_EVENT_OVERRIDE_MASK___M 0x0000000F
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK__RSC_BR_EVENT_OVERRIDE_MASK___S               0
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK___M 0x0000000F   
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_MASK___S               0

#define LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL (0x17045010)
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL__RSC_BR_EVENT_OVERRIDE_VAL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL__RSC_BR_EVENT_OVERRIDE_VAL___M 0x0000000F
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL__RSC_BR_EVENT_OVERRIDE_VAL___S               0
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL___M 0x0000000F   
#define   LPASS_AUDIO_WRAPPER_RSCC_BR_EVENT_OVERRIDE_VAL___S               0

#define LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK (0x17045014)
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK__RSC_PWR_CTRL_OVERRIDE_MASK___POR 0x000000
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK__RSC_PWR_CTRL_OVERRIDE_MASK___M 0xFFFFFC00
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK__RSC_PWR_CTRL_OVERRIDE_MASK___S              10
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK___M 0xFFFFFC00   
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_MASK___S              10

#define LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL (0x17045018)
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL__RSC_PWR_CTRL_OVERRIDE_VAL___POR 0x000000
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL__RSC_PWR_CTRL_OVERRIDE_VAL___M 0xFFFFFC00
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL__RSC_PWR_CTRL_OVERRIDE_VAL___S              10
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL___M 0xFFFFFC00   
#define   LPASS_AUDIO_WRAPPER_RSCC_PWR_CTRL_OVERRIDE_VAL___S              10

#define LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK (0x1704501C)
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK__RSC_WAIT_EVENT_OVERRIDE_MASK___POR 0x000000
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK__RSC_WAIT_EVENT_OVERRIDE_MASK___M 0xFFFFFC00
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK__RSC_WAIT_EVENT_OVERRIDE_MASK___S              10
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK___M 0xFFFFFC00   
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_MASK___S              10

#define LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL (0x17045020)
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL___POR 0x00000000
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL__RSC_WAIT_EVENT_OVERRIDE_VAL___POR 0x000000
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL__RSC_WAIT_EVENT_OVERRIDE_VAL___M 0xFFFFFC00
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL__RSC_WAIT_EVENT_OVERRIDE_VAL___S              10
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL___M 0xFFFFFC00   
#define   LPASS_AUDIO_WRAPPER_RSCC_WAIT_EVENT_OVERRIDE_VAL___S              10

#define LPASS_LPASS_CC_DEBUG_MUX_MUXR             (0x17046000)
#define   LPASS_LPASS_CC_DEBUG_MUX_MUXR___RWC       QCSR_REG_RW    
#define   LPASS_LPASS_CC_DEBUG_MUX_MUXR___POR    0x00000000
#define   LPASS_LPASS_CC_DEBUG_MUX_MUXR__MUX_SEL___POR 0x0000
#define   LPASS_LPASS_CC_DEBUG_MUX_MUXR__MUX_SEL___M 0x0000FFFF
#define   LPASS_LPASS_CC_DEBUG_MUX_MUXR__MUX_SEL___S               0
#define   LPASS_LPASS_CC_DEBUG_MUX_MUXR___M      0x0000FFFF   
#define   LPASS_LPASS_CC_DEBUG_MUX_MUXR___S                    0

#define LPASS_LPASS_CC_DEBUG_DIV_CDIVR            (0x17046004)
#define   LPASS_LPASS_CC_DEBUG_DIV_CDIVR___RWC      QCSR_REG_RW    
#define   LPASS_LPASS_CC_DEBUG_DIV_CDIVR___POR   0x00000000
#define   LPASS_LPASS_CC_DEBUG_DIV_CDIVR__CLK_DIV___POR 0x0
#define   LPASS_LPASS_CC_DEBUG_DIV_CDIVR__CLK_DIV___M 0x00000003
#define   LPASS_LPASS_CC_DEBUG_DIV_CDIVR__CLK_DIV___S               0
#define   LPASS_LPASS_CC_DEBUG_DIV_CDIVR___M     0x00000003   
#define   LPASS_LPASS_CC_DEBUG_DIV_CDIVR___S                   0

#define LPASS_LPASS_CC_DEBUG_CBCR                 (0x17046008)
#define   LPASS_LPASS_CC_DEBUG_CBCR___RWC           QCSR_REG_RW    
#define   LPASS_LPASS_CC_DEBUG_CBCR___POR        0x00000000
#define   LPASS_LPASS_CC_DEBUG_CBCR__CLK_OFF___POR 0x0
#define   LPASS_LPASS_CC_DEBUG_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_LPASS_CC_DEBUG_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_LPASS_CC_DEBUG_CBCR__CLK_OFF___S              31
#define   LPASS_LPASS_CC_DEBUG_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_LPASS_CC_DEBUG_CBCR__CLK_ENABLE___S               0
#define   LPASS_LPASS_CC_DEBUG_CBCR___M          0x80000001   
#define   LPASS_LPASS_CC_DEBUG_CBCR___S                        0

#define LPASS_LPASS_CC_PLL_TEST_MUX_MUXR          (0x1704600C)
#define   LPASS_LPASS_CC_PLL_TEST_MUX_MUXR___RWC    QCSR_REG_RW    
#define   LPASS_LPASS_CC_PLL_TEST_MUX_MUXR___POR 0x00000000
#define   LPASS_LPASS_CC_PLL_TEST_MUX_MUXR__MUX_SEL___POR 0x0
#define   LPASS_LPASS_CC_PLL_TEST_MUX_MUXR__MUX_SEL___M 0x00000003
#define   LPASS_LPASS_CC_PLL_TEST_MUX_MUXR__MUX_SEL___S               0
#define   LPASS_LPASS_CC_PLL_TEST_MUX_MUXR__MUX_SEL__LPASS_LPAAUDIO_PLL             0x0
#define   LPASS_LPASS_CC_PLL_TEST_MUX_MUXR__MUX_SEL__LPASS_LPAAUDIO_DIG_PLL             0x1
#define   LPASS_LPASS_CC_PLL_TEST_MUX_MUXR__MUX_SEL__LPASS_Q6SS_PLL             0x2
#define   LPASS_LPASS_CC_PLL_TEST_MUX_MUXR___M   0x00000003   
#define   LPASS_LPASS_CC_PLL_TEST_MUX_MUXR___S                 0

#define LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR         (0x17046010)
#define   LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR___RWC   QCSR_REG_RW    
#define   LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR___POR 0x00000000
#define   LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR__CLK_DIV___POR 0x0
#define   LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR__CLK_DIV___M 0x00000003
#define   LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR__CLK_DIV___S               0
#define   LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR___M  0x00000003   
#define   LPASS_LPASS_CC_PLL_TEST_DIV_CDIVR___S                0

#define LPASS_LPASS_CC_PLL_TEST_CBCR              (0x17046014)
#define   LPASS_LPASS_CC_PLL_TEST_CBCR___RWC        QCSR_REG_RW    
#define   LPASS_LPASS_CC_PLL_TEST_CBCR___POR     0x80000000
#define   LPASS_LPASS_CC_PLL_TEST_CBCR__CLK_OFF___POR 0x1
#define   LPASS_LPASS_CC_PLL_TEST_CBCR__CLK_ENABLE___POR 0x0
#define   LPASS_LPASS_CC_PLL_TEST_CBCR__CLK_OFF___M 0x80000000
#define   LPASS_LPASS_CC_PLL_TEST_CBCR__CLK_OFF___S              31
#define   LPASS_LPASS_CC_PLL_TEST_CBCR__CLK_ENABLE___M 0x00000001
#define   LPASS_LPASS_CC_PLL_TEST_CBCR__CLK_ENABLE___S               0
#define   LPASS_LPASS_CC_PLL_TEST_CBCR___M       0x80000001   
#define   LPASS_LPASS_CC_PLL_TEST_CBCR___S                     0

#define LPASS_LPASS_CC_PLL_RESET_N_MUXR           (0x17046018)
#define   LPASS_LPASS_CC_PLL_RESET_N_MUXR___RWC     QCSR_REG_RW    
#define   LPASS_LPASS_CC_PLL_RESET_N_MUXR___POR  0x00000000
#define   LPASS_LPASS_CC_PLL_RESET_N_MUXR__MUX_SEL___POR 0x0
#define   LPASS_LPASS_CC_PLL_RESET_N_MUXR__MUX_SEL___M 0x00000007
#define   LPASS_LPASS_CC_PLL_RESET_N_MUXR__MUX_SEL___S               0
#define   LPASS_LPASS_CC_PLL_RESET_N_MUXR__MUX_SEL__LPASS_LPAAUDIO_PLL             0x0
#define   LPASS_LPASS_CC_PLL_RESET_N_MUXR__MUX_SEL__LPASS_LPAAUDIO_DIG_PLL             0x1
#define   LPASS_LPASS_CC_PLL_RESET_N_MUXR__MUX_SEL__LPASS_QDSP6SS_PLL             0x2
#define   LPASS_LPASS_CC_PLL_RESET_N_MUXR___M    0x00000007   
#define   LPASS_LPASS_CC_PLL_RESET_N_MUXR___S                  0

#define LPASS_LPASS_CC_PLL_BYPASSNL_MUXR          (0x17046020)
#define   LPASS_LPASS_CC_PLL_BYPASSNL_MUXR___RWC    QCSR_REG_RW    
#define   LPASS_LPASS_CC_PLL_BYPASSNL_MUXR___POR 0x00000000
#define   LPASS_LPASS_CC_PLL_BYPASSNL_MUXR__MUX_SEL___POR 0x0
#define   LPASS_LPASS_CC_PLL_BYPASSNL_MUXR__MUX_SEL___M 0x00000007
#define   LPASS_LPASS_CC_PLL_BYPASSNL_MUXR__MUX_SEL___S               0
#define   LPASS_LPASS_CC_PLL_BYPASSNL_MUXR___M   0x00000007   
#define   LPASS_LPASS_CC_PLL_BYPASSNL_MUXR___S                 0

#define LPASS_TEST_BUS_SEL                        (0x17046024)
#define   LPASS_TEST_BUS_SEL___RWC                  QCSR_REG_RW    
#define   LPASS_TEST_BUS_SEL___POR               0x00000000
#define   LPASS_TEST_BUS_SEL__SEL___POR          0x0
#define   LPASS_TEST_BUS_SEL__SEL___M            0x00000003
#define   LPASS_TEST_BUS_SEL__SEL___S                          0
#define   LPASS_TEST_BUS_SEL___M                 0x00000003   
#define   LPASS_TEST_BUS_SEL___S                               0

#define LPASS_LPASS_CC_SPARE_REG                  (0x17047000)
#define   LPASS_LPASS_CC_SPARE_REG___RWC            QCSR_REG_RW    
#define   LPASS_LPASS_CC_SPARE_REG___POR         0x00000000
#define   LPASS_LPASS_CC_SPARE_REG__SPARE___POR  0x00000000
#define   LPASS_LPASS_CC_SPARE_REG__SPARE___M    0xFFFFFFFF
#define   LPASS_LPASS_CC_SPARE_REG__SPARE___S                  0
#define   LPASS_LPASS_CC_SPARE_REG___M           0xFFFFFFFF   
#define   LPASS_LPASS_CC_SPARE_REG___S                         0

#define LPASS_LPASS_CC_SPARE1_REG                 (0x17047004)
#define   LPASS_LPASS_CC_SPARE1_REG___RWC           QCSR_REG_RW    
#define   LPASS_LPASS_CC_SPARE1_REG___POR        0xFFFFFFFF
#define   LPASS_LPASS_CC_SPARE1_REG__SPARE1___POR 0xFFFFFFFF
#define   LPASS_LPASS_CC_SPARE1_REG__SPARE1___M  0xFFFFFFFF
#define   LPASS_LPASS_CC_SPARE1_REG__SPARE1___S                0
#define   LPASS_LPASS_CC_SPARE1_REG___M          0xFFFFFFFF   
#define   LPASS_LPASS_CC_SPARE1_REG___S                        0

#define LPASS_HW_VERSION                          (0x17080000)
#define   LPASS_HW_VERSION___RWC                    QCSR_REG_RO    
#define   LPASS_HW_VERSION___POR                 0x60000000
#define   LPASS_HW_VERSION__MAJOR___POR          0x6
#define   LPASS_HW_VERSION__MINOR___POR          0x000
#define   LPASS_HW_VERSION__STEP___POR           0x0000
#define   LPASS_HW_VERSION__MAJOR___M            0xF0000000
#define   LPASS_HW_VERSION__MAJOR___S                         28
#define   LPASS_HW_VERSION__MINOR___M            0x0FFF0000
#define   LPASS_HW_VERSION__MINOR___S                         16
#define   LPASS_HW_VERSION__STEP___M             0x0000FFFF
#define   LPASS_HW_VERSION__STEP___S                           0
#define   LPASS_HW_VERSION___M                   0xFFFFFFFF   
#define   LPASS_HW_VERSION___S                                 0

#define LPASS_TCSR_DEBUG_CTL                      (0x17080004)
#define   LPASS_TCSR_DEBUG_CTL___RWC                QCSR_REG_RW    
#define   LPASS_TCSR_DEBUG_CTL___POR             0x00000000
#define   LPASS_TCSR_DEBUG_CTL__LPASS_DEBUG_EN___POR 0x0
#define   LPASS_TCSR_DEBUG_CTL__SEL_ADDR___POR   0x00
#define   LPASS_TCSR_DEBUG_CTL__SEL___POR        0x00
#define   LPASS_TCSR_DEBUG_CTL__LPASS_DEBUG_EN___M 0x00010000
#define   LPASS_TCSR_DEBUG_CTL__LPASS_DEBUG_EN___S              16
#define   LPASS_TCSR_DEBUG_CTL__LPASS_DEBUG_EN__DISABLE_DRIVING_LPASS_BUS_ON_TO_MUX             0x0
#define   LPASS_TCSR_DEBUG_CTL__LPASS_DEBUG_EN__DRIVE_DEBUG_BUS             0x1
#define   LPASS_TCSR_DEBUG_CTL__SEL_ADDR___M     0x00001F00
#define   LPASS_TCSR_DEBUG_CTL__SEL_ADDR___S                   8
#define   LPASS_TCSR_DEBUG_CTL__SEL___M          0x000000FF
#define   LPASS_TCSR_DEBUG_CTL__SEL___S                        0
#define   LPASS_TCSR_DEBUG_CTL__SEL__ALL_0_S                0x00
#define   LPASS_TCSR_DEBUG_CTL__SEL__ALL_5_S                0x01
#define   LPASS_TCSR_DEBUG_CTL__SEL__ALL_A_S                0x02
#define   LPASS_TCSR_DEBUG_CTL__SEL__PAT_12345678            0x03
#define   LPASS_TCSR_DEBUG_CTL__SEL__PAT_DEADBEEF            0x04
#define   LPASS_TCSR_DEBUG_CTL__SEL__LCC_DEBUG_BUS            0x05
#define   LPASS_TCSR_DEBUG_CTL__SEL__Q6SS_DEBUG_BUS            0x06
#define   LPASS_TCSR_DEBUG_CTL__SEL__LPASS_CORE_DEBUG_BUS            0x07
#define   LPASS_TCSR_DEBUG_CTL__SEL__LPASS_AHBE_TEST_BUS            0x08
#define   LPASS_TCSR_DEBUG_CTL__SEL__LPASS_SMEM_DEBUG_BUS            0x09
#define   LPASS_TCSR_DEBUG_CTL__SEL__QOS_TEST_BUS            0x0A
#define   LPASS_TCSR_DEBUG_CTL__SEL__AHB2AHB_SYSNOC_TEST_BUS            0x0B
#define   LPASS_TCSR_DEBUG_CTL__SEL__ALL_0_4_S              0x0C
#define   LPASS_TCSR_DEBUG_CTL__SEL__ALL_0_2_S              0x0D
#define   LPASS_TCSR_DEBUG_CTL__SEL__ALL_0_5_S              0x0E
#define   LPASS_TCSR_DEBUG_CTL__SEL__ALL_0_3_S              0x0F
#define   LPASS_TCSR_DEBUG_CTL___M               0x00011FFF   
#define   LPASS_TCSR_DEBUG_CTL___S                             0

#define LPASS_TCSR_GP_CTL                         (0x17080008)
#define   LPASS_TCSR_GP_CTL___RWC                   QCSR_REG_RW    
#define   LPASS_TCSR_GP_CTL___POR                0x00000000
#define   LPASS_TCSR_GP_CTL__AHB2AHB_HMEM_FIX_DISABLE___POR 0x0
#define   LPASS_TCSR_GP_CTL__AHB2AHB_HMEM_FIX_DISABLE___M 0x00000001
#define   LPASS_TCSR_GP_CTL__AHB2AHB_HMEM_FIX_DISABLE___S               0
#define   LPASS_TCSR_GP_CTL___M                  0x00000001   
#define   LPASS_TCSR_GP_CTL___S                                0

#define LPASS_AHBE_CFG                            (0x1708002C)
#define   LPASS_AHBE_CFG___RWC                      QCSR_REG_RW    
#define   LPASS_AHBE_CFG___POR                   0x00000100
#define   LPASS_AHBE_CFG__Q6SS_PRIORITY___POR    0x1
#define   LPASS_AHBE_CFG__FABRIC_PRIORITY___POR  0x0
#define   LPASS_AHBE_CFG__ROUND_ROBIN_EN___POR   0x0
#define   LPASS_AHBE_CFG__Q6SS_PRIORITY___M      0x00000100
#define   LPASS_AHBE_CFG__Q6SS_PRIORITY___S                    8
#define   LPASS_AHBE_CFG__FABRIC_PRIORITY___M    0x00000010
#define   LPASS_AHBE_CFG__FABRIC_PRIORITY___S                  4
#define   LPASS_AHBE_CFG__ROUND_ROBIN_EN___M     0x00000001
#define   LPASS_AHBE_CFG__ROUND_ROBIN_EN___S                   0
#define   LPASS_AHBE_CFG___M                     0x00000111   
#define   LPASS_AHBE_CFG___S                                   0

#define LPASS_AHBE_LOCK_CTL                       (0x17080030)
#define   LPASS_AHBE_LOCK_CTL___RWC                 QCSR_REG_RW    
#define   LPASS_AHBE_LOCK_CTL___POR              0x00000000
#define   LPASS_AHBE_LOCK_CTL__Q6SS_LOCK_EN___POR 0x0
#define   LPASS_AHBE_LOCK_CTL__FABRIC_LOCK_EN___POR 0x0
#define   LPASS_AHBE_LOCK_CTL__Q6SS_LOCK_EN___M  0x00000002
#define   LPASS_AHBE_LOCK_CTL__Q6SS_LOCK_EN___S                1
#define   LPASS_AHBE_LOCK_CTL__FABRIC_LOCK_EN___M 0x00000001
#define   LPASS_AHBE_LOCK_CTL__FABRIC_LOCK_EN___S               0
#define   LPASS_AHBE_LOCK_CTL___M                0x00000003   
#define   LPASS_AHBE_LOCK_CTL___S                              0

#define LPASS_AHBE_STATUS                         (0x17080034)
#define   LPASS_AHBE_STATUS___RWC                   QCSR_REG_RO    
#define   LPASS_AHBE_STATUS___POR                0x00000000
#define   LPASS_AHBE_STATUS__AHBE_DECODE_BOUNDARY_ERROR___POR 0x0
#define   LPASS_AHBE_STATUS__AHBE_DECODE_ERROR___POR 0x0
#define   LPASS_AHBE_STATUS__AHBE_MISALIGNED___POR 0x0
#define   LPASS_AHBE_STATUS__AHBE_DECODE_BOUNDARY_ERROR___M 0x00000004
#define   LPASS_AHBE_STATUS__AHBE_DECODE_BOUNDARY_ERROR___S               2
#define   LPASS_AHBE_STATUS__AHBE_DECODE_ERROR___M 0x00000002
#define   LPASS_AHBE_STATUS__AHBE_DECODE_ERROR___S               1
#define   LPASS_AHBE_STATUS__AHBE_MISALIGNED___M 0x00000001
#define   LPASS_AHBE_STATUS__AHBE_MISALIGNED___S               0
#define   LPASS_AHBE_STATUS___M                  0x00000007   
#define   LPASS_AHBE_STATUS___S                                0

#define LPASS_AHBE_ACK                            (0x17080038)
#define   LPASS_AHBE_ACK___RWC                      QCSR_REG_WO    
#define   LPASS_AHBE_ACK___POR                   0x00000000
#define   LPASS_AHBE_ACK__AHBE_DECODE_BOUNDARY_ERROR___POR 0x0
#define   LPASS_AHBE_ACK__AHBE_DECODE_ERROR___POR 0x0
#define   LPASS_AHBE_ACK__AHBE_MISALIGNED___POR  0x0
#define   LPASS_AHBE_ACK__AHBE_DECODE_BOUNDARY_ERROR___M 0x00000004
#define   LPASS_AHBE_ACK__AHBE_DECODE_BOUNDARY_ERROR___S               2
#define   LPASS_AHBE_ACK__AHBE_DECODE_ERROR___M  0x00000002
#define   LPASS_AHBE_ACK__AHBE_DECODE_ERROR___S                1
#define   LPASS_AHBE_ACK__AHBE_MISALIGNED___M    0x00000001
#define   LPASS_AHBE_ACK__AHBE_MISALIGNED___S                  0
#define   LPASS_AHBE_ACK___M                     0x00000007   
#define   LPASS_AHBE_ACK___S                                   0

#define LPASS_AHBE_INT_EN                         (0x1708003C)
#define   LPASS_AHBE_INT_EN___RWC                   QCSR_REG_RW    
#define   LPASS_AHBE_INT_EN___POR                0x00000000
#define   LPASS_AHBE_INT_EN__AHBE_DECODE_BOUNDARY_ERROR___POR 0x0
#define   LPASS_AHBE_INT_EN__AHBE_DECODE_ERROR___POR 0x0
#define   LPASS_AHBE_INT_EN__AHBE_MISALIGNED___POR 0x0
#define   LPASS_AHBE_INT_EN__AHBE_DECODE_BOUNDARY_ERROR___M 0x00000004
#define   LPASS_AHBE_INT_EN__AHBE_DECODE_BOUNDARY_ERROR___S               2
#define   LPASS_AHBE_INT_EN__AHBE_DECODE_ERROR___M 0x00000002
#define   LPASS_AHBE_INT_EN__AHBE_DECODE_ERROR___S               1
#define   LPASS_AHBE_INT_EN__AHBE_MISALIGNED___M 0x00000001
#define   LPASS_AHBE_INT_EN__AHBE_MISALIGNED___S               0
#define   LPASS_AHBE_INT_EN___M                  0x00000007   
#define   LPASS_AHBE_INT_EN___S                                0

#define LPASS_AHBE_SPARE                          (0x17080040)
#define   LPASS_AHBE_SPARE___RWC                    QCSR_REG_RW    
#define   LPASS_AHBE_SPARE___POR                 0x00000000
#define   LPASS_AHBE_SPARE__AHBE_SPARE___POR     0x00000000
#define   LPASS_AHBE_SPARE__AHBE_SPARE___M       0xFFFFFFFF
#define   LPASS_AHBE_SPARE__AHBE_SPARE___S                     0
#define   LPASS_AHBE_SPARE___M                   0xFFFFFFFF   
#define   LPASS_AHBE_SPARE___S                                 0

#define LPASS_FP_BASE                             (0x17081000)
#define   LPASS_FP_BASE___RWC                       QCSR_REG_RO    
#define   LPASS_FP_BASE___POR                    0x00017120
#define   LPASS_FP_BASE__FP_BASE_ADDR_35_12___POR 0x017120
#define   LPASS_FP_BASE__FP_BASE_ADDR_35_12___M  0x00FFFFFF
#define   LPASS_FP_BASE__FP_BASE_ADDR_35_12___S                0
#define   LPASS_FP_BASE___M                      0x00FFFFFF   
#define   LPASS_FP_BASE___S                                    0

#define LPASS_FP_OFFSET_A                         (0x17081004)
#define   LPASS_FP_OFFSET_A___RWC                   QCSR_REG_RW    
#define   LPASS_FP_OFFSET_A___POR                0x00000800
#define   LPASS_FP_OFFSET_A__FP_OFFSET_A_MAX___POR 0x10
#define   LPASS_FP_OFFSET_A__FP_OFFSET_A_MIN___POR 0x00
#define   LPASS_FP_OFFSET_A__FP_OFFSET_A_MAX___M 0x00003F80
#define   LPASS_FP_OFFSET_A__FP_OFFSET_A_MAX___S               7
#define   LPASS_FP_OFFSET_A__FP_OFFSET_A_MIN___M 0x0000007F
#define   LPASS_FP_OFFSET_A__FP_OFFSET_A_MIN___S               0
#define   LPASS_FP_OFFSET_A___M                  0x00003FFF   
#define   LPASS_FP_OFFSET_A___S                                0

#define LPASS_FP_OFFSET_B                         (0x17081008)
#define   LPASS_FP_OFFSET_B___RWC                   QCSR_REG_RW    
#define   LPASS_FP_OFFSET_B___POR                0x00000800
#define   LPASS_FP_OFFSET_B__FP_OFFSET_B_MAX___POR 0x10
#define   LPASS_FP_OFFSET_B__FP_OFFSET_B_MIN___POR 0x00
#define   LPASS_FP_OFFSET_B__FP_OFFSET_B_MAX___M 0x00003F80
#define   LPASS_FP_OFFSET_B__FP_OFFSET_B_MAX___S               7
#define   LPASS_FP_OFFSET_B__FP_OFFSET_B_MIN___M 0x0000007F
#define   LPASS_FP_OFFSET_B__FP_OFFSET_B_MIN___S               0
#define   LPASS_FP_OFFSET_B___M                  0x00003FFF   
#define   LPASS_FP_OFFSET_B___S                                0

#define LPASS_FP_OFFSET_C                         (0x1708100C)
#define   LPASS_FP_OFFSET_C___RWC                   QCSR_REG_RW    
#define   LPASS_FP_OFFSET_C___POR                0x00000800
#define   LPASS_FP_OFFSET_C__FP_OFFSET_C_MAX___POR 0x10
#define   LPASS_FP_OFFSET_C__FP_OFFSET_C_MIN___POR 0x00
#define   LPASS_FP_OFFSET_C__FP_OFFSET_C_MAX___M 0x00003F80
#define   LPASS_FP_OFFSET_C__FP_OFFSET_C_MAX___S               7
#define   LPASS_FP_OFFSET_C__FP_OFFSET_C_MIN___M 0x0000007F
#define   LPASS_FP_OFFSET_C__FP_OFFSET_C_MIN___S               0
#define   LPASS_FP_OFFSET_C___M                  0x00003FFF   
#define   LPASS_FP_OFFSET_C___S                                0

#define LPASS_FP_EE_OWNER_AIF_LMID                (0x17082000)
#define   LPASS_FP_EE_OWNER_AIF_LMID___RWC          QCSR_REG_RW    
#define   LPASS_FP_EE_OWNER_AIF_LMID___POR       0x00015555
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_8___POR 0x1
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_7___POR 0x1
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_6___POR 0x1
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_5___POR 0x1
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_4___POR 0x1
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_3___POR 0x1
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_2___POR 0x1
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_1___POR 0x1
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_0___POR 0x1
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_8___M 0x00030000
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_8___S              16
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_7___M 0x0000C000
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_7___S              14
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_6___M 0x00003000
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_6___S              12
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_5___M 0x00000C00
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_5___S              10
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_4___M 0x00000300
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_4___S               8
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_3___M 0x000000C0
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_3___S               6
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_2___M 0x00000030
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_2___S               4
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_1___M 0x0000000C
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_1___S               2
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_0___M 0x00000003
#define   LPASS_FP_EE_OWNER_AIF_LMID__FP_EE_OWNER_AIF_LMID_0___S               0
#define   LPASS_FP_EE_OWNER_AIF_LMID___M         0x0003FFFF   
#define   LPASS_FP_EE_OWNER_AIF_LMID___S                       0

#define LPASS_FP_EE_OWNER_AUD_SB_LMID             (0x17083000)
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID___RWC       QCSR_REG_RW    
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID___POR    0x15555555
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_14___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_13___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_12___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_11___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_10___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_9___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_8___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_7___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_6___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_5___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_4___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_3___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_2___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_1___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_0___POR 0x1
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_14___M 0x30000000
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_14___S              28
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_13___M 0x0C000000
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_13___S              26
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_12___M 0x03000000
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_12___S              24
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_11___M 0x00C00000
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_11___S              22
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_10___M 0x00300000
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_10___S              20
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_9___M 0x000C0000
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_9___S              18
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_8___M 0x00030000
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_8___S              16
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_7___M 0x0000C000
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_7___S              14
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_6___M 0x00003000
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_6___S              12
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_5___M 0x00000C00
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_5___S              10
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_4___M 0x00000300
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_4___S               8
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_3___M 0x000000C0
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_3___S               6
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_2___M 0x00000030
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_2___S               4
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_1___M 0x0000000C
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_1___S               2
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_0___M 0x00000003
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID__FP_EE_OWNER_AUD_SB_LMID_0___S               0
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID___M      0x3FFFFFFF   
#define   LPASS_FP_EE_OWNER_AUD_SB_LMID___S                    0

#define LPASS_FP_EE_OWNER_QCA_SB_LMID             (0x17084000)
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID___RWC       QCSR_REG_RW    
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID___POR    0x00015555
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_8___POR 0x1
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_7___POR 0x1
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_6___POR 0x1
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_5___POR 0x1
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_4___POR 0x1
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_3___POR 0x1
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_2___POR 0x1
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_1___POR 0x1
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_0___POR 0x1
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_8___M 0x00030000
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_8___S              16
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_7___M 0x0000C000
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_7___S              14
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_6___M 0x00003000
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_6___S              12
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_5___M 0x00000C00
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_5___S              10
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_4___M 0x00000300
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_4___S               8
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_3___M 0x000000C0
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_3___S               6
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_2___M 0x00000030
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_2___S               4
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_1___M 0x0000000C
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_1___S               2
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_0___M 0x00000003
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID__FP_EE_OWNER_QCA_SB_LMID_0___S               0
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID___M      0x0003FFFF   
#define   LPASS_FP_EE_OWNER_QCA_SB_LMID___S                    0

#define LPASS_FP_EE_OWNER_DML_LMID                (0x17085000)
#define   LPASS_FP_EE_OWNER_DML_LMID___RWC          QCSR_REG_RW    
#define   LPASS_FP_EE_OWNER_DML_LMID___POR       0x00000001
#define   LPASS_FP_EE_OWNER_DML_LMID__FP_EE_OWNER_DML_LMID_0___POR 0x1
#define   LPASS_FP_EE_OWNER_DML_LMID__FP_EE_OWNER_DML_LMID_0___M 0x00000003
#define   LPASS_FP_EE_OWNER_DML_LMID__FP_EE_OWNER_DML_LMID_0___S               0
#define   LPASS_FP_EE_OWNER_DML_LMID___M         0x00000003   
#define   LPASS_FP_EE_OWNER_DML_LMID___S                       0

#define LPASS_FP_EE_OWNER_RSMP_LMID               (0x17086000)
#define   LPASS_FP_EE_OWNER_RSMP_LMID___RWC         QCSR_REG_RW    
#define   LPASS_FP_EE_OWNER_RSMP_LMID___POR      0x00000001
#define   LPASS_FP_EE_OWNER_RSMP_LMID__FP_EE_OWNER_RSMP_LMID_0___POR 0x1
#define   LPASS_FP_EE_OWNER_RSMP_LMID__FP_EE_OWNER_RSMP_LMID_0___M 0x00000003
#define   LPASS_FP_EE_OWNER_RSMP_LMID__FP_EE_OWNER_RSMP_LMID_0___S               0
#define   LPASS_FP_EE_OWNER_RSMP_LMID___M        0x00000003   
#define   LPASS_FP_EE_OWNER_RSMP_LMID___S                      0

#define LPASS_FP_EE_OWNER_HDMI_LMID               (0x17087000)
#define   LPASS_FP_EE_OWNER_HDMI_LMID___RWC         QCSR_REG_RW    
#define   LPASS_FP_EE_OWNER_HDMI_LMID___POR      0x00000055
#define   LPASS_FP_EE_OWNER_HDMI_LMID__FP_EE_OWNER_HDMI_LMID_3___POR 0x1
#define   LPASS_FP_EE_OWNER_HDMI_LMID__FP_EE_OWNER_HDMI_LMID_2___POR 0x1
#define   LPASS_FP_EE_OWNER_HDMI_LMID__FP_EE_OWNER_HDMI_LMID_1___POR 0x1
#define   LPASS_FP_EE_OWNER_HDMI_LMID__FP_EE_OWNER_HDMI_LMID_0___POR 0x1
#define   LPASS_FP_EE_OWNER_HDMI_LMID__FP_EE_OWNER_HDMI_LMID_3___M 0x000000C0
#define   LPASS_FP_EE_OWNER_HDMI_LMID__FP_EE_OWNER_HDMI_LMID_3___S               6
#define   LPASS_FP_EE_OWNER_HDMI_LMID__FP_EE_OWNER_HDMI_LMID_2___M 0x00000030
#define   LPASS_FP_EE_OWNER_HDMI_LMID__FP_EE_OWNER_HDMI_LMID_2___S               4
#define   LPASS_FP_EE_OWNER_HDMI_LMID__FP_EE_OWNER_HDMI_LMID_1___M 0x0000000C
#define   LPASS_FP_EE_OWNER_HDMI_LMID__FP_EE_OWNER_HDMI_LMID_1___S               2
#define   LPASS_FP_EE_OWNER_HDMI_LMID__FP_EE_OWNER_HDMI_LMID_0___M 0x00000003
#define   LPASS_FP_EE_OWNER_HDMI_LMID__FP_EE_OWNER_HDMI_LMID_0___S               0
#define   LPASS_FP_EE_OWNER_HDMI_LMID___M        0x000000FF   
#define   LPASS_FP_EE_OWNER_HDMI_LMID___S                      0

#define LPASS_FP_EE_OWNER_SPDIF_LMID              (0x17088000)
#define   LPASS_FP_EE_OWNER_SPDIF_LMID___RWC        QCSR_REG_RW    
#define   LPASS_FP_EE_OWNER_SPDIF_LMID___POR     0x00000001
#define   LPASS_FP_EE_OWNER_SPDIF_LMID__FP_EE_OWNER_SPDIF_LMID_0___POR 0x1
#define   LPASS_FP_EE_OWNER_SPDIF_LMID__FP_EE_OWNER_SPDIF_LMID_0___M 0x00000003
#define   LPASS_FP_EE_OWNER_SPDIF_LMID__FP_EE_OWNER_SPDIF_LMID_0___S               0
#define   LPASS_FP_EE_OWNER_SPDIF_LMID___M       0x00000003   
#define   LPASS_FP_EE_OWNER_SPDIF_LMID___S                     0

#define LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL (0x17089000)
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL__SEL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL__SEL___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL__SEL___S               0
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL___M 0x00000001   
#define   LPASS_AUDIO_CORE_LPAIF_CODEC_SPKR_MODE_MUXSEL___S               0

#define LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL    (0x1708A000)
#define   LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL__SEL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL__SEL___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL__SEL___S               0
#define   LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL___M 0x00000001   
#define   LPASS_AUDIO_CORE_LPAIF_PRI_MODE_MUXSEL___S               0

#define LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL    (0x1708B000)
#define   LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL__SEL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL__SEL___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL__SEL___S               0
#define   LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL___M 0x00000001   
#define   LPASS_AUDIO_CORE_LPAIF_SEC_MODE_MUXSEL___S               0

#define LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL    (0x1708C000)
#define   LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL__SEL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL__SEL___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL__SEL___S               0
#define   LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL___M 0x00000001   
#define   LPASS_AUDIO_CORE_LPAIF_TER_MODE_MUXSEL___S               0

#define LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL   (0x1708D000)
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL___POR 0x00000000
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL__SEL___POR 0x0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL__SEL___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL__SEL___S               0
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL___M 0x00000001   
#define   LPASS_AUDIO_CORE_LPAIF_QUAD_MODE_MUXSEL___S               0

#define LPASS_Q6SS_RST_EVB_SEL                    (0x1708E000)
#define   LPASS_Q6SS_RST_EVB_SEL___RWC              QCSR_REG_RW    
#define   LPASS_Q6SS_RST_EVB_SEL___POR           0x00000000
#define   LPASS_Q6SS_RST_EVB_SEL__SEL___POR      0x0
#define   LPASS_Q6SS_RST_EVB_SEL__SEL___M        0x00000001
#define   LPASS_Q6SS_RST_EVB_SEL__SEL___S                      0
#define   LPASS_Q6SS_RST_EVB_SEL___M             0x00000001   
#define   LPASS_Q6SS_RST_EVB_SEL___S                           0

#define LPASS_Q6SS_RST_EVB                        (0x1708E004)
#define   LPASS_Q6SS_RST_EVB___RWC                  QCSR_REG_RW    
#define   LPASS_Q6SS_RST_EVB___POR               0x00000000
#define   LPASS_Q6SS_RST_EVB__EVB___POR          0x000000
#define   LPASS_Q6SS_RST_EVB__EVB___M            0x0FFFFFF0
#define   LPASS_Q6SS_RST_EVB__EVB___S                          4
#define   LPASS_Q6SS_RST_EVB___M                 0x0FFFFFF0   
#define   LPASS_Q6SS_RST_EVB___S                               4

#define LPASS_VFR_IRQ_MUX_CTL                     (0x1708F000)
#define   LPASS_VFR_IRQ_MUX_CTL___RWC               QCSR_REG_RW    
#define   LPASS_VFR_IRQ_MUX_CTL___POR            0x00000000
#define   LPASS_VFR_IRQ_MUX_CTL__VFR___POR       0x0
#define   LPASS_VFR_IRQ_MUX_CTL__SEL___POR       0x00
#define   LPASS_VFR_IRQ_MUX_CTL__VFR___M         0x00000100
#define   LPASS_VFR_IRQ_MUX_CTL__VFR___S                       8
#define   LPASS_VFR_IRQ_MUX_CTL__VFR__QTMR                   0x0
#define   LPASS_VFR_IRQ_MUX_CTL__VFR__AVTIMER                0x1
#define   LPASS_VFR_IRQ_MUX_CTL__SEL___M         0x0000001F
#define   LPASS_VFR_IRQ_MUX_CTL__SEL___S                       0
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__INTERNAL_VFR            0x00
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__EXTENAL_VFR            0x01
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__DIR_CONN_0            0x02
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__DIR_CONN_1            0x03
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__DIR_CONN_2            0x04
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__DIR_CONN_3            0x05
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__DIR_CONN_4            0x06
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__INTERNAL_VFR_2            0x07
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__DIR_CONN_5            0x08
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__SENSOR_VFR_0            0x10
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__SENSOR_VFR_1            0x11
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__SENSOR_VFR_2            0x12
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__SENSOR_VFR_3            0x13
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__SENSOR_VFR_4            0x14
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__SENSOR_VFR_5            0x15
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__SENSOR_VFR_6            0x16
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__SENSOR_VFR_7            0x17
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__SENSOR_VFR_8            0x18
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__SENSOR_VFR_9            0x19
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__FM_VFR                0x1A
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__BLUETOOTH_VFR_0            0x1B
#define   LPASS_VFR_IRQ_MUX_CTL__SEL__BLUETOOTH_VFR_1            0x1C
#define   LPASS_VFR_IRQ_MUX_CTL___M              0x0000011F   
#define   LPASS_VFR_IRQ_MUX_CTL___S                            0

#define LPASS_VFR_STC_MSB                         (0x1708F004)
#define   LPASS_VFR_STC_MSB___RWC                   QCSR_REG_RO    
#define   LPASS_VFR_STC_MSB___POR                0x00000000
#define   LPASS_VFR_STC_MSB__MSB___POR           0x000000
#define   LPASS_VFR_STC_MSB__MSB___M             0x00FFFFFF
#define   LPASS_VFR_STC_MSB__MSB___S                           0
#define   LPASS_VFR_STC_MSB___M                  0x00FFFFFF   
#define   LPASS_VFR_STC_MSB___S                                0

#define LPASS_VFR_STC_LSB                         (0x1708F008)
#define   LPASS_VFR_STC_LSB___RWC                   QCSR_REG_RO    
#define   LPASS_VFR_STC_LSB___POR                0x00000000
#define   LPASS_VFR_STC_LSB__LSB___POR           0x00000000
#define   LPASS_VFR_STC_LSB__LSB___M             0xFFFFFFFF
#define   LPASS_VFR_STC_LSB__LSB___S                           0
#define   LPASS_VFR_STC_LSB___M                  0xFFFFFFFF   
#define   LPASS_VFR_STC_LSB___S                                0

#define LPASS_AUDIO_CORE_CLAMP_DELAY              (0x17090100)
#define   LPASS_AUDIO_CORE_CLAMP_DELAY___RWC        QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_CLAMP_DELAY___POR     0x00000007
#define   LPASS_AUDIO_CORE_CLAMP_DELAY__LPASS_CORE_CLAMP_ZERO_DELAY___POR 0x07
#define   LPASS_AUDIO_CORE_CLAMP_DELAY__LPASS_CORE_CLAMP_ZERO_DELAY___M 0x000000FF
#define   LPASS_AUDIO_CORE_CLAMP_DELAY__LPASS_CORE_CLAMP_ZERO_DELAY___S               0
#define   LPASS_AUDIO_CORE_CLAMP_DELAY___M       0x000000FF   
#define   LPASS_AUDIO_CORE_CLAMP_DELAY___S                     0

#define LPASS_STM_MUXSEL_n(n)            (0x17091000+0x4*(n))
#define   LPASS_STM_MUXSEL_n_nMIN  0    
#define   LPASS_STM_MUXSEL_n_nMAX  31   
#define   LPASS_STM_MUXSEL_n_ELEM  32   
#define   LPASS_STM_MUXSEL_n___RWC                  QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_n___POR               0x00000000
#define   LPASS_STM_MUXSEL_n__ENABLE___POR       0x0
#define   LPASS_STM_MUXSEL_n__SEL___POR          0x0
#define   LPASS_STM_MUXSEL_n__ENABLE___M         0x80000000
#define   LPASS_STM_MUXSEL_n__ENABLE___S                      31
#define   LPASS_STM_MUXSEL_n__SEL___M            0x0000000F
#define   LPASS_STM_MUXSEL_n__SEL___S                          0
#define   LPASS_STM_MUXSEL_n___M                 0x8000000F   
#define   LPASS_STM_MUXSEL_n___S                               0
#define LPASS_STM_MUXSEL_0                        (0x17091000)
#define   LPASS_STM_MUXSEL_0___RWC                  QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_0__ENABLE___M         0x80000000
#define   LPASS_STM_MUXSEL_0__ENABLE___S                      31
#define   LPASS_STM_MUXSEL_0__SEL___M            0x0000000F
#define   LPASS_STM_MUXSEL_0__SEL___S                          0
#define LPASS_STM_MUXSEL_1                        (0x17091004)
#define   LPASS_STM_MUXSEL_1___RWC                  QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_1__ENABLE___M         0x80000000
#define   LPASS_STM_MUXSEL_1__ENABLE___S                      31
#define   LPASS_STM_MUXSEL_1__SEL___M            0x0000000F
#define   LPASS_STM_MUXSEL_1__SEL___S                          0
#define LPASS_STM_MUXSEL_2                        (0x17091008)
#define   LPASS_STM_MUXSEL_2___RWC                  QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_2__ENABLE___M         0x80000000
#define   LPASS_STM_MUXSEL_2__ENABLE___S                      31
#define   LPASS_STM_MUXSEL_2__SEL___M            0x0000000F
#define   LPASS_STM_MUXSEL_2__SEL___S                          0
#define LPASS_STM_MUXSEL_3                        (0x1709100C)
#define   LPASS_STM_MUXSEL_3___RWC                  QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_3__ENABLE___M         0x80000000
#define   LPASS_STM_MUXSEL_3__ENABLE___S                      31
#define   LPASS_STM_MUXSEL_3__SEL___M            0x0000000F
#define   LPASS_STM_MUXSEL_3__SEL___S                          0
#define LPASS_STM_MUXSEL_4                        (0x17091010)
#define   LPASS_STM_MUXSEL_4___RWC                  QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_4__ENABLE___M         0x80000000
#define   LPASS_STM_MUXSEL_4__ENABLE___S                      31
#define   LPASS_STM_MUXSEL_4__SEL___M            0x0000000F
#define   LPASS_STM_MUXSEL_4__SEL___S                          0
#define LPASS_STM_MUXSEL_5                        (0x17091014)
#define   LPASS_STM_MUXSEL_5___RWC                  QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_5__ENABLE___M         0x80000000
#define   LPASS_STM_MUXSEL_5__ENABLE___S                      31
#define   LPASS_STM_MUXSEL_5__SEL___M            0x0000000F
#define   LPASS_STM_MUXSEL_5__SEL___S                          0
#define LPASS_STM_MUXSEL_6                        (0x17091018)
#define   LPASS_STM_MUXSEL_6___RWC                  QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_6__ENABLE___M         0x80000000
#define   LPASS_STM_MUXSEL_6__ENABLE___S                      31
#define   LPASS_STM_MUXSEL_6__SEL___M            0x0000000F
#define   LPASS_STM_MUXSEL_6__SEL___S                          0
#define LPASS_STM_MUXSEL_7                        (0x1709101C)
#define   LPASS_STM_MUXSEL_7___RWC                  QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_7__ENABLE___M         0x80000000
#define   LPASS_STM_MUXSEL_7__ENABLE___S                      31
#define   LPASS_STM_MUXSEL_7__SEL___M            0x0000000F
#define   LPASS_STM_MUXSEL_7__SEL___S                          0
#define LPASS_STM_MUXSEL_8                        (0x17091020)
#define   LPASS_STM_MUXSEL_8___RWC                  QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_8__ENABLE___M         0x80000000
#define   LPASS_STM_MUXSEL_8__ENABLE___S                      31
#define   LPASS_STM_MUXSEL_8__SEL___M            0x0000000F
#define   LPASS_STM_MUXSEL_8__SEL___S                          0
#define LPASS_STM_MUXSEL_9                        (0x17091024)
#define   LPASS_STM_MUXSEL_9___RWC                  QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_9__ENABLE___M         0x80000000
#define   LPASS_STM_MUXSEL_9__ENABLE___S                      31
#define   LPASS_STM_MUXSEL_9__SEL___M            0x0000000F
#define   LPASS_STM_MUXSEL_9__SEL___S                          0
#define LPASS_STM_MUXSEL_10                       (0x17091028)
#define   LPASS_STM_MUXSEL_10___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_10__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_10__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_10__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_10__SEL___S                         0
#define LPASS_STM_MUXSEL_11                       (0x1709102C)
#define   LPASS_STM_MUXSEL_11___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_11__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_11__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_11__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_11__SEL___S                         0
#define LPASS_STM_MUXSEL_12                       (0x17091030)
#define   LPASS_STM_MUXSEL_12___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_12__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_12__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_12__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_12__SEL___S                         0
#define LPASS_STM_MUXSEL_13                       (0x17091034)
#define   LPASS_STM_MUXSEL_13___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_13__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_13__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_13__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_13__SEL___S                         0
#define LPASS_STM_MUXSEL_14                       (0x17091038)
#define   LPASS_STM_MUXSEL_14___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_14__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_14__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_14__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_14__SEL___S                         0
#define LPASS_STM_MUXSEL_15                       (0x1709103C)
#define   LPASS_STM_MUXSEL_15___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_15__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_15__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_15__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_15__SEL___S                         0
#define LPASS_STM_MUXSEL_16                       (0x17091040)
#define   LPASS_STM_MUXSEL_16___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_16__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_16__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_16__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_16__SEL___S                         0
#define LPASS_STM_MUXSEL_17                       (0x17091044)
#define   LPASS_STM_MUXSEL_17___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_17__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_17__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_17__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_17__SEL___S                         0
#define LPASS_STM_MUXSEL_18                       (0x17091048)
#define   LPASS_STM_MUXSEL_18___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_18__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_18__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_18__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_18__SEL___S                         0
#define LPASS_STM_MUXSEL_19                       (0x1709104C)
#define   LPASS_STM_MUXSEL_19___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_19__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_19__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_19__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_19__SEL___S                         0
#define LPASS_STM_MUXSEL_20                       (0x17091050)
#define   LPASS_STM_MUXSEL_20___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_20__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_20__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_20__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_20__SEL___S                         0
#define LPASS_STM_MUXSEL_21                       (0x17091054)
#define   LPASS_STM_MUXSEL_21___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_21__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_21__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_21__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_21__SEL___S                         0
#define LPASS_STM_MUXSEL_22                       (0x17091058)
#define   LPASS_STM_MUXSEL_22___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_22__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_22__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_22__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_22__SEL___S                         0
#define LPASS_STM_MUXSEL_23                       (0x1709105C)
#define   LPASS_STM_MUXSEL_23___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_23__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_23__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_23__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_23__SEL___S                         0
#define LPASS_STM_MUXSEL_24                       (0x17091060)
#define   LPASS_STM_MUXSEL_24___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_24__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_24__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_24__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_24__SEL___S                         0
#define LPASS_STM_MUXSEL_25                       (0x17091064)
#define   LPASS_STM_MUXSEL_25___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_25__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_25__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_25__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_25__SEL___S                         0
#define LPASS_STM_MUXSEL_26                       (0x17091068)
#define   LPASS_STM_MUXSEL_26___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_26__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_26__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_26__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_26__SEL___S                         0
#define LPASS_STM_MUXSEL_27                       (0x1709106C)
#define   LPASS_STM_MUXSEL_27___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_27__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_27__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_27__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_27__SEL___S                         0
#define LPASS_STM_MUXSEL_28                       (0x17091070)
#define   LPASS_STM_MUXSEL_28___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_28__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_28__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_28__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_28__SEL___S                         0
#define LPASS_STM_MUXSEL_29                       (0x17091074)
#define   LPASS_STM_MUXSEL_29___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_29__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_29__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_29__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_29__SEL___S                         0
#define LPASS_STM_MUXSEL_30                       (0x17091078)
#define   LPASS_STM_MUXSEL_30___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_30__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_30__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_30__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_30__SEL___S                         0
#define LPASS_STM_MUXSEL_31                       (0x1709107C)
#define   LPASS_STM_MUXSEL_31___RWC                 QCSR_REG_RW    
#define   LPASS_STM_MUXSEL_31__ENABLE___M        0x80000000
#define   LPASS_STM_MUXSEL_31__ENABLE___S                     31
#define   LPASS_STM_MUXSEL_31__SEL___M           0x0000000F
#define   LPASS_STM_MUXSEL_31__SEL___S                         0

#define LPASS_VFR_IRQ_MUX_CTL_1                   (0x17092000)
#define   LPASS_VFR_IRQ_MUX_CTL_1___RWC             QCSR_REG_RW    
#define   LPASS_VFR_IRQ_MUX_CTL_1___POR          0x00000000
#define   LPASS_VFR_IRQ_MUX_CTL_1__VFR___POR     0x0
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL___POR     0x00
#define   LPASS_VFR_IRQ_MUX_CTL_1__VFR___M       0x00000100
#define   LPASS_VFR_IRQ_MUX_CTL_1__VFR___S                     8
#define   LPASS_VFR_IRQ_MUX_CTL_1__VFR__QTMR                 0x0
#define   LPASS_VFR_IRQ_MUX_CTL_1__VFR__AVTIMER              0x1
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL___M       0x0000001F
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL___S                     0
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__INTERNAL_VFR            0x00
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__EXTENAL_VFR            0x01
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__DIR_CONN_0            0x02
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__DIR_CONN_1            0x03
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__DIR_CONN_2            0x04
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__DIR_CONN_3            0x05
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__DIR_CONN_4            0x06
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__INTERNAL_VFR_2            0x07
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__DIR_CONN_5            0x08
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__SENSOR_VFR_0            0x10
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__SENSOR_VFR_1            0x11
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__SENSOR_VFR_2            0x12
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__SENSOR_VFR_3            0x13
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__SENSOR_VFR_4            0x14
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__SENSOR_VFR_5            0x15
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__SENSOR_VFR_6            0x16
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__SENSOR_VFR_7            0x17
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__SENSOR_VFR_8            0x18
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__SENSOR_VFR_9            0x19
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__FM_VFR              0x1A
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__BLUETOOTH_VFR_0            0x1B
#define   LPASS_VFR_IRQ_MUX_CTL_1__SEL__BLUETOOTH_VFR_1            0x1C
#define   LPASS_VFR_IRQ_MUX_CTL_1___M            0x0000011F   
#define   LPASS_VFR_IRQ_MUX_CTL_1___S                          0

#define LPASS_VFR_STC_MSB_1                       (0x17092004)
#define   LPASS_VFR_STC_MSB_1___RWC                 QCSR_REG_RO    
#define   LPASS_VFR_STC_MSB_1___POR              0x00000000
#define   LPASS_VFR_STC_MSB_1__MSB___POR         0x000000
#define   LPASS_VFR_STC_MSB_1__MSB___M           0x00FFFFFF
#define   LPASS_VFR_STC_MSB_1__MSB___S                         0
#define   LPASS_VFR_STC_MSB_1___M                0x00FFFFFF   
#define   LPASS_VFR_STC_MSB_1___S                              0

#define LPASS_VFR_STC_LSB_1                       (0x17092008)
#define   LPASS_VFR_STC_LSB_1___RWC                 QCSR_REG_RO    
#define   LPASS_VFR_STC_LSB_1___POR              0x00000000
#define   LPASS_VFR_STC_LSB_1__LSB___POR         0x00000000
#define   LPASS_VFR_STC_LSB_1__LSB___M           0xFFFFFFFF
#define   LPASS_VFR_STC_LSB_1__LSB___S                         0
#define   LPASS_VFR_STC_LSB_1___M                0xFFFFFFFF   
#define   LPASS_VFR_STC_LSB_1___S                              0

#define LPASS_SENSOR_IRQ_TS_MUX_CTL               (0x17093000)
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL___RWC         QCSR_REG_RW    
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL___POR      0x00000000
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__VFR___POR 0x0
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL___POR 0x00
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__VFR___M   0x00000100
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__VFR___S                 8
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__VFR__QTMR             0x0
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__VFR__AVTIMER             0x1
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL___M   0x000000FF
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL___S                 0
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__INTERNAL_VFR            0x00
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__EXTENAL_VFR            0x01
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__DIR_CONN_0            0x02
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__DIR_CONN_1            0x03
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__DIR_CONN_2            0x04
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__DIR_CONN_3            0x05
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__DIR_CONN_4            0x06
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__INTERNAL_VFR_2            0x07
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__DIR_CONN_5            0x08
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__SENSOR_VFR_0            0x10
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__SENSOR_VFR_1            0x11
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__SENSOR_VFR_2            0x12
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__SENSOR_VFR_3            0x13
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__SENSOR_VFR_4            0x14
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__SENSOR_VFR_5            0x15
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__SENSOR_VFR_6            0x16
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__SENSOR_VFR_7            0x17
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__SENSOR_VFR_8            0x18
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__SENSOR_VFR_9            0x19
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__FM_VFR            0x1A
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__BLUETOOTH_VFR_0            0x1B
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL__SEL__BLUETOOTH_VFR_1            0x1C
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL___M        0x000001FF   
#define   LPASS_SENSOR_IRQ_TS_MUX_CTL___S                      0

#define LPASS_SENSOR_IRQ_STC_MSB                  (0x17093004)
#define   LPASS_SENSOR_IRQ_STC_MSB___RWC            QCSR_REG_RO    
#define   LPASS_SENSOR_IRQ_STC_MSB___POR         0x00000000
#define   LPASS_SENSOR_IRQ_STC_MSB__MSB___POR    0x000000
#define   LPASS_SENSOR_IRQ_STC_MSB__MSB___M      0x00FFFFFF
#define   LPASS_SENSOR_IRQ_STC_MSB__MSB___S                    0
#define   LPASS_SENSOR_IRQ_STC_MSB___M           0x00FFFFFF   
#define   LPASS_SENSOR_IRQ_STC_MSB___S                         0

#define LPASS_SENSOR_IRQ_STC_LSB                  (0x17093008)
#define   LPASS_SENSOR_IRQ_STC_LSB___RWC            QCSR_REG_RO    
#define   LPASS_SENSOR_IRQ_STC_LSB___POR         0x00000000
#define   LPASS_SENSOR_IRQ_STC_LSB__LSB___POR    0x00000000
#define   LPASS_SENSOR_IRQ_STC_LSB__LSB___M      0xFFFFFFFF
#define   LPASS_SENSOR_IRQ_STC_LSB__LSB___S                    0
#define   LPASS_SENSOR_IRQ_STC_LSB___M           0xFFFFFFFF   
#define   LPASS_SENSOR_IRQ_STC_LSB___S                         0

#define LPASS_GP_IRQ_TS_MUX_CTL_0                 (0x17094000)
#define   LPASS_GP_IRQ_TS_MUX_CTL_0___RWC           QCSR_REG_RW    
#define   LPASS_GP_IRQ_TS_MUX_CTL_0___POR        0x00000000
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__VFR___POR   0x0
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL___POR   0x00
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__VFR___M     0x00000100
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__VFR___S                   8
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__VFR__QTMR               0x0
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__VFR__AVTIMER             0x1
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL___M     0x000000FF
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL___S                   0
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__INTERNAL_VFR            0x00
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__EXTENAL_VFR            0x01
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__DIR_CONN_0            0x02
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__DIR_CONN_1            0x03
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__DIR_CONN_2            0x04
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__DIR_CONN_3            0x05
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__DIR_CONN_4            0x06
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__INTERNAL_VFR_2            0x07
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__DIR_CONN_5            0x08
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__SENSOR_VFR_0            0x10
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__SENSOR_VFR_1            0x11
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__SENSOR_VFR_2            0x12
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__SENSOR_VFR_3            0x13
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__SENSOR_VFR_4            0x14
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__SENSOR_VFR_5            0x15
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__SENSOR_VFR_6            0x16
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__SENSOR_VFR_7            0x17
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__SENSOR_VFR_8            0x18
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__SENSOR_VFR_9            0x19
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__FM_VFR            0x1A
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__BLUETOOTH_VFR_0            0x1B
#define   LPASS_GP_IRQ_TS_MUX_CTL_0__SEL__BLUETOOTH_VFR_1            0x1C
#define   LPASS_GP_IRQ_TS_MUX_CTL_0___M          0x000001FF   
#define   LPASS_GP_IRQ_TS_MUX_CTL_0___S                        0

#define LPASS_GP_IRQ_STC_MSB_0                    (0x17094004)
#define   LPASS_GP_IRQ_STC_MSB_0___RWC              QCSR_REG_RO    
#define   LPASS_GP_IRQ_STC_MSB_0___POR           0x00000000
#define   LPASS_GP_IRQ_STC_MSB_0__MSB___POR      0x000000
#define   LPASS_GP_IRQ_STC_MSB_0__MSB___M        0x00FFFFFF
#define   LPASS_GP_IRQ_STC_MSB_0__MSB___S                      0
#define   LPASS_GP_IRQ_STC_MSB_0___M             0x00FFFFFF   
#define   LPASS_GP_IRQ_STC_MSB_0___S                           0

#define LPASS_GP_IRQ_STC_LSB_0                    (0x17094008)
#define   LPASS_GP_IRQ_STC_LSB_0___RWC              QCSR_REG_RO    
#define   LPASS_GP_IRQ_STC_LSB_0___POR           0x00000000
#define   LPASS_GP_IRQ_STC_LSB_0__LSB___POR      0x00000000
#define   LPASS_GP_IRQ_STC_LSB_0__LSB___M        0xFFFFFFFF
#define   LPASS_GP_IRQ_STC_LSB_0__LSB___S                      0
#define   LPASS_GP_IRQ_STC_LSB_0___M             0xFFFFFFFF   
#define   LPASS_GP_IRQ_STC_LSB_0___S                           0

#define LPASS_GP_IRQ_TS_MUX_CTL_1                 (0x17095000)
#define   LPASS_GP_IRQ_TS_MUX_CTL_1___RWC           QCSR_REG_RW    
#define   LPASS_GP_IRQ_TS_MUX_CTL_1___POR        0x00000000
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__VFR___POR   0x0
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL___POR   0x00
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__VFR___M     0x00000100
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__VFR___S                   8
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__VFR__QTMR               0x0
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__VFR__AVTIMER             0x1
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL___M     0x000000FF
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL___S                   0
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__INTERNAL_VFR            0x00
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__EXTENAL_VFR            0x01
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__DIR_CONN_0            0x02
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__DIR_CONN_1            0x03
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__DIR_CONN_2            0x04
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__DIR_CONN_3            0x05
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__DIR_CONN_4            0x06
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__INTERNAL_VFR_2            0x07
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__DIR_CONN_5            0x08
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__SENSOR_VFR_0            0x10
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__SENSOR_VFR_1            0x11
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__SENSOR_VFR_2            0x12
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__SENSOR_VFR_3            0x13
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__SENSOR_VFR_4            0x14
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__SENSOR_VFR_5            0x15
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__SENSOR_VFR_6            0x16
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__SENSOR_VFR_7            0x17
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__SENSOR_VFR_8            0x18
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__SENSOR_VFR_9            0x19
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__FM_VFR            0x1A
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__BLUETOOTH_VFR_0            0x1B
#define   LPASS_GP_IRQ_TS_MUX_CTL_1__SEL__BLUETOOTH_VFR_1            0x1C
#define   LPASS_GP_IRQ_TS_MUX_CTL_1___M          0x000001FF   
#define   LPASS_GP_IRQ_TS_MUX_CTL_1___S                        0

#define LPASS_GP_IRQ_STC_MSB_1                    (0x17095004)
#define   LPASS_GP_IRQ_STC_MSB_1___RWC              QCSR_REG_RO    
#define   LPASS_GP_IRQ_STC_MSB_1___POR           0x00000000
#define   LPASS_GP_IRQ_STC_MSB_1__MSB___POR      0x000000
#define   LPASS_GP_IRQ_STC_MSB_1__MSB___M        0x00FFFFFF
#define   LPASS_GP_IRQ_STC_MSB_1__MSB___S                      0
#define   LPASS_GP_IRQ_STC_MSB_1___M             0x00FFFFFF   
#define   LPASS_GP_IRQ_STC_MSB_1___S                           0

#define LPASS_GP_IRQ_STC_LSB_1                    (0x17095008)
#define   LPASS_GP_IRQ_STC_LSB_1___RWC              QCSR_REG_RO    
#define   LPASS_GP_IRQ_STC_LSB_1___POR           0x00000000
#define   LPASS_GP_IRQ_STC_LSB_1__LSB___POR      0x00000000
#define   LPASS_GP_IRQ_STC_LSB_1__LSB___M        0xFFFFFFFF
#define   LPASS_GP_IRQ_STC_LSB_1__LSB___S                      0
#define   LPASS_GP_IRQ_STC_LSB_1___M             0xFFFFFFFF   
#define   LPASS_GP_IRQ_STC_LSB_1___S                           0

#define LPASS_SB_VFR_IRQ_CTL                      (0x17096000)
#define   LPASS_SB_VFR_IRQ_CTL___RWC                QCSR_REG_RW    
#define   LPASS_SB_VFR_IRQ_CTL___POR             0x00000000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_23___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_22___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_21___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_20___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_19___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_18___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_17___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_16___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_15___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_14___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_13___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_12___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_11___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_10___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_9___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_8___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_7___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_6___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_5___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_4___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_3___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_2___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_1___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_0___POR 0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_23___M 0x00800000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_23___S              23
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_23__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_23__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_22___M 0x00400000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_22___S              22
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_22__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_22__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_21___M 0x00200000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_21___S              21
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_21__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_21__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_20___M 0x00100000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_20___S              20
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_20__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_20__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_19___M 0x00080000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_19___S              19
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_19__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_19__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_18___M 0x00040000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_18___S              18
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_18__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_18__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_17___M 0x00020000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_17___S              17
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_17__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_17__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_16___M 0x00010000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_16___S              16
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_16__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_16__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_15___M 0x00008000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_15___S              15
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_15__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_15__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_14___M 0x00004000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_14___S              14
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_14__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_14__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_13___M 0x00002000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_13___S              13
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_13__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_13__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_12___M 0x00001000
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_12___S              12
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_12__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_12__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_11___M 0x00000800
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_11___S              11
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_11__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_11__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_10___M 0x00000400
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_10___S              10
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_10__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_10__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_9___M 0x00000200
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_9___S               9
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_9__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_9__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_8___M 0x00000100
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_8___S               8
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_8__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_8__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_7___M 0x00000080
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_7___S               7
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_7__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_7__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_6___M 0x00000040
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_6___S               6
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_6__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_6__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_5___M 0x00000020
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_5___S               5
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_5__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_5__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_4___M 0x00000010
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_4___S               4
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_4__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_4__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_3___M 0x00000008
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_3___S               3
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_3__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_3__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_2___M 0x00000004
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_2___S               2
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_2__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_2__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_1___M 0x00000002
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_1___S               1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_1__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_1__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_0___M 0x00000001
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_0___S               0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_0__VFR_0             0x0
#define   LPASS_SB_VFR_IRQ_CTL__SB_VFR_IRQ_CTL_SEL_0__VFR1             0x1
#define   LPASS_SB_VFR_IRQ_CTL___M               0x00FFFFFF   
#define   LPASS_SB_VFR_IRQ_CTL___S                             0

#define LPASS_LPAIF_VFR_IRQ_CTL                   (0x17096004)
#define   LPASS_LPAIF_VFR_IRQ_CTL___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_VFR_IRQ_CTL___POR          0x00000000
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0___POR 0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3___M 0x00000100
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3___S               8
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_3__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2___M 0x00000080
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2___S               7
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_2__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1___M 0x00000040
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1___S               6
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_1__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0___M 0x00000020
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0___S               5
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RWDMA_SEL_0__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4___M 0x00000010
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4___S               4
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_4__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3___M 0x00000008
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3___S               3
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_3__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2___M 0x00000004
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2___S               2
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_2__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1___M 0x00000002
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1___S               1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_1__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0___M 0x00000001
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0___S               0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0__VFR_0             0x0
#define   LPASS_LPAIF_VFR_IRQ_CTL__LPAIF_VFR_IRQ_CTL_RDMA_SEL_0__VFR1             0x1
#define   LPASS_LPAIF_VFR_IRQ_CTL___M            0x000001FF   
#define   LPASS_LPAIF_VFR_IRQ_CTL___S                          0

#define LPASS_WCN_VFR_IRQ_CTL                     (0x17096008)
#define   LPASS_WCN_VFR_IRQ_CTL___RWC               QCSR_REG_RW    
#define   LPASS_WCN_VFR_IRQ_CTL___POR            0x00000000
#define   LPASS_WCN_VFR_IRQ_CTL__SEL___POR       0x0
#define   LPASS_WCN_VFR_IRQ_CTL__SEL___M         0x00000001
#define   LPASS_WCN_VFR_IRQ_CTL__SEL___S                       0
#define   LPASS_WCN_VFR_IRQ_CTL__SEL__VFR_0                  0x0
#define   LPASS_WCN_VFR_IRQ_CTL__SEL__VFR1                   0x1
#define   LPASS_WCN_VFR_IRQ_CTL___M              0x00000001   
#define   LPASS_WCN_VFR_IRQ_CTL___S                            0

#define LPASS_AVT_VFR_IRQ_CTL                     (0x1709600C)
#define   LPASS_AVT_VFR_IRQ_CTL___RWC               QCSR_REG_RW    
#define   LPASS_AVT_VFR_IRQ_CTL___POR            0x00000000
#define   LPASS_AVT_VFR_IRQ_CTL__SEL___POR       0x0
#define   LPASS_AVT_VFR_IRQ_CTL__SEL___M         0x00000001
#define   LPASS_AVT_VFR_IRQ_CTL__SEL___S                       0
#define   LPASS_AVT_VFR_IRQ_CTL__SEL__VFR_0                  0x0
#define   LPASS_AVT_VFR_IRQ_CTL__SEL__VFR1                   0x1
#define   LPASS_AVT_VFR_IRQ_CTL___M              0x00000001   
#define   LPASS_AVT_VFR_IRQ_CTL___S                            0

#define LPASS_SB1_VFR_IRQ_CTL                     (0x17096010)
#define   LPASS_SB1_VFR_IRQ_CTL___RWC               QCSR_REG_RW    
#define   LPASS_SB1_VFR_IRQ_CTL___POR            0x00000000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_23___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_22___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_21___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_20___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_19___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_18___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_17___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_16___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_15___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_14___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_13___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_12___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_11___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_10___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_9___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_8___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_7___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_6___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_5___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_4___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_3___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_2___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_1___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_0___POR 0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_23___M 0x00800000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_23___S              23
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_23__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_23__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_22___M 0x00400000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_22___S              22
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_22__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_22__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_21___M 0x00200000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_21___S              21
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_21__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_21__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_20___M 0x00100000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_20___S              20
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_20__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_20__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_19___M 0x00080000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_19___S              19
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_19__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_19__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_18___M 0x00040000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_18___S              18
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_18__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_18__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_17___M 0x00020000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_17___S              17
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_17__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_17__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_16___M 0x00010000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_16___S              16
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_16__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_16__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_15___M 0x00008000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_15___S              15
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_15__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_15__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_14___M 0x00004000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_14___S              14
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_14__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_14__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_13___M 0x00002000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_13___S              13
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_13__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_13__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_12___M 0x00001000
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_12___S              12
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_12__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_12__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_11___M 0x00000800
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_11___S              11
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_11__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_11__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_10___M 0x00000400
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_10___S              10
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_10__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_10__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_9___M 0x00000200
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_9___S               9
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_9__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_9__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_8___M 0x00000100
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_8___S               8
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_8__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_8__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_7___M 0x00000080
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_7___S               7
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_7__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_7__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_6___M 0x00000040
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_6___S               6
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_6__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_6__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_5___M 0x00000020
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_5___S               5
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_5__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_5__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_4___M 0x00000010
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_4___S               4
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_4__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_4__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_3___M 0x00000008
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_3___S               3
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_3__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_3__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_2___M 0x00000004
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_2___S               2
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_2__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_2__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_1___M 0x00000002
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_1___S               1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_1__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_1__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_0___M 0x00000001
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_0___S               0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_0__VFR_0             0x0
#define   LPASS_SB1_VFR_IRQ_CTL__SB1_VFR_IRQ_CTL_SEL_0__VFR1             0x1
#define   LPASS_SB1_VFR_IRQ_CTL___M              0x00FFFFFF   
#define   LPASS_SB1_VFR_IRQ_CTL___S                            0

#define LPASS_AUDIO_WRAPPER_LCC_CSR_AON_CGCR      (0x17097000)
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_CGCR___POR 0x00000003
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_CGCR___M 0x00000003   
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_CGCR___S               0

#define LPASS_AUDIO_WRAPPER_LCC_CSR_AON_HYSTERESIS (0x17097004)
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_HYSTERESIS___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x1
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_WRAPPER_LCC_CSR_AON_HYSTERESIS___S               0

#define LPASS_AUDIO_WRAPPER_TCSR_AON_CGCR         (0x17098000)
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_CGCR___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_CGCR___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_CGCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_CGCR___M  0x00000003   
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_CGCR___S                0

#define LPASS_AUDIO_WRAPPER_TCSR_AON_HYSTERESIS   (0x17098004)
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_HYSTERESIS___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x1
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_WRAPPER_TCSR_AON_HYSTERESIS___S               0

#define LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CGCR  (0x17099000)
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CGCR___POR 0x00000003
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CGCR___M 0x00000003   
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_CGCR___S               0

#define LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_HYSTERESIS (0x17099004)
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_HYSTERESIS___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x1
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_WRAPPER_BUS_TIMEOUT_AON_HYSTERESIS___S               0

#define LPASS_AUDIO_WRAPPER_Q6AHB_AON_CGCR        (0x1709A000)
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_CGCR___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_CGCR___POR 0x00000003
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_CGCR___M 0x00000003   
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_CGCR___S               0

#define LPASS_AUDIO_WRAPPER_Q6AHB_AON_HYSTERESIS  (0x1709A004)
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_HYSTERESIS___POR 0x00000007
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x7
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_WRAPPER_Q6AHB_AON_HYSTERESIS___S               0

#define LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CGCR     (0x1709B000)
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CGCR___POR 0x00000003
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CGCR___M 0x00000003   
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_CGCR___S               0

#define LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_HYSTERESIS (0x1709B004)
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_HYSTERESIS___POR 0x00000001
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x1
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_WRAPPER_QOS_AHBS_AON_HYSTERESIS___S               0

#define LPASS_Q6_SMMU_REQ_PRIORITY                (0x1709C000)
#define   LPASS_Q6_SMMU_REQ_PRIORITY___RWC          QCSR_REG_RW    
#define   LPASS_Q6_SMMU_REQ_PRIORITY___POR       0x00000000
#define   LPASS_Q6_SMMU_REQ_PRIORITY__REQ_PRIORITY___POR 0x0
#define   LPASS_Q6_SMMU_REQ_PRIORITY__REQ_PRIORITY___M 0x00000003
#define   LPASS_Q6_SMMU_REQ_PRIORITY__REQ_PRIORITY___S               0
#define   LPASS_Q6_SMMU_REQ_PRIORITY___M         0x00000003   
#define   LPASS_Q6_SMMU_REQ_PRIORITY___S                       0

#define LPASS_TCSR_QOS_CTL                        (0x1709D000)
#define   LPASS_TCSR_QOS_CTL___RWC                  QCSR_REG_RW    
#define   LPASS_TCSR_QOS_CTL___POR               0x00000000
#define   LPASS_TCSR_QOS_CTL__QOS_ENABLE___POR   0x0
#define   LPASS_TCSR_QOS_CTL__QOS_ENABLE___M     0x00000001
#define   LPASS_TCSR_QOS_CTL__QOS_ENABLE___S                   0
#define   LPASS_TCSR_QOS_CTL___M                 0x00000001   
#define   LPASS_TCSR_QOS_CTL___S                               0

#define LPASS_AUDIO_CORE_AXI_ASCID                (0x1709E000)
#define   LPASS_AUDIO_CORE_AXI_ASCID___RWC          QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AXI_ASCID___POR       0x00000000
#define   LPASS_AUDIO_CORE_AXI_ASCID__AUDIO_CORE_AXI_ASCID___POR 0x00
#define   LPASS_AUDIO_CORE_AXI_ASCID__AUDIO_CORE_AXI_ASCID___M 0x0000001F
#define   LPASS_AUDIO_CORE_AXI_ASCID__AUDIO_CORE_AXI_ASCID___S               0
#define   LPASS_AUDIO_CORE_AXI_ASCID___M         0x0000001F   
#define   LPASS_AUDIO_CORE_AXI_ASCID___S                       0

#define LPASS_AUDIO_CORE_AXI_ACACHEOPTYPE         (0x1709E004)
#define   LPASS_AUDIO_CORE_AXI_ACACHEOPTYPE___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AXI_ACACHEOPTYPE___POR 0x00000000
#define   LPASS_AUDIO_CORE_AXI_ACACHEOPTYPE__AUDIO_CORE_AXI_ACACHEOPTYPE___POR 0x0
#define   LPASS_AUDIO_CORE_AXI_ACACHEOPTYPE__AUDIO_CORE_AXI_ACACHEOPTYPE___M 0x0000000F
#define   LPASS_AUDIO_CORE_AXI_ACACHEOPTYPE__AUDIO_CORE_AXI_ACACHEOPTYPE___S               0
#define   LPASS_AUDIO_CORE_AXI_ACACHEOPTYPE___M  0x0000000F   
#define   LPASS_AUDIO_CORE_AXI_ACACHEOPTYPE___S                0

#define LPASS_AUDIO_CORE_AXI_ACGRANULETRANSACTION (0x1709E008)
#define   LPASS_AUDIO_CORE_AXI_ACGRANULETRANSACTION___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AXI_ACGRANULETRANSACTION___POR 0x00000000
#define   LPASS_AUDIO_CORE_AXI_ACGRANULETRANSACTION__AUDIO_CORE_AXI_ACGRANULETRANSACTION___POR 0x0
#define   LPASS_AUDIO_CORE_AXI_ACGRANULETRANSACTION__AUDIO_CORE_AXI_ACGRANULETRANSACTION___M 0x00000001
#define   LPASS_AUDIO_CORE_AXI_ACGRANULETRANSACTION__AUDIO_CORE_AXI_ACGRANULETRANSACTION___S               0
#define   LPASS_AUDIO_CORE_AXI_ACGRANULETRANSACTION___M 0x00000001   
#define   LPASS_AUDIO_CORE_AXI_ACGRANULETRANSACTION___S               0

#define LPASS_AUDIO_CORE_AXI_ATRANSIENT           (0x1709E00C)
#define   LPASS_AUDIO_CORE_AXI_ATRANSIENT___RWC     QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AXI_ATRANSIENT___POR  0x00000000
#define   LPASS_AUDIO_CORE_AXI_ATRANSIENT__TCSR_AUDIO_CORE_AXI_ATRANSIENT_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AXI_ATRANSIENT__AUDIO_CORE_AXI_ATRANSIENT___POR 0x0
#define   LPASS_AUDIO_CORE_AXI_ATRANSIENT__TCSR_AUDIO_CORE_AXI_ATRANSIENT_ENABLE___M 0x00000002
#define   LPASS_AUDIO_CORE_AXI_ATRANSIENT__TCSR_AUDIO_CORE_AXI_ATRANSIENT_ENABLE___S               1
#define   LPASS_AUDIO_CORE_AXI_ATRANSIENT__AUDIO_CORE_AXI_ATRANSIENT___M 0x00000001
#define   LPASS_AUDIO_CORE_AXI_ATRANSIENT__AUDIO_CORE_AXI_ATRANSIENT___S               0
#define   LPASS_AUDIO_CORE_AXI_ATRANSIENT___M    0x00000003   
#define   LPASS_AUDIO_CORE_AXI_ATRANSIENT___S                  0

#define LPASS_AUDIO_CORE_AXI_ACACHEABLE           (0x1709E010)
#define   LPASS_AUDIO_CORE_AXI_ACACHEABLE___RWC     QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AXI_ACACHEABLE___POR  0x00000000
#define   LPASS_AUDIO_CORE_AXI_ACACHEABLE__TCSR_AUDIO_CORE_AXI_ACACHEABLE_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AXI_ACACHEABLE__AUDIO_CORE_AXI_ACACHEABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AXI_ACACHEABLE__TCSR_AUDIO_CORE_AXI_ACACHEABLE_ENABLE___M 0x00000002
#define   LPASS_AUDIO_CORE_AXI_ACACHEABLE__TCSR_AUDIO_CORE_AXI_ACACHEABLE_ENABLE___S               1
#define   LPASS_AUDIO_CORE_AXI_ACACHEABLE__AUDIO_CORE_AXI_ACACHEABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AXI_ACACHEABLE__AUDIO_CORE_AXI_ACACHEABLE___S               0
#define   LPASS_AUDIO_CORE_AXI_ACACHEABLE___M    0x00000003   
#define   LPASS_AUDIO_CORE_AXI_ACACHEABLE___S                  0

#define LPASS_AUDIO_CORE_AXI_ANOALLOCATE          (0x1709E014)
#define   LPASS_AUDIO_CORE_AXI_ANOALLOCATE___RWC    QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AXI_ANOALLOCATE___POR 0x00000000
#define   LPASS_AUDIO_CORE_AXI_ANOALLOCATE__TCSR_AUDIO_CORE_AXI_ANOALLOCATE_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_AXI_ANOALLOCATE__AUDIO_CORE_AXI_ANOALLOCATE___POR 0x0
#define   LPASS_AUDIO_CORE_AXI_ANOALLOCATE__TCSR_AUDIO_CORE_AXI_ANOALLOCATE_ENABLE___M 0x00000002
#define   LPASS_AUDIO_CORE_AXI_ANOALLOCATE__TCSR_AUDIO_CORE_AXI_ANOALLOCATE_ENABLE___S               1
#define   LPASS_AUDIO_CORE_AXI_ANOALLOCATE__AUDIO_CORE_AXI_ANOALLOCATE___M 0x00000001
#define   LPASS_AUDIO_CORE_AXI_ANOALLOCATE__AUDIO_CORE_AXI_ANOALLOCATE___S               0
#define   LPASS_AUDIO_CORE_AXI_ANOALLOCATE___M   0x00000003   
#define   LPASS_AUDIO_CORE_AXI_ANOALLOCATE___S                 0

#define LPASS_QOS_HW_VERSION                      (0x170A0000)
#define   LPASS_QOS_HW_VERSION___RWC                QCSR_REG_RO    
#define   LPASS_QOS_HW_VERSION___POR             0x20000000
#define   LPASS_QOS_HW_VERSION__MAJOR___POR      0x2
#define   LPASS_QOS_HW_VERSION__MINOR___POR      0x0
#define   LPASS_QOS_HW_VERSION__STEP___POR       0x0
#define   LPASS_QOS_HW_VERSION__MAJOR___M        0xF0000000
#define   LPASS_QOS_HW_VERSION__MAJOR___S                     28
#define   LPASS_QOS_HW_VERSION__MINOR___M        0x0FFF0000
#define   LPASS_QOS_HW_VERSION__MINOR___S                     16
#define   LPASS_QOS_HW_VERSION__STEP___M         0x0000FFFF
#define   LPASS_QOS_HW_VERSION__STEP___S                       0
#define   LPASS_QOS_HW_VERSION___M               0xFFFFFFFF   
#define   LPASS_QOS_HW_VERSION___S                             0

#define LPASS_QOS_NOC_CGC                         (0x170A0004)
#define   LPASS_QOS_NOC_CGC___RWC                   QCSR_REG_RW    
#define   LPASS_QOS_NOC_CGC___POR                0x00000000
#define   LPASS_QOS_NOC_CGC__DANGER___POR        0x0
#define   LPASS_QOS_NOC_CGC__DEBUG___POR         0x0
#define   LPASS_QOS_NOC_CGC__DANGER___M          0x00000100
#define   LPASS_QOS_NOC_CGC__DANGER___S                        8
#define   LPASS_QOS_NOC_CGC__DEBUG___M           0x00000010
#define   LPASS_QOS_NOC_CGC__DEBUG___S                         4
#define   LPASS_QOS_NOC_CGC___M                  0x00000110   
#define   LPASS_QOS_NOC_CGC___S                                4

#define LPASS_QOS_WINDOW                          (0x170A0100)
#define   LPASS_QOS_WINDOW___RWC                    QCSR_REG_RW    
#define   LPASS_QOS_WINDOW___POR                 0x00000000
#define   LPASS_QOS_WINDOW__ENABLE___POR         0x0
#define   LPASS_QOS_WINDOW__WINDOW___POR         0x0000000
#define   LPASS_QOS_WINDOW__ENABLE___M           0x80000000
#define   LPASS_QOS_WINDOW__ENABLE___S                        31
#define   LPASS_QOS_WINDOW__WINDOW___M           0x0FFFFFFF
#define   LPASS_QOS_WINDOW__WINDOW___S                         0
#define   LPASS_QOS_WINDOW___M                   0x8FFFFFFF   
#define   LPASS_QOS_WINDOW___S                                 0

#define LPASS_QOS_QTIMER_START                    (0x170A0104)
#define   LPASS_QOS_QTIMER_START___RWC              QCSR_REG_RO    
#define   LPASS_QOS_QTIMER_START___POR           0x00000000
#define   LPASS_QOS_QTIMER_START__MSB___POR      0x00000000
#define   LPASS_QOS_QTIMER_START__MSB___M        0xFFFFFFFF
#define   LPASS_QOS_QTIMER_START__MSB___S                      0
#define   LPASS_QOS_QTIMER_START___M             0xFFFFFFFF   
#define   LPASS_QOS_QTIMER_START___S                           0

#define LPASS_QOS_QTIMER_END                      (0x170A0108)
#define   LPASS_QOS_QTIMER_END___RWC                QCSR_REG_RO    
#define   LPASS_QOS_QTIMER_END___POR             0x00000000
#define   LPASS_QOS_QTIMER_END__MSB___POR        0x00000000
#define   LPASS_QOS_QTIMER_END__MSB___M          0xFFFFFFFF
#define   LPASS_QOS_QTIMER_END__MSB___S                        0
#define   LPASS_QOS_QTIMER_END___M               0xFFFFFFFF   
#define   LPASS_QOS_QTIMER_END___S                             0

#define LPASS_QOS_TRANSACTION                     (0x170A0110)
#define   LPASS_QOS_TRANSACTION___RWC               QCSR_REG_RW    
#define   LPASS_QOS_TRANSACTION___POR            0x00000000
#define   LPASS_QOS_TRANSACTION__ADDR___POR      0x000000
#define   LPASS_QOS_TRANSACTION__WRITE_PHASE_LAT___POR 0x0
#define   LPASS_QOS_TRANSACTION__DATA_LATENCY___POR 0x0
#define   LPASS_QOS_TRANSACTION__ADEVICE___POR   0x0
#define   LPASS_QOS_TRANSACTION__AWRITE___POR    0x0
#define   LPASS_QOS_TRANSACTION__ADDR___M        0xFFFFFF00
#define   LPASS_QOS_TRANSACTION__ADDR___S                      8
#define   LPASS_QOS_TRANSACTION__WRITE_PHASE_LAT___M 0x00000008
#define   LPASS_QOS_TRANSACTION__WRITE_PHASE_LAT___S               3
#define   LPASS_QOS_TRANSACTION__DATA_LATENCY___M 0x00000004
#define   LPASS_QOS_TRANSACTION__DATA_LATENCY___S               2
#define   LPASS_QOS_TRANSACTION__ADEVICE___M     0x00000002
#define   LPASS_QOS_TRANSACTION__ADEVICE___S                   1
#define   LPASS_QOS_TRANSACTION__AWRITE___M      0x00000001
#define   LPASS_QOS_TRANSACTION__AWRITE___S                    0
#define   LPASS_QOS_TRANSACTION___M              0xFFFFFF0F   
#define   LPASS_QOS_TRANSACTION___S                            0

#define LPASS_QOS_TRANSACTION_MID                 (0x170A0250)
#define   LPASS_QOS_TRANSACTION_MID___RWC           QCSR_REG_RW    
#define   LPASS_QOS_TRANSACTION_MID___POR        0x00000000
#define   LPASS_QOS_TRANSACTION_MID__AMID_MASK___POR 0x00
#define   LPASS_QOS_TRANSACTION_MID__AMID___POR  0x00
#define   LPASS_QOS_TRANSACTION_MID__AMID_MASK___M 0x0000FF00
#define   LPASS_QOS_TRANSACTION_MID__AMID_MASK___S               8
#define   LPASS_QOS_TRANSACTION_MID__AMID___M    0x000000FF
#define   LPASS_QOS_TRANSACTION_MID__AMID___S                  0
#define   LPASS_QOS_TRANSACTION_MID___M          0x0000FFFF   
#define   LPASS_QOS_TRANSACTION_MID___S                        0

#define LPASS_QOS_TRANSACTION_SID                 (0x170A0254)
#define   LPASS_QOS_TRANSACTION_SID___RWC           QCSR_REG_RW    
#define   LPASS_QOS_TRANSACTION_SID___POR        0x00000000
#define   LPASS_QOS_TRANSACTION_SID__ASID_MASK___POR 0x00
#define   LPASS_QOS_TRANSACTION_SID__ASID___POR  0x00
#define   LPASS_QOS_TRANSACTION_SID__ASID_MASK___M 0x00003F00
#define   LPASS_QOS_TRANSACTION_SID__ASID_MASK___S               8
#define   LPASS_QOS_TRANSACTION_SID__ASID___M    0x0000003F
#define   LPASS_QOS_TRANSACTION_SID__ASID___S                  0
#define   LPASS_QOS_TRANSACTION_SID___M          0x00003F3F   
#define   LPASS_QOS_TRANSACTION_SID___S                        0

#define LPASS_QOS_MASKS                           (0x170A0114)
#define   LPASS_QOS_MASKS___RWC                     QCSR_REG_RW    
#define   LPASS_QOS_MASKS___POR                  0x00000000
#define   LPASS_QOS_MASKS__ADDR_MASK___POR       0x000000
#define   LPASS_QOS_MASKS__ADDR_MASK___M         0xFFFFFF00
#define   LPASS_QOS_MASKS__ADDR_MASK___S                       8
#define   LPASS_QOS_MASKS___M                    0xFFFFFF00   
#define   LPASS_QOS_MASKS___S                                  8

#define LPASS_QOS_LAT_BUCKET0                     (0x170A0118)
#define   LPASS_QOS_LAT_BUCKET0___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET0___POR            0x00000000
#define   LPASS_QOS_LAT_BUCKET0__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET0__COUNT___POR     0x0000
#define   LPASS_QOS_LAT_BUCKET0__THRESHOLD___M   0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET0__THRESHOLD___S                16
#define   LPASS_QOS_LAT_BUCKET0__COUNT___M       0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET0__COUNT___S                     0
#define   LPASS_QOS_LAT_BUCKET0___M              0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET0___S                            0

#define LPASS_QOS_LAT_BUCKET1                     (0x170A011C)
#define   LPASS_QOS_LAT_BUCKET1___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET1___POR            0x00000000
#define   LPASS_QOS_LAT_BUCKET1__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET1__COUNT___POR     0x0000
#define   LPASS_QOS_LAT_BUCKET1__THRESHOLD___M   0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET1__THRESHOLD___S                16
#define   LPASS_QOS_LAT_BUCKET1__COUNT___M       0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET1__COUNT___S                     0
#define   LPASS_QOS_LAT_BUCKET1___M              0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET1___S                            0

#define LPASS_QOS_LAT_BUCKET2                     (0x170A0120)
#define   LPASS_QOS_LAT_BUCKET2___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET2___POR            0x00000000
#define   LPASS_QOS_LAT_BUCKET2__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET2__COUNT___POR     0x0000
#define   LPASS_QOS_LAT_BUCKET2__THRESHOLD___M   0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET2__THRESHOLD___S                16
#define   LPASS_QOS_LAT_BUCKET2__COUNT___M       0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET2__COUNT___S                     0
#define   LPASS_QOS_LAT_BUCKET2___M              0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET2___S                            0

#define LPASS_QOS_LAT_BUCKET3                     (0x170A0124)
#define   LPASS_QOS_LAT_BUCKET3___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET3___POR            0x00000000
#define   LPASS_QOS_LAT_BUCKET3__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET3__COUNT___POR     0x0000
#define   LPASS_QOS_LAT_BUCKET3__THRESHOLD___M   0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET3__THRESHOLD___S                16
#define   LPASS_QOS_LAT_BUCKET3__COUNT___M       0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET3__COUNT___S                     0
#define   LPASS_QOS_LAT_BUCKET3___M              0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET3___S                            0

#define LPASS_QOS_LAT_BUCKET4                     (0x170A0128)
#define   LPASS_QOS_LAT_BUCKET4___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET4___POR            0x00000000
#define   LPASS_QOS_LAT_BUCKET4__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET4__COUNT___POR     0x0000
#define   LPASS_QOS_LAT_BUCKET4__THRESHOLD___M   0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET4__THRESHOLD___S                16
#define   LPASS_QOS_LAT_BUCKET4__COUNT___M       0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET4__COUNT___S                     0
#define   LPASS_QOS_LAT_BUCKET4___M              0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET4___S                            0

#define LPASS_QOS_LAT_BUCKET5                     (0x170A012C)
#define   LPASS_QOS_LAT_BUCKET5___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET5___POR            0x00000000
#define   LPASS_QOS_LAT_BUCKET5__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET5__COUNT___POR     0x0000
#define   LPASS_QOS_LAT_BUCKET5__THRESHOLD___M   0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET5__THRESHOLD___S                16
#define   LPASS_QOS_LAT_BUCKET5__COUNT___M       0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET5__COUNT___S                     0
#define   LPASS_QOS_LAT_BUCKET5___M              0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET5___S                            0

#define LPASS_QOS_LAT_BUCKET6                     (0x170A0130)
#define   LPASS_QOS_LAT_BUCKET6___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET6___POR            0x00000000
#define   LPASS_QOS_LAT_BUCKET6__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET6__COUNT___POR     0x0000
#define   LPASS_QOS_LAT_BUCKET6__THRESHOLD___M   0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET6__THRESHOLD___S                16
#define   LPASS_QOS_LAT_BUCKET6__COUNT___M       0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET6__COUNT___S                     0
#define   LPASS_QOS_LAT_BUCKET6___M              0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET6___S                            0

#define LPASS_QOS_LAT_BUCKET7                     (0x170A0134)
#define   LPASS_QOS_LAT_BUCKET7___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET7___POR            0x00000000
#define   LPASS_QOS_LAT_BUCKET7__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET7__COUNT___POR     0x0000
#define   LPASS_QOS_LAT_BUCKET7__THRESHOLD___M   0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET7__THRESHOLD___S                16
#define   LPASS_QOS_LAT_BUCKET7__COUNT___M       0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET7__COUNT___S                     0
#define   LPASS_QOS_LAT_BUCKET7___M              0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET7___S                            0

#define LPASS_QOS_LAT_BUCKET8                     (0x170A0138)
#define   LPASS_QOS_LAT_BUCKET8___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET8___POR            0x00000000
#define   LPASS_QOS_LAT_BUCKET8__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET8__COUNT___POR     0x0000
#define   LPASS_QOS_LAT_BUCKET8__THRESHOLD___M   0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET8__THRESHOLD___S                16
#define   LPASS_QOS_LAT_BUCKET8__COUNT___M       0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET8__COUNT___S                     0
#define   LPASS_QOS_LAT_BUCKET8___M              0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET8___S                            0

#define LPASS_QOS_LAT_BUCKET9                     (0x170A013C)
#define   LPASS_QOS_LAT_BUCKET9___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET9___POR            0x00000000
#define   LPASS_QOS_LAT_BUCKET9__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET9__COUNT___POR     0x0000
#define   LPASS_QOS_LAT_BUCKET9__THRESHOLD___M   0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET9__THRESHOLD___S                16
#define   LPASS_QOS_LAT_BUCKET9__COUNT___M       0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET9__COUNT___S                     0
#define   LPASS_QOS_LAT_BUCKET9___M              0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET9___S                            0

#define LPASS_QOS_LAT_BUCKET10                    (0x170A0140)
#define   LPASS_QOS_LAT_BUCKET10___RWC              QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET10___POR           0x00000000
#define   LPASS_QOS_LAT_BUCKET10__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET10__COUNT___POR    0x0000
#define   LPASS_QOS_LAT_BUCKET10__THRESHOLD___M  0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET10__THRESHOLD___S               16
#define   LPASS_QOS_LAT_BUCKET10__COUNT___M      0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET10__COUNT___S                    0
#define   LPASS_QOS_LAT_BUCKET10___M             0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET10___S                           0

#define LPASS_QOS_LAT_BUCKET11                    (0x170A0144)
#define   LPASS_QOS_LAT_BUCKET11___RWC              QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET11___POR           0x00000000
#define   LPASS_QOS_LAT_BUCKET11__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET11__COUNT___POR    0x0000
#define   LPASS_QOS_LAT_BUCKET11__THRESHOLD___M  0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET11__THRESHOLD___S               16
#define   LPASS_QOS_LAT_BUCKET11__COUNT___M      0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET11__COUNT___S                    0
#define   LPASS_QOS_LAT_BUCKET11___M             0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET11___S                           0

#define LPASS_QOS_LAT_BUCKET12                    (0x170A0148)
#define   LPASS_QOS_LAT_BUCKET12___RWC              QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET12___POR           0x00000000
#define   LPASS_QOS_LAT_BUCKET12__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET12__COUNT___POR    0x0000
#define   LPASS_QOS_LAT_BUCKET12__THRESHOLD___M  0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET12__THRESHOLD___S               16
#define   LPASS_QOS_LAT_BUCKET12__COUNT___M      0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET12__COUNT___S                    0
#define   LPASS_QOS_LAT_BUCKET12___M             0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET12___S                           0

#define LPASS_QOS_LAT_BUCKET13                    (0x170A014C)
#define   LPASS_QOS_LAT_BUCKET13___RWC              QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET13___POR           0x00000000
#define   LPASS_QOS_LAT_BUCKET13__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET13__COUNT___POR    0x0000
#define   LPASS_QOS_LAT_BUCKET13__THRESHOLD___M  0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET13__THRESHOLD___S               16
#define   LPASS_QOS_LAT_BUCKET13__COUNT___M      0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET13__COUNT___S                    0
#define   LPASS_QOS_LAT_BUCKET13___M             0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET13___S                           0

#define LPASS_QOS_LAT_BUCKET14                    (0x170A0150)
#define   LPASS_QOS_LAT_BUCKET14___RWC              QCSR_REG_RW    
#define   LPASS_QOS_LAT_BUCKET14___POR           0x00000000
#define   LPASS_QOS_LAT_BUCKET14__THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT_BUCKET14__COUNT___POR    0x0000
#define   LPASS_QOS_LAT_BUCKET14__THRESHOLD___M  0xFFFF0000
#define   LPASS_QOS_LAT_BUCKET14__THRESHOLD___S               16
#define   LPASS_QOS_LAT_BUCKET14__COUNT___M      0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET14__COUNT___S                    0
#define   LPASS_QOS_LAT_BUCKET14___M             0xFFFFFFFF   
#define   LPASS_QOS_LAT_BUCKET14___S                           0

#define LPASS_QOS_LAT_BUCKET15                    (0x170A0154)
#define   LPASS_QOS_LAT_BUCKET15___RWC              QCSR_REG_RO    
#define   LPASS_QOS_LAT_BUCKET15___POR           0x00000000
#define   LPASS_QOS_LAT_BUCKET15__COUNT___POR    0x0000
#define   LPASS_QOS_LAT_BUCKET15__COUNT___M      0x0000FFFF
#define   LPASS_QOS_LAT_BUCKET15__COUNT___S                    0
#define   LPASS_QOS_LAT_BUCKET15___M             0x0000FFFF   
#define   LPASS_QOS_LAT_BUCKET15___S                           0

#define LPASS_QOS_BW_BANDWIDTH                    (0x170A0168)
#define   LPASS_QOS_BW_BANDWIDTH___RWC              QCSR_REG_RO    
#define   LPASS_QOS_BW_BANDWIDTH___POR           0x00000000
#define   LPASS_QOS_BW_BANDWIDTH__BW___POR       0x00000
#define   LPASS_QOS_BW_BANDWIDTH__BW___M         0x000FFFFF
#define   LPASS_QOS_BW_BANDWIDTH__BW___S                       0
#define   LPASS_QOS_BW_BANDWIDTH___M             0x000FFFFF   
#define   LPASS_QOS_BW_BANDWIDTH___S                           0

#define LPASS_QOS_BURST_BUCKET0                   (0x170A0188)
#define   LPASS_QOS_BURST_BUCKET0___RWC             QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET0___POR          0x00000000
#define   LPASS_QOS_BURST_BUCKET0__COUNT___POR   0x0000
#define   LPASS_QOS_BURST_BUCKET0__COUNT___M     0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET0__COUNT___S                   0
#define   LPASS_QOS_BURST_BUCKET0___M            0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET0___S                          0

#define LPASS_QOS_BURST_BUCKET1                   (0x170A018C)
#define   LPASS_QOS_BURST_BUCKET1___RWC             QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET1___POR          0x00000000
#define   LPASS_QOS_BURST_BUCKET1__COUNT___POR   0x0000
#define   LPASS_QOS_BURST_BUCKET1__COUNT___M     0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET1__COUNT___S                   0
#define   LPASS_QOS_BURST_BUCKET1___M            0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET1___S                          0

#define LPASS_QOS_BURST_BUCKET2                   (0x170A0190)
#define   LPASS_QOS_BURST_BUCKET2___RWC             QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET2___POR          0x00000000
#define   LPASS_QOS_BURST_BUCKET2__COUNT___POR   0x0000
#define   LPASS_QOS_BURST_BUCKET2__COUNT___M     0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET2__COUNT___S                   0
#define   LPASS_QOS_BURST_BUCKET2___M            0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET2___S                          0

#define LPASS_QOS_BURST_BUCKET3                   (0x170A0194)
#define   LPASS_QOS_BURST_BUCKET3___RWC             QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET3___POR          0x00000000
#define   LPASS_QOS_BURST_BUCKET3__COUNT___POR   0x0000
#define   LPASS_QOS_BURST_BUCKET3__COUNT___M     0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET3__COUNT___S                   0
#define   LPASS_QOS_BURST_BUCKET3___M            0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET3___S                          0

#define LPASS_QOS_BURST_BUCKET4                   (0x170A0198)
#define   LPASS_QOS_BURST_BUCKET4___RWC             QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET4___POR          0x00000000
#define   LPASS_QOS_BURST_BUCKET4__COUNT___POR   0x0000
#define   LPASS_QOS_BURST_BUCKET4__COUNT___M     0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET4__COUNT___S                   0
#define   LPASS_QOS_BURST_BUCKET4___M            0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET4___S                          0

#define LPASS_QOS_BURST_BUCKET5                   (0x170A019C)
#define   LPASS_QOS_BURST_BUCKET5___RWC             QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET5___POR          0x00000000
#define   LPASS_QOS_BURST_BUCKET5__COUNT___POR   0x0000
#define   LPASS_QOS_BURST_BUCKET5__COUNT___M     0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET5__COUNT___S                   0
#define   LPASS_QOS_BURST_BUCKET5___M            0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET5___S                          0

#define LPASS_QOS_BURST_BUCKET6                   (0x170A0200)
#define   LPASS_QOS_BURST_BUCKET6___RWC             QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET6___POR          0x00000000
#define   LPASS_QOS_BURST_BUCKET6__COUNT___POR   0x0000
#define   LPASS_QOS_BURST_BUCKET6__COUNT___M     0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET6__COUNT___S                   0
#define   LPASS_QOS_BURST_BUCKET6___M            0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET6___S                          0

#define LPASS_QOS_BURST_BUCKET7                   (0x170A0204)
#define   LPASS_QOS_BURST_BUCKET7___RWC             QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET7___POR          0x00000000
#define   LPASS_QOS_BURST_BUCKET7__COUNT___POR   0x0000
#define   LPASS_QOS_BURST_BUCKET7__COUNT___M     0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET7__COUNT___S                   0
#define   LPASS_QOS_BURST_BUCKET7___M            0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET7___S                          0

#define LPASS_QOS_BURST_BUCKET8                   (0x170A0208)
#define   LPASS_QOS_BURST_BUCKET8___RWC             QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET8___POR          0x00000000
#define   LPASS_QOS_BURST_BUCKET8__COUNT___POR   0x0000
#define   LPASS_QOS_BURST_BUCKET8__COUNT___M     0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET8__COUNT___S                   0
#define   LPASS_QOS_BURST_BUCKET8___M            0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET8___S                          0

#define LPASS_QOS_BURST_BUCKET9                   (0x170A020C)
#define   LPASS_QOS_BURST_BUCKET9___RWC             QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET9___POR          0x00000000
#define   LPASS_QOS_BURST_BUCKET9__COUNT___POR   0x0000
#define   LPASS_QOS_BURST_BUCKET9__COUNT___M     0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET9__COUNT___S                   0
#define   LPASS_QOS_BURST_BUCKET9___M            0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET9___S                          0

#define LPASS_QOS_BURST_BUCKET10                  (0x170A0210)
#define   LPASS_QOS_BURST_BUCKET10___RWC            QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET10___POR         0x00000000
#define   LPASS_QOS_BURST_BUCKET10__COUNT___POR  0x0000
#define   LPASS_QOS_BURST_BUCKET10__COUNT___M    0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET10__COUNT___S                  0
#define   LPASS_QOS_BURST_BUCKET10___M           0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET10___S                         0

#define LPASS_QOS_BURST_BUCKET11                  (0x170A0214)
#define   LPASS_QOS_BURST_BUCKET11___RWC            QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET11___POR         0x00000000
#define   LPASS_QOS_BURST_BUCKET11__COUNT___POR  0x0000
#define   LPASS_QOS_BURST_BUCKET11__COUNT___M    0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET11__COUNT___S                  0
#define   LPASS_QOS_BURST_BUCKET11___M           0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET11___S                         0

#define LPASS_QOS_BURST_BUCKET12                  (0x170A0218)
#define   LPASS_QOS_BURST_BUCKET12___RWC            QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET12___POR         0x00000000
#define   LPASS_QOS_BURST_BUCKET12__COUNT___POR  0x0000
#define   LPASS_QOS_BURST_BUCKET12__COUNT___M    0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET12__COUNT___S                  0
#define   LPASS_QOS_BURST_BUCKET12___M           0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET12___S                         0

#define LPASS_QOS_BURST_BUCKET13                  (0x170A021C)
#define   LPASS_QOS_BURST_BUCKET13___RWC            QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET13___POR         0x00000000
#define   LPASS_QOS_BURST_BUCKET13__COUNT___POR  0x0000
#define   LPASS_QOS_BURST_BUCKET13__COUNT___M    0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET13__COUNT___S                  0
#define   LPASS_QOS_BURST_BUCKET13___M           0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET13___S                         0

#define LPASS_QOS_BURST_BUCKET14                  (0x170A0220)
#define   LPASS_QOS_BURST_BUCKET14___RWC            QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET14___POR         0x00000000
#define   LPASS_QOS_BURST_BUCKET14__COUNT___POR  0x0000
#define   LPASS_QOS_BURST_BUCKET14__COUNT___M    0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET14__COUNT___S                  0
#define   LPASS_QOS_BURST_BUCKET14___M           0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET14___S                         0

#define LPASS_QOS_BURST_BUCKET15                  (0x170A0224)
#define   LPASS_QOS_BURST_BUCKET15___RWC            QCSR_REG_RO    
#define   LPASS_QOS_BURST_BUCKET15___POR         0x00000000
#define   LPASS_QOS_BURST_BUCKET15__COUNT___POR  0x0000
#define   LPASS_QOS_BURST_BUCKET15__COUNT___M    0x0000FFFF
#define   LPASS_QOS_BURST_BUCKET15__COUNT___S                  0
#define   LPASS_QOS_BURST_BUCKET15___M           0x0000FFFF   
#define   LPASS_QOS_BURST_BUCKET15___S                         0

#define LPASS_QOS_OT_THRESHOLD                    (0x170A0248)
#define   LPASS_QOS_OT_THRESHOLD___RWC              QCSR_REG_RW    
#define   LPASS_QOS_OT_THRESHOLD___POR           0x00000000
#define   LPASS_QOS_OT_THRESHOLD__THRESHOLD2___POR 0x00
#define   LPASS_QOS_OT_THRESHOLD__THRESHOLD1___POR 0x00
#define   LPASS_QOS_OT_THRESHOLD__THRESHOLD0___POR 0x00
#define   LPASS_QOS_OT_THRESHOLD__THRESHOLD2___M 0x00FF0000
#define   LPASS_QOS_OT_THRESHOLD__THRESHOLD2___S              16
#define   LPASS_QOS_OT_THRESHOLD__THRESHOLD1___M 0x0000FF00
#define   LPASS_QOS_OT_THRESHOLD__THRESHOLD1___S               8
#define   LPASS_QOS_OT_THRESHOLD__THRESHOLD0___M 0x000000FF
#define   LPASS_QOS_OT_THRESHOLD__THRESHOLD0___S               0
#define   LPASS_QOS_OT_THRESHOLD___M             0x00FFFFFF   
#define   LPASS_QOS_OT_THRESHOLD___S                           0

#define LPASS_QOS_OT_LEVEL                        (0x170A024C)
#define   LPASS_QOS_OT_LEVEL___RWC                  QCSR_REG_RW    
#define   LPASS_QOS_OT_LEVEL___POR               0x00000000
#define   LPASS_QOS_OT_LEVEL__BIN3___POR         0x0
#define   LPASS_QOS_OT_LEVEL__BIN2___POR         0x0
#define   LPASS_QOS_OT_LEVEL__BIN1___POR         0x0
#define   LPASS_QOS_OT_LEVEL__BIN0___POR         0x0
#define   LPASS_QOS_OT_LEVEL__RESULT___POR       0x0
#define   LPASS_QOS_OT_LEVEL__BIN3___M           0x00030000
#define   LPASS_QOS_OT_LEVEL__BIN3___S                        16
#define   LPASS_QOS_OT_LEVEL__BIN2___M           0x00003000
#define   LPASS_QOS_OT_LEVEL__BIN2___S                        12
#define   LPASS_QOS_OT_LEVEL__BIN1___M           0x00000300
#define   LPASS_QOS_OT_LEVEL__BIN1___S                         8
#define   LPASS_QOS_OT_LEVEL__BIN0___M           0x00000030
#define   LPASS_QOS_OT_LEVEL__BIN0___S                         4
#define   LPASS_QOS_OT_LEVEL__RESULT___M         0x00000003
#define   LPASS_QOS_OT_LEVEL__RESULT___S                       0
#define   LPASS_QOS_OT_LEVEL___M                 0x00033333   
#define   LPASS_QOS_OT_LEVEL___S                               0

#define LPASS_QOS_DANGER_THREAD_ENABLE            (0x170A0300)
#define   LPASS_QOS_DANGER_THREAD_ENABLE___RWC      QCSR_REG_RW    
#define   LPASS_QOS_DANGER_THREAD_ENABLE___POR   0x00000000
#define   LPASS_QOS_DANGER_THREAD_ENABLE__THREAD3___POR 0x0
#define   LPASS_QOS_DANGER_THREAD_ENABLE__THREAD2___POR 0x0
#define   LPASS_QOS_DANGER_THREAD_ENABLE__THREAD1___POR 0x0
#define   LPASS_QOS_DANGER_THREAD_ENABLE__THREAD0___POR 0x0
#define   LPASS_QOS_DANGER_THREAD_ENABLE__THREAD3___M 0x00003000
#define   LPASS_QOS_DANGER_THREAD_ENABLE__THREAD3___S              12
#define   LPASS_QOS_DANGER_THREAD_ENABLE__THREAD2___M 0x00000300
#define   LPASS_QOS_DANGER_THREAD_ENABLE__THREAD2___S               8
#define   LPASS_QOS_DANGER_THREAD_ENABLE__THREAD1___M 0x00000030
#define   LPASS_QOS_DANGER_THREAD_ENABLE__THREAD1___S               4
#define   LPASS_QOS_DANGER_THREAD_ENABLE__THREAD0___M 0x00000003
#define   LPASS_QOS_DANGER_THREAD_ENABLE__THREAD0___S               0
#define   LPASS_QOS_DANGER_THREAD_ENABLE___M     0x00003333   
#define   LPASS_QOS_DANGER_THREAD_ENABLE___S                   0

#define LPASS_QOS_SAFE                            (0x170A0304)
#define   LPASS_QOS_SAFE___RWC                      QCSR_REG_RW    
#define   LPASS_QOS_SAFE___POR                   0x00000001
#define   LPASS_QOS_SAFE__SAFE___POR             0x1
#define   LPASS_QOS_SAFE__SAFE___M               0x00000001
#define   LPASS_QOS_SAFE__SAFE___S                             0
#define   LPASS_QOS_SAFE___M                     0x00000001   
#define   LPASS_QOS_SAFE___S                                   0

#define LPASS_QOS_LAT0_MONITOR                    (0x170A0310)
#define   LPASS_QOS_LAT0_MONITOR___RWC              QCSR_REG_RW    
#define   LPASS_QOS_LAT0_MONITOR___POR           0x03210000
#define   LPASS_QOS_LAT0_MONITOR__QTIMER_MODE___POR 0x0
#define   LPASS_QOS_LAT0_MONITOR__DEF_DANGER_LEVEL_3___POR 0x3
#define   LPASS_QOS_LAT0_MONITOR__DEF_DANGER_LEVEL_2___POR 0x2
#define   LPASS_QOS_LAT0_MONITOR__DEF_DANGER_LEVEL_1___POR 0x1
#define   LPASS_QOS_LAT0_MONITOR__DEF_DANGER_LEVEL_0___POR 0x0
#define   LPASS_QOS_LAT0_MONITOR__SW_DANGER_OVERRIDE___POR 0x0
#define   LPASS_QOS_LAT0_MONITOR__SW_DANGER_LEVEL___POR 0x0
#define   LPASS_QOS_LAT0_MONITOR__HW_DANGER_LEVEL___POR 0x0
#define   LPASS_QOS_LAT0_MONITOR__MONITOR_EN___POR 0x0
#define   LPASS_QOS_LAT0_MONITOR__QTIMER_MODE___M 0x10000000
#define   LPASS_QOS_LAT0_MONITOR__QTIMER_MODE___S              28
#define   LPASS_QOS_LAT0_MONITOR__DEF_DANGER_LEVEL_3___M 0x03000000
#define   LPASS_QOS_LAT0_MONITOR__DEF_DANGER_LEVEL_3___S              24
#define   LPASS_QOS_LAT0_MONITOR__DEF_DANGER_LEVEL_2___M 0x00300000
#define   LPASS_QOS_LAT0_MONITOR__DEF_DANGER_LEVEL_2___S              20
#define   LPASS_QOS_LAT0_MONITOR__DEF_DANGER_LEVEL_1___M 0x00030000
#define   LPASS_QOS_LAT0_MONITOR__DEF_DANGER_LEVEL_1___S              16
#define   LPASS_QOS_LAT0_MONITOR__DEF_DANGER_LEVEL_0___M 0x00003000
#define   LPASS_QOS_LAT0_MONITOR__DEF_DANGER_LEVEL_0___S              12
#define   LPASS_QOS_LAT0_MONITOR__SW_DANGER_OVERRIDE___M 0x00000800
#define   LPASS_QOS_LAT0_MONITOR__SW_DANGER_OVERRIDE___S              11
#define   LPASS_QOS_LAT0_MONITOR__SW_DANGER_LEVEL___M 0x00000300
#define   LPASS_QOS_LAT0_MONITOR__SW_DANGER_LEVEL___S               8
#define   LPASS_QOS_LAT0_MONITOR__HW_DANGER_LEVEL___M 0x00000030
#define   LPASS_QOS_LAT0_MONITOR__HW_DANGER_LEVEL___S               4
#define   LPASS_QOS_LAT0_MONITOR__MONITOR_EN___M 0x00000001
#define   LPASS_QOS_LAT0_MONITOR__MONITOR_EN___S               0
#define   LPASS_QOS_LAT0_MONITOR___M             0x13333B31   
#define   LPASS_QOS_LAT0_MONITOR___S                           0

#define LPASS_QOS_LAT0_TRANSACTION                (0x170A0314)
#define   LPASS_QOS_LAT0_TRANSACTION___RWC          QCSR_REG_RW    
#define   LPASS_QOS_LAT0_TRANSACTION___POR       0x00000000
#define   LPASS_QOS_LAT0_TRANSACTION__ADDR___POR 0x00000
#define   LPASS_QOS_LAT0_TRANSACTION__ASID___POR 0x0
#define   LPASS_QOS_LAT0_TRANSACTION__AMID___POR 0x0
#define   LPASS_QOS_LAT0_TRANSACTION__WRITE_PHASE_LAT___POR 0x0
#define   LPASS_QOS_LAT0_TRANSACTION__DEVICE___POR 0x0
#define   LPASS_QOS_LAT0_TRANSACTION__WRITE___POR 0x0
#define   LPASS_QOS_LAT0_TRANSACTION__READ_LATENCY___POR 0x0
#define   LPASS_QOS_LAT0_TRANSACTION__ADDR___M   0xFFFFF000
#define   LPASS_QOS_LAT0_TRANSACTION__ADDR___S                12
#define   LPASS_QOS_LAT0_TRANSACTION__ASID___M   0x00000F00
#define   LPASS_QOS_LAT0_TRANSACTION__ASID___S                 8
#define   LPASS_QOS_LAT0_TRANSACTION__AMID___M   0x000000F0
#define   LPASS_QOS_LAT0_TRANSACTION__AMID___S                 4
#define   LPASS_QOS_LAT0_TRANSACTION__WRITE_PHASE_LAT___M 0x00000008
#define   LPASS_QOS_LAT0_TRANSACTION__WRITE_PHASE_LAT___S               3
#define   LPASS_QOS_LAT0_TRANSACTION__DEVICE___M 0x00000004
#define   LPASS_QOS_LAT0_TRANSACTION__DEVICE___S               2
#define   LPASS_QOS_LAT0_TRANSACTION__WRITE___M  0x00000002
#define   LPASS_QOS_LAT0_TRANSACTION__WRITE___S                1
#define   LPASS_QOS_LAT0_TRANSACTION__READ_LATENCY___M 0x00000001
#define   LPASS_QOS_LAT0_TRANSACTION__READ_LATENCY___S               0
#define   LPASS_QOS_LAT0_TRANSACTION___M         0xFFFFFFFF   
#define   LPASS_QOS_LAT0_TRANSACTION___S                       0

#define LPASS_QOS_LAT0_MASKS                      (0x170A0318)
#define   LPASS_QOS_LAT0_MASKS___RWC                QCSR_REG_RW    
#define   LPASS_QOS_LAT0_MASKS___POR             0x00000000
#define   LPASS_QOS_LAT0_MASKS__ADDR_MASK___POR  0x00000
#define   LPASS_QOS_LAT0_MASKS__ASID_MASK___POR  0x0
#define   LPASS_QOS_LAT0_MASKS__AMID_MASK___POR  0x0
#define   LPASS_QOS_LAT0_MASKS__ADDR_MASK___M    0xFFFFF000
#define   LPASS_QOS_LAT0_MASKS__ADDR_MASK___S                 12
#define   LPASS_QOS_LAT0_MASKS__ASID_MASK___M    0x00000F00
#define   LPASS_QOS_LAT0_MASKS__ASID_MASK___S                  8
#define   LPASS_QOS_LAT0_MASKS__AMID_MASK___M    0x000000F0
#define   LPASS_QOS_LAT0_MASKS__AMID_MASK___S                  4
#define   LPASS_QOS_LAT0_MASKS___M               0xFFFFFFF0   
#define   LPASS_QOS_LAT0_MASKS___S                             4

#define LPASS_QOS_LAT0_WINDOW                     (0x170A031C)
#define   LPASS_QOS_LAT0_WINDOW___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT0_WINDOW___POR            0x00000000
#define   LPASS_QOS_LAT0_WINDOW__WINDOW___POR    0x0000000
#define   LPASS_QOS_LAT0_WINDOW__WINDOW___M      0x0FFFFFFF
#define   LPASS_QOS_LAT0_WINDOW__WINDOW___S                    0
#define   LPASS_QOS_LAT0_WINDOW___M              0x0FFFFFFF   
#define   LPASS_QOS_LAT0_WINDOW___S                            0

#define LPASS_QOS_LAT0_THRESHOLD0                 (0x170A0320)
#define   LPASS_QOS_LAT0_THRESHOLD0___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT0_THRESHOLD0___POR        0x00000000
#define   LPASS_QOS_LAT0_THRESHOLD0__THRESHOLD0___POR 0x0000
#define   LPASS_QOS_LAT0_THRESHOLD0__THRESHOLD0___M 0x0000FFFF
#define   LPASS_QOS_LAT0_THRESHOLD0__THRESHOLD0___S               0
#define   LPASS_QOS_LAT0_THRESHOLD0___M          0x0000FFFF   
#define   LPASS_QOS_LAT0_THRESHOLD0___S                        0

#define LPASS_QOS_LAT0_THRESHOLD1                 (0x170A0324)
#define   LPASS_QOS_LAT0_THRESHOLD1___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT0_THRESHOLD1___POR        0x00000000
#define   LPASS_QOS_LAT0_THRESHOLD1__THRESHOLD1___POR 0x0000
#define   LPASS_QOS_LAT0_THRESHOLD1__THRESHOLD1___M 0x0000FFFF
#define   LPASS_QOS_LAT0_THRESHOLD1__THRESHOLD1___S               0
#define   LPASS_QOS_LAT0_THRESHOLD1___M          0x0000FFFF   
#define   LPASS_QOS_LAT0_THRESHOLD1___S                        0

#define LPASS_QOS_LAT0_THRESHOLD2                 (0x170A0328)
#define   LPASS_QOS_LAT0_THRESHOLD2___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT0_THRESHOLD2___POR        0x00000000
#define   LPASS_QOS_LAT0_THRESHOLD2__THRESHOLD2___POR 0x0000
#define   LPASS_QOS_LAT0_THRESHOLD2__THRESHOLD2___M 0x0000FFFF
#define   LPASS_QOS_LAT0_THRESHOLD2__THRESHOLD2___S               0
#define   LPASS_QOS_LAT0_THRESHOLD2___M          0x0000FFFF   
#define   LPASS_QOS_LAT0_THRESHOLD2___S                        0

#define LPASS_QOS_LAT0_QTIMER_START               (0x170A032C)
#define   LPASS_QOS_LAT0_QTIMER_START___RWC         QCSR_REG_RO    
#define   LPASS_QOS_LAT0_QTIMER_START___POR      0x00000000
#define   LPASS_QOS_LAT0_QTIMER_START__MSB___POR 0x00000000
#define   LPASS_QOS_LAT0_QTIMER_START__MSB___M   0xFFFFFFFF
#define   LPASS_QOS_LAT0_QTIMER_START__MSB___S                 0
#define   LPASS_QOS_LAT0_QTIMER_START___M        0xFFFFFFFF   
#define   LPASS_QOS_LAT0_QTIMER_START___S                      0

#define LPASS_QOS_LAT0_QTIMER_END                 (0x170A0330)
#define   LPASS_QOS_LAT0_QTIMER_END___RWC           QCSR_REG_RO    
#define   LPASS_QOS_LAT0_QTIMER_END___POR        0x00000000
#define   LPASS_QOS_LAT0_QTIMER_END__MSB___POR   0x00000000
#define   LPASS_QOS_LAT0_QTIMER_END__MSB___M     0xFFFFFFFF
#define   LPASS_QOS_LAT0_QTIMER_END__MSB___S                   0
#define   LPASS_QOS_LAT0_QTIMER_END___M          0xFFFFFFFF   
#define   LPASS_QOS_LAT0_QTIMER_END___S                        0

#define LPASS_QOS_LAT0_TOTAL_XFER                 (0x170A0334)
#define   LPASS_QOS_LAT0_TOTAL_XFER___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT0_TOTAL_XFER___POR        0x00000000
#define   LPASS_QOS_LAT0_TOTAL_XFER__XFER_THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT0_TOTAL_XFER__XFER_CNT___POR 0x0000
#define   LPASS_QOS_LAT0_TOTAL_XFER__XFER_THRESHOLD___M 0xFFFF0000
#define   LPASS_QOS_LAT0_TOTAL_XFER__XFER_THRESHOLD___S              16
#define   LPASS_QOS_LAT0_TOTAL_XFER__XFER_CNT___M 0x0000FFFF
#define   LPASS_QOS_LAT0_TOTAL_XFER__XFER_CNT___S               0
#define   LPASS_QOS_LAT0_TOTAL_XFER___M          0xFFFFFFFF   
#define   LPASS_QOS_LAT0_TOTAL_XFER___S                        0

#define LPASS_QOS_LAT0_AVERAGE_LAT                (0x170A0338)
#define   LPASS_QOS_LAT0_AVERAGE_LAT___RWC          QCSR_REG_RO    
#define   LPASS_QOS_LAT0_AVERAGE_LAT___POR       0x00000000
#define   LPASS_QOS_LAT0_AVERAGE_LAT__LATENCY___POR 0x0000
#define   LPASS_QOS_LAT0_AVERAGE_LAT__LATENCY___M 0x0000FFFF
#define   LPASS_QOS_LAT0_AVERAGE_LAT__LATENCY___S               0
#define   LPASS_QOS_LAT0_AVERAGE_LAT___M         0x0000FFFF   
#define   LPASS_QOS_LAT0_AVERAGE_LAT___S                       0

#define LPASS_QOS_LAT1_MONITOR                    (0x170A0340)
#define   LPASS_QOS_LAT1_MONITOR___RWC              QCSR_REG_RW    
#define   LPASS_QOS_LAT1_MONITOR___POR           0x03210000
#define   LPASS_QOS_LAT1_MONITOR__QTIMER_MODE___POR 0x0
#define   LPASS_QOS_LAT1_MONITOR__DEF_DANGER_LEVEL_3___POR 0x3
#define   LPASS_QOS_LAT1_MONITOR__DEF_DANGER_LEVEL_2___POR 0x2
#define   LPASS_QOS_LAT1_MONITOR__DEF_DANGER_LEVEL_1___POR 0x1
#define   LPASS_QOS_LAT1_MONITOR__DEF_DANGER_LEVEL_0___POR 0x0
#define   LPASS_QOS_LAT1_MONITOR__SW_DANGER_OVERRIDE___POR 0x0
#define   LPASS_QOS_LAT1_MONITOR__SW_DANGER_LEVEL___POR 0x0
#define   LPASS_QOS_LAT1_MONITOR__HW_DANGER_LEVEL___POR 0x0
#define   LPASS_QOS_LAT1_MONITOR__MONITOR_EN___POR 0x0
#define   LPASS_QOS_LAT1_MONITOR__QTIMER_MODE___M 0x10000000
#define   LPASS_QOS_LAT1_MONITOR__QTIMER_MODE___S              28
#define   LPASS_QOS_LAT1_MONITOR__DEF_DANGER_LEVEL_3___M 0x03000000
#define   LPASS_QOS_LAT1_MONITOR__DEF_DANGER_LEVEL_3___S              24
#define   LPASS_QOS_LAT1_MONITOR__DEF_DANGER_LEVEL_2___M 0x00300000
#define   LPASS_QOS_LAT1_MONITOR__DEF_DANGER_LEVEL_2___S              20
#define   LPASS_QOS_LAT1_MONITOR__DEF_DANGER_LEVEL_1___M 0x00030000
#define   LPASS_QOS_LAT1_MONITOR__DEF_DANGER_LEVEL_1___S              16
#define   LPASS_QOS_LAT1_MONITOR__DEF_DANGER_LEVEL_0___M 0x00003000
#define   LPASS_QOS_LAT1_MONITOR__DEF_DANGER_LEVEL_0___S              12
#define   LPASS_QOS_LAT1_MONITOR__SW_DANGER_OVERRIDE___M 0x00000800
#define   LPASS_QOS_LAT1_MONITOR__SW_DANGER_OVERRIDE___S              11
#define   LPASS_QOS_LAT1_MONITOR__SW_DANGER_LEVEL___M 0x00000300
#define   LPASS_QOS_LAT1_MONITOR__SW_DANGER_LEVEL___S               8
#define   LPASS_QOS_LAT1_MONITOR__HW_DANGER_LEVEL___M 0x00000030
#define   LPASS_QOS_LAT1_MONITOR__HW_DANGER_LEVEL___S               4
#define   LPASS_QOS_LAT1_MONITOR__MONITOR_EN___M 0x00000001
#define   LPASS_QOS_LAT1_MONITOR__MONITOR_EN___S               0
#define   LPASS_QOS_LAT1_MONITOR___M             0x13333B31   
#define   LPASS_QOS_LAT1_MONITOR___S                           0

#define LPASS_QOS_LAT1_TRANSACTION                (0x170A0344)
#define   LPASS_QOS_LAT1_TRANSACTION___RWC          QCSR_REG_RW    
#define   LPASS_QOS_LAT1_TRANSACTION___POR       0x00000000
#define   LPASS_QOS_LAT1_TRANSACTION__ADDR___POR 0x00000
#define   LPASS_QOS_LAT1_TRANSACTION__ASID___POR 0x0
#define   LPASS_QOS_LAT1_TRANSACTION__AMID___POR 0x0
#define   LPASS_QOS_LAT1_TRANSACTION__WRITE_PHASE_LAT___POR 0x0
#define   LPASS_QOS_LAT1_TRANSACTION__DEVICE___POR 0x0
#define   LPASS_QOS_LAT1_TRANSACTION__WRITE___POR 0x0
#define   LPASS_QOS_LAT1_TRANSACTION__READ_LATENCY___POR 0x0
#define   LPASS_QOS_LAT1_TRANSACTION__ADDR___M   0xFFFFF000
#define   LPASS_QOS_LAT1_TRANSACTION__ADDR___S                12
#define   LPASS_QOS_LAT1_TRANSACTION__ASID___M   0x00000F00
#define   LPASS_QOS_LAT1_TRANSACTION__ASID___S                 8
#define   LPASS_QOS_LAT1_TRANSACTION__AMID___M   0x000000F0
#define   LPASS_QOS_LAT1_TRANSACTION__AMID___S                 4
#define   LPASS_QOS_LAT1_TRANSACTION__WRITE_PHASE_LAT___M 0x00000008
#define   LPASS_QOS_LAT1_TRANSACTION__WRITE_PHASE_LAT___S               3
#define   LPASS_QOS_LAT1_TRANSACTION__DEVICE___M 0x00000004
#define   LPASS_QOS_LAT1_TRANSACTION__DEVICE___S               2
#define   LPASS_QOS_LAT1_TRANSACTION__WRITE___M  0x00000002
#define   LPASS_QOS_LAT1_TRANSACTION__WRITE___S                1
#define   LPASS_QOS_LAT1_TRANSACTION__READ_LATENCY___M 0x00000001
#define   LPASS_QOS_LAT1_TRANSACTION__READ_LATENCY___S               0
#define   LPASS_QOS_LAT1_TRANSACTION___M         0xFFFFFFFF   
#define   LPASS_QOS_LAT1_TRANSACTION___S                       0

#define LPASS_QOS_LAT1_MASKS                      (0x170A0348)
#define   LPASS_QOS_LAT1_MASKS___RWC                QCSR_REG_RW    
#define   LPASS_QOS_LAT1_MASKS___POR             0x00000000
#define   LPASS_QOS_LAT1_MASKS__ADDR_MASK___POR  0x00000
#define   LPASS_QOS_LAT1_MASKS__ASID_MASK___POR  0x0
#define   LPASS_QOS_LAT1_MASKS__AMID_MASK___POR  0x0
#define   LPASS_QOS_LAT1_MASKS__ADDR_MASK___M    0xFFFFF000
#define   LPASS_QOS_LAT1_MASKS__ADDR_MASK___S                 12
#define   LPASS_QOS_LAT1_MASKS__ASID_MASK___M    0x00000F00
#define   LPASS_QOS_LAT1_MASKS__ASID_MASK___S                  8
#define   LPASS_QOS_LAT1_MASKS__AMID_MASK___M    0x000000F0
#define   LPASS_QOS_LAT1_MASKS__AMID_MASK___S                  4
#define   LPASS_QOS_LAT1_MASKS___M               0xFFFFFFF0   
#define   LPASS_QOS_LAT1_MASKS___S                             4

#define LPASS_QOS_LAT1_WINDOW                     (0x170A034C)
#define   LPASS_QOS_LAT1_WINDOW___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT1_WINDOW___POR            0x00000000
#define   LPASS_QOS_LAT1_WINDOW__WINDOW___POR    0x0000000
#define   LPASS_QOS_LAT1_WINDOW__WINDOW___M      0x0FFFFFFF
#define   LPASS_QOS_LAT1_WINDOW__WINDOW___S                    0
#define   LPASS_QOS_LAT1_WINDOW___M              0x0FFFFFFF   
#define   LPASS_QOS_LAT1_WINDOW___S                            0

#define LPASS_QOS_LAT1_THRESHOLD0                 (0x170A0350)
#define   LPASS_QOS_LAT1_THRESHOLD0___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT1_THRESHOLD0___POR        0x00000000
#define   LPASS_QOS_LAT1_THRESHOLD0__THRESHOLD0___POR 0x0000
#define   LPASS_QOS_LAT1_THRESHOLD0__THRESHOLD0___M 0x0000FFFF
#define   LPASS_QOS_LAT1_THRESHOLD0__THRESHOLD0___S               0
#define   LPASS_QOS_LAT1_THRESHOLD0___M          0x0000FFFF   
#define   LPASS_QOS_LAT1_THRESHOLD0___S                        0

#define LPASS_QOS_LAT1_THRESHOLD1                 (0x170A0354)
#define   LPASS_QOS_LAT1_THRESHOLD1___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT1_THRESHOLD1___POR        0x00000000
#define   LPASS_QOS_LAT1_THRESHOLD1__THRESHOLD1___POR 0x0000
#define   LPASS_QOS_LAT1_THRESHOLD1__THRESHOLD1___M 0x0000FFFF
#define   LPASS_QOS_LAT1_THRESHOLD1__THRESHOLD1___S               0
#define   LPASS_QOS_LAT1_THRESHOLD1___M          0x0000FFFF   
#define   LPASS_QOS_LAT1_THRESHOLD1___S                        0

#define LPASS_QOS_LAT1_THRESHOLD2                 (0x170A0358)
#define   LPASS_QOS_LAT1_THRESHOLD2___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT1_THRESHOLD2___POR        0x00000000
#define   LPASS_QOS_LAT1_THRESHOLD2__THRESHOLD2___POR 0x0000
#define   LPASS_QOS_LAT1_THRESHOLD2__THRESHOLD2___M 0x0000FFFF
#define   LPASS_QOS_LAT1_THRESHOLD2__THRESHOLD2___S               0
#define   LPASS_QOS_LAT1_THRESHOLD2___M          0x0000FFFF   
#define   LPASS_QOS_LAT1_THRESHOLD2___S                        0

#define LPASS_QOS_LAT1_QTIMER_START               (0x170A035C)
#define   LPASS_QOS_LAT1_QTIMER_START___RWC         QCSR_REG_RO    
#define   LPASS_QOS_LAT1_QTIMER_START___POR      0x00000000
#define   LPASS_QOS_LAT1_QTIMER_START__MSB___POR 0x00000000
#define   LPASS_QOS_LAT1_QTIMER_START__MSB___M   0xFFFFFFFF
#define   LPASS_QOS_LAT1_QTIMER_START__MSB___S                 0
#define   LPASS_QOS_LAT1_QTIMER_START___M        0xFFFFFFFF   
#define   LPASS_QOS_LAT1_QTIMER_START___S                      0

#define LPASS_QOS_LAT1_QTIMER_END                 (0x170A0360)
#define   LPASS_QOS_LAT1_QTIMER_END___RWC           QCSR_REG_RO    
#define   LPASS_QOS_LAT1_QTIMER_END___POR        0x00000000
#define   LPASS_QOS_LAT1_QTIMER_END__MSB___POR   0x00000000
#define   LPASS_QOS_LAT1_QTIMER_END__MSB___M     0xFFFFFFFF
#define   LPASS_QOS_LAT1_QTIMER_END__MSB___S                   0
#define   LPASS_QOS_LAT1_QTIMER_END___M          0xFFFFFFFF   
#define   LPASS_QOS_LAT1_QTIMER_END___S                        0

#define LPASS_QOS_LAT1_TOTAL_XFER                 (0x170A0364)
#define   LPASS_QOS_LAT1_TOTAL_XFER___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT1_TOTAL_XFER___POR        0x00000000
#define   LPASS_QOS_LAT1_TOTAL_XFER__XFER_THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT1_TOTAL_XFER__XFER_CNT___POR 0x0000
#define   LPASS_QOS_LAT1_TOTAL_XFER__XFER_THRESHOLD___M 0xFFFF0000
#define   LPASS_QOS_LAT1_TOTAL_XFER__XFER_THRESHOLD___S              16
#define   LPASS_QOS_LAT1_TOTAL_XFER__XFER_CNT___M 0x0000FFFF
#define   LPASS_QOS_LAT1_TOTAL_XFER__XFER_CNT___S               0
#define   LPASS_QOS_LAT1_TOTAL_XFER___M          0xFFFFFFFF   
#define   LPASS_QOS_LAT1_TOTAL_XFER___S                        0

#define LPASS_QOS_LAT1_AVERAGE_LAT                (0x170A0368)
#define   LPASS_QOS_LAT1_AVERAGE_LAT___RWC          QCSR_REG_RO    
#define   LPASS_QOS_LAT1_AVERAGE_LAT___POR       0x00000000
#define   LPASS_QOS_LAT1_AVERAGE_LAT__LATENCY___POR 0x0000
#define   LPASS_QOS_LAT1_AVERAGE_LAT__LATENCY___M 0x0000FFFF
#define   LPASS_QOS_LAT1_AVERAGE_LAT__LATENCY___S               0
#define   LPASS_QOS_LAT1_AVERAGE_LAT___M         0x0000FFFF   
#define   LPASS_QOS_LAT1_AVERAGE_LAT___S                       0

#define LPASS_QOS_LAT2_MONITOR                    (0x170A0380)
#define   LPASS_QOS_LAT2_MONITOR___RWC              QCSR_REG_RW    
#define   LPASS_QOS_LAT2_MONITOR___POR           0x03210000
#define   LPASS_QOS_LAT2_MONITOR__QTIMER_MODE___POR 0x0
#define   LPASS_QOS_LAT2_MONITOR__DEF_DANGER_LEVEL_3___POR 0x3
#define   LPASS_QOS_LAT2_MONITOR__DEF_DANGER_LEVEL_2___POR 0x2
#define   LPASS_QOS_LAT2_MONITOR__DEF_DANGER_LEVEL_1___POR 0x1
#define   LPASS_QOS_LAT2_MONITOR__DEF_DANGER_LEVEL_0___POR 0x0
#define   LPASS_QOS_LAT2_MONITOR__SW_DANGER_OVERRIDE___POR 0x0
#define   LPASS_QOS_LAT2_MONITOR__SW_DANGER_LEVEL___POR 0x0
#define   LPASS_QOS_LAT2_MONITOR__HW_DANGER_LEVEL___POR 0x0
#define   LPASS_QOS_LAT2_MONITOR__MONITOR_EN___POR 0x0
#define   LPASS_QOS_LAT2_MONITOR__QTIMER_MODE___M 0x10000000
#define   LPASS_QOS_LAT2_MONITOR__QTIMER_MODE___S              28
#define   LPASS_QOS_LAT2_MONITOR__DEF_DANGER_LEVEL_3___M 0x03000000
#define   LPASS_QOS_LAT2_MONITOR__DEF_DANGER_LEVEL_3___S              24
#define   LPASS_QOS_LAT2_MONITOR__DEF_DANGER_LEVEL_2___M 0x00300000
#define   LPASS_QOS_LAT2_MONITOR__DEF_DANGER_LEVEL_2___S              20
#define   LPASS_QOS_LAT2_MONITOR__DEF_DANGER_LEVEL_1___M 0x00030000
#define   LPASS_QOS_LAT2_MONITOR__DEF_DANGER_LEVEL_1___S              16
#define   LPASS_QOS_LAT2_MONITOR__DEF_DANGER_LEVEL_0___M 0x00003000
#define   LPASS_QOS_LAT2_MONITOR__DEF_DANGER_LEVEL_0___S              12
#define   LPASS_QOS_LAT2_MONITOR__SW_DANGER_OVERRIDE___M 0x00000800
#define   LPASS_QOS_LAT2_MONITOR__SW_DANGER_OVERRIDE___S              11
#define   LPASS_QOS_LAT2_MONITOR__SW_DANGER_LEVEL___M 0x00000300
#define   LPASS_QOS_LAT2_MONITOR__SW_DANGER_LEVEL___S               8
#define   LPASS_QOS_LAT2_MONITOR__HW_DANGER_LEVEL___M 0x00000030
#define   LPASS_QOS_LAT2_MONITOR__HW_DANGER_LEVEL___S               4
#define   LPASS_QOS_LAT2_MONITOR__MONITOR_EN___M 0x00000001
#define   LPASS_QOS_LAT2_MONITOR__MONITOR_EN___S               0
#define   LPASS_QOS_LAT2_MONITOR___M             0x13333B31   
#define   LPASS_QOS_LAT2_MONITOR___S                           0

#define LPASS_QOS_LAT2_TRANSACTION                (0x170A0384)
#define   LPASS_QOS_LAT2_TRANSACTION___RWC          QCSR_REG_RW    
#define   LPASS_QOS_LAT2_TRANSACTION___POR       0x00000000
#define   LPASS_QOS_LAT2_TRANSACTION__ADDR___POR 0x00000
#define   LPASS_QOS_LAT2_TRANSACTION__ASID___POR 0x0
#define   LPASS_QOS_LAT2_TRANSACTION__AMID___POR 0x0
#define   LPASS_QOS_LAT2_TRANSACTION__WRITE_PHASE_LAT___POR 0x0
#define   LPASS_QOS_LAT2_TRANSACTION__DEVICE___POR 0x0
#define   LPASS_QOS_LAT2_TRANSACTION__WRITE___POR 0x0
#define   LPASS_QOS_LAT2_TRANSACTION__READ_LATENCY___POR 0x0
#define   LPASS_QOS_LAT2_TRANSACTION__ADDR___M   0xFFFFF000
#define   LPASS_QOS_LAT2_TRANSACTION__ADDR___S                12
#define   LPASS_QOS_LAT2_TRANSACTION__ASID___M   0x00000F00
#define   LPASS_QOS_LAT2_TRANSACTION__ASID___S                 8
#define   LPASS_QOS_LAT2_TRANSACTION__AMID___M   0x000000F0
#define   LPASS_QOS_LAT2_TRANSACTION__AMID___S                 4
#define   LPASS_QOS_LAT2_TRANSACTION__WRITE_PHASE_LAT___M 0x00000008
#define   LPASS_QOS_LAT2_TRANSACTION__WRITE_PHASE_LAT___S               3
#define   LPASS_QOS_LAT2_TRANSACTION__DEVICE___M 0x00000004
#define   LPASS_QOS_LAT2_TRANSACTION__DEVICE___S               2
#define   LPASS_QOS_LAT2_TRANSACTION__WRITE___M  0x00000002
#define   LPASS_QOS_LAT2_TRANSACTION__WRITE___S                1
#define   LPASS_QOS_LAT2_TRANSACTION__READ_LATENCY___M 0x00000001
#define   LPASS_QOS_LAT2_TRANSACTION__READ_LATENCY___S               0
#define   LPASS_QOS_LAT2_TRANSACTION___M         0xFFFFFFFF   
#define   LPASS_QOS_LAT2_TRANSACTION___S                       0

#define LPASS_QOS_LAT2_MASKS                      (0x170A0388)
#define   LPASS_QOS_LAT2_MASKS___RWC                QCSR_REG_RW    
#define   LPASS_QOS_LAT2_MASKS___POR             0x00000000
#define   LPASS_QOS_LAT2_MASKS__ADDR_MASK___POR  0x00000
#define   LPASS_QOS_LAT2_MASKS__ASID_MASK___POR  0x0
#define   LPASS_QOS_LAT2_MASKS__AMID_MASK___POR  0x0
#define   LPASS_QOS_LAT2_MASKS__ADDR_MASK___M    0xFFFFF000
#define   LPASS_QOS_LAT2_MASKS__ADDR_MASK___S                 12
#define   LPASS_QOS_LAT2_MASKS__ASID_MASK___M    0x00000F00
#define   LPASS_QOS_LAT2_MASKS__ASID_MASK___S                  8
#define   LPASS_QOS_LAT2_MASKS__AMID_MASK___M    0x000000F0
#define   LPASS_QOS_LAT2_MASKS__AMID_MASK___S                  4
#define   LPASS_QOS_LAT2_MASKS___M               0xFFFFFFF0   
#define   LPASS_QOS_LAT2_MASKS___S                             4

#define LPASS_QOS_LAT2_WINDOW                     (0x170A038C)
#define   LPASS_QOS_LAT2_WINDOW___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT2_WINDOW___POR            0x00000000
#define   LPASS_QOS_LAT2_WINDOW__WINDOW___POR    0x0000000
#define   LPASS_QOS_LAT2_WINDOW__WINDOW___M      0x0FFFFFFF
#define   LPASS_QOS_LAT2_WINDOW__WINDOW___S                    0
#define   LPASS_QOS_LAT2_WINDOW___M              0x0FFFFFFF   
#define   LPASS_QOS_LAT2_WINDOW___S                            0

#define LPASS_QOS_LAT2_THRESHOLD0                 (0x170A0390)
#define   LPASS_QOS_LAT2_THRESHOLD0___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT2_THRESHOLD0___POR        0x00000000
#define   LPASS_QOS_LAT2_THRESHOLD0__THRESHOLD0___POR 0x0000
#define   LPASS_QOS_LAT2_THRESHOLD0__THRESHOLD0___M 0x0000FFFF
#define   LPASS_QOS_LAT2_THRESHOLD0__THRESHOLD0___S               0
#define   LPASS_QOS_LAT2_THRESHOLD0___M          0x0000FFFF   
#define   LPASS_QOS_LAT2_THRESHOLD0___S                        0

#define LPASS_QOS_LAT2_THRESHOLD1                 (0x170A0394)
#define   LPASS_QOS_LAT2_THRESHOLD1___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT2_THRESHOLD1___POR        0x00000000
#define   LPASS_QOS_LAT2_THRESHOLD1__THRESHOLD1___POR 0x0000
#define   LPASS_QOS_LAT2_THRESHOLD1__THRESHOLD1___M 0x0000FFFF
#define   LPASS_QOS_LAT2_THRESHOLD1__THRESHOLD1___S               0
#define   LPASS_QOS_LAT2_THRESHOLD1___M          0x0000FFFF   
#define   LPASS_QOS_LAT2_THRESHOLD1___S                        0

#define LPASS_QOS_LAT2_THRESHOLD2                 (0x170A0398)
#define   LPASS_QOS_LAT2_THRESHOLD2___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT2_THRESHOLD2___POR        0x00000000
#define   LPASS_QOS_LAT2_THRESHOLD2__THRESHOLD2___POR 0x0000
#define   LPASS_QOS_LAT2_THRESHOLD2__THRESHOLD2___M 0x0000FFFF
#define   LPASS_QOS_LAT2_THRESHOLD2__THRESHOLD2___S               0
#define   LPASS_QOS_LAT2_THRESHOLD2___M          0x0000FFFF   
#define   LPASS_QOS_LAT2_THRESHOLD2___S                        0

#define LPASS_QOS_LAT2_QTIMER_START               (0x170A039C)
#define   LPASS_QOS_LAT2_QTIMER_START___RWC         QCSR_REG_RO    
#define   LPASS_QOS_LAT2_QTIMER_START___POR      0x00000000
#define   LPASS_QOS_LAT2_QTIMER_START__MSB___POR 0x00000000
#define   LPASS_QOS_LAT2_QTIMER_START__MSB___M   0xFFFFFFFF
#define   LPASS_QOS_LAT2_QTIMER_START__MSB___S                 0
#define   LPASS_QOS_LAT2_QTIMER_START___M        0xFFFFFFFF   
#define   LPASS_QOS_LAT2_QTIMER_START___S                      0

#define LPASS_QOS_LAT2_QTIMER_END                 (0x170A03A0)
#define   LPASS_QOS_LAT2_QTIMER_END___RWC           QCSR_REG_RO    
#define   LPASS_QOS_LAT2_QTIMER_END___POR        0x00000000
#define   LPASS_QOS_LAT2_QTIMER_END__MSB___POR   0x00000000
#define   LPASS_QOS_LAT2_QTIMER_END__MSB___M     0xFFFFFFFF
#define   LPASS_QOS_LAT2_QTIMER_END__MSB___S                   0
#define   LPASS_QOS_LAT2_QTIMER_END___M          0xFFFFFFFF   
#define   LPASS_QOS_LAT2_QTIMER_END___S                        0

#define LPASS_QOS_LAT2_TOTAL_XFER                 (0x170A03A4)
#define   LPASS_QOS_LAT2_TOTAL_XFER___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT2_TOTAL_XFER___POR        0x00000000
#define   LPASS_QOS_LAT2_TOTAL_XFER__XFER_THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT2_TOTAL_XFER__XFER_CNT___POR 0x0000
#define   LPASS_QOS_LAT2_TOTAL_XFER__XFER_THRESHOLD___M 0xFFFF0000
#define   LPASS_QOS_LAT2_TOTAL_XFER__XFER_THRESHOLD___S              16
#define   LPASS_QOS_LAT2_TOTAL_XFER__XFER_CNT___M 0x0000FFFF
#define   LPASS_QOS_LAT2_TOTAL_XFER__XFER_CNT___S               0
#define   LPASS_QOS_LAT2_TOTAL_XFER___M          0xFFFFFFFF   
#define   LPASS_QOS_LAT2_TOTAL_XFER___S                        0

#define LPASS_QOS_LAT2_AVERAGE_LAT                (0x170A03A8)
#define   LPASS_QOS_LAT2_AVERAGE_LAT___RWC          QCSR_REG_RO    
#define   LPASS_QOS_LAT2_AVERAGE_LAT___POR       0x00000000
#define   LPASS_QOS_LAT2_AVERAGE_LAT__LATENCY___POR 0x0000
#define   LPASS_QOS_LAT2_AVERAGE_LAT__LATENCY___M 0x0000FFFF
#define   LPASS_QOS_LAT2_AVERAGE_LAT__LATENCY___S               0
#define   LPASS_QOS_LAT2_AVERAGE_LAT___M         0x0000FFFF   
#define   LPASS_QOS_LAT2_AVERAGE_LAT___S                       0

#define LPASS_QOS_LAT3_MONITOR                    (0x170A03C0)
#define   LPASS_QOS_LAT3_MONITOR___RWC              QCSR_REG_RW    
#define   LPASS_QOS_LAT3_MONITOR___POR           0x03210000
#define   LPASS_QOS_LAT3_MONITOR__QTIMER_MODE___POR 0x0
#define   LPASS_QOS_LAT3_MONITOR__DEF_DANGER_LEVEL_3___POR 0x3
#define   LPASS_QOS_LAT3_MONITOR__DEF_DANGER_LEVEL_2___POR 0x2
#define   LPASS_QOS_LAT3_MONITOR__DEF_DANGER_LEVEL_1___POR 0x1
#define   LPASS_QOS_LAT3_MONITOR__DEF_DANGER_LEVEL_0___POR 0x0
#define   LPASS_QOS_LAT3_MONITOR__SW_DANGER_OVERRIDE___POR 0x0
#define   LPASS_QOS_LAT3_MONITOR__SW_DANGER_LEVEL___POR 0x0
#define   LPASS_QOS_LAT3_MONITOR__HW_DANGER_LEVEL___POR 0x0
#define   LPASS_QOS_LAT3_MONITOR__MONITOR_EN___POR 0x0
#define   LPASS_QOS_LAT3_MONITOR__QTIMER_MODE___M 0x10000000
#define   LPASS_QOS_LAT3_MONITOR__QTIMER_MODE___S              28
#define   LPASS_QOS_LAT3_MONITOR__DEF_DANGER_LEVEL_3___M 0x03000000
#define   LPASS_QOS_LAT3_MONITOR__DEF_DANGER_LEVEL_3___S              24
#define   LPASS_QOS_LAT3_MONITOR__DEF_DANGER_LEVEL_2___M 0x00300000
#define   LPASS_QOS_LAT3_MONITOR__DEF_DANGER_LEVEL_2___S              20
#define   LPASS_QOS_LAT3_MONITOR__DEF_DANGER_LEVEL_1___M 0x00030000
#define   LPASS_QOS_LAT3_MONITOR__DEF_DANGER_LEVEL_1___S              16
#define   LPASS_QOS_LAT3_MONITOR__DEF_DANGER_LEVEL_0___M 0x00003000
#define   LPASS_QOS_LAT3_MONITOR__DEF_DANGER_LEVEL_0___S              12
#define   LPASS_QOS_LAT3_MONITOR__SW_DANGER_OVERRIDE___M 0x00000800
#define   LPASS_QOS_LAT3_MONITOR__SW_DANGER_OVERRIDE___S              11
#define   LPASS_QOS_LAT3_MONITOR__SW_DANGER_LEVEL___M 0x00000300
#define   LPASS_QOS_LAT3_MONITOR__SW_DANGER_LEVEL___S               8
#define   LPASS_QOS_LAT3_MONITOR__HW_DANGER_LEVEL___M 0x00000030
#define   LPASS_QOS_LAT3_MONITOR__HW_DANGER_LEVEL___S               4
#define   LPASS_QOS_LAT3_MONITOR__MONITOR_EN___M 0x00000001
#define   LPASS_QOS_LAT3_MONITOR__MONITOR_EN___S               0
#define   LPASS_QOS_LAT3_MONITOR___M             0x13333B31   
#define   LPASS_QOS_LAT3_MONITOR___S                           0

#define LPASS_QOS_LAT3_TRANSACTION                (0x170A03C4)
#define   LPASS_QOS_LAT3_TRANSACTION___RWC          QCSR_REG_RW    
#define   LPASS_QOS_LAT3_TRANSACTION___POR       0x00000000
#define   LPASS_QOS_LAT3_TRANSACTION__ADDR___POR 0x00000
#define   LPASS_QOS_LAT3_TRANSACTION__ASID___POR 0x0
#define   LPASS_QOS_LAT3_TRANSACTION__AMID___POR 0x0
#define   LPASS_QOS_LAT3_TRANSACTION__WRITE_PHASE_LAT___POR 0x0
#define   LPASS_QOS_LAT3_TRANSACTION__DEVICE___POR 0x0
#define   LPASS_QOS_LAT3_TRANSACTION__WRITE___POR 0x0
#define   LPASS_QOS_LAT3_TRANSACTION__READ_LATENCY___POR 0x0
#define   LPASS_QOS_LAT3_TRANSACTION__ADDR___M   0xFFFFF000
#define   LPASS_QOS_LAT3_TRANSACTION__ADDR___S                12
#define   LPASS_QOS_LAT3_TRANSACTION__ASID___M   0x00000F00
#define   LPASS_QOS_LAT3_TRANSACTION__ASID___S                 8
#define   LPASS_QOS_LAT3_TRANSACTION__AMID___M   0x000000F0
#define   LPASS_QOS_LAT3_TRANSACTION__AMID___S                 4
#define   LPASS_QOS_LAT3_TRANSACTION__WRITE_PHASE_LAT___M 0x00000008
#define   LPASS_QOS_LAT3_TRANSACTION__WRITE_PHASE_LAT___S               3
#define   LPASS_QOS_LAT3_TRANSACTION__DEVICE___M 0x00000004
#define   LPASS_QOS_LAT3_TRANSACTION__DEVICE___S               2
#define   LPASS_QOS_LAT3_TRANSACTION__WRITE___M  0x00000002
#define   LPASS_QOS_LAT3_TRANSACTION__WRITE___S                1
#define   LPASS_QOS_LAT3_TRANSACTION__READ_LATENCY___M 0x00000001
#define   LPASS_QOS_LAT3_TRANSACTION__READ_LATENCY___S               0
#define   LPASS_QOS_LAT3_TRANSACTION___M         0xFFFFFFFF   
#define   LPASS_QOS_LAT3_TRANSACTION___S                       0

#define LPASS_QOS_LAT3_MASKS                      (0x170A03C8)
#define   LPASS_QOS_LAT3_MASKS___RWC                QCSR_REG_RW    
#define   LPASS_QOS_LAT3_MASKS___POR             0x00000000
#define   LPASS_QOS_LAT3_MASKS__ADDR_MASK___POR  0x00000
#define   LPASS_QOS_LAT3_MASKS__ASID_MASK___POR  0x0
#define   LPASS_QOS_LAT3_MASKS__AMID_MASK___POR  0x0
#define   LPASS_QOS_LAT3_MASKS__ADDR_MASK___M    0xFFFFF000
#define   LPASS_QOS_LAT3_MASKS__ADDR_MASK___S                 12
#define   LPASS_QOS_LAT3_MASKS__ASID_MASK___M    0x00000F00
#define   LPASS_QOS_LAT3_MASKS__ASID_MASK___S                  8
#define   LPASS_QOS_LAT3_MASKS__AMID_MASK___M    0x000000F0
#define   LPASS_QOS_LAT3_MASKS__AMID_MASK___S                  4
#define   LPASS_QOS_LAT3_MASKS___M               0xFFFFFFF0   
#define   LPASS_QOS_LAT3_MASKS___S                             4

#define LPASS_QOS_LAT3_WINDOW                     (0x170A03CC)
#define   LPASS_QOS_LAT3_WINDOW___RWC               QCSR_REG_RW    
#define   LPASS_QOS_LAT3_WINDOW___POR            0x00000000
#define   LPASS_QOS_LAT3_WINDOW__WINDOW___POR    0x0000000
#define   LPASS_QOS_LAT3_WINDOW__WINDOW___M      0x0FFFFFFF
#define   LPASS_QOS_LAT3_WINDOW__WINDOW___S                    0
#define   LPASS_QOS_LAT3_WINDOW___M              0x0FFFFFFF   
#define   LPASS_QOS_LAT3_WINDOW___S                            0

#define LPASS_QOS_LAT3_THRESHOLD0                 (0x170A03D0)
#define   LPASS_QOS_LAT3_THRESHOLD0___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT3_THRESHOLD0___POR        0x00000000
#define   LPASS_QOS_LAT3_THRESHOLD0__THRESHOLD0___POR 0x0000
#define   LPASS_QOS_LAT3_THRESHOLD0__THRESHOLD0___M 0x0000FFFF
#define   LPASS_QOS_LAT3_THRESHOLD0__THRESHOLD0___S               0
#define   LPASS_QOS_LAT3_THRESHOLD0___M          0x0000FFFF   
#define   LPASS_QOS_LAT3_THRESHOLD0___S                        0

#define LPASS_QOS_LAT3_THRESHOLD1                 (0x170A03D4)
#define   LPASS_QOS_LAT3_THRESHOLD1___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT3_THRESHOLD1___POR        0x00000000
#define   LPASS_QOS_LAT3_THRESHOLD1__THRESHOLD1___POR 0x0000
#define   LPASS_QOS_LAT3_THRESHOLD1__THRESHOLD1___M 0x0000FFFF
#define   LPASS_QOS_LAT3_THRESHOLD1__THRESHOLD1___S               0
#define   LPASS_QOS_LAT3_THRESHOLD1___M          0x0000FFFF   
#define   LPASS_QOS_LAT3_THRESHOLD1___S                        0

#define LPASS_QOS_LAT3_THRESHOLD2                 (0x170A03D8)
#define   LPASS_QOS_LAT3_THRESHOLD2___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT3_THRESHOLD2___POR        0x00000000
#define   LPASS_QOS_LAT3_THRESHOLD2__THRESHOLD2___POR 0x0000
#define   LPASS_QOS_LAT3_THRESHOLD2__THRESHOLD2___M 0x0000FFFF
#define   LPASS_QOS_LAT3_THRESHOLD2__THRESHOLD2___S               0
#define   LPASS_QOS_LAT3_THRESHOLD2___M          0x0000FFFF   
#define   LPASS_QOS_LAT3_THRESHOLD2___S                        0

#define LPASS_QOS_LAT3_QTIMER_START               (0x170A03DC)
#define   LPASS_QOS_LAT3_QTIMER_START___RWC         QCSR_REG_RO    
#define   LPASS_QOS_LAT3_QTIMER_START___POR      0x00000000
#define   LPASS_QOS_LAT3_QTIMER_START__MSB___POR 0x00000000
#define   LPASS_QOS_LAT3_QTIMER_START__MSB___M   0xFFFFFFFF
#define   LPASS_QOS_LAT3_QTIMER_START__MSB___S                 0
#define   LPASS_QOS_LAT3_QTIMER_START___M        0xFFFFFFFF   
#define   LPASS_QOS_LAT3_QTIMER_START___S                      0

#define LPASS_QOS_LAT3_QTIMER_END                 (0x170A03E0)
#define   LPASS_QOS_LAT3_QTIMER_END___RWC           QCSR_REG_RO    
#define   LPASS_QOS_LAT3_QTIMER_END___POR        0x00000000
#define   LPASS_QOS_LAT3_QTIMER_END__MSB___POR   0x00000000
#define   LPASS_QOS_LAT3_QTIMER_END__MSB___M     0xFFFFFFFF
#define   LPASS_QOS_LAT3_QTIMER_END__MSB___S                   0
#define   LPASS_QOS_LAT3_QTIMER_END___M          0xFFFFFFFF   
#define   LPASS_QOS_LAT3_QTIMER_END___S                        0

#define LPASS_QOS_LAT3_TOTAL_XFER                 (0x170A03E4)
#define   LPASS_QOS_LAT3_TOTAL_XFER___RWC           QCSR_REG_RW    
#define   LPASS_QOS_LAT3_TOTAL_XFER___POR        0x00000000
#define   LPASS_QOS_LAT3_TOTAL_XFER__XFER_THRESHOLD___POR 0x0000
#define   LPASS_QOS_LAT3_TOTAL_XFER__XFER_CNT___POR 0x0000
#define   LPASS_QOS_LAT3_TOTAL_XFER__XFER_THRESHOLD___M 0xFFFF0000
#define   LPASS_QOS_LAT3_TOTAL_XFER__XFER_THRESHOLD___S              16
#define   LPASS_QOS_LAT3_TOTAL_XFER__XFER_CNT___M 0x0000FFFF
#define   LPASS_QOS_LAT3_TOTAL_XFER__XFER_CNT___S               0
#define   LPASS_QOS_LAT3_TOTAL_XFER___M          0xFFFFFFFF   
#define   LPASS_QOS_LAT3_TOTAL_XFER___S                        0

#define LPASS_QOS_LAT3_AVERAGE_LAT                (0x170A03E8)
#define   LPASS_QOS_LAT3_AVERAGE_LAT___RWC          QCSR_REG_RO    
#define   LPASS_QOS_LAT3_AVERAGE_LAT___POR       0x00000000
#define   LPASS_QOS_LAT3_AVERAGE_LAT__LATENCY___POR 0x0000
#define   LPASS_QOS_LAT3_AVERAGE_LAT__LATENCY___M 0x0000FFFF
#define   LPASS_QOS_LAT3_AVERAGE_LAT__LATENCY___S               0
#define   LPASS_QOS_LAT3_AVERAGE_LAT___M         0x0000FFFF   
#define   LPASS_QOS_LAT3_AVERAGE_LAT___S                       0

#define LPASS_QOS_CNT0_MONITOR                    (0x170A0400)
#define   LPASS_QOS_CNT0_MONITOR___RWC              QCSR_REG_RW    
#define   LPASS_QOS_CNT0_MONITOR___POR           0x03210000
#define   LPASS_QOS_CNT0_MONITOR__DEF_DANGER_LEVEL_3___POR 0x3
#define   LPASS_QOS_CNT0_MONITOR__DEF_DANGER_LEVEL_2___POR 0x2
#define   LPASS_QOS_CNT0_MONITOR__DEF_DANGER_LEVEL_1___POR 0x1
#define   LPASS_QOS_CNT0_MONITOR__DEF_DANGER_LEVEL_0___POR 0x0
#define   LPASS_QOS_CNT0_MONITOR__SW_DANGER_OVERRIDE___POR 0x0
#define   LPASS_QOS_CNT0_MONITOR__SW_DANGER_LEVEL___POR 0x0
#define   LPASS_QOS_CNT0_MONITOR__HW_MODE___POR  0x0
#define   LPASS_QOS_CNT0_MONITOR__MONITOR_EN___POR 0x0
#define   LPASS_QOS_CNT0_MONITOR__DEF_DANGER_LEVEL_3___M 0x03000000
#define   LPASS_QOS_CNT0_MONITOR__DEF_DANGER_LEVEL_3___S              24
#define   LPASS_QOS_CNT0_MONITOR__DEF_DANGER_LEVEL_2___M 0x00300000
#define   LPASS_QOS_CNT0_MONITOR__DEF_DANGER_LEVEL_2___S              20
#define   LPASS_QOS_CNT0_MONITOR__DEF_DANGER_LEVEL_1___M 0x00030000
#define   LPASS_QOS_CNT0_MONITOR__DEF_DANGER_LEVEL_1___S              16
#define   LPASS_QOS_CNT0_MONITOR__DEF_DANGER_LEVEL_0___M 0x00003000
#define   LPASS_QOS_CNT0_MONITOR__DEF_DANGER_LEVEL_0___S              12
#define   LPASS_QOS_CNT0_MONITOR__SW_DANGER_OVERRIDE___M 0x00000800
#define   LPASS_QOS_CNT0_MONITOR__SW_DANGER_OVERRIDE___S              11
#define   LPASS_QOS_CNT0_MONITOR__SW_DANGER_LEVEL___M 0x00000300
#define   LPASS_QOS_CNT0_MONITOR__SW_DANGER_LEVEL___S               8
#define   LPASS_QOS_CNT0_MONITOR__HW_MODE___M    0x00000010
#define   LPASS_QOS_CNT0_MONITOR__HW_MODE___S                  4
#define   LPASS_QOS_CNT0_MONITOR__MONITOR_EN___M 0x00000001
#define   LPASS_QOS_CNT0_MONITOR__MONITOR_EN___S               0
#define   LPASS_QOS_CNT0_MONITOR___M             0x03333B11   
#define   LPASS_QOS_CNT0_MONITOR___S                           0

#define LPASS_QOS_CNT0_COUNTER                    (0x170A0404)
#define   LPASS_QOS_CNT0_COUNTER___RWC              QCSR_REG_RW    
#define   LPASS_QOS_CNT0_COUNTER___POR           0x4B000000
#define   LPASS_QOS_CNT0_COUNTER__CNT_SUB_CONST___POR 0x4B00
#define   LPASS_QOS_CNT0_COUNTER__DISABLE_DC___POR 0x0
#define   LPASS_QOS_CNT0_COUNTER__CNT_SUB_MODE___POR 0x0
#define   LPASS_QOS_CNT0_COUNTER__CNT_RESET___POR 0x0
#define   LPASS_QOS_CNT0_COUNTER__CNT_SUB_CONST___M 0xFFFF0000
#define   LPASS_QOS_CNT0_COUNTER__CNT_SUB_CONST___S              16
#define   LPASS_QOS_CNT0_COUNTER__DISABLE_DC___M 0x00000100
#define   LPASS_QOS_CNT0_COUNTER__DISABLE_DC___S               8
#define   LPASS_QOS_CNT0_COUNTER__CNT_SUB_MODE___M 0x00000010
#define   LPASS_QOS_CNT0_COUNTER__CNT_SUB_MODE___S               4
#define   LPASS_QOS_CNT0_COUNTER__CNT_RESET___M  0x00000001
#define   LPASS_QOS_CNT0_COUNTER__CNT_RESET___S                0
#define   LPASS_QOS_CNT0_COUNTER___M             0xFFFF0111   
#define   LPASS_QOS_CNT0_COUNTER___S                           0

#define LPASS_QOS_CNT0_WINDOW                     (0x170A0408)
#define   LPASS_QOS_CNT0_WINDOW___RWC               QCSR_REG_RW    
#define   LPASS_QOS_CNT0_WINDOW___POR            0x00000000
#define   LPASS_QOS_CNT0_WINDOW__WINDOW___POR    0x0000000
#define   LPASS_QOS_CNT0_WINDOW__WINDOW___M      0x0FFFFFFF
#define   LPASS_QOS_CNT0_WINDOW__WINDOW___S                    0
#define   LPASS_QOS_CNT0_WINDOW___M              0x0FFFFFFF   
#define   LPASS_QOS_CNT0_WINDOW___S                            0

#define LPASS_QOS_CNT0_THRESHOLD0                 (0x170A040C)
#define   LPASS_QOS_CNT0_THRESHOLD0___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT0_THRESHOLD0___POR        0x00000000
#define   LPASS_QOS_CNT0_THRESHOLD0__THRESHOLD0___POR 0x00000
#define   LPASS_QOS_CNT0_THRESHOLD0__THRESHOLD0___M 0x0FFFFF00
#define   LPASS_QOS_CNT0_THRESHOLD0__THRESHOLD0___S               8
#define   LPASS_QOS_CNT0_THRESHOLD0___M          0x0FFFFF00   
#define   LPASS_QOS_CNT0_THRESHOLD0___S                        8

#define LPASS_QOS_CNT0_THRESHOLD1                 (0x170A0410)
#define   LPASS_QOS_CNT0_THRESHOLD1___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT0_THRESHOLD1___POR        0x00000000
#define   LPASS_QOS_CNT0_THRESHOLD1__THRESHOLD1___POR 0x00000
#define   LPASS_QOS_CNT0_THRESHOLD1__THRESHOLD1___M 0x0FFFFF00
#define   LPASS_QOS_CNT0_THRESHOLD1__THRESHOLD1___S               8
#define   LPASS_QOS_CNT0_THRESHOLD1___M          0x0FFFFF00   
#define   LPASS_QOS_CNT0_THRESHOLD1___S                        8

#define LPASS_QOS_CNT0_THRESHOLD2                 (0x170A0414)
#define   LPASS_QOS_CNT0_THRESHOLD2___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT0_THRESHOLD2___POR        0x00000000
#define   LPASS_QOS_CNT0_THRESHOLD2__THRESHOLD2___POR 0x00000
#define   LPASS_QOS_CNT0_THRESHOLD2__THRESHOLD2___M 0x0FFFFF00
#define   LPASS_QOS_CNT0_THRESHOLD2__THRESHOLD2___S               8
#define   LPASS_QOS_CNT0_THRESHOLD2___M          0x0FFFFF00   
#define   LPASS_QOS_CNT0_THRESHOLD2___S                        8

#define LPASS_QOS_CNT0_CNT_VALUE                  (0x170A0418)
#define   LPASS_QOS_CNT0_CNT_VALUE___RWC            QCSR_REG_RO    
#define   LPASS_QOS_CNT0_CNT_VALUE___POR         0x00000000
#define   LPASS_QOS_CNT0_CNT_VALUE__MAX_COUNT_REACHED___POR 0x0
#define   LPASS_QOS_CNT0_CNT_VALUE__CNT___POR    0x0000000
#define   LPASS_QOS_CNT0_CNT_VALUE__MAX_COUNT_REACHED___M 0x80000000
#define   LPASS_QOS_CNT0_CNT_VALUE__MAX_COUNT_REACHED___S              31
#define   LPASS_QOS_CNT0_CNT_VALUE__CNT___M      0x0FFFFFFF
#define   LPASS_QOS_CNT0_CNT_VALUE__CNT___S                    0
#define   LPASS_QOS_CNT0_CNT_VALUE___M           0x8FFFFFFF   
#define   LPASS_QOS_CNT0_CNT_VALUE___S                         0

#define LPASS_QOS_CNT0_IRQ_SELECT                 (0x170A041C)
#define   LPASS_QOS_CNT0_IRQ_SELECT___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT0_IRQ_SELECT___POR        0x00000000
#define   LPASS_QOS_CNT0_IRQ_SELECT__SEL___POR   0x00
#define   LPASS_QOS_CNT0_IRQ_SELECT__SEL___M     0x0000007F
#define   LPASS_QOS_CNT0_IRQ_SELECT__SEL___S                   0
#define   LPASS_QOS_CNT0_IRQ_SELECT___M          0x0000007F   
#define   LPASS_QOS_CNT0_IRQ_SELECT___S                        0

#define LPASS_QOS_CNT1_MONITOR                    (0x170A0420)
#define   LPASS_QOS_CNT1_MONITOR___RWC              QCSR_REG_RW    
#define   LPASS_QOS_CNT1_MONITOR___POR           0x03210000
#define   LPASS_QOS_CNT1_MONITOR__DEF_DANGER_LEVEL_3___POR 0x3
#define   LPASS_QOS_CNT1_MONITOR__DEF_DANGER_LEVEL_2___POR 0x2
#define   LPASS_QOS_CNT1_MONITOR__DEF_DANGER_LEVEL_1___POR 0x1
#define   LPASS_QOS_CNT1_MONITOR__DEF_DANGER_LEVEL_0___POR 0x0
#define   LPASS_QOS_CNT1_MONITOR__SW_DANGER_OVERRIDE___POR 0x0
#define   LPASS_QOS_CNT1_MONITOR__SW_DANGER_LEVEL___POR 0x0
#define   LPASS_QOS_CNT1_MONITOR__HW_MODE___POR  0x0
#define   LPASS_QOS_CNT1_MONITOR__MONITOR_EN___POR 0x0
#define   LPASS_QOS_CNT1_MONITOR__DEF_DANGER_LEVEL_3___M 0x03000000
#define   LPASS_QOS_CNT1_MONITOR__DEF_DANGER_LEVEL_3___S              24
#define   LPASS_QOS_CNT1_MONITOR__DEF_DANGER_LEVEL_2___M 0x00300000
#define   LPASS_QOS_CNT1_MONITOR__DEF_DANGER_LEVEL_2___S              20
#define   LPASS_QOS_CNT1_MONITOR__DEF_DANGER_LEVEL_1___M 0x00030000
#define   LPASS_QOS_CNT1_MONITOR__DEF_DANGER_LEVEL_1___S              16
#define   LPASS_QOS_CNT1_MONITOR__DEF_DANGER_LEVEL_0___M 0x00003000
#define   LPASS_QOS_CNT1_MONITOR__DEF_DANGER_LEVEL_0___S              12
#define   LPASS_QOS_CNT1_MONITOR__SW_DANGER_OVERRIDE___M 0x00000800
#define   LPASS_QOS_CNT1_MONITOR__SW_DANGER_OVERRIDE___S              11
#define   LPASS_QOS_CNT1_MONITOR__SW_DANGER_LEVEL___M 0x00000300
#define   LPASS_QOS_CNT1_MONITOR__SW_DANGER_LEVEL___S               8
#define   LPASS_QOS_CNT1_MONITOR__HW_MODE___M    0x00000010
#define   LPASS_QOS_CNT1_MONITOR__HW_MODE___S                  4
#define   LPASS_QOS_CNT1_MONITOR__MONITOR_EN___M 0x00000001
#define   LPASS_QOS_CNT1_MONITOR__MONITOR_EN___S               0
#define   LPASS_QOS_CNT1_MONITOR___M             0x03333B11   
#define   LPASS_QOS_CNT1_MONITOR___S                           0

#define LPASS_QOS_CNT1_COUNTER                    (0x170A0424)
#define   LPASS_QOS_CNT1_COUNTER___RWC              QCSR_REG_RW    
#define   LPASS_QOS_CNT1_COUNTER___POR           0x4B000000
#define   LPASS_QOS_CNT1_COUNTER__CNT_SUB_CONST___POR 0x4B00
#define   LPASS_QOS_CNT1_COUNTER__DISABLE_DC___POR 0x0
#define   LPASS_QOS_CNT1_COUNTER__CNT_SUB_MODE___POR 0x0
#define   LPASS_QOS_CNT1_COUNTER__CNT_RESET___POR 0x0
#define   LPASS_QOS_CNT1_COUNTER__CNT_SUB_CONST___M 0xFFFF0000
#define   LPASS_QOS_CNT1_COUNTER__CNT_SUB_CONST___S              16
#define   LPASS_QOS_CNT1_COUNTER__DISABLE_DC___M 0x00000100
#define   LPASS_QOS_CNT1_COUNTER__DISABLE_DC___S               8
#define   LPASS_QOS_CNT1_COUNTER__CNT_SUB_MODE___M 0x00000010
#define   LPASS_QOS_CNT1_COUNTER__CNT_SUB_MODE___S               4
#define   LPASS_QOS_CNT1_COUNTER__CNT_RESET___M  0x00000001
#define   LPASS_QOS_CNT1_COUNTER__CNT_RESET___S                0
#define   LPASS_QOS_CNT1_COUNTER___M             0xFFFF0111   
#define   LPASS_QOS_CNT1_COUNTER___S                           0

#define LPASS_QOS_CNT1_WINDOW                     (0x170A0428)
#define   LPASS_QOS_CNT1_WINDOW___RWC               QCSR_REG_RW    
#define   LPASS_QOS_CNT1_WINDOW___POR            0x00000000
#define   LPASS_QOS_CNT1_WINDOW__WINDOW___POR    0x0000000
#define   LPASS_QOS_CNT1_WINDOW__WINDOW___M      0x0FFFFFFF
#define   LPASS_QOS_CNT1_WINDOW__WINDOW___S                    0
#define   LPASS_QOS_CNT1_WINDOW___M              0x0FFFFFFF   
#define   LPASS_QOS_CNT1_WINDOW___S                            0

#define LPASS_QOS_CNT1_THRESHOLD0                 (0x170A042C)
#define   LPASS_QOS_CNT1_THRESHOLD0___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT1_THRESHOLD0___POR        0x00000000
#define   LPASS_QOS_CNT1_THRESHOLD0__THRESHOLD0___POR 0x00000
#define   LPASS_QOS_CNT1_THRESHOLD0__THRESHOLD0___M 0x0FFFFF00
#define   LPASS_QOS_CNT1_THRESHOLD0__THRESHOLD0___S               8
#define   LPASS_QOS_CNT1_THRESHOLD0___M          0x0FFFFF00   
#define   LPASS_QOS_CNT1_THRESHOLD0___S                        8

#define LPASS_QOS_CNT1_THRESHOLD1                 (0x170A0430)
#define   LPASS_QOS_CNT1_THRESHOLD1___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT1_THRESHOLD1___POR        0x00000000
#define   LPASS_QOS_CNT1_THRESHOLD1__THRESHOLD1___POR 0x00000
#define   LPASS_QOS_CNT1_THRESHOLD1__THRESHOLD1___M 0x0FFFFF00
#define   LPASS_QOS_CNT1_THRESHOLD1__THRESHOLD1___S               8
#define   LPASS_QOS_CNT1_THRESHOLD1___M          0x0FFFFF00   
#define   LPASS_QOS_CNT1_THRESHOLD1___S                        8

#define LPASS_QOS_CNT1_THRESHOLD2                 (0x170A0434)
#define   LPASS_QOS_CNT1_THRESHOLD2___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT1_THRESHOLD2___POR        0x00000000
#define   LPASS_QOS_CNT1_THRESHOLD2__THRESHOLD2___POR 0x00000
#define   LPASS_QOS_CNT1_THRESHOLD2__THRESHOLD2___M 0x0FFFFF00
#define   LPASS_QOS_CNT1_THRESHOLD2__THRESHOLD2___S               8
#define   LPASS_QOS_CNT1_THRESHOLD2___M          0x0FFFFF00   
#define   LPASS_QOS_CNT1_THRESHOLD2___S                        8

#define LPASS_QOS_CNT1_CNT_VALUE                  (0x170A0438)
#define   LPASS_QOS_CNT1_CNT_VALUE___RWC            QCSR_REG_RO    
#define   LPASS_QOS_CNT1_CNT_VALUE___POR         0x00000000
#define   LPASS_QOS_CNT1_CNT_VALUE__MAX_COUNT_REACHED___POR 0x0
#define   LPASS_QOS_CNT1_CNT_VALUE__CNT___POR    0x0000000
#define   LPASS_QOS_CNT1_CNT_VALUE__MAX_COUNT_REACHED___M 0x80000000
#define   LPASS_QOS_CNT1_CNT_VALUE__MAX_COUNT_REACHED___S              31
#define   LPASS_QOS_CNT1_CNT_VALUE__CNT___M      0x0FFFFFFF
#define   LPASS_QOS_CNT1_CNT_VALUE__CNT___S                    0
#define   LPASS_QOS_CNT1_CNT_VALUE___M           0x8FFFFFFF   
#define   LPASS_QOS_CNT1_CNT_VALUE___S                         0

#define LPASS_QOS_CNT1_IRQ_SELECT                 (0x170A043C)
#define   LPASS_QOS_CNT1_IRQ_SELECT___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT1_IRQ_SELECT___POR        0x00000000
#define   LPASS_QOS_CNT1_IRQ_SELECT__SEL___POR   0x00
#define   LPASS_QOS_CNT1_IRQ_SELECT__SEL___M     0x0000007F
#define   LPASS_QOS_CNT1_IRQ_SELECT__SEL___S                   0
#define   LPASS_QOS_CNT1_IRQ_SELECT___M          0x0000007F   
#define   LPASS_QOS_CNT1_IRQ_SELECT___S                        0

#define LPASS_QOS_CNT2_MONITOR                    (0x170A0440)
#define   LPASS_QOS_CNT2_MONITOR___RWC              QCSR_REG_RW    
#define   LPASS_QOS_CNT2_MONITOR___POR           0x03210000
#define   LPASS_QOS_CNT2_MONITOR__DEF_DANGER_LEVEL_3___POR 0x3
#define   LPASS_QOS_CNT2_MONITOR__DEF_DANGER_LEVEL_2___POR 0x2
#define   LPASS_QOS_CNT2_MONITOR__DEF_DANGER_LEVEL_1___POR 0x1
#define   LPASS_QOS_CNT2_MONITOR__DEF_DANGER_LEVEL_0___POR 0x0
#define   LPASS_QOS_CNT2_MONITOR__SW_DANGER_OVERRIDE___POR 0x0
#define   LPASS_QOS_CNT2_MONITOR__SW_DANGER_LEVEL___POR 0x0
#define   LPASS_QOS_CNT2_MONITOR__HW_MODE___POR  0x0
#define   LPASS_QOS_CNT2_MONITOR__MONITOR_EN___POR 0x0
#define   LPASS_QOS_CNT2_MONITOR__DEF_DANGER_LEVEL_3___M 0x03000000
#define   LPASS_QOS_CNT2_MONITOR__DEF_DANGER_LEVEL_3___S              24
#define   LPASS_QOS_CNT2_MONITOR__DEF_DANGER_LEVEL_2___M 0x00300000
#define   LPASS_QOS_CNT2_MONITOR__DEF_DANGER_LEVEL_2___S              20
#define   LPASS_QOS_CNT2_MONITOR__DEF_DANGER_LEVEL_1___M 0x00030000
#define   LPASS_QOS_CNT2_MONITOR__DEF_DANGER_LEVEL_1___S              16
#define   LPASS_QOS_CNT2_MONITOR__DEF_DANGER_LEVEL_0___M 0x00003000
#define   LPASS_QOS_CNT2_MONITOR__DEF_DANGER_LEVEL_0___S              12
#define   LPASS_QOS_CNT2_MONITOR__SW_DANGER_OVERRIDE___M 0x00000800
#define   LPASS_QOS_CNT2_MONITOR__SW_DANGER_OVERRIDE___S              11
#define   LPASS_QOS_CNT2_MONITOR__SW_DANGER_LEVEL___M 0x00000300
#define   LPASS_QOS_CNT2_MONITOR__SW_DANGER_LEVEL___S               8
#define   LPASS_QOS_CNT2_MONITOR__HW_MODE___M    0x00000010
#define   LPASS_QOS_CNT2_MONITOR__HW_MODE___S                  4
#define   LPASS_QOS_CNT2_MONITOR__MONITOR_EN___M 0x00000001
#define   LPASS_QOS_CNT2_MONITOR__MONITOR_EN___S               0
#define   LPASS_QOS_CNT2_MONITOR___M             0x03333B11   
#define   LPASS_QOS_CNT2_MONITOR___S                           0

#define LPASS_QOS_CNT2_COUNTER                    (0x170A0444)
#define   LPASS_QOS_CNT2_COUNTER___RWC              QCSR_REG_RW    
#define   LPASS_QOS_CNT2_COUNTER___POR           0x4B000000
#define   LPASS_QOS_CNT2_COUNTER__CNT_SUB_CONST___POR 0x4B00
#define   LPASS_QOS_CNT2_COUNTER__DISABLE_DC___POR 0x0
#define   LPASS_QOS_CNT2_COUNTER__CNT_SUB_MODE___POR 0x0
#define   LPASS_QOS_CNT2_COUNTER__CNT_RESET___POR 0x0
#define   LPASS_QOS_CNT2_COUNTER__CNT_SUB_CONST___M 0xFFFF0000
#define   LPASS_QOS_CNT2_COUNTER__CNT_SUB_CONST___S              16
#define   LPASS_QOS_CNT2_COUNTER__DISABLE_DC___M 0x00000100
#define   LPASS_QOS_CNT2_COUNTER__DISABLE_DC___S               8
#define   LPASS_QOS_CNT2_COUNTER__CNT_SUB_MODE___M 0x00000010
#define   LPASS_QOS_CNT2_COUNTER__CNT_SUB_MODE___S               4
#define   LPASS_QOS_CNT2_COUNTER__CNT_RESET___M  0x00000001
#define   LPASS_QOS_CNT2_COUNTER__CNT_RESET___S                0
#define   LPASS_QOS_CNT2_COUNTER___M             0xFFFF0111   
#define   LPASS_QOS_CNT2_COUNTER___S                           0

#define LPASS_QOS_CNT2_WINDOW                     (0x170A0448)
#define   LPASS_QOS_CNT2_WINDOW___RWC               QCSR_REG_RW    
#define   LPASS_QOS_CNT2_WINDOW___POR            0x00000000
#define   LPASS_QOS_CNT2_WINDOW__WINDOW___POR    0x0000000
#define   LPASS_QOS_CNT2_WINDOW__WINDOW___M      0x0FFFFFFF
#define   LPASS_QOS_CNT2_WINDOW__WINDOW___S                    0
#define   LPASS_QOS_CNT2_WINDOW___M              0x0FFFFFFF   
#define   LPASS_QOS_CNT2_WINDOW___S                            0

#define LPASS_QOS_CNT2_THRESHOLD0                 (0x170A044C)
#define   LPASS_QOS_CNT2_THRESHOLD0___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT2_THRESHOLD0___POR        0x00000000
#define   LPASS_QOS_CNT2_THRESHOLD0__THRESHOLD0___POR 0x00000
#define   LPASS_QOS_CNT2_THRESHOLD0__THRESHOLD0___M 0x0FFFFF00
#define   LPASS_QOS_CNT2_THRESHOLD0__THRESHOLD0___S               8
#define   LPASS_QOS_CNT2_THRESHOLD0___M          0x0FFFFF00   
#define   LPASS_QOS_CNT2_THRESHOLD0___S                        8

#define LPASS_QOS_CNT2_THRESHOLD1                 (0x170A0450)
#define   LPASS_QOS_CNT2_THRESHOLD1___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT2_THRESHOLD1___POR        0x00000000
#define   LPASS_QOS_CNT2_THRESHOLD1__THRESHOLD1___POR 0x00000
#define   LPASS_QOS_CNT2_THRESHOLD1__THRESHOLD1___M 0x0FFFFF00
#define   LPASS_QOS_CNT2_THRESHOLD1__THRESHOLD1___S               8
#define   LPASS_QOS_CNT2_THRESHOLD1___M          0x0FFFFF00   
#define   LPASS_QOS_CNT2_THRESHOLD1___S                        8

#define LPASS_QOS_CNT2_THRESHOLD2                 (0x170A0454)
#define   LPASS_QOS_CNT2_THRESHOLD2___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT2_THRESHOLD2___POR        0x00000000
#define   LPASS_QOS_CNT2_THRESHOLD2__THRESHOLD2___POR 0x00000
#define   LPASS_QOS_CNT2_THRESHOLD2__THRESHOLD2___M 0x0FFFFF00
#define   LPASS_QOS_CNT2_THRESHOLD2__THRESHOLD2___S               8
#define   LPASS_QOS_CNT2_THRESHOLD2___M          0x0FFFFF00   
#define   LPASS_QOS_CNT2_THRESHOLD2___S                        8

#define LPASS_QOS_CNT2_CNT_VALUE                  (0x170A0458)
#define   LPASS_QOS_CNT2_CNT_VALUE___RWC            QCSR_REG_RO    
#define   LPASS_QOS_CNT2_CNT_VALUE___POR         0x00000000
#define   LPASS_QOS_CNT2_CNT_VALUE__MAX_COUNT_REACHED___POR 0x0
#define   LPASS_QOS_CNT2_CNT_VALUE__CNT___POR    0x0000000
#define   LPASS_QOS_CNT2_CNT_VALUE__MAX_COUNT_REACHED___M 0x80000000
#define   LPASS_QOS_CNT2_CNT_VALUE__MAX_COUNT_REACHED___S              31
#define   LPASS_QOS_CNT2_CNT_VALUE__CNT___M      0x0FFFFFFF
#define   LPASS_QOS_CNT2_CNT_VALUE__CNT___S                    0
#define   LPASS_QOS_CNT2_CNT_VALUE___M           0x8FFFFFFF   
#define   LPASS_QOS_CNT2_CNT_VALUE___S                         0

#define LPASS_QOS_CNT2_IRQ_SELECT                 (0x170A045C)
#define   LPASS_QOS_CNT2_IRQ_SELECT___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT2_IRQ_SELECT___POR        0x00000000
#define   LPASS_QOS_CNT2_IRQ_SELECT__SEL___POR   0x00
#define   LPASS_QOS_CNT2_IRQ_SELECT__SEL___M     0x0000007F
#define   LPASS_QOS_CNT2_IRQ_SELECT__SEL___S                   0
#define   LPASS_QOS_CNT2_IRQ_SELECT___M          0x0000007F   
#define   LPASS_QOS_CNT2_IRQ_SELECT___S                        0

#define LPASS_QOS_CNT3_MONITOR                    (0x170A0460)
#define   LPASS_QOS_CNT3_MONITOR___RWC              QCSR_REG_RW    
#define   LPASS_QOS_CNT3_MONITOR___POR           0x03210000
#define   LPASS_QOS_CNT3_MONITOR__DEF_DANGER_LEVEL_3___POR 0x3
#define   LPASS_QOS_CNT3_MONITOR__DEF_DANGER_LEVEL_2___POR 0x2
#define   LPASS_QOS_CNT3_MONITOR__DEF_DANGER_LEVEL_1___POR 0x1
#define   LPASS_QOS_CNT3_MONITOR__DEF_DANGER_LEVEL_0___POR 0x0
#define   LPASS_QOS_CNT3_MONITOR__SW_DANGER_OVERRIDE___POR 0x0
#define   LPASS_QOS_CNT3_MONITOR__SW_DANGER_LEVEL___POR 0x0
#define   LPASS_QOS_CNT3_MONITOR__HW_MODE___POR  0x0
#define   LPASS_QOS_CNT3_MONITOR__MONITOR_EN___POR 0x0
#define   LPASS_QOS_CNT3_MONITOR__DEF_DANGER_LEVEL_3___M 0x03000000
#define   LPASS_QOS_CNT3_MONITOR__DEF_DANGER_LEVEL_3___S              24
#define   LPASS_QOS_CNT3_MONITOR__DEF_DANGER_LEVEL_2___M 0x00300000
#define   LPASS_QOS_CNT3_MONITOR__DEF_DANGER_LEVEL_2___S              20
#define   LPASS_QOS_CNT3_MONITOR__DEF_DANGER_LEVEL_1___M 0x00030000
#define   LPASS_QOS_CNT3_MONITOR__DEF_DANGER_LEVEL_1___S              16
#define   LPASS_QOS_CNT3_MONITOR__DEF_DANGER_LEVEL_0___M 0x00003000
#define   LPASS_QOS_CNT3_MONITOR__DEF_DANGER_LEVEL_0___S              12
#define   LPASS_QOS_CNT3_MONITOR__SW_DANGER_OVERRIDE___M 0x00000800
#define   LPASS_QOS_CNT3_MONITOR__SW_DANGER_OVERRIDE___S              11
#define   LPASS_QOS_CNT3_MONITOR__SW_DANGER_LEVEL___M 0x00000300
#define   LPASS_QOS_CNT3_MONITOR__SW_DANGER_LEVEL___S               8
#define   LPASS_QOS_CNT3_MONITOR__HW_MODE___M    0x00000010
#define   LPASS_QOS_CNT3_MONITOR__HW_MODE___S                  4
#define   LPASS_QOS_CNT3_MONITOR__MONITOR_EN___M 0x00000001
#define   LPASS_QOS_CNT3_MONITOR__MONITOR_EN___S               0
#define   LPASS_QOS_CNT3_MONITOR___M             0x03333B11   
#define   LPASS_QOS_CNT3_MONITOR___S                           0

#define LPASS_QOS_CNT3_COUNTER                    (0x170A0464)
#define   LPASS_QOS_CNT3_COUNTER___RWC              QCSR_REG_RW    
#define   LPASS_QOS_CNT3_COUNTER___POR           0x4B000000
#define   LPASS_QOS_CNT3_COUNTER__CNT_SUB_CONST___POR 0x4B00
#define   LPASS_QOS_CNT3_COUNTER__DISABLE_DC___POR 0x0
#define   LPASS_QOS_CNT3_COUNTER__CNT_SUB_MODE___POR 0x0
#define   LPASS_QOS_CNT3_COUNTER__CNT_RESET___POR 0x0
#define   LPASS_QOS_CNT3_COUNTER__CNT_SUB_CONST___M 0xFFFF0000
#define   LPASS_QOS_CNT3_COUNTER__CNT_SUB_CONST___S              16
#define   LPASS_QOS_CNT3_COUNTER__DISABLE_DC___M 0x00000100
#define   LPASS_QOS_CNT3_COUNTER__DISABLE_DC___S               8
#define   LPASS_QOS_CNT3_COUNTER__CNT_SUB_MODE___M 0x00000010
#define   LPASS_QOS_CNT3_COUNTER__CNT_SUB_MODE___S               4
#define   LPASS_QOS_CNT3_COUNTER__CNT_RESET___M  0x00000001
#define   LPASS_QOS_CNT3_COUNTER__CNT_RESET___S                0
#define   LPASS_QOS_CNT3_COUNTER___M             0xFFFF0111   
#define   LPASS_QOS_CNT3_COUNTER___S                           0

#define LPASS_QOS_CNT3_WINDOW                     (0x170A0468)
#define   LPASS_QOS_CNT3_WINDOW___RWC               QCSR_REG_RW    
#define   LPASS_QOS_CNT3_WINDOW___POR            0x00000000
#define   LPASS_QOS_CNT3_WINDOW__WINDOW___POR    0x0000000
#define   LPASS_QOS_CNT3_WINDOW__WINDOW___M      0x0FFFFFFF
#define   LPASS_QOS_CNT3_WINDOW__WINDOW___S                    0
#define   LPASS_QOS_CNT3_WINDOW___M              0x0FFFFFFF   
#define   LPASS_QOS_CNT3_WINDOW___S                            0

#define LPASS_QOS_CNT3_THRESHOLD0                 (0x170A046C)
#define   LPASS_QOS_CNT3_THRESHOLD0___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT3_THRESHOLD0___POR        0x00000000
#define   LPASS_QOS_CNT3_THRESHOLD0__THRESHOLD0___POR 0x00000
#define   LPASS_QOS_CNT3_THRESHOLD0__THRESHOLD0___M 0x0FFFFF00
#define   LPASS_QOS_CNT3_THRESHOLD0__THRESHOLD0___S               8
#define   LPASS_QOS_CNT3_THRESHOLD0___M          0x0FFFFF00   
#define   LPASS_QOS_CNT3_THRESHOLD0___S                        8

#define LPASS_QOS_CNT3_THRESHOLD1                 (0x170A0470)
#define   LPASS_QOS_CNT3_THRESHOLD1___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT3_THRESHOLD1___POR        0x00000000
#define   LPASS_QOS_CNT3_THRESHOLD1__THRESHOLD1___POR 0x00000
#define   LPASS_QOS_CNT3_THRESHOLD1__THRESHOLD1___M 0x0FFFFF00
#define   LPASS_QOS_CNT3_THRESHOLD1__THRESHOLD1___S               8
#define   LPASS_QOS_CNT3_THRESHOLD1___M          0x0FFFFF00   
#define   LPASS_QOS_CNT3_THRESHOLD1___S                        8

#define LPASS_QOS_CNT3_THRESHOLD2                 (0x170A0474)
#define   LPASS_QOS_CNT3_THRESHOLD2___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT3_THRESHOLD2___POR        0x00000000
#define   LPASS_QOS_CNT3_THRESHOLD2__THRESHOLD2___POR 0x00000
#define   LPASS_QOS_CNT3_THRESHOLD2__THRESHOLD2___M 0x0FFFFF00
#define   LPASS_QOS_CNT3_THRESHOLD2__THRESHOLD2___S               8
#define   LPASS_QOS_CNT3_THRESHOLD2___M          0x0FFFFF00   
#define   LPASS_QOS_CNT3_THRESHOLD2___S                        8

#define LPASS_QOS_CNT3_CNT_VALUE                  (0x170A0478)
#define   LPASS_QOS_CNT3_CNT_VALUE___RWC            QCSR_REG_RO    
#define   LPASS_QOS_CNT3_CNT_VALUE___POR         0x00000000
#define   LPASS_QOS_CNT3_CNT_VALUE__MAX_COUNT_REACHED___POR 0x0
#define   LPASS_QOS_CNT3_CNT_VALUE__CNT___POR    0x0000000
#define   LPASS_QOS_CNT3_CNT_VALUE__MAX_COUNT_REACHED___M 0x80000000
#define   LPASS_QOS_CNT3_CNT_VALUE__MAX_COUNT_REACHED___S              31
#define   LPASS_QOS_CNT3_CNT_VALUE__CNT___M      0x0FFFFFFF
#define   LPASS_QOS_CNT3_CNT_VALUE__CNT___S                    0
#define   LPASS_QOS_CNT3_CNT_VALUE___M           0x8FFFFFFF   
#define   LPASS_QOS_CNT3_CNT_VALUE___S                         0

#define LPASS_QOS_CNT3_IRQ_SELECT                 (0x170A047C)
#define   LPASS_QOS_CNT3_IRQ_SELECT___RWC           QCSR_REG_RW    
#define   LPASS_QOS_CNT3_IRQ_SELECT___POR        0x00000000
#define   LPASS_QOS_CNT3_IRQ_SELECT__SEL___POR   0x00
#define   LPASS_QOS_CNT3_IRQ_SELECT__SEL___M     0x0000007F
#define   LPASS_QOS_CNT3_IRQ_SELECT__SEL___S                   0
#define   LPASS_QOS_CNT3_IRQ_SELECT___M          0x0000007F   
#define   LPASS_QOS_CNT3_IRQ_SELECT___S                        0

#define LPASS_QOS_PRIORITY_CONFIG0                (0x170A0500)
#define   LPASS_QOS_PRIORITY_CONFIG0___RWC          QCSR_REG_RW    
#define   LPASS_QOS_PRIORITY_CONFIG0___POR       0x11111111
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL1_3___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL1_2___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL1_1___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL1_0___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL0_3___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL0_2___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL0_1___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL0_0___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL1_3___M 0x10000000
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL1_3___S              28
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL1_2___M 0x01000000
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL1_2___S              24
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL1_1___M 0x00100000
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL1_1___S              20
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL1_0___M 0x00010000
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL1_0___S              16
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL0_3___M 0x00001000
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL0_3___S              12
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL0_2___M 0x00000100
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL0_2___S               8
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL0_1___M 0x00000010
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL0_1___S               4
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL0_0___M 0x00000001
#define   LPASS_QOS_PRIORITY_CONFIG0__MODE_SEL0_0___S               0
#define   LPASS_QOS_PRIORITY_CONFIG0___M         0x11111111   
#define   LPASS_QOS_PRIORITY_CONFIG0___S                       0

#define LPASS_QOS_PRIORITY_CONFIG1                (0x170A0504)
#define   LPASS_QOS_PRIORITY_CONFIG1___RWC          QCSR_REG_RW    
#define   LPASS_QOS_PRIORITY_CONFIG1___POR       0x11111111
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL3_3___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL3_2___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL3_1___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL3_0___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL2_3___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL2_2___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL2_1___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL2_0___POR 0x1
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL3_3___M 0x10000000
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL3_3___S              28
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL3_2___M 0x01000000
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL3_2___S              24
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL3_1___M 0x00100000
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL3_1___S              20
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL3_0___M 0x00010000
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL3_0___S              16
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL2_3___M 0x00001000
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL2_3___S              12
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL2_2___M 0x00000100
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL2_2___S               8
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL2_1___M 0x00000010
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL2_1___S               4
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL2_0___M 0x00000001
#define   LPASS_QOS_PRIORITY_CONFIG1__MODE_SEL2_0___S               0
#define   LPASS_QOS_PRIORITY_CONFIG1___M         0x11111111   
#define   LPASS_QOS_PRIORITY_CONFIG1___S                       0

#define LPASS_QOS_PRIORITY_CONFIG2                (0x170A0508)
#define   LPASS_QOS_PRIORITY_CONFIG2___RWC          QCSR_REG_RW    
#define   LPASS_QOS_PRIORITY_CONFIG2___POR       0x00000000
#define   LPASS_QOS_PRIORITY_CONFIG2__INCL_SID___POR 0x0
#define   LPASS_QOS_PRIORITY_CONFIG2__INCL_REQ___POR 0x0
#define   LPASS_QOS_PRIORITY_CONFIG2__INCL_DANGER___POR 0x0
#define   LPASS_QOS_PRIORITY_CONFIG2__INCL_SID___M 0x00000100
#define   LPASS_QOS_PRIORITY_CONFIG2__INCL_SID___S               8
#define   LPASS_QOS_PRIORITY_CONFIG2__INCL_REQ___M 0x00000010
#define   LPASS_QOS_PRIORITY_CONFIG2__INCL_REQ___S               4
#define   LPASS_QOS_PRIORITY_CONFIG2__INCL_DANGER___M 0x00000001
#define   LPASS_QOS_PRIORITY_CONFIG2__INCL_DANGER___S               0
#define   LPASS_QOS_PRIORITY_CONFIG2___M         0x00000111   
#define   LPASS_QOS_PRIORITY_CONFIG2___S                       0

#define LPASS_QOS_DL_PRIORITY_LUT                 (0x170A050C)
#define   LPASS_QOS_DL_PRIORITY_LUT___RWC           QCSR_REG_RW    
#define   LPASS_QOS_DL_PRIORITY_LUT___POR        0x00000000
#define   LPASS_QOS_DL_PRIORITY_LUT__VAL_3___POR 0x0
#define   LPASS_QOS_DL_PRIORITY_LUT__VAL_2___POR 0x0
#define   LPASS_QOS_DL_PRIORITY_LUT__VAL_1___POR 0x0
#define   LPASS_QOS_DL_PRIORITY_LUT__VAL_0___POR 0x0
#define   LPASS_QOS_DL_PRIORITY_LUT__VAL_3___M   0x00007000
#define   LPASS_QOS_DL_PRIORITY_LUT__VAL_3___S                12
#define   LPASS_QOS_DL_PRIORITY_LUT__VAL_2___M   0x00000700
#define   LPASS_QOS_DL_PRIORITY_LUT__VAL_2___S                 8
#define   LPASS_QOS_DL_PRIORITY_LUT__VAL_1___M   0x00000070
#define   LPASS_QOS_DL_PRIORITY_LUT__VAL_1___S                 4
#define   LPASS_QOS_DL_PRIORITY_LUT__VAL_0___M   0x00000007
#define   LPASS_QOS_DL_PRIORITY_LUT__VAL_0___S                 0
#define   LPASS_QOS_DL_PRIORITY_LUT___M          0x00007777   
#define   LPASS_QOS_DL_PRIORITY_LUT___S                        0

#define LPASS_QOS_SID_PRIORITY_LUT0               (0x170A0510)
#define   LPASS_QOS_SID_PRIORITY_LUT0___RWC         QCSR_REG_RW    
#define   LPASS_QOS_SID_PRIORITY_LUT0___POR      0x00000000
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_7___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_6___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_5___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_4___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_3___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_2___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_1___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_0___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_7___M 0x70000000
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_7___S              28
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_6___M 0x07000000
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_6___S              24
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_5___M 0x00700000
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_5___S              20
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_4___M 0x00070000
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_4___S              16
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_3___M 0x00007000
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_3___S              12
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_2___M 0x00000700
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_2___S               8
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_1___M 0x00000070
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_1___S               4
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_0___M 0x00000007
#define   LPASS_QOS_SID_PRIORITY_LUT0__VAL_0___S               0
#define   LPASS_QOS_SID_PRIORITY_LUT0___M        0x77777777   
#define   LPASS_QOS_SID_PRIORITY_LUT0___S                      0

#define LPASS_QOS_SID_PRIORITY_LUT1               (0x170A0514)
#define   LPASS_QOS_SID_PRIORITY_LUT1___RWC         QCSR_REG_RW    
#define   LPASS_QOS_SID_PRIORITY_LUT1___POR      0x00000000
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_15___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_14___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_13___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_12___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_11___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_10___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_9___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_8___POR 0x0
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_15___M 0x70000000
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_15___S              28
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_14___M 0x07000000
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_14___S              24
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_13___M 0x00700000
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_13___S              20
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_12___M 0x00070000
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_12___S              16
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_11___M 0x00007000
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_11___S              12
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_10___M 0x00000700
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_10___S               8
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_9___M 0x00000070
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_9___S               4
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_8___M 0x00000007
#define   LPASS_QOS_SID_PRIORITY_LUT1__VAL_8___S               0
#define   LPASS_QOS_SID_PRIORITY_LUT1___M        0x77777777   
#define   LPASS_QOS_SID_PRIORITY_LUT1___S                      0

#define LPASS_QOS_SID_EN0                         (0x170A0518)
#define   LPASS_QOS_SID_EN0___RWC                   QCSR_REG_RW    
#define   LPASS_QOS_SID_EN0___POR                0x00000000
#define   LPASS_QOS_SID_EN0__VAL_7___POR         0x0
#define   LPASS_QOS_SID_EN0__VAL_6___POR         0x0
#define   LPASS_QOS_SID_EN0__VAL_5___POR         0x0
#define   LPASS_QOS_SID_EN0__VAL_4___POR         0x0
#define   LPASS_QOS_SID_EN0__VAL_3___POR         0x0
#define   LPASS_QOS_SID_EN0__VAL_2___POR         0x0
#define   LPASS_QOS_SID_EN0__VAL_1___POR         0x0
#define   LPASS_QOS_SID_EN0__VAL_0___POR         0x0
#define   LPASS_QOS_SID_EN0__VAL_7___M           0x10000000
#define   LPASS_QOS_SID_EN0__VAL_7___S                        28
#define   LPASS_QOS_SID_EN0__VAL_6___M           0x01000000
#define   LPASS_QOS_SID_EN0__VAL_6___S                        24
#define   LPASS_QOS_SID_EN0__VAL_5___M           0x00100000
#define   LPASS_QOS_SID_EN0__VAL_5___S                        20
#define   LPASS_QOS_SID_EN0__VAL_4___M           0x00010000
#define   LPASS_QOS_SID_EN0__VAL_4___S                        16
#define   LPASS_QOS_SID_EN0__VAL_3___M           0x00001000
#define   LPASS_QOS_SID_EN0__VAL_3___S                        12
#define   LPASS_QOS_SID_EN0__VAL_2___M           0x00000100
#define   LPASS_QOS_SID_EN0__VAL_2___S                         8
#define   LPASS_QOS_SID_EN0__VAL_1___M           0x00000010
#define   LPASS_QOS_SID_EN0__VAL_1___S                         4
#define   LPASS_QOS_SID_EN0__VAL_0___M           0x00000001
#define   LPASS_QOS_SID_EN0__VAL_0___S                         0
#define   LPASS_QOS_SID_EN0___M                  0x11111111   
#define   LPASS_QOS_SID_EN0___S                                0

#define LPASS_QOS_SID_EN1                         (0x170A051C)
#define   LPASS_QOS_SID_EN1___RWC                   QCSR_REG_RW    
#define   LPASS_QOS_SID_EN1___POR                0x00000000
#define   LPASS_QOS_SID_EN1__VAL_15___POR        0x0
#define   LPASS_QOS_SID_EN1__VAL_14___POR        0x0
#define   LPASS_QOS_SID_EN1__VAL_13___POR        0x0
#define   LPASS_QOS_SID_EN1__VAL_12___POR        0x0
#define   LPASS_QOS_SID_EN1__VAL_11___POR        0x0
#define   LPASS_QOS_SID_EN1__VAL_10___POR        0x0
#define   LPASS_QOS_SID_EN1__VAL_9___POR         0x0
#define   LPASS_QOS_SID_EN1__VAL_8___POR         0x0
#define   LPASS_QOS_SID_EN1__VAL_15___M          0x10000000
#define   LPASS_QOS_SID_EN1__VAL_15___S                       28
#define   LPASS_QOS_SID_EN1__VAL_14___M          0x01000000
#define   LPASS_QOS_SID_EN1__VAL_14___S                       24
#define   LPASS_QOS_SID_EN1__VAL_13___M          0x00100000
#define   LPASS_QOS_SID_EN1__VAL_13___S                       20
#define   LPASS_QOS_SID_EN1__VAL_12___M          0x00010000
#define   LPASS_QOS_SID_EN1__VAL_12___S                       16
#define   LPASS_QOS_SID_EN1__VAL_11___M          0x00001000
#define   LPASS_QOS_SID_EN1__VAL_11___S                       12
#define   LPASS_QOS_SID_EN1__VAL_10___M          0x00000100
#define   LPASS_QOS_SID_EN1__VAL_10___S                        8
#define   LPASS_QOS_SID_EN1__VAL_9___M           0x00000010
#define   LPASS_QOS_SID_EN1__VAL_9___S                         4
#define   LPASS_QOS_SID_EN1__VAL_8___M           0x00000001
#define   LPASS_QOS_SID_EN1__VAL_8___S                         0
#define   LPASS_QOS_SID_EN1___M                  0x11111111   
#define   LPASS_QOS_SID_EN1___S                                0

#define LPASS_QOS_REQ_EN                          (0x170A0520)
#define   LPASS_QOS_REQ_EN___RWC                    QCSR_REG_RW    
#define   LPASS_QOS_REQ_EN___POR                 0x00000000
#define   LPASS_QOS_REQ_EN__VAL_7___POR          0x0
#define   LPASS_QOS_REQ_EN__VAL_6___POR          0x0
#define   LPASS_QOS_REQ_EN__VAL_5___POR          0x0
#define   LPASS_QOS_REQ_EN__VAL_4___POR          0x0
#define   LPASS_QOS_REQ_EN__VAL_3___POR          0x0
#define   LPASS_QOS_REQ_EN__VAL_2___POR          0x0
#define   LPASS_QOS_REQ_EN__VAL_1___POR          0x0
#define   LPASS_QOS_REQ_EN__VAL_0___POR          0x0
#define   LPASS_QOS_REQ_EN__VAL_7___M            0x10000000
#define   LPASS_QOS_REQ_EN__VAL_7___S                         28
#define   LPASS_QOS_REQ_EN__VAL_6___M            0x01000000
#define   LPASS_QOS_REQ_EN__VAL_6___S                         24
#define   LPASS_QOS_REQ_EN__VAL_5___M            0x00100000
#define   LPASS_QOS_REQ_EN__VAL_5___S                         20
#define   LPASS_QOS_REQ_EN__VAL_4___M            0x00010000
#define   LPASS_QOS_REQ_EN__VAL_4___S                         16
#define   LPASS_QOS_REQ_EN__VAL_3___M            0x00001000
#define   LPASS_QOS_REQ_EN__VAL_3___S                         12
#define   LPASS_QOS_REQ_EN__VAL_2___M            0x00000100
#define   LPASS_QOS_REQ_EN__VAL_2___S                          8
#define   LPASS_QOS_REQ_EN__VAL_1___M            0x00000010
#define   LPASS_QOS_REQ_EN__VAL_1___S                          4
#define   LPASS_QOS_REQ_EN__VAL_0___M            0x00000001
#define   LPASS_QOS_REQ_EN__VAL_0___S                          0
#define   LPASS_QOS_REQ_EN___M                   0x11111111   
#define   LPASS_QOS_REQ_EN___S                                 0

#define LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT      (0x170A0524)
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT___RWC QCSR_REG_RW    
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT___POR 0x00000000
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_3___POR 0x0
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_2___POR 0x0
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_1___POR 0x0
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_0___POR 0x0
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_3___M 0x00001000
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_3___S              12
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_2___M 0x00000100
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_2___S               8
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_1___M 0x00000010
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_1___S               4
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_0___M 0x00000001
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_0___S               0
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT___M 0x00001111   
#define   LPASS_QOS_DANGER_PRIORITY_ENABLE_LUT___S               0

#define LPASS_QOS_DANGER_THREAD                   (0x170A0530)
#define   LPASS_QOS_DANGER_THREAD___RWC             QCSR_REG_RW    
#define   LPASS_QOS_DANGER_THREAD___POR          0x00000000
#define   LPASS_QOS_DANGER_THREAD__THREAD3___POR 0x0
#define   LPASS_QOS_DANGER_THREAD__THREAD2___POR 0x0
#define   LPASS_QOS_DANGER_THREAD__THREAD1___POR 0x0
#define   LPASS_QOS_DANGER_THREAD__THREAD0___POR 0x0
#define   LPASS_QOS_DANGER_THREAD__THREAD3___M   0x00003000
#define   LPASS_QOS_DANGER_THREAD__THREAD3___S                12
#define   LPASS_QOS_DANGER_THREAD__THREAD2___M   0x00000300
#define   LPASS_QOS_DANGER_THREAD__THREAD2___S                 8
#define   LPASS_QOS_DANGER_THREAD__THREAD1___M   0x00000030
#define   LPASS_QOS_DANGER_THREAD__THREAD1___S                 4
#define   LPASS_QOS_DANGER_THREAD__THREAD0___M   0x00000003
#define   LPASS_QOS_DANGER_THREAD__THREAD0___S                 0
#define   LPASS_QOS_DANGER_THREAD___M            0x00003333   
#define   LPASS_QOS_DANGER_THREAD___S                          0

#define LPASS_QOS_Q6_DEBUG_INTERRUPT_EN           (0x170A1000)
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN___RWC     QCSR_REG_RW    
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN___POR  0x00000000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__OT_EXTREME___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__OT_LEVEL___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT15___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT14___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT13___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT12___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT11___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT10___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT9___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT8___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT7___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT6___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT5___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT4___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT3___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT2___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT1___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT0___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__OT_EXTREME___M 0x00020000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__OT_EXTREME___S              17
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__OT_LEVEL___M 0x00010000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__OT_LEVEL___S              16
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT15___M 0x00008000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT15___S              15
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT14___M 0x00004000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT14___S              14
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT13___M 0x00002000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT13___S              13
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT12___M 0x00001000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT12___S              12
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT11___M 0x00000800
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT11___S              11
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT10___M 0x00000400
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT10___S              10
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT9___M 0x00000200
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT9___S               9
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT8___M 0x00000100
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT8___S               8
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT7___M 0x00000080
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT7___S               7
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT6___M 0x00000040
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT6___S               6
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT5___M 0x00000020
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT5___S               5
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT4___M 0x00000010
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT4___S               4
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT3___M 0x00000008
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT3___S               3
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT2___M 0x00000004
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT2___S               2
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT1___M 0x00000002
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT1___S               1
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT0___M 0x00000001
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN__LAT0___S               0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN___M    0x0003FFFF   
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_EN___S                  0

#define LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS       (0x170A1004)
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS___RWC QCSR_REG_RW    
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS___POR 0x00000000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_EXTREME_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_EXTREME_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_LEVEL_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_LEVEL_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT15_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT15_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT14_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT14_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT13_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT13_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT12_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT12_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT11_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT11_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT10_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT10_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT9_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT9_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT8_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT8_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT7_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT7_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT6_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT6_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT5_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT5_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT4_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT4_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT3_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT3_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT2_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT2_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT1_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT1_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT0_CLR___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT0_STA___POR 0x0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_EXTREME_CLR___M 0x00020000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_EXTREME_CLR___S              17
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_EXTREME_STA___M 0x00020000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_EXTREME_STA___S              17
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_LEVEL_CLR___M 0x00010000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_LEVEL_CLR___S              16
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_LEVEL_STA___M 0x00010000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_LEVEL_STA___S              16
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT15_CLR___M 0x00008000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT15_CLR___S              15
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT15_STA___M 0x00008000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT15_STA___S              15
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT14_CLR___M 0x00004000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT14_CLR___S              14
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT14_STA___M 0x00004000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT14_STA___S              14
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT13_CLR___M 0x00002000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT13_CLR___S              13
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT13_STA___M 0x00002000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT13_STA___S              13
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT12_CLR___M 0x00001000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT12_CLR___S              12
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT12_STA___M 0x00001000
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT12_STA___S              12
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT11_CLR___M 0x00000800
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT11_CLR___S              11
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT11_STA___M 0x00000800
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT11_STA___S              11
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT10_CLR___M 0x00000400
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT10_CLR___S              10
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT10_STA___M 0x00000400
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT10_STA___S              10
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT9_CLR___M 0x00000200
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT9_CLR___S               9
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT9_STA___M 0x00000200
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT9_STA___S               9
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT8_CLR___M 0x00000100
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT8_CLR___S               8
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT8_STA___M 0x00000100
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT8_STA___S               8
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT7_CLR___M 0x00000080
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT7_CLR___S               7
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT7_STA___M 0x00000080
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT7_STA___S               7
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT6_CLR___M 0x00000040
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT6_CLR___S               6
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT6_STA___M 0x00000040
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT6_STA___S               6
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT5_CLR___M 0x00000020
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT5_CLR___S               5
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT5_STA___M 0x00000020
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT5_STA___S               5
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT4_CLR___M 0x00000010
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT4_CLR___S               4
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT4_STA___M 0x00000010
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT4_STA___S               4
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT3_CLR___M 0x00000008
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT3_CLR___S               3
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT3_STA___M 0x00000008
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT3_STA___S               3
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT2_CLR___M 0x00000004
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT2_CLR___S               2
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT2_STA___M 0x00000004
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT2_STA___S               2
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT1_CLR___M 0x00000002
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT1_CLR___S               1
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT1_STA___M 0x00000002
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT1_STA___S               1
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT0_CLR___M 0x00000001
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT0_CLR___S               0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT0_STA___M 0x00000001
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT0_STA___S               0
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS___M 0x0003FFFF   
#define   LPASS_QOS_Q6_DEBUG_INTERRUPT_STATUS___S               0

#define LPASS_QOS_Q6_DANGER_INTERRUPT_EN          (0x170A1008)
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN___RWC    QCSR_REG_RW    
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN___POR 0x00000000
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__CNT3___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__CNT2___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__CNT1___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__CNT0___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__LAT3___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__LAT2___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__LAT1___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__LAT0___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__CNT3___M 0x00000080
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__CNT3___S               7
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__CNT2___M 0x00000040
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__CNT2___S               6
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__CNT1___M 0x00000020
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__CNT1___S               5
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__CNT0___M 0x00000010
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__CNT0___S               4
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__LAT3___M 0x00000008
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__LAT3___S               3
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__LAT2___M 0x00000004
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__LAT2___S               2
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__LAT1___M 0x00000002
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__LAT1___S               1
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__LAT0___M 0x00000001
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN__LAT0___S               0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN___M   0x000000FF   
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_EN___S                 0

#define LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS      (0x170A100C)
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS___RWC QCSR_REG_RW    
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS___POR 0x00000000
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT3_CLR___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT3_STA___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT2_CLR___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT2_STA___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT1_CLR___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT1_STA___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT0_CLR___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT0_STA___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT3_CLR___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT3_STA___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT2_CLR___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT2_STA___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT1_CLR___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT1_STA___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT0_CLR___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT0_STA___POR 0x0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT3_CLR___M 0x00000080
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT3_CLR___S               7
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT3_STA___M 0x00000080
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT3_STA___S               7
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT2_CLR___M 0x00000040
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT2_CLR___S               6
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT2_STA___M 0x00000040
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT2_STA___S               6
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT1_CLR___M 0x00000020
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT1_CLR___S               5
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT1_STA___M 0x00000020
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT1_STA___S               5
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT0_CLR___M 0x00000010
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT0_CLR___S               4
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT0_STA___M 0x00000010
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__CNT0_STA___S               4
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT3_CLR___M 0x00000008
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT3_CLR___S               3
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT3_STA___M 0x00000008
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT3_STA___S               3
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT2_CLR___M 0x00000004
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT2_CLR___S               2
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT2_STA___M 0x00000004
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT2_STA___S               2
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT1_CLR___M 0x00000002
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT1_CLR___S               1
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT1_STA___M 0x00000002
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT1_STA___S               1
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT0_CLR___M 0x00000001
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT0_CLR___S               0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT0_STA___M 0x00000001
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS__LAT0_STA___S               0
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS___M 0x000000FF   
#define   LPASS_QOS_Q6_DANGER_INTERRUPT_STATUS___S               0

#define LPASS_QOS_APPS_DEBUG_INTERRUPT_EN         (0x170A2000)
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN___RWC   QCSR_REG_RW    
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN___POR 0x00000000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__OT_EXTREME___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__OT_LEVEL___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT15___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT14___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT13___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT12___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT11___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT10___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT9___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT8___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT7___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT6___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT5___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT4___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT3___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT2___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT1___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT0___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__OT_EXTREME___M 0x00020000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__OT_EXTREME___S              17
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__OT_LEVEL___M 0x00010000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__OT_LEVEL___S              16
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT15___M 0x00008000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT15___S              15
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT14___M 0x00004000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT14___S              14
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT13___M 0x00002000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT13___S              13
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT12___M 0x00001000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT12___S              12
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT11___M 0x00000800
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT11___S              11
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT10___M 0x00000400
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT10___S              10
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT9___M 0x00000200
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT9___S               9
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT8___M 0x00000100
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT8___S               8
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT7___M 0x00000080
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT7___S               7
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT6___M 0x00000040
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT6___S               6
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT5___M 0x00000020
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT5___S               5
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT4___M 0x00000010
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT4___S               4
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT3___M 0x00000008
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT3___S               3
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT2___M 0x00000004
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT2___S               2
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT1___M 0x00000002
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT1___S               1
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT0___M 0x00000001
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN__LAT0___S               0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN___M  0x0003FFFF   
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_EN___S                0

#define LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS     (0x170A2004)
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS___RWC QCSR_REG_RW    
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS___POR 0x00000000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_EXTREME_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_EXTREME_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_LEVEL_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_LEVEL_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT15_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT15_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT14_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT14_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT13_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT13_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT12_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT12_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT11_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT11_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT10_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT10_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT9_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT9_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT8_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT8_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT7_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT7_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT6_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT6_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT5_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT5_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT4_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT4_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT3_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT3_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT2_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT2_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT1_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT1_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT0_CLR___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT0_STA___POR 0x0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_EXTREME_CLR___M 0x00020000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_EXTREME_CLR___S              17
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_EXTREME_STA___M 0x00020000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_EXTREME_STA___S              17
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_LEVEL_CLR___M 0x00010000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_LEVEL_CLR___S              16
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_LEVEL_STA___M 0x00010000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_LEVEL_STA___S              16
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT15_CLR___M 0x00008000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT15_CLR___S              15
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT15_STA___M 0x00008000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT15_STA___S              15
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT14_CLR___M 0x00004000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT14_CLR___S              14
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT14_STA___M 0x00004000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT14_STA___S              14
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT13_CLR___M 0x00002000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT13_CLR___S              13
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT13_STA___M 0x00002000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT13_STA___S              13
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT12_CLR___M 0x00001000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT12_CLR___S              12
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT12_STA___M 0x00001000
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT12_STA___S              12
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT11_CLR___M 0x00000800
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT11_CLR___S              11
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT11_STA___M 0x00000800
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT11_STA___S              11
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT10_CLR___M 0x00000400
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT10_CLR___S              10
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT10_STA___M 0x00000400
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT10_STA___S              10
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT9_CLR___M 0x00000200
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT9_CLR___S               9
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT9_STA___M 0x00000200
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT9_STA___S               9
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT8_CLR___M 0x00000100
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT8_CLR___S               8
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT8_STA___M 0x00000100
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT8_STA___S               8
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT7_CLR___M 0x00000080
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT7_CLR___S               7
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT7_STA___M 0x00000080
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT7_STA___S               7
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT6_CLR___M 0x00000040
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT6_CLR___S               6
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT6_STA___M 0x00000040
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT6_STA___S               6
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT5_CLR___M 0x00000020
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT5_CLR___S               5
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT5_STA___M 0x00000020
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT5_STA___S               5
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT4_CLR___M 0x00000010
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT4_CLR___S               4
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT4_STA___M 0x00000010
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT4_STA___S               4
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT3_CLR___M 0x00000008
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT3_CLR___S               3
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT3_STA___M 0x00000008
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT3_STA___S               3
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT2_CLR___M 0x00000004
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT2_CLR___S               2
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT2_STA___M 0x00000004
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT2_STA___S               2
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT1_CLR___M 0x00000002
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT1_CLR___S               1
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT1_STA___M 0x00000002
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT1_STA___S               1
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT0_CLR___M 0x00000001
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT0_CLR___S               0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT0_STA___M 0x00000001
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT0_STA___S               0
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS___M 0x0003FFFF   
#define   LPASS_QOS_APPS_DEBUG_INTERRUPT_STATUS___S               0

#define LPASS_QOS_APPS_DANGER_INTERRUPT_EN        (0x170A2008)
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN___RWC  QCSR_REG_RW    
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN___POR 0x00000000
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__CNT3___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__CNT2___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__CNT1___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__CNT0___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__LAT3___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__LAT2___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__LAT1___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__LAT0___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__CNT3___M 0x00000080
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__CNT3___S               7
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__CNT2___M 0x00000040
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__CNT2___S               6
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__CNT1___M 0x00000020
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__CNT1___S               5
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__CNT0___M 0x00000010
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__CNT0___S               4
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__LAT3___M 0x00000008
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__LAT3___S               3
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__LAT2___M 0x00000004
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__LAT2___S               2
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__LAT1___M 0x00000002
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__LAT1___S               1
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__LAT0___M 0x00000001
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN__LAT0___S               0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN___M 0x000000FF   
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_EN___S               0

#define LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS    (0x170A200C)
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS___RWC QCSR_REG_RW    
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS___POR 0x00000000
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT3_CLR___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT3_STA___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT2_CLR___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT2_STA___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT1_CLR___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT1_STA___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT0_CLR___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT0_STA___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT3_CLR___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT3_STA___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT2_CLR___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT2_STA___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT1_CLR___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT1_STA___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT0_CLR___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT0_STA___POR 0x0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT3_CLR___M 0x00000080
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT3_CLR___S               7
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT3_STA___M 0x00000080
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT3_STA___S               7
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT2_CLR___M 0x00000040
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT2_CLR___S               6
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT2_STA___M 0x00000040
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT2_STA___S               6
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT1_CLR___M 0x00000020
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT1_CLR___S               5
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT1_STA___M 0x00000020
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT1_STA___S               5
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT0_CLR___M 0x00000010
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT0_CLR___S               4
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT0_STA___M 0x00000010
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__CNT0_STA___S               4
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT3_CLR___M 0x00000008
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT3_CLR___S               3
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT3_STA___M 0x00000008
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT3_STA___S               3
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT2_CLR___M 0x00000004
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT2_CLR___S               2
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT2_STA___M 0x00000004
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT2_STA___S               2
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT1_CLR___M 0x00000002
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT1_CLR___S               1
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT1_STA___M 0x00000002
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT1_STA___S               1
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT0_CLR___M 0x00000001
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT0_CLR___S               0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT0_STA___M 0x00000001
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS__LAT0_STA___S               0
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS___M 0x000000FF   
#define   LPASS_QOS_APPS_DANGER_INTERRUPT_STATUS___S               0

#define LPASS_RSCC_RSC_ID_DRVd(d)        (0x170A4000+0x10000*(d))
#define   LPASS_RSCC_RSC_ID_DRVd_dMIN 0    
#define   LPASS_RSCC_RSC_ID_DRVd_dMAX 0    
#define   LPASS_RSCC_RSC_ID_DRVd_ELEM 1    
#define   LPASS_RSCC_RSC_ID_DRVd___RWC              QCSR_REG_RO    
#define   LPASS_RSCC_RSC_ID_DRVd___POR           0x00010000
#define   LPASS_RSCC_RSC_ID_DRVd__MAJOR_VER___POR 0x01
#define   LPASS_RSCC_RSC_ID_DRVd__MINOR_VER___POR 0x00
#define   LPASS_RSCC_RSC_ID_DRVd__STEP_VER___POR 0x00
#define   LPASS_RSCC_RSC_ID_DRVd__MAJOR_VER___M  0x00FF0000
#define   LPASS_RSCC_RSC_ID_DRVd__MAJOR_VER___S               16
#define   LPASS_RSCC_RSC_ID_DRVd__MINOR_VER___M  0x0000FF00
#define   LPASS_RSCC_RSC_ID_DRVd__MINOR_VER___S                8
#define   LPASS_RSCC_RSC_ID_DRVd__STEP_VER___M   0x000000FF
#define   LPASS_RSCC_RSC_ID_DRVd__STEP_VER___S                 0
#define   LPASS_RSCC_RSC_ID_DRVd___M             0x00FFFFFF   
#define   LPASS_RSCC_RSC_ID_DRVd___S                           0
#define LPASS_RSCC_RSC_ID_DRV0                    (0x170A4000)
#define   LPASS_RSCC_RSC_ID_DRV0___RWC              QCSR_REG_RO    
#define   LPASS_RSCC_RSC_ID_DRV0__MAJOR_VER___M  0x00FF0000
#define   LPASS_RSCC_RSC_ID_DRV0__MAJOR_VER___S               16
#define   LPASS_RSCC_RSC_ID_DRV0__MINOR_VER___M  0x0000FF00
#define   LPASS_RSCC_RSC_ID_DRV0__MINOR_VER___S                8
#define   LPASS_RSCC_RSC_ID_DRV0__STEP_VER___M   0x000000FF
#define   LPASS_RSCC_RSC_ID_DRV0__STEP_VER___S                 0

#define LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd(d) (0x170A4004+0x10000*(d))
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd_dMIN 0    
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd_dMAX 0    
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd_ELEM 1    
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd___POR 0x00010100
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__IS_CHILD_RSC___POR 0x0
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__HW_SOLVER___POR 0x0
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__SOLVER_SLOTS___POR 0x1
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__SOLVER_MODES___POR 0x1
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__NUM_TIMERS___POR 0x0
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__IS_CHILD_RSC___M 0x02000000
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__IS_CHILD_RSC___S              25
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__IS_CHILD_RSC__PARENT_RSC             0x0
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__IS_CHILD_RSC__CHILD_RSC             0x1
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__HW_SOLVER___M 0x01000000
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__HW_SOLVER___S              24
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__HW_SOLVER__SOLVER_FALSE             0x0
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__HW_SOLVER__SOLVER_TRUE             0x1
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__SOLVER_SLOTS___M 0x001F0000
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__SOLVER_SLOTS___S              16
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__SOLVER_MODES___M 0x00001F00
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__SOLVER_MODES___S               8
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__NUM_TIMERS___M 0x0000001F
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__NUM_TIMERS___S               0
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd___M 0x031F1F1F   
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd___S               0
#define LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0   (0x170A4004)
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__IS_CHILD_RSC___M 0x02000000
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__IS_CHILD_RSC___S              25
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__HW_SOLVER___M 0x01000000
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__HW_SOLVER___S              24
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__SOLVER_SLOTS___M 0x001F0000
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__SOLVER_SLOTS___S              16
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__SOLVER_MODES___M 0x00001F00
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__SOLVER_MODES___S               8
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__NUM_TIMERS___M 0x0000001F
#define   LPASS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__NUM_TIMERS___S               0

#define LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd(d) (0x170A4008+0x10000*(d))
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd_dMIN 0    
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd_dMAX 0    
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd_ELEM 1    
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd___POR 0x01180214
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_DRV___POR 0x1
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_SEQ_CMD_WORDS___POR 0x18
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_TS_EVENTS___POR 0x2
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__DELAY_CNTR_BITWIDTH___POR 0x14
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_DRV___M 0x07000000
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_DRV___S              24
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_SEQ_CMD_WORDS___M 0x00FF0000
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_SEQ_CMD_WORDS___S              16
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_TS_EVENTS___M 0x00000F00
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_TS_EVENTS___S               8
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__DELAY_CNTR_BITWIDTH___M 0x0000001F
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__DELAY_CNTR_BITWIDTH___S               0
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd___M 0x07FF0F1F   
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd___S               0
#define LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0      (0x170A4008)
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__NUM_DRV___M 0x07000000
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__NUM_DRV___S              24
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__NUM_SEQ_CMD_WORDS___M 0x00FF0000
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__NUM_SEQ_CMD_WORDS___S              16
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__NUM_TS_EVENTS___M 0x00000F00
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__NUM_TS_EVENTS___S               8
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__DELAY_CNTR_BITWIDTH___M 0x0000001F
#define   LPASS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__DELAY_CNTR_BITWIDTH___S               0

#define LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd(d) (0x170A400C+0x10000*(d))
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd_dMIN 0    
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd_dMAX 0    
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd_ELEM 1    
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd___POR 0x80000004
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_CMDS_PER_TCS___POR 0x10
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV3___POR 0x0
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV2___POR 0x0
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV1___POR 0x0
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV0___POR 0x4
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_CMDS_PER_TCS___M 0xF8000000
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_CMDS_PER_TCS___S              27
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV3___M 0x00FC0000
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV3___S              18
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV2___M 0x0003F000
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV2___S              12
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV1___M 0x00000FC0
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV1___S               6
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV0___M 0x0000003F
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV0___S               0
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd___M 0xF8FFFFFF   
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd___S               0
#define LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0 (0x170A400C)
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_CMDS_PER_TCS___M 0xF8000000
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_CMDS_PER_TCS___S              27
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV3___M 0x00FC0000
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV3___S              18
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV2___M 0x0003F000
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV2___S              12
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV1___M 0x00000FC0
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV1___S               6
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV0___M 0x0000003F
#define   LPASS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV0___S               0

#define LPASS_RSCC_RSC_STATUS0_DRVd(d)   (0x170A4010+0x10000*(d))
#define   LPASS_RSCC_RSC_STATUS0_DRVd_dMIN 0    
#define   LPASS_RSCC_RSC_STATUS0_DRVd_dMAX 0    
#define   LPASS_RSCC_RSC_STATUS0_DRVd_ELEM 1    
#define   LPASS_RSCC_RSC_STATUS0_DRVd___RWC         QCSR_REG_RO    
#define   LPASS_RSCC_RSC_STATUS0_DRVd___POR      0x00000000
#define   LPASS_RSCC_RSC_STATUS0_DRVd__STATUS_SLEEP_CTL_FSM___POR 0x00000000
#define   LPASS_RSCC_RSC_STATUS0_DRVd__STATUS_SLEEP_CTL_FSM___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_STATUS0_DRVd__STATUS_SLEEP_CTL_FSM___S               0
#define   LPASS_RSCC_RSC_STATUS0_DRVd___M        0xFFFFFFFF   
#define   LPASS_RSCC_RSC_STATUS0_DRVd___S                      0
#define LPASS_RSCC_RSC_STATUS0_DRV0               (0x170A4010)
#define   LPASS_RSCC_RSC_STATUS0_DRV0___RWC         QCSR_REG_RO    
#define   LPASS_RSCC_RSC_STATUS0_DRV0__STATUS_SLEEP_CTL_FSM___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_STATUS0_DRV0__STATUS_SLEEP_CTL_FSM___S               0

#define LPASS_RSCC_RSC_STATUS1_DRVd(d)   (0x170A4014+0x10000*(d))
#define   LPASS_RSCC_RSC_STATUS1_DRVd_dMIN 0    
#define   LPASS_RSCC_RSC_STATUS1_DRVd_dMAX 0    
#define   LPASS_RSCC_RSC_STATUS1_DRVd_ELEM 1    
#define   LPASS_RSCC_RSC_STATUS1_DRVd___RWC         QCSR_REG_RO    
#define   LPASS_RSCC_RSC_STATUS1_DRVd___POR      0x00000000
#define   LPASS_RSCC_RSC_STATUS1_DRVd__STATUS_TBD___POR 0x00000000
#define   LPASS_RSCC_RSC_STATUS1_DRVd__STATUS_TBD___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_STATUS1_DRVd__STATUS_TBD___S               0
#define   LPASS_RSCC_RSC_STATUS1_DRVd___M        0xFFFFFFFF   
#define   LPASS_RSCC_RSC_STATUS1_DRVd___S                      0
#define LPASS_RSCC_RSC_STATUS1_DRV0               (0x170A4014)
#define   LPASS_RSCC_RSC_STATUS1_DRV0___RWC         QCSR_REG_RO    
#define   LPASS_RSCC_RSC_STATUS1_DRV0__STATUS_TBD___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_STATUS1_DRV0__STATUS_TBD___S               0

#define LPASS_RSCC_RSC_STATUS2_DRVd(d)   (0x170A4018+0x10000*(d))
#define   LPASS_RSCC_RSC_STATUS2_DRVd_dMIN 0    
#define   LPASS_RSCC_RSC_STATUS2_DRVd_dMAX 0    
#define   LPASS_RSCC_RSC_STATUS2_DRVd_ELEM 1    
#define   LPASS_RSCC_RSC_STATUS2_DRVd___RWC         QCSR_REG_RO    
#define   LPASS_RSCC_RSC_STATUS2_DRVd___POR      0x00000000
#define   LPASS_RSCC_RSC_STATUS2_DRVd__STATUS_TBD___POR 0x00000000
#define   LPASS_RSCC_RSC_STATUS2_DRVd__STATUS_TBD___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_STATUS2_DRVd__STATUS_TBD___S               0
#define   LPASS_RSCC_RSC_STATUS2_DRVd___M        0xFFFFFFFF   
#define   LPASS_RSCC_RSC_STATUS2_DRVd___S                      0
#define LPASS_RSCC_RSC_STATUS2_DRV0               (0x170A4018)
#define   LPASS_RSCC_RSC_STATUS2_DRV0___RWC         QCSR_REG_RO    
#define   LPASS_RSCC_RSC_STATUS2_DRV0__STATUS_TBD___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_STATUS2_DRV0__STATUS_TBD___S               0

#define LPASS_RSCC_HIDDEN_TCS_CTRL_DRV0           (0x170A401C)
#define   LPASS_RSCC_HIDDEN_TCS_CTRL_DRV0___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_HIDDEN_TCS_CTRL_DRV0___POR  0x00000000
#define   LPASS_RSCC_HIDDEN_TCS_CTRL_DRV0__HIDDEN_TCS_TRIGGER___POR 0x0
#define   LPASS_RSCC_HIDDEN_TCS_CTRL_DRV0__HIDDEN_TCS_PDC_TIMER_DRV_OWNER___POR 0x0
#define   LPASS_RSCC_HIDDEN_TCS_CTRL_DRV0__HIDDEN_TCS_TRIGGER___M 0x00010000
#define   LPASS_RSCC_HIDDEN_TCS_CTRL_DRV0__HIDDEN_TCS_TRIGGER___S              16
#define   LPASS_RSCC_HIDDEN_TCS_CTRL_DRV0__HIDDEN_TCS_PDC_TIMER_DRV_OWNER___M 0x00000003
#define   LPASS_RSCC_HIDDEN_TCS_CTRL_DRV0__HIDDEN_TCS_PDC_TIMER_DRV_OWNER___S               0
#define   LPASS_RSCC_HIDDEN_TCS_CTRL_DRV0___M    0x00010003   
#define   LPASS_RSCC_HIDDEN_TCS_CTRL_DRV0___S                  0

#define LPASS_RSCC_PDC_SEQ_START_ADDR_REG_OFFSET_DRV0 (0x170A4020)
#define   LPASS_RSCC_PDC_SEQ_START_ADDR_REG_OFFSET_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_PDC_SEQ_START_ADDR_REG_OFFSET_DRV0___POR 0x00004520
#define   LPASS_RSCC_PDC_SEQ_START_ADDR_REG_OFFSET_DRV0__PDC_SEQ_START_ADDR_REG_OFFSET___POR 0x4520
#define   LPASS_RSCC_PDC_SEQ_START_ADDR_REG_OFFSET_DRV0__PDC_SEQ_START_ADDR_REG_OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_PDC_SEQ_START_ADDR_REG_OFFSET_DRV0__PDC_SEQ_START_ADDR_REG_OFFSET___S               0
#define   LPASS_RSCC_PDC_SEQ_START_ADDR_REG_OFFSET_DRV0___M 0x0000FFFF   
#define   LPASS_RSCC_PDC_SEQ_START_ADDR_REG_OFFSET_DRV0___S               0

#define LPASS_RSCC_PDC_MATCH_VALUE_LO_REG_OFFSET_DRV0 (0x170A4024)
#define   LPASS_RSCC_PDC_MATCH_VALUE_LO_REG_OFFSET_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_PDC_MATCH_VALUE_LO_REG_OFFSET_DRV0___POR 0x00004510
#define   LPASS_RSCC_PDC_MATCH_VALUE_LO_REG_OFFSET_DRV0__PDC_MATCH_VALUE_LO_REG_OFFSET___POR 0x4510
#define   LPASS_RSCC_PDC_MATCH_VALUE_LO_REG_OFFSET_DRV0__PDC_MATCH_VALUE_LO_REG_OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_PDC_MATCH_VALUE_LO_REG_OFFSET_DRV0__PDC_MATCH_VALUE_LO_REG_OFFSET___S               0
#define   LPASS_RSCC_PDC_MATCH_VALUE_LO_REG_OFFSET_DRV0___M 0x0000FFFF   
#define   LPASS_RSCC_PDC_MATCH_VALUE_LO_REG_OFFSET_DRV0___S               0

#define LPASS_RSCC_PDC_MATCH_VALUE_HI_REG_OFFSET_DRV0 (0x170A4028)
#define   LPASS_RSCC_PDC_MATCH_VALUE_HI_REG_OFFSET_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_PDC_MATCH_VALUE_HI_REG_OFFSET_DRV0___POR 0x00004514
#define   LPASS_RSCC_PDC_MATCH_VALUE_HI_REG_OFFSET_DRV0__PDC_MATCH_VALUE_HI_REG_OFFSET___POR 0x4514
#define   LPASS_RSCC_PDC_MATCH_VALUE_HI_REG_OFFSET_DRV0__PDC_MATCH_VALUE_HI_REG_OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_PDC_MATCH_VALUE_HI_REG_OFFSET_DRV0__PDC_MATCH_VALUE_HI_REG_OFFSET___S               0
#define   LPASS_RSCC_PDC_MATCH_VALUE_HI_REG_OFFSET_DRV0___M 0x0000FFFF   
#define   LPASS_RSCC_PDC_MATCH_VALUE_HI_REG_OFFSET_DRV0___S               0

#define LPASS_RSCC_PDC_SLAVE_ID_DRV0              (0x170A402C)
#define   LPASS_RSCC_PDC_SLAVE_ID_DRV0___RWC        QCSR_REG_RW    
#define   LPASS_RSCC_PDC_SLAVE_ID_DRV0___POR     0x00000001
#define   LPASS_RSCC_PDC_SLAVE_ID_DRV0__PDC_SLAVE_ID___POR 0x1
#define   LPASS_RSCC_PDC_SLAVE_ID_DRV0__PDC_SLAVE_ID___M 0x00000007
#define   LPASS_RSCC_PDC_SLAVE_ID_DRV0__PDC_SLAVE_ID___S               0
#define   LPASS_RSCC_PDC_SLAVE_ID_DRV0___M       0x00000007   
#define   LPASS_RSCC_PDC_SLAVE_ID_DRV0___S                     0

#define LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd(d) (0x170A4030+0x10000*(d))
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd_dMIN 0    
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd_dMAX 0    
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd_ELEM 1    
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd___POR 0x00000000
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd__COMPLETED___POR 0x0
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd__ISSUED___POR 0x0
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd__TRIGGERED___POR 0x0
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd__COMPLETED___M 0x00070000
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd__COMPLETED___S              16
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd__ISSUED___M 0x00000700
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd__ISSUED___S               8
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd__TRIGGERED___M 0x00000007
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd__TRIGGERED___S               0
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd___M  0x00070707   
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRVd___S                0
#define LPASS_RSCC_HIDDEN_TCS_STATUS_DRV0         (0x170A4030)
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRV0___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRV0__COMPLETED___M 0x00070000
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRV0__COMPLETED___S              16
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRV0__ISSUED___M 0x00000700
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRV0__ISSUED___S               8
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRV0__TRIGGERED___M 0x00000007
#define   LPASS_RSCC_HIDDEN_TCS_STATUS_DRV0__TRIGGERED___S               0

#define LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRVd(d) (0x170A4034+0x10000*(d))
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRVd_dMIN 0    
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRVd_dMAX 0    
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRVd_ELEM 1    
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRVd___RWC QCSR_REG_RO    
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRVd___POR 0x00000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRVd__ADDR___POR 0x00000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRVd__ADDR___M 0xFFFFFFFF
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRVd__ADDR___S               0
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRVd___M 0xFFFFFFFF   
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRVd___S               0
#define LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRV0      (0x170A4034)
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRV0__ADDR___M 0xFFFFFFFF
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_ADDR_DRV0__ADDR___S               0

#define LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd(d) (0x170A4038+0x10000*(d))
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd_dMIN 0    
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd_dMAX 0    
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd_ELEM 1    
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd___POR 0x00000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd__PDC_MATCH_VALUE_VALID___POR 0x0
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd__PDC_MATCH_VALUE_HI___POR 0x000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd__PDC_MATCH_VALUE_VALID___M 0x80000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd__PDC_MATCH_VALUE_VALID___S              31
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd__PDC_MATCH_VALUE_HI___M 0x00FFFFFF
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd__PDC_MATCH_VALUE_HI___S               0
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd___M 0x80FFFFFF   
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRVd___S               0
#define LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRV0      (0x170A4038)
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRV0__PDC_MATCH_VALUE_VALID___M 0x80000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRV0__PDC_MATCH_VALUE_VALID___S              31
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRV0__PDC_MATCH_VALUE_HI___M 0x00FFFFFF
#define   LPASS_RSCC_HIDDEN_TCS_CMD0_DATA_DRV0__PDC_MATCH_VALUE_HI___S               0

#define LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRVd(d) (0x170A403C+0x10000*(d))
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRVd_dMIN 0    
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRVd_dMAX 0    
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRVd_ELEM 1    
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRVd___RWC QCSR_REG_RO    
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRVd___POR 0x00000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRVd__ADDR___POR 0x00000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRVd__ADDR___M 0xFFFFFFFF
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRVd__ADDR___S               0
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRVd___M 0xFFFFFFFF   
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRVd___S               0
#define LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRV0      (0x170A403C)
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRV0__ADDR___M 0xFFFFFFFF
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_ADDR_DRV0__ADDR___S               0

#define LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRVd(d) (0x170A4040+0x10000*(d))
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRVd_dMIN 0    
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRVd_dMAX 0    
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRVd_ELEM 1    
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRVd___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRVd___POR 0x00000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRVd__PDC_MATCH_VALUE_LO___POR 0x00000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRVd__PDC_MATCH_VALUE_LO___M 0xFFFFFFFF
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRVd__PDC_MATCH_VALUE_LO___S               0
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRVd___M 0xFFFFFFFF   
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRVd___S               0
#define LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRV0      (0x170A4040)
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRV0__PDC_MATCH_VALUE_LO___M 0xFFFFFFFF
#define   LPASS_RSCC_HIDDEN_TCS_CMD1_DATA_DRV0__PDC_MATCH_VALUE_LO___S               0

#define LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRVd(d) (0x170A4044+0x10000*(d))
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRVd_dMIN 0    
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRVd_dMAX 0    
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRVd_ELEM 1    
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRVd___RWC QCSR_REG_RO    
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRVd___POR 0x00000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRVd__ADDR___POR 0x00000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRVd__ADDR___M 0xFFFFFFFF
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRVd__ADDR___S               0
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRVd___M 0xFFFFFFFF   
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRVd___S               0
#define LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRV0      (0x170A4044)
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRV0__ADDR___M 0xFFFFFFFF
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_ADDR_DRV0__ADDR___S               0

#define LPASS_RSCC_HIDDEN_TCS_CMD2_DATA_DRV0      (0x170A4048)
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_DATA_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_DATA_DRV0___POR 0x00000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_DATA_DRV0__PDC_SEQ_START_ADDR_VALID___POR 0x0
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_DATA_DRV0__PDC_SEQ_START_ADDR___POR 0x0000
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_DATA_DRV0__PDC_SEQ_START_ADDR_VALID___M 0x80000000
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_DATA_DRV0__PDC_SEQ_START_ADDR_VALID___S              31
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_DATA_DRV0__PDC_SEQ_START_ADDR___M 0x0000FFFF
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_DATA_DRV0__PDC_SEQ_START_ADDR___S               0
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_DATA_DRV0___M 0x8000FFFF   
#define   LPASS_RSCC_HIDDEN_TCS_CMD2_DATA_DRV0___S               0

#define LPASS_RSCC_HW_EVENT_OWNER_DRV0            (0x170A404C)
#define   LPASS_RSCC_HW_EVENT_OWNER_DRV0___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_OWNER_DRV0___POR   0x00000000
#define   LPASS_RSCC_HW_EVENT_OWNER_DRV0__OWNER___POR 0x0
#define   LPASS_RSCC_HW_EVENT_OWNER_DRV0__OWNER___M 0x00000003
#define   LPASS_RSCC_HW_EVENT_OWNER_DRV0__OWNER___S               0
#define   LPASS_RSCC_HW_EVENT_OWNER_DRV0___M     0x00000003   
#define   LPASS_RSCC_HW_EVENT_OWNER_DRV0___S                   0

#define LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd(d,m) (0x170A4050+0x4*(m)+0x10000*(d))
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd_dMIN 0    
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd_dMAX 0    
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd_mMIN 0    
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd_mMAX 31   
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd_ELEM 32   
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd___POR 0x00000000
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__ENABLE___POR 0x0
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__EVENT_SELECT___POR 0x0
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__ENABLE__NOT_ENABLED             0x0
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__ENABLE__ENABLED             0x1
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__EVENT_SELECT___S               0
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd___M 0x80000007   
#define   LPASS_RSCC_HW_EVENT_MUXm_SELECT_DRVd___S               0
#define LPASS_RSCC_HW_EVENT_MUX0_SELECT_DRV0      (0x170A4050)
#define   LPASS_RSCC_HW_EVENT_MUX0_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX0_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX0_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX0_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX0_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX1_SELECT_DRV0      (0x170A4054)
#define   LPASS_RSCC_HW_EVENT_MUX1_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX1_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX1_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX1_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX1_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX2_SELECT_DRV0      (0x170A4058)
#define   LPASS_RSCC_HW_EVENT_MUX2_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX2_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX2_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX2_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX2_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX3_SELECT_DRV0      (0x170A405C)
#define   LPASS_RSCC_HW_EVENT_MUX3_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX3_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX3_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX3_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX3_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX4_SELECT_DRV0      (0x170A4060)
#define   LPASS_RSCC_HW_EVENT_MUX4_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX4_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX4_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX4_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX4_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX5_SELECT_DRV0      (0x170A4064)
#define   LPASS_RSCC_HW_EVENT_MUX5_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX5_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX5_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX5_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX5_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX6_SELECT_DRV0      (0x170A4068)
#define   LPASS_RSCC_HW_EVENT_MUX6_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX6_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX6_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX6_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX6_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX7_SELECT_DRV0      (0x170A406C)
#define   LPASS_RSCC_HW_EVENT_MUX7_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX7_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX7_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX7_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX7_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX8_SELECT_DRV0      (0x170A4070)
#define   LPASS_RSCC_HW_EVENT_MUX8_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX8_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX8_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX8_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX8_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX9_SELECT_DRV0      (0x170A4074)
#define   LPASS_RSCC_HW_EVENT_MUX9_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX9_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX9_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX9_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX9_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX10_SELECT_DRV0     (0x170A4078)
#define   LPASS_RSCC_HW_EVENT_MUX10_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX10_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX10_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX10_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX10_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX11_SELECT_DRV0     (0x170A407C)
#define   LPASS_RSCC_HW_EVENT_MUX11_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX11_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX11_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX11_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX11_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX12_SELECT_DRV0     (0x170A4080)
#define   LPASS_RSCC_HW_EVENT_MUX12_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX12_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX12_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX12_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX12_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX13_SELECT_DRV0     (0x170A4084)
#define   LPASS_RSCC_HW_EVENT_MUX13_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX13_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX13_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX13_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX13_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX14_SELECT_DRV0     (0x170A4088)
#define   LPASS_RSCC_HW_EVENT_MUX14_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX14_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX14_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX14_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX14_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX15_SELECT_DRV0     (0x170A408C)
#define   LPASS_RSCC_HW_EVENT_MUX15_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX15_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX15_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX15_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX15_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX16_SELECT_DRV0     (0x170A4090)
#define   LPASS_RSCC_HW_EVENT_MUX16_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX16_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX16_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX16_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX16_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX17_SELECT_DRV0     (0x170A4094)
#define   LPASS_RSCC_HW_EVENT_MUX17_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX17_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX17_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX17_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX17_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX18_SELECT_DRV0     (0x170A4098)
#define   LPASS_RSCC_HW_EVENT_MUX18_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX18_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX18_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX18_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX18_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX19_SELECT_DRV0     (0x170A409C)
#define   LPASS_RSCC_HW_EVENT_MUX19_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX19_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX19_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX19_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX19_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX20_SELECT_DRV0     (0x170A40A0)
#define   LPASS_RSCC_HW_EVENT_MUX20_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX20_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX20_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX20_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX20_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX21_SELECT_DRV0     (0x170A40A4)
#define   LPASS_RSCC_HW_EVENT_MUX21_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX21_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX21_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX21_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX21_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX22_SELECT_DRV0     (0x170A40A8)
#define   LPASS_RSCC_HW_EVENT_MUX22_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX22_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX22_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX22_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX22_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX23_SELECT_DRV0     (0x170A40AC)
#define   LPASS_RSCC_HW_EVENT_MUX23_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX23_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX23_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX23_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX23_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX24_SELECT_DRV0     (0x170A40B0)
#define   LPASS_RSCC_HW_EVENT_MUX24_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX24_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX24_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX24_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX24_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX25_SELECT_DRV0     (0x170A40B4)
#define   LPASS_RSCC_HW_EVENT_MUX25_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX25_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX25_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX25_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX25_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX26_SELECT_DRV0     (0x170A40B8)
#define   LPASS_RSCC_HW_EVENT_MUX26_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX26_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX26_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX26_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX26_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX27_SELECT_DRV0     (0x170A40BC)
#define   LPASS_RSCC_HW_EVENT_MUX27_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX27_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX27_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX27_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX27_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX28_SELECT_DRV0     (0x170A40C0)
#define   LPASS_RSCC_HW_EVENT_MUX28_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX28_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX28_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX28_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX28_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX29_SELECT_DRV0     (0x170A40C4)
#define   LPASS_RSCC_HW_EVENT_MUX29_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX29_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX29_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX29_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX29_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX30_SELECT_DRV0     (0x170A40C8)
#define   LPASS_RSCC_HW_EVENT_MUX30_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX30_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX30_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX30_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX30_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_RSCC_HW_EVENT_MUX31_SELECT_DRV0     (0x170A40CC)
#define   LPASS_RSCC_HW_EVENT_MUX31_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_HW_EVENT_MUX31_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_RSCC_HW_EVENT_MUX31_SELECT_DRV0__ENABLE___S              31
#define   LPASS_RSCC_HW_EVENT_MUX31_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_RSCC_HW_EVENT_MUX31_SELECT_DRV0__EVENT_SELECT___S               0

#define LPASS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0      (0x170A40D0)
#define   LPASS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0__EPCB_TIMEOUT_IRQ___POR 0x0
#define   LPASS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0__EPCB_TIMEOUT_IRQ___M 0x00000001
#define   LPASS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0__EPCB_TIMEOUT_IRQ___S               0
#define   LPASS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0___M 0x00000001   
#define   LPASS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0___S               0

#define LPASS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0       (0x170A40D4)
#define   LPASS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0___RWC QCSR_REG_WO    
#define   LPASS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0__CLR_EPCB_TIMEOUT_IRQ___POR 0x0
#define   LPASS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0__CLR_EPCB_TIMEOUT_IRQ___M 0x00000001
#define   LPASS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0__CLR_EPCB_TIMEOUT_IRQ___S               0
#define   LPASS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0___M 0x00000001   
#define   LPASS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0___S               0

#define LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0      (0x170A40D8)
#define   LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_IRQ_EN___POR 0x0
#define   LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_THRESHOLD___POR 0x0000
#define   LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_IRQ_EN___M 0x00100000
#define   LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_IRQ_EN___S              20
#define   LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_IRQ_EN__NOT_ENABLED             0x0
#define   LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_IRQ_EN__ENABLED             0x1
#define   LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_THRESHOLD___M 0x0000FFFF
#define   LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_THRESHOLD___S               0
#define   LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0___M 0x0010FFFF   
#define   LPASS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0___S               0

#define LPASS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0  (0x170A4200)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0__OWNER___POR 0x0
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0__OWNER___M 0x00000003
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0__OWNER___S               0
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0___M 0x00000003   
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0___S               0

#define LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd(d,m) (0x170A4204+0x20*(m)+0x10000*(d))
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd_dMIN 0    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd_dMAX 0    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd_mMIN 0    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd_mMAX 5    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd_ELEM 6    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd___POR 0x00000000
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd__ENABLE___POR 0x0
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd__ENABLE___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd__ENABLE___S               0
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd__ENABLE__NOT_ENABLED             0x0
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd__ENABLE__ENABLED             0x1
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd___M 0x00000001   
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT0_EN_DRV0    (0x170A4204)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_EN_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_EN_DRV0__ENABLE___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_EN_DRV0__ENABLE___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT1_EN_DRV0    (0x170A4224)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_EN_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_EN_DRV0__ENABLE___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_EN_DRV0__ENABLE___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT2_EN_DRV0    (0x170A4244)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_EN_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_EN_DRV0__ENABLE___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_EN_DRV0__ENABLE___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT3_EN_DRV0    (0x170A4264)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_EN_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_EN_DRV0__ENABLE___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_EN_DRV0__ENABLE___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT4_EN_DRV0    (0x170A4284)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_EN_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_EN_DRV0__ENABLE___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_EN_DRV0__ENABLE___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT5_EN_DRV0    (0x170A42A4)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_EN_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_EN_DRV0__ENABLE___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_EN_DRV0__ENABLE___S               0

#define LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd(d,m) (0x170A4208+0x20*(m)+0x10000*(d))
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd_dMIN 0    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd_dMAX 0    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd_mMIN 0    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd_mMAX 5    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd_ELEM 6    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd___POR 0x00000000
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd__TS_DATA_L___POR 0x00000000
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd__TS_DATA_L___S               0
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd___M 0xFFFFFFFF   
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_L_DRV0 (0x170A4208)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_L_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_L_DRV0__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_L_DRV0__TS_DATA_L___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_L_DRV0 (0x170A4228)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_L_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_L_DRV0__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_L_DRV0__TS_DATA_L___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_L_DRV0 (0x170A4248)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_L_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_L_DRV0__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_L_DRV0__TS_DATA_L___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_L_DRV0 (0x170A4268)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_L_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_L_DRV0__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_L_DRV0__TS_DATA_L___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_L_DRV0 (0x170A4288)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_L_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_L_DRV0__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_L_DRV0__TS_DATA_L___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_L_DRV0 (0x170A42A8)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_L_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_L_DRV0__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_L_DRV0__TS_DATA_L___S               0

#define LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd(d,m) (0x170A420C+0x20*(m)+0x10000*(d))
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd_dMIN 0    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd_dMAX 0    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd_mMIN 0    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd_mMAX 5    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd_ELEM 6    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd___POR 0x00000000
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd__TS_DATA_H___POR 0x000000
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd__TS_DATA_H___S               0
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd___M 0x00FFFFFF   
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_H_DRV0 (0x170A420C)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_H_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_H_DRV0__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_H_DRV0__TS_DATA_H___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_H_DRV0 (0x170A422C)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_H_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_H_DRV0__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_H_DRV0__TS_DATA_H___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_H_DRV0 (0x170A424C)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_H_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_H_DRV0__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_H_DRV0__TS_DATA_H___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_H_DRV0 (0x170A426C)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_H_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_H_DRV0__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_H_DRV0__TS_DATA_H___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_H_DRV0 (0x170A428C)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_H_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_H_DRV0__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_H_DRV0__TS_DATA_H___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_H_DRV0 (0x170A42AC)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_H_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_H_DRV0__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_H_DRV0__TS_DATA_H___S               0

#define LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd(d,m) (0x170A4210+0x20*(m)+0x10000*(d))
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd_dMIN 0    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd_dMAX 0    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd_mMIN 0    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd_mMAX 5    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd_ELEM 6    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd___POR 0x00000000
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_OVERFLOW___POR 0x0
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_VALID___POR 0x0
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_OVERFLOW___M 0x00000100
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_OVERFLOW___S               8
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_OVERFLOW__MULTIPLE_EVENT_CAPTURES_FALSE             0x0
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_OVERFLOW__MULTIPLE_EVENT_CAPTURES_TRUE             0x1
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_VALID___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_VALID___S               0
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_VALID__EVENT_CAPTURED_FALSE             0x0
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_VALID__EVENT_CAPTURED_TRUE             0x1
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd___M 0x00000101   
#define   LPASS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0 (0x170A4210)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0__TS_OVERFLOW___M 0x00000100
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0__TS_OVERFLOW___S               8
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0__TS_VALID___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0__TS_VALID___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT1_OUTPUT_DRV0 (0x170A4230)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_OUTPUT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_OUTPUT_DRV0__TS_OVERFLOW___M 0x00000100
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_OUTPUT_DRV0__TS_OVERFLOW___S               8
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_OUTPUT_DRV0__TS_VALID___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT1_OUTPUT_DRV0__TS_VALID___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT2_OUTPUT_DRV0 (0x170A4250)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_OUTPUT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_OUTPUT_DRV0__TS_OVERFLOW___M 0x00000100
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_OUTPUT_DRV0__TS_OVERFLOW___S               8
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_OUTPUT_DRV0__TS_VALID___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT2_OUTPUT_DRV0__TS_VALID___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT3_OUTPUT_DRV0 (0x170A4270)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_OUTPUT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_OUTPUT_DRV0__TS_OVERFLOW___M 0x00000100
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_OUTPUT_DRV0__TS_OVERFLOW___S               8
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_OUTPUT_DRV0__TS_VALID___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT3_OUTPUT_DRV0__TS_VALID___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT4_OUTPUT_DRV0 (0x170A4290)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_OUTPUT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_OUTPUT_DRV0__TS_OVERFLOW___M 0x00000100
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_OUTPUT_DRV0__TS_OVERFLOW___S               8
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_OUTPUT_DRV0__TS_VALID___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT4_OUTPUT_DRV0__TS_VALID___S               0
#define LPASS_RSCC_RSC_TIMESTAMP_UNIT5_OUTPUT_DRV0 (0x170A42B0)
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_OUTPUT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_OUTPUT_DRV0__TS_OVERFLOW___M 0x00000100
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_OUTPUT_DRV0__TS_OVERFLOW___S               8
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_OUTPUT_DRV0__TS_VALID___M 0x00000001
#define   LPASS_RSCC_RSC_TIMESTAMP_UNIT5_OUTPUT_DRV0__TS_VALID___S               0

#define LPASS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0 (0x170A4400)
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0__VALID___POR 0x0
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0__ADDR___POR 0x000
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0__VALID___M 0x80000000
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0__VALID___S              31
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0__ADDR___M 0x000003FF
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0__ADDR___S               0
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0___M 0x800003FF   
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0___S               0

#define LPASS_RSCC_RSC_SEQ_BUSY_DRV0              (0x170A4404)
#define   LPASS_RSCC_RSC_SEQ_BUSY_DRV0___RWC        QCSR_REG_RO    
#define   LPASS_RSCC_RSC_SEQ_BUSY_DRV0___POR     0x00000000
#define   LPASS_RSCC_RSC_SEQ_BUSY_DRV0__BUSY_STAT___POR 0x0
#define   LPASS_RSCC_RSC_SEQ_BUSY_DRV0__BUSY_STAT___M 0x00000001
#define   LPASS_RSCC_RSC_SEQ_BUSY_DRV0__BUSY_STAT___S               0
#define   LPASS_RSCC_RSC_SEQ_BUSY_DRV0___M       0x00000001   
#define   LPASS_RSCC_RSC_SEQ_BUSY_DRV0___S                     0

#define LPASS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0   (0x170A4408)
#define   LPASS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0__CURRENT_INSTR_ADDR___POR 0x000
#define   LPASS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0__CURRENT_INSTR_ADDR___M 0x000003FF
#define   LPASS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0__CURRENT_INSTR_ADDR___S               0
#define   LPASS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0___M 0x000003FF   
#define   LPASS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0___S               0

#define LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0(i) (0x170A4410+0x4*(i))
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0_iMIN 0    
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0_iMAX 3    
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0_ELEM 4    
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0__ADDR___POR 0x000
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0__ADDR___M 0x000003FF
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0__ADDR___S               0
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0___M 0x000003FF   
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0___S               0
#define LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_0_DRV0     (0x170A4410)
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_0_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_0_DRV0__ADDR___M 0x000003FF
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_0_DRV0__ADDR___S               0
#define LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_1_DRV0     (0x170A4414)
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_1_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_1_DRV0__ADDR___M 0x000003FF
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_1_DRV0__ADDR___S               0
#define LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_2_DRV0     (0x170A4418)
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_2_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_2_DRV0__ADDR___M 0x000003FF
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_2_DRV0__ADDR___S               0
#define LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_3_DRV0     (0x170A441C)
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_3_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_3_DRV0__ADDR___M 0x000003FF
#define   LPASS_RSCC_RSC_SEQ_CFG_BR_ADDR_3_DRV0__ADDR___S               0

#define LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0(i) (0x170A4450+0x4*(i))
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0_iMIN 0    
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0_iMAX 3    
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0_ELEM 4    
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0__DELAY_VAL___POR 0x00000
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0__DELAY_VAL___M 0x000FFFFF
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0__DELAY_VAL___S               0
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0___M 0x000FFFFF   
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0___S               0
#define LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_0_DRV0   (0x170A4450)
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_0_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_0_DRV0__DELAY_VAL___M 0x000FFFFF
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_0_DRV0__DELAY_VAL___S               0
#define LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_1_DRV0   (0x170A4454)
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_1_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_1_DRV0__DELAY_VAL___M 0x000FFFFF
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_1_DRV0__DELAY_VAL___S               0
#define LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_2_DRV0   (0x170A4458)
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_2_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_2_DRV0__DELAY_VAL___M 0x000FFFFF
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_2_DRV0__DELAY_VAL___S               0
#define LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_3_DRV0   (0x170A445C)
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_3_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_3_DRV0__DELAY_VAL___M 0x000FFFFF
#define   LPASS_RSCC_RSC_SEQ_CFG_DELAY_VAL_3_DRV0__DELAY_VAL___S               0

#define LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0  (0x170A4460)
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0__SEQ_OVERRIDE_TRIGGER___POR 0x0
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0__SEQ_OVERRIDE_TRIGGER___M 0x00000001
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0__SEQ_OVERRIDE_TRIGGER___S               0
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0___M 0x00000001   
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0___S               0

#define LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0 (0x170A4464)
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0__SEQ_OVERRIDE_TRIGGER_START_ADDR___POR 0x000
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0__SEQ_OVERRIDE_TRIGGER_START_ADDR___M 0x000003FF
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0__SEQ_OVERRIDE_TRIGGER_START_ADDR___S               0
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0___M 0x000003FF   
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0___S               0

#define LPASS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0 (0x170A4490)
#define   LPASS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0__DBG_BREAKPOINT_VALID___POR 0x0
#define   LPASS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0__DBG_BREAKPOINT_ADDR___POR 0x000
#define   LPASS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0__DBG_BREAKPOINT_VALID___M 0x80000000
#define   LPASS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0__DBG_BREAKPOINT_VALID___S              31
#define   LPASS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0__DBG_BREAKPOINT_ADDR___M 0x000003FF
#define   LPASS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0__DBG_BREAKPOINT_ADDR___S               0
#define   LPASS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0___M 0x800003FF   
#define   LPASS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0___S               0

#define LPASS_RSCC_RSC_SEQ_DBG_STEP_DRV0          (0x170A4494)
#define   LPASS_RSCC_RSC_SEQ_DBG_STEP_DRV0___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_DBG_STEP_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_DBG_STEP_DRV0__DBG_STEP_TRIGGER___POR 0x0
#define   LPASS_RSCC_RSC_SEQ_DBG_STEP_DRV0__DBG_STEP_TRIGGER___M 0x00000001
#define   LPASS_RSCC_RSC_SEQ_DBG_STEP_DRV0__DBG_STEP_TRIGGER___S               0
#define   LPASS_RSCC_RSC_SEQ_DBG_STEP_DRV0___M   0x00000001   
#define   LPASS_RSCC_RSC_SEQ_DBG_STEP_DRV0___S                 0

#define LPASS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0      (0x170A4498)
#define   LPASS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0__DBG_STEP_CONTINUE___POR 0x0
#define   LPASS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0__DBG_STEP_CONTINUE___M 0x00000001
#define   LPASS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0__DBG_STEP_CONTINUE___S               0
#define   LPASS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0___M 0x00000001   
#define   LPASS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0___S               0

#define LPASS_RSCC_RSC_SEQ_DBG_STAT_DRV0          (0x170A449C)
#define   LPASS_RSCC_RSC_SEQ_DBG_STAT_DRV0___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_RSC_SEQ_DBG_STAT_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_DBG_STAT_DRV0__DBG_STEPPING_STATUS___POR 0x0
#define   LPASS_RSCC_RSC_SEQ_DBG_STAT_DRV0__DBG_STEPPING_STATUS___M 0x00000001
#define   LPASS_RSCC_RSC_SEQ_DBG_STAT_DRV0__DBG_STEPPING_STATUS___S               0
#define   LPASS_RSCC_RSC_SEQ_DBG_STAT_DRV0___M   0x00000001   
#define   LPASS_RSCC_RSC_SEQ_DBG_STAT_DRV0___S                 0

#define LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0 (0x170A44A0)
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0__SEQ_OVERRIDE_PWR_CNTRL_MASK___POR 0x00
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0__SEQ_OVERRIDE_PWR_CNTRL_MASK___M 0x0000003F
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0__SEQ_OVERRIDE_PWR_CNTRL_MASK___S               0
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0___M 0x0000003F   
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0___S               0

#define LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0 (0x170A44A4)
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0__SEQ_OVERRIDE_PWR_CNTRL_VAL___POR 0x00
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0__SEQ_OVERRIDE_PWR_CNTRL_VAL___M 0x0000003F
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0__SEQ_OVERRIDE_PWR_CNTRL_VAL___S               0
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0___M 0x0000003F   
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0___S               0

#define LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0 (0x170A44A8)
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0__SEQ_OVERRIDE_WAIT_EVENT_MASK___POR 0x00
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0__SEQ_OVERRIDE_WAIT_EVENT_MASK___M 0x0000003F
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0__SEQ_OVERRIDE_WAIT_EVENT_MASK___S               0
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0___M 0x0000003F   
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0___S               0

#define LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0 (0x170A44AC)
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0___POR 0x00000000
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0__SEQ_OVERRIDE_WAIT_EVENT_VAL___POR 0x00
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0__SEQ_OVERRIDE_WAIT_EVENT_VAL___M 0x0000003F
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0__SEQ_OVERRIDE_WAIT_EVENT_VAL___S               0
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0___M 0x0000003F   
#define   LPASS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0___S               0

#define LPASS_RSCC_SEQ_MEM_m_DRV0(m)     (0x170A4600+0x4*(m))
#define   LPASS_RSCC_SEQ_MEM_m_DRV0_mMIN 0    
#define   LPASS_RSCC_SEQ_MEM_m_DRV0_mMAX 23   
#define   LPASS_RSCC_SEQ_MEM_m_DRV0_ELEM 24   
#define   LPASS_RSCC_SEQ_MEM_m_DRV0___RWC           QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_m_DRV0___POR        0x00000000
#define   LPASS_RSCC_SEQ_MEM_m_DRV0__CMD_WORD___POR 0x00000000
#define   LPASS_RSCC_SEQ_MEM_m_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_m_DRV0__CMD_WORD___S               0
#define   LPASS_RSCC_SEQ_MEM_m_DRV0___M          0xFFFFFFFF   
#define   LPASS_RSCC_SEQ_MEM_m_DRV0___S                        0
#define LPASS_RSCC_SEQ_MEM_0_DRV0                 (0x170A4600)
#define   LPASS_RSCC_SEQ_MEM_0_DRV0___RWC           QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_0_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_0_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_1_DRV0                 (0x170A4604)
#define   LPASS_RSCC_SEQ_MEM_1_DRV0___RWC           QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_1_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_1_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_2_DRV0                 (0x170A4608)
#define   LPASS_RSCC_SEQ_MEM_2_DRV0___RWC           QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_2_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_2_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_3_DRV0                 (0x170A460C)
#define   LPASS_RSCC_SEQ_MEM_3_DRV0___RWC           QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_3_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_3_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_4_DRV0                 (0x170A4610)
#define   LPASS_RSCC_SEQ_MEM_4_DRV0___RWC           QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_4_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_4_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_5_DRV0                 (0x170A4614)
#define   LPASS_RSCC_SEQ_MEM_5_DRV0___RWC           QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_5_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_5_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_6_DRV0                 (0x170A4618)
#define   LPASS_RSCC_SEQ_MEM_6_DRV0___RWC           QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_6_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_6_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_7_DRV0                 (0x170A461C)
#define   LPASS_RSCC_SEQ_MEM_7_DRV0___RWC           QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_7_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_7_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_8_DRV0                 (0x170A4620)
#define   LPASS_RSCC_SEQ_MEM_8_DRV0___RWC           QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_8_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_8_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_9_DRV0                 (0x170A4624)
#define   LPASS_RSCC_SEQ_MEM_9_DRV0___RWC           QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_9_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_9_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_10_DRV0                (0x170A4628)
#define   LPASS_RSCC_SEQ_MEM_10_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_10_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_10_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_11_DRV0                (0x170A462C)
#define   LPASS_RSCC_SEQ_MEM_11_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_11_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_11_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_12_DRV0                (0x170A4630)
#define   LPASS_RSCC_SEQ_MEM_12_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_12_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_12_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_13_DRV0                (0x170A4634)
#define   LPASS_RSCC_SEQ_MEM_13_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_13_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_13_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_14_DRV0                (0x170A4638)
#define   LPASS_RSCC_SEQ_MEM_14_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_14_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_14_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_15_DRV0                (0x170A463C)
#define   LPASS_RSCC_SEQ_MEM_15_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_15_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_15_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_16_DRV0                (0x170A4640)
#define   LPASS_RSCC_SEQ_MEM_16_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_16_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_16_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_17_DRV0                (0x170A4644)
#define   LPASS_RSCC_SEQ_MEM_17_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_17_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_17_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_18_DRV0                (0x170A4648)
#define   LPASS_RSCC_SEQ_MEM_18_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_18_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_18_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_19_DRV0                (0x170A464C)
#define   LPASS_RSCC_SEQ_MEM_19_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_19_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_19_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_20_DRV0                (0x170A4650)
#define   LPASS_RSCC_SEQ_MEM_20_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_20_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_20_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_21_DRV0                (0x170A4654)
#define   LPASS_RSCC_SEQ_MEM_21_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_21_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_21_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_22_DRV0                (0x170A4658)
#define   LPASS_RSCC_SEQ_MEM_22_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_22_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_22_DRV0__CMD_WORD___S               0
#define LPASS_RSCC_SEQ_MEM_23_DRV0                (0x170A465C)
#define   LPASS_RSCC_SEQ_MEM_23_DRV0___RWC          QCSR_REG_RW    
#define   LPASS_RSCC_SEQ_MEM_23_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_RSCC_SEQ_MEM_23_DRV0__CMD_WORD___S               0

#define LPASS_RSCC_TCS_AMC_MODE_IRQ_ENABLE_DRV0   (0x170A4D00)
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_ENABLE_DRV0___RWC QCSR_REG_RW    
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_ENABLE_DRV0___POR 0x00000000
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_ENABLE_DRV0__AMC_COMPLETION_IRQ_ENABLE___POR 0x0
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_ENABLE_DRV0__AMC_COMPLETION_IRQ_ENABLE___M 0x0000000F
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_ENABLE_DRV0__AMC_COMPLETION_IRQ_ENABLE___S               0
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_ENABLE_DRV0___M 0x0000000F   
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_ENABLE_DRV0___S               0

#define LPASS_RSCC_TCS_AMC_MODE_IRQ_STATUS_DRV0   (0x170A4D04)
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_STATUS_DRV0___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_STATUS_DRV0___POR 0x00000000
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_STATUS_DRV0__AMC_COMPLETION_IRQ_STATUS___POR 0x0
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_STATUS_DRV0__AMC_COMPLETION_IRQ_STATUS___M 0x0000000F
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_STATUS_DRV0__AMC_COMPLETION_IRQ_STATUS___S               0
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_STATUS_DRV0___M 0x0000000F   
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_STATUS_DRV0___S               0

#define LPASS_RSCC_TCS_AMC_MODE_IRQ_CLEAR_DRV0    (0x170A4D08)
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_CLEAR_DRV0___RWC QCSR_REG_WO    
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_CLEAR_DRV0___POR 0x00000000
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_CLEAR_DRV0__AMC_COMPLETION_IRQ_CLEAR___POR 0x0
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_CLEAR_DRV0__AMC_COMPLETION_IRQ_CLEAR___M 0x0000000F
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_CLEAR_DRV0__AMC_COMPLETION_IRQ_CLEAR___S               0
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_CLEAR_DRV0___M 0x0000000F   
#define   LPASS_RSCC_TCS_AMC_MODE_IRQ_CLEAR_DRV0___S               0

#define LPASS_RSCC_TCSm_DRV0_CMD_WAIT_FOR_CMPL(m) (0x170A4D10+0x2A0*(m))
#define   LPASS_RSCC_TCSm_DRV0_CMD_WAIT_FOR_CMPL_mMIN 0    
#define   LPASS_RSCC_TCSm_DRV0_CMD_WAIT_FOR_CMPL_mMAX 3    
#define   LPASS_RSCC_TCSm_DRV0_CMD_WAIT_FOR_CMPL_ELEM 4    
#define   LPASS_RSCC_TCSm_DRV0_CMD_WAIT_FOR_CMPL___RWC QCSR_REG_RW    
#define   LPASS_RSCC_TCSm_DRV0_CMD_WAIT_FOR_CMPL___POR 0x00000000
#define   LPASS_RSCC_TCSm_DRV0_CMD_WAIT_FOR_CMPL__CMD_WAIT_FOR_CMPL___POR 0x0000
#define   LPASS_RSCC_TCSm_DRV0_CMD_WAIT_FOR_CMPL__CMD_WAIT_FOR_CMPL___M 0x0000FFFF
#define   LPASS_RSCC_TCSm_DRV0_CMD_WAIT_FOR_CMPL__CMD_WAIT_FOR_CMPL___S               0
#define   LPASS_RSCC_TCSm_DRV0_CMD_WAIT_FOR_CMPL___M 0x0000FFFF   
#define   LPASS_RSCC_TCSm_DRV0_CMD_WAIT_FOR_CMPL___S               0
#define LPASS_RSCC_TCS0_DRV0_CMD_WAIT_FOR_CMPL    (0x170A4D10)
#define   LPASS_RSCC_TCS0_DRV0_CMD_WAIT_FOR_CMPL___RWC QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_DRV0_CMD_WAIT_FOR_CMPL__CMD_WAIT_FOR_CMPL___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_DRV0_CMD_WAIT_FOR_CMPL__CMD_WAIT_FOR_CMPL___S               0
#define LPASS_RSCC_TCS1_DRV0_CMD_WAIT_FOR_CMPL    (0x170A4FB0)
#define   LPASS_RSCC_TCS1_DRV0_CMD_WAIT_FOR_CMPL___RWC QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_DRV0_CMD_WAIT_FOR_CMPL__CMD_WAIT_FOR_CMPL___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_DRV0_CMD_WAIT_FOR_CMPL__CMD_WAIT_FOR_CMPL___S               0
#define LPASS_RSCC_TCS2_DRV0_CMD_WAIT_FOR_CMPL    (0x170A5250)
#define   LPASS_RSCC_TCS2_DRV0_CMD_WAIT_FOR_CMPL___RWC QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_DRV0_CMD_WAIT_FOR_CMPL__CMD_WAIT_FOR_CMPL___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_DRV0_CMD_WAIT_FOR_CMPL__CMD_WAIT_FOR_CMPL___S               0
#define LPASS_RSCC_TCS3_DRV0_CMD_WAIT_FOR_CMPL    (0x170A54F0)
#define   LPASS_RSCC_TCS3_DRV0_CMD_WAIT_FOR_CMPL___RWC QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_DRV0_CMD_WAIT_FOR_CMPL__CMD_WAIT_FOR_CMPL___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_DRV0_CMD_WAIT_FOR_CMPL__CMD_WAIT_FOR_CMPL___S               0

#define LPASS_RSCC_TCSm_DRV0_CONTROL(m)  (0x170A4D14+0x2A0*(m))
#define   LPASS_RSCC_TCSm_DRV0_CONTROL_mMIN 0    
#define   LPASS_RSCC_TCSm_DRV0_CONTROL_mMAX 3    
#define   LPASS_RSCC_TCSm_DRV0_CONTROL_ELEM 4    
#define   LPASS_RSCC_TCSm_DRV0_CONTROL___RWC        QCSR_REG_RW    
#define   LPASS_RSCC_TCSm_DRV0_CONTROL___POR     0x00000000
#define   LPASS_RSCC_TCSm_DRV0_CONTROL__AMC_MODE_TRIGGER___POR 0x0
#define   LPASS_RSCC_TCSm_DRV0_CONTROL__AMC_MODE_EN___POR 0x0
#define   LPASS_RSCC_TCSm_DRV0_CONTROL__AMC_MODE_TRIGGER___M 0x01000000
#define   LPASS_RSCC_TCSm_DRV0_CONTROL__AMC_MODE_TRIGGER___S              24
#define   LPASS_RSCC_TCSm_DRV0_CONTROL__AMC_MODE_EN___M 0x00010000
#define   LPASS_RSCC_TCSm_DRV0_CONTROL__AMC_MODE_EN___S              16
#define   LPASS_RSCC_TCSm_DRV0_CONTROL__AMC_MODE_EN__AMC_MODE_DISABLE             0x0
#define   LPASS_RSCC_TCSm_DRV0_CONTROL__AMC_MODE_EN__AMC_MODE_ENABLED             0x1
#define   LPASS_RSCC_TCSm_DRV0_CONTROL___M       0x01010000   
#define   LPASS_RSCC_TCSm_DRV0_CONTROL___S                    16
#define LPASS_RSCC_TCS0_DRV0_CONTROL              (0x170A4D14)
#define   LPASS_RSCC_TCS0_DRV0_CONTROL___RWC        QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_DRV0_CONTROL__AMC_MODE_TRIGGER___M 0x01000000
#define   LPASS_RSCC_TCS0_DRV0_CONTROL__AMC_MODE_TRIGGER___S              24
#define   LPASS_RSCC_TCS0_DRV0_CONTROL__AMC_MODE_EN___M 0x00010000
#define   LPASS_RSCC_TCS0_DRV0_CONTROL__AMC_MODE_EN___S              16
#define LPASS_RSCC_TCS1_DRV0_CONTROL              (0x170A4FB4)
#define   LPASS_RSCC_TCS1_DRV0_CONTROL___RWC        QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_DRV0_CONTROL__AMC_MODE_TRIGGER___M 0x01000000
#define   LPASS_RSCC_TCS1_DRV0_CONTROL__AMC_MODE_TRIGGER___S              24
#define   LPASS_RSCC_TCS1_DRV0_CONTROL__AMC_MODE_EN___M 0x00010000
#define   LPASS_RSCC_TCS1_DRV0_CONTROL__AMC_MODE_EN___S              16
#define LPASS_RSCC_TCS2_DRV0_CONTROL              (0x170A5254)
#define   LPASS_RSCC_TCS2_DRV0_CONTROL___RWC        QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_DRV0_CONTROL__AMC_MODE_TRIGGER___M 0x01000000
#define   LPASS_RSCC_TCS2_DRV0_CONTROL__AMC_MODE_TRIGGER___S              24
#define   LPASS_RSCC_TCS2_DRV0_CONTROL__AMC_MODE_EN___M 0x00010000
#define   LPASS_RSCC_TCS2_DRV0_CONTROL__AMC_MODE_EN___S              16
#define LPASS_RSCC_TCS3_DRV0_CONTROL              (0x170A54F4)
#define   LPASS_RSCC_TCS3_DRV0_CONTROL___RWC        QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_DRV0_CONTROL__AMC_MODE_TRIGGER___M 0x01000000
#define   LPASS_RSCC_TCS3_DRV0_CONTROL__AMC_MODE_TRIGGER___S              24
#define   LPASS_RSCC_TCS3_DRV0_CONTROL__AMC_MODE_EN___M 0x00010000
#define   LPASS_RSCC_TCS3_DRV0_CONTROL__AMC_MODE_EN___S              16

#define LPASS_RSCC_TCSm_DRV0_STATUS(m)   (0x170A4D18+0x2A0*(m))
#define   LPASS_RSCC_TCSm_DRV0_STATUS_mMIN 0    
#define   LPASS_RSCC_TCSm_DRV0_STATUS_mMAX 3    
#define   LPASS_RSCC_TCSm_DRV0_STATUS_ELEM 4    
#define   LPASS_RSCC_TCSm_DRV0_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_RSCC_TCSm_DRV0_STATUS___POR      0x00000001
#define   LPASS_RSCC_TCSm_DRV0_STATUS__CONTROLLER_IDLE___POR 0x1
#define   LPASS_RSCC_TCSm_DRV0_STATUS__CONTROLLER_IDLE___M 0x00000001
#define   LPASS_RSCC_TCSm_DRV0_STATUS__CONTROLLER_IDLE___S               0
#define   LPASS_RSCC_TCSm_DRV0_STATUS__CONTROLLER_IDLE__NOT_IDLE             0x0
#define   LPASS_RSCC_TCSm_DRV0_STATUS__CONTROLLER_IDLE__IS_IDLE             0x1
#define   LPASS_RSCC_TCSm_DRV0_STATUS___M        0x00000001   
#define   LPASS_RSCC_TCSm_DRV0_STATUS___S                      0
#define LPASS_RSCC_TCS0_DRV0_STATUS               (0x170A4D18)
#define   LPASS_RSCC_TCS0_DRV0_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_DRV0_STATUS__CONTROLLER_IDLE___M 0x00000001
#define   LPASS_RSCC_TCS0_DRV0_STATUS__CONTROLLER_IDLE___S               0
#define LPASS_RSCC_TCS1_DRV0_STATUS               (0x170A4FB8)
#define   LPASS_RSCC_TCS1_DRV0_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_DRV0_STATUS__CONTROLLER_IDLE___M 0x00000001
#define   LPASS_RSCC_TCS1_DRV0_STATUS__CONTROLLER_IDLE___S               0
#define LPASS_RSCC_TCS2_DRV0_STATUS               (0x170A5258)
#define   LPASS_RSCC_TCS2_DRV0_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_DRV0_STATUS__CONTROLLER_IDLE___M 0x00000001
#define   LPASS_RSCC_TCS2_DRV0_STATUS__CONTROLLER_IDLE___S               0
#define LPASS_RSCC_TCS3_DRV0_STATUS               (0x170A54F8)
#define   LPASS_RSCC_TCS3_DRV0_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_DRV0_STATUS__CONTROLLER_IDLE___M 0x00000001
#define   LPASS_RSCC_TCS3_DRV0_STATUS__CONTROLLER_IDLE___S               0

#define LPASS_RSCC_TCSm_DRV0_CMD_ENABLE(m) (0x170A4D1C+0x2A0*(m))
#define   LPASS_RSCC_TCSm_DRV0_CMD_ENABLE_mMIN 0    
#define   LPASS_RSCC_TCSm_DRV0_CMD_ENABLE_mMAX 3    
#define   LPASS_RSCC_TCSm_DRV0_CMD_ENABLE_ELEM 4    
#define   LPASS_RSCC_TCSm_DRV0_CMD_ENABLE___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCSm_DRV0_CMD_ENABLE___POR  0x00000000
#define   LPASS_RSCC_TCSm_DRV0_CMD_ENABLE__INDIVIDUAL_CMD_ENABLE_MASK___POR 0x0000
#define   LPASS_RSCC_TCSm_DRV0_CMD_ENABLE__INDIVIDUAL_CMD_ENABLE_MASK___M 0x0000FFFF
#define   LPASS_RSCC_TCSm_DRV0_CMD_ENABLE__INDIVIDUAL_CMD_ENABLE_MASK___S               0
#define   LPASS_RSCC_TCSm_DRV0_CMD_ENABLE___M    0x0000FFFF   
#define   LPASS_RSCC_TCSm_DRV0_CMD_ENABLE___S                  0
#define LPASS_RSCC_TCS0_DRV0_CMD_ENABLE           (0x170A4D1C)
#define   LPASS_RSCC_TCS0_DRV0_CMD_ENABLE___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_DRV0_CMD_ENABLE__INDIVIDUAL_CMD_ENABLE_MASK___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_DRV0_CMD_ENABLE__INDIVIDUAL_CMD_ENABLE_MASK___S               0
#define LPASS_RSCC_TCS1_DRV0_CMD_ENABLE           (0x170A4FBC)
#define   LPASS_RSCC_TCS1_DRV0_CMD_ENABLE___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_DRV0_CMD_ENABLE__INDIVIDUAL_CMD_ENABLE_MASK___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_DRV0_CMD_ENABLE__INDIVIDUAL_CMD_ENABLE_MASK___S               0
#define LPASS_RSCC_TCS2_DRV0_CMD_ENABLE           (0x170A525C)
#define   LPASS_RSCC_TCS2_DRV0_CMD_ENABLE___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_DRV0_CMD_ENABLE__INDIVIDUAL_CMD_ENABLE_MASK___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_DRV0_CMD_ENABLE__INDIVIDUAL_CMD_ENABLE_MASK___S               0
#define LPASS_RSCC_TCS3_DRV0_CMD_ENABLE           (0x170A54FC)
#define   LPASS_RSCC_TCS3_DRV0_CMD_ENABLE___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_DRV0_CMD_ENABLE__INDIVIDUAL_CMD_ENABLE_MASK___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_DRV0_CMD_ENABLE__INDIVIDUAL_CMD_ENABLE_MASK___S               0

#define LPASS_RSCC_TCSm_CMDn_DRV0_MSGID(m,n) (0x170A4D30+0x2A0*(m)+0x14*(n))
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID_mMIN 0    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID_mMAX 3    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID_nMIN 0    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID_nMAX 15   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID_ELEM 64   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID___POR  0x00000000
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__READ_OR_WRITE___POR 0x0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__RES_REQ___POR 0x0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__MSG_LENGTH___POR 0x0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__READ_OR_WRITE__READ             0x0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__READ_OR_WRITE__WRITE             0x1
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__RES_REQ__FIRE_AND_FORGET             0x0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__RES_REQ__RESPONSE_REQUIRED             0x1
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID__MSG_LENGTH___S               0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID___M    0x0001010F   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_MSGID___S                  0
#define LPASS_RSCC_TCS0_CMD0_DRV0_MSGID           (0x170A4D30)
#define   LPASS_RSCC_TCS0_CMD0_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD0_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD0_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD0_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD0_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD0_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD0_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD1_DRV0_MSGID           (0x170A4D44)
#define   LPASS_RSCC_TCS0_CMD1_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD1_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD1_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD1_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD1_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD1_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD1_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD2_DRV0_MSGID           (0x170A4D58)
#define   LPASS_RSCC_TCS0_CMD2_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD2_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD2_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD2_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD2_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD2_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD2_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD3_DRV0_MSGID           (0x170A4D6C)
#define   LPASS_RSCC_TCS0_CMD3_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD3_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD3_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD3_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD3_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD3_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD3_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD4_DRV0_MSGID           (0x170A4D80)
#define   LPASS_RSCC_TCS0_CMD4_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD4_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD4_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD4_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD4_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD4_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD4_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD5_DRV0_MSGID           (0x170A4D94)
#define   LPASS_RSCC_TCS0_CMD5_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD5_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD5_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD5_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD5_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD5_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD5_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD6_DRV0_MSGID           (0x170A4DA8)
#define   LPASS_RSCC_TCS0_CMD6_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD6_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD6_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD6_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD6_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD6_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD6_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD7_DRV0_MSGID           (0x170A4DBC)
#define   LPASS_RSCC_TCS0_CMD7_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD7_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD7_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD7_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD7_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD7_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD7_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD8_DRV0_MSGID           (0x170A4DD0)
#define   LPASS_RSCC_TCS0_CMD8_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD8_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD8_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD8_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD8_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD8_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD8_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD9_DRV0_MSGID           (0x170A4DE4)
#define   LPASS_RSCC_TCS0_CMD9_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD9_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD9_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD9_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD9_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD9_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD9_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD10_DRV0_MSGID          (0x170A4DF8)
#define   LPASS_RSCC_TCS0_CMD10_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD10_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD10_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD10_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD10_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD10_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD10_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD11_DRV0_MSGID          (0x170A4E0C)
#define   LPASS_RSCC_TCS0_CMD11_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD11_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD11_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD11_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD11_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD11_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD11_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD12_DRV0_MSGID          (0x170A4E20)
#define   LPASS_RSCC_TCS0_CMD12_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD12_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD12_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD12_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD12_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD12_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD12_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD13_DRV0_MSGID          (0x170A4E34)
#define   LPASS_RSCC_TCS0_CMD13_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD13_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD13_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD13_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD13_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD13_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD13_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD14_DRV0_MSGID          (0x170A4E48)
#define   LPASS_RSCC_TCS0_CMD14_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD14_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD14_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD14_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD14_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD14_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD14_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS0_CMD15_DRV0_MSGID          (0x170A4E5C)
#define   LPASS_RSCC_TCS0_CMD15_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD15_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD15_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS0_CMD15_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD15_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS0_CMD15_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS0_CMD15_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD0_DRV0_MSGID           (0x170A4FD0)
#define   LPASS_RSCC_TCS1_CMD0_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD0_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD0_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD0_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD0_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD0_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD0_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD1_DRV0_MSGID           (0x170A4FE4)
#define   LPASS_RSCC_TCS1_CMD1_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD1_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD1_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD1_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD1_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD1_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD1_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD2_DRV0_MSGID           (0x170A4FF8)
#define   LPASS_RSCC_TCS1_CMD2_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD2_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD2_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD2_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD2_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD2_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD2_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD3_DRV0_MSGID           (0x170A500C)
#define   LPASS_RSCC_TCS1_CMD3_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD3_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD3_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD3_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD3_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD3_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD3_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD4_DRV0_MSGID           (0x170A5020)
#define   LPASS_RSCC_TCS1_CMD4_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD4_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD4_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD4_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD4_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD4_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD4_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD5_DRV0_MSGID           (0x170A5034)
#define   LPASS_RSCC_TCS1_CMD5_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD5_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD5_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD5_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD5_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD5_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD5_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD6_DRV0_MSGID           (0x170A5048)
#define   LPASS_RSCC_TCS1_CMD6_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD6_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD6_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD6_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD6_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD6_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD6_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD7_DRV0_MSGID           (0x170A505C)
#define   LPASS_RSCC_TCS1_CMD7_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD7_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD7_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD7_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD7_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD7_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD7_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD8_DRV0_MSGID           (0x170A5070)
#define   LPASS_RSCC_TCS1_CMD8_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD8_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD8_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD8_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD8_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD8_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD8_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD9_DRV0_MSGID           (0x170A5084)
#define   LPASS_RSCC_TCS1_CMD9_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD9_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD9_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD9_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD9_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD9_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD9_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD10_DRV0_MSGID          (0x170A5098)
#define   LPASS_RSCC_TCS1_CMD10_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD10_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD10_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD10_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD10_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD10_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD10_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD11_DRV0_MSGID          (0x170A50AC)
#define   LPASS_RSCC_TCS1_CMD11_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD11_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD11_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD11_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD11_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD11_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD11_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD12_DRV0_MSGID          (0x170A50C0)
#define   LPASS_RSCC_TCS1_CMD12_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD12_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD12_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD12_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD12_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD12_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD12_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD13_DRV0_MSGID          (0x170A50D4)
#define   LPASS_RSCC_TCS1_CMD13_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD13_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD13_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD13_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD13_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD13_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD13_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD14_DRV0_MSGID          (0x170A50E8)
#define   LPASS_RSCC_TCS1_CMD14_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD14_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD14_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD14_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD14_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD14_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD14_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS1_CMD15_DRV0_MSGID          (0x170A50FC)
#define   LPASS_RSCC_TCS1_CMD15_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD15_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD15_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS1_CMD15_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD15_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS1_CMD15_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS1_CMD15_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD0_DRV0_MSGID           (0x170A5270)
#define   LPASS_RSCC_TCS2_CMD0_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD0_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD0_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD0_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD0_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD0_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD0_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD1_DRV0_MSGID           (0x170A5284)
#define   LPASS_RSCC_TCS2_CMD1_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD1_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD1_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD1_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD1_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD1_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD1_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD2_DRV0_MSGID           (0x170A5298)
#define   LPASS_RSCC_TCS2_CMD2_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD2_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD2_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD2_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD2_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD2_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD2_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD3_DRV0_MSGID           (0x170A52AC)
#define   LPASS_RSCC_TCS2_CMD3_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD3_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD3_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD3_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD3_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD3_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD3_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD4_DRV0_MSGID           (0x170A52C0)
#define   LPASS_RSCC_TCS2_CMD4_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD4_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD4_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD4_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD4_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD4_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD4_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD5_DRV0_MSGID           (0x170A52D4)
#define   LPASS_RSCC_TCS2_CMD5_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD5_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD5_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD5_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD5_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD5_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD5_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD6_DRV0_MSGID           (0x170A52E8)
#define   LPASS_RSCC_TCS2_CMD6_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD6_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD6_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD6_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD6_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD6_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD6_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD7_DRV0_MSGID           (0x170A52FC)
#define   LPASS_RSCC_TCS2_CMD7_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD7_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD7_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD7_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD7_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD7_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD7_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD8_DRV0_MSGID           (0x170A5310)
#define   LPASS_RSCC_TCS2_CMD8_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD8_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD8_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD8_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD8_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD8_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD8_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD9_DRV0_MSGID           (0x170A5324)
#define   LPASS_RSCC_TCS2_CMD9_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD9_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD9_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD9_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD9_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD9_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD9_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD10_DRV0_MSGID          (0x170A5338)
#define   LPASS_RSCC_TCS2_CMD10_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD10_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD10_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD10_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD10_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD10_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD10_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD11_DRV0_MSGID          (0x170A534C)
#define   LPASS_RSCC_TCS2_CMD11_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD11_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD11_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD11_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD11_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD11_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD11_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD12_DRV0_MSGID          (0x170A5360)
#define   LPASS_RSCC_TCS2_CMD12_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD12_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD12_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD12_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD12_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD12_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD12_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD13_DRV0_MSGID          (0x170A5374)
#define   LPASS_RSCC_TCS2_CMD13_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD13_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD13_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD13_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD13_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD13_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD13_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD14_DRV0_MSGID          (0x170A5388)
#define   LPASS_RSCC_TCS2_CMD14_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD14_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD14_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD14_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD14_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD14_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD14_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS2_CMD15_DRV0_MSGID          (0x170A539C)
#define   LPASS_RSCC_TCS2_CMD15_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD15_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD15_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS2_CMD15_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD15_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS2_CMD15_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS2_CMD15_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD0_DRV0_MSGID           (0x170A5510)
#define   LPASS_RSCC_TCS3_CMD0_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD0_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD0_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD0_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD0_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD0_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD0_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD1_DRV0_MSGID           (0x170A5524)
#define   LPASS_RSCC_TCS3_CMD1_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD1_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD1_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD1_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD1_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD1_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD1_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD2_DRV0_MSGID           (0x170A5538)
#define   LPASS_RSCC_TCS3_CMD2_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD2_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD2_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD2_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD2_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD2_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD2_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD3_DRV0_MSGID           (0x170A554C)
#define   LPASS_RSCC_TCS3_CMD3_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD3_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD3_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD3_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD3_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD3_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD3_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD4_DRV0_MSGID           (0x170A5560)
#define   LPASS_RSCC_TCS3_CMD4_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD4_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD4_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD4_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD4_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD4_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD4_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD5_DRV0_MSGID           (0x170A5574)
#define   LPASS_RSCC_TCS3_CMD5_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD5_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD5_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD5_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD5_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD5_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD5_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD6_DRV0_MSGID           (0x170A5588)
#define   LPASS_RSCC_TCS3_CMD6_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD6_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD6_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD6_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD6_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD6_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD6_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD7_DRV0_MSGID           (0x170A559C)
#define   LPASS_RSCC_TCS3_CMD7_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD7_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD7_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD7_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD7_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD7_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD7_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD8_DRV0_MSGID           (0x170A55B0)
#define   LPASS_RSCC_TCS3_CMD8_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD8_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD8_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD8_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD8_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD8_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD8_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD9_DRV0_MSGID           (0x170A55C4)
#define   LPASS_RSCC_TCS3_CMD9_DRV0_MSGID___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD9_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD9_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD9_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD9_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD9_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD9_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD10_DRV0_MSGID          (0x170A55D8)
#define   LPASS_RSCC_TCS3_CMD10_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD10_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD10_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD10_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD10_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD10_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD10_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD11_DRV0_MSGID          (0x170A55EC)
#define   LPASS_RSCC_TCS3_CMD11_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD11_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD11_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD11_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD11_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD11_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD11_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD12_DRV0_MSGID          (0x170A5600)
#define   LPASS_RSCC_TCS3_CMD12_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD12_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD12_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD12_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD12_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD12_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD12_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD13_DRV0_MSGID          (0x170A5614)
#define   LPASS_RSCC_TCS3_CMD13_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD13_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD13_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD13_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD13_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD13_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD13_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD14_DRV0_MSGID          (0x170A5628)
#define   LPASS_RSCC_TCS3_CMD14_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD14_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD14_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD14_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD14_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD14_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD14_DRV0_MSGID__MSG_LENGTH___S               0
#define LPASS_RSCC_TCS3_CMD15_DRV0_MSGID          (0x170A563C)
#define   LPASS_RSCC_TCS3_CMD15_DRV0_MSGID___RWC    QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD15_DRV0_MSGID__READ_OR_WRITE___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD15_DRV0_MSGID__READ_OR_WRITE___S              16
#define   LPASS_RSCC_TCS3_CMD15_DRV0_MSGID__RES_REQ___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD15_DRV0_MSGID__RES_REQ___S               8
#define   LPASS_RSCC_TCS3_CMD15_DRV0_MSGID__MSG_LENGTH___M 0x0000000F
#define   LPASS_RSCC_TCS3_CMD15_DRV0_MSGID__MSG_LENGTH___S               0

#define LPASS_RSCC_TCSm_CMDn_DRV0_ADDR(m,n) (0x170A4D34+0x2A0*(m)+0x14*(n))
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR_mMIN 0    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR_mMAX 3    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR_nMIN 0    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR_nMAX 15   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR_ELEM 64   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR___POR   0x00000000
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR__SLV_ID___POR 0x0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR__OFFSET___POR 0x0000
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR__OFFSET___S               0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR___M     0x0007FFFF   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_ADDR___S                   0
#define LPASS_RSCC_TCS0_CMD0_DRV0_ADDR            (0x170A4D34)
#define   LPASS_RSCC_TCS0_CMD0_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD0_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD0_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD0_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD0_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD1_DRV0_ADDR            (0x170A4D48)
#define   LPASS_RSCC_TCS0_CMD1_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD1_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD1_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD1_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD1_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD2_DRV0_ADDR            (0x170A4D5C)
#define   LPASS_RSCC_TCS0_CMD2_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD2_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD2_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD2_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD2_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD3_DRV0_ADDR            (0x170A4D70)
#define   LPASS_RSCC_TCS0_CMD3_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD3_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD3_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD3_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD3_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD4_DRV0_ADDR            (0x170A4D84)
#define   LPASS_RSCC_TCS0_CMD4_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD4_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD4_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD4_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD4_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD5_DRV0_ADDR            (0x170A4D98)
#define   LPASS_RSCC_TCS0_CMD5_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD5_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD5_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD5_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD5_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD6_DRV0_ADDR            (0x170A4DAC)
#define   LPASS_RSCC_TCS0_CMD6_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD6_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD6_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD6_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD6_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD7_DRV0_ADDR            (0x170A4DC0)
#define   LPASS_RSCC_TCS0_CMD7_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD7_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD7_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD7_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD7_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD8_DRV0_ADDR            (0x170A4DD4)
#define   LPASS_RSCC_TCS0_CMD8_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD8_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD8_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD8_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD8_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD9_DRV0_ADDR            (0x170A4DE8)
#define   LPASS_RSCC_TCS0_CMD9_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD9_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD9_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD9_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD9_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD10_DRV0_ADDR           (0x170A4DFC)
#define   LPASS_RSCC_TCS0_CMD10_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD10_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD10_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD10_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD10_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD11_DRV0_ADDR           (0x170A4E10)
#define   LPASS_RSCC_TCS0_CMD11_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD11_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD11_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD11_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD11_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD12_DRV0_ADDR           (0x170A4E24)
#define   LPASS_RSCC_TCS0_CMD12_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD12_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD12_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD12_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD12_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD13_DRV0_ADDR           (0x170A4E38)
#define   LPASS_RSCC_TCS0_CMD13_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD13_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD13_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD13_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD13_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD14_DRV0_ADDR           (0x170A4E4C)
#define   LPASS_RSCC_TCS0_CMD14_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD14_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD14_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD14_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD14_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS0_CMD15_DRV0_ADDR           (0x170A4E60)
#define   LPASS_RSCC_TCS0_CMD15_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD15_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS0_CMD15_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS0_CMD15_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS0_CMD15_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD0_DRV0_ADDR            (0x170A4FD4)
#define   LPASS_RSCC_TCS1_CMD0_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD0_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD0_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD0_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD0_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD1_DRV0_ADDR            (0x170A4FE8)
#define   LPASS_RSCC_TCS1_CMD1_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD1_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD1_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD1_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD1_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD2_DRV0_ADDR            (0x170A4FFC)
#define   LPASS_RSCC_TCS1_CMD2_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD2_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD2_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD2_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD2_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD3_DRV0_ADDR            (0x170A5010)
#define   LPASS_RSCC_TCS1_CMD3_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD3_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD3_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD3_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD3_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD4_DRV0_ADDR            (0x170A5024)
#define   LPASS_RSCC_TCS1_CMD4_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD4_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD4_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD4_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD4_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD5_DRV0_ADDR            (0x170A5038)
#define   LPASS_RSCC_TCS1_CMD5_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD5_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD5_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD5_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD5_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD6_DRV0_ADDR            (0x170A504C)
#define   LPASS_RSCC_TCS1_CMD6_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD6_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD6_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD6_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD6_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD7_DRV0_ADDR            (0x170A5060)
#define   LPASS_RSCC_TCS1_CMD7_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD7_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD7_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD7_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD7_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD8_DRV0_ADDR            (0x170A5074)
#define   LPASS_RSCC_TCS1_CMD8_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD8_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD8_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD8_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD8_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD9_DRV0_ADDR            (0x170A5088)
#define   LPASS_RSCC_TCS1_CMD9_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD9_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD9_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD9_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD9_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD10_DRV0_ADDR           (0x170A509C)
#define   LPASS_RSCC_TCS1_CMD10_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD10_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD10_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD10_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD10_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD11_DRV0_ADDR           (0x170A50B0)
#define   LPASS_RSCC_TCS1_CMD11_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD11_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD11_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD11_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD11_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD12_DRV0_ADDR           (0x170A50C4)
#define   LPASS_RSCC_TCS1_CMD12_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD12_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD12_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD12_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD12_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD13_DRV0_ADDR           (0x170A50D8)
#define   LPASS_RSCC_TCS1_CMD13_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD13_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD13_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD13_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD13_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD14_DRV0_ADDR           (0x170A50EC)
#define   LPASS_RSCC_TCS1_CMD14_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD14_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD14_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD14_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD14_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS1_CMD15_DRV0_ADDR           (0x170A5100)
#define   LPASS_RSCC_TCS1_CMD15_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD15_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS1_CMD15_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS1_CMD15_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS1_CMD15_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD0_DRV0_ADDR            (0x170A5274)
#define   LPASS_RSCC_TCS2_CMD0_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD0_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD0_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD0_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD0_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD1_DRV0_ADDR            (0x170A5288)
#define   LPASS_RSCC_TCS2_CMD1_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD1_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD1_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD1_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD1_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD2_DRV0_ADDR            (0x170A529C)
#define   LPASS_RSCC_TCS2_CMD2_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD2_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD2_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD2_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD2_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD3_DRV0_ADDR            (0x170A52B0)
#define   LPASS_RSCC_TCS2_CMD3_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD3_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD3_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD3_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD3_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD4_DRV0_ADDR            (0x170A52C4)
#define   LPASS_RSCC_TCS2_CMD4_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD4_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD4_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD4_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD4_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD5_DRV0_ADDR            (0x170A52D8)
#define   LPASS_RSCC_TCS2_CMD5_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD5_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD5_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD5_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD5_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD6_DRV0_ADDR            (0x170A52EC)
#define   LPASS_RSCC_TCS2_CMD6_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD6_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD6_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD6_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD6_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD7_DRV0_ADDR            (0x170A5300)
#define   LPASS_RSCC_TCS2_CMD7_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD7_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD7_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD7_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD7_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD8_DRV0_ADDR            (0x170A5314)
#define   LPASS_RSCC_TCS2_CMD8_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD8_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD8_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD8_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD8_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD9_DRV0_ADDR            (0x170A5328)
#define   LPASS_RSCC_TCS2_CMD9_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD9_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD9_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD9_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD9_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD10_DRV0_ADDR           (0x170A533C)
#define   LPASS_RSCC_TCS2_CMD10_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD10_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD10_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD10_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD10_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD11_DRV0_ADDR           (0x170A5350)
#define   LPASS_RSCC_TCS2_CMD11_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD11_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD11_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD11_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD11_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD12_DRV0_ADDR           (0x170A5364)
#define   LPASS_RSCC_TCS2_CMD12_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD12_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD12_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD12_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD12_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD13_DRV0_ADDR           (0x170A5378)
#define   LPASS_RSCC_TCS2_CMD13_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD13_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD13_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD13_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD13_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD14_DRV0_ADDR           (0x170A538C)
#define   LPASS_RSCC_TCS2_CMD14_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD14_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD14_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD14_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD14_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS2_CMD15_DRV0_ADDR           (0x170A53A0)
#define   LPASS_RSCC_TCS2_CMD15_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD15_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS2_CMD15_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS2_CMD15_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS2_CMD15_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD0_DRV0_ADDR            (0x170A5514)
#define   LPASS_RSCC_TCS3_CMD0_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD0_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD0_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD0_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD0_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD1_DRV0_ADDR            (0x170A5528)
#define   LPASS_RSCC_TCS3_CMD1_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD1_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD1_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD1_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD1_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD2_DRV0_ADDR            (0x170A553C)
#define   LPASS_RSCC_TCS3_CMD2_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD2_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD2_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD2_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD2_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD3_DRV0_ADDR            (0x170A5550)
#define   LPASS_RSCC_TCS3_CMD3_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD3_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD3_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD3_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD3_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD4_DRV0_ADDR            (0x170A5564)
#define   LPASS_RSCC_TCS3_CMD4_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD4_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD4_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD4_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD4_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD5_DRV0_ADDR            (0x170A5578)
#define   LPASS_RSCC_TCS3_CMD5_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD5_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD5_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD5_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD5_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD6_DRV0_ADDR            (0x170A558C)
#define   LPASS_RSCC_TCS3_CMD6_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD6_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD6_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD6_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD6_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD7_DRV0_ADDR            (0x170A55A0)
#define   LPASS_RSCC_TCS3_CMD7_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD7_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD7_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD7_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD7_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD8_DRV0_ADDR            (0x170A55B4)
#define   LPASS_RSCC_TCS3_CMD8_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD8_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD8_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD8_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD8_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD9_DRV0_ADDR            (0x170A55C8)
#define   LPASS_RSCC_TCS3_CMD9_DRV0_ADDR___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD9_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD9_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD9_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD9_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD10_DRV0_ADDR           (0x170A55DC)
#define   LPASS_RSCC_TCS3_CMD10_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD10_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD10_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD10_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD10_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD11_DRV0_ADDR           (0x170A55F0)
#define   LPASS_RSCC_TCS3_CMD11_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD11_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD11_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD11_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD11_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD12_DRV0_ADDR           (0x170A5604)
#define   LPASS_RSCC_TCS3_CMD12_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD12_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD12_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD12_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD12_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD13_DRV0_ADDR           (0x170A5618)
#define   LPASS_RSCC_TCS3_CMD13_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD13_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD13_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD13_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD13_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD14_DRV0_ADDR           (0x170A562C)
#define   LPASS_RSCC_TCS3_CMD14_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD14_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD14_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD14_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD14_DRV0_ADDR__OFFSET___S               0
#define LPASS_RSCC_TCS3_CMD15_DRV0_ADDR           (0x170A5640)
#define   LPASS_RSCC_TCS3_CMD15_DRV0_ADDR___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD15_DRV0_ADDR__SLV_ID___M 0x00070000
#define   LPASS_RSCC_TCS3_CMD15_DRV0_ADDR__SLV_ID___S              16
#define   LPASS_RSCC_TCS3_CMD15_DRV0_ADDR__OFFSET___M 0x0000FFFF
#define   LPASS_RSCC_TCS3_CMD15_DRV0_ADDR__OFFSET___S               0

#define LPASS_RSCC_TCSm_CMDn_DRV0_DATA(m,n) (0x170A4D38+0x2A0*(m)+0x14*(n))
#define   LPASS_RSCC_TCSm_CMDn_DRV0_DATA_mMIN 0    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_DATA_mMAX 3    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_DATA_nMIN 0    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_DATA_nMAX 15   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_DATA_ELEM 64   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_DATA___POR   0x00000000
#define   LPASS_RSCC_TCSm_CMDn_DRV0_DATA__DATA___POR 0x00000000
#define   LPASS_RSCC_TCSm_CMDn_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCSm_CMDn_DRV0_DATA__DATA___S               0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_DATA___M     0xFFFFFFFF   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_DATA___S                   0
#define LPASS_RSCC_TCS0_CMD0_DRV0_DATA            (0x170A4D38)
#define   LPASS_RSCC_TCS0_CMD0_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD0_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD0_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD1_DRV0_DATA            (0x170A4D4C)
#define   LPASS_RSCC_TCS0_CMD1_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD1_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD1_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD2_DRV0_DATA            (0x170A4D60)
#define   LPASS_RSCC_TCS0_CMD2_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD2_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD2_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD3_DRV0_DATA            (0x170A4D74)
#define   LPASS_RSCC_TCS0_CMD3_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD3_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD3_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD4_DRV0_DATA            (0x170A4D88)
#define   LPASS_RSCC_TCS0_CMD4_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD4_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD4_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD5_DRV0_DATA            (0x170A4D9C)
#define   LPASS_RSCC_TCS0_CMD5_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD5_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD5_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD6_DRV0_DATA            (0x170A4DB0)
#define   LPASS_RSCC_TCS0_CMD6_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD6_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD6_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD7_DRV0_DATA            (0x170A4DC4)
#define   LPASS_RSCC_TCS0_CMD7_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD7_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD7_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD8_DRV0_DATA            (0x170A4DD8)
#define   LPASS_RSCC_TCS0_CMD8_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD8_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD8_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD9_DRV0_DATA            (0x170A4DEC)
#define   LPASS_RSCC_TCS0_CMD9_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD9_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD9_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD10_DRV0_DATA           (0x170A4E00)
#define   LPASS_RSCC_TCS0_CMD10_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD10_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD10_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD11_DRV0_DATA           (0x170A4E14)
#define   LPASS_RSCC_TCS0_CMD11_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD11_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD11_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD12_DRV0_DATA           (0x170A4E28)
#define   LPASS_RSCC_TCS0_CMD12_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD12_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD12_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD13_DRV0_DATA           (0x170A4E3C)
#define   LPASS_RSCC_TCS0_CMD13_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD13_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD13_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD14_DRV0_DATA           (0x170A4E50)
#define   LPASS_RSCC_TCS0_CMD14_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD14_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD14_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS0_CMD15_DRV0_DATA           (0x170A4E64)
#define   LPASS_RSCC_TCS0_CMD15_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS0_CMD15_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD15_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD0_DRV0_DATA            (0x170A4FD8)
#define   LPASS_RSCC_TCS1_CMD0_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD0_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD0_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD1_DRV0_DATA            (0x170A4FEC)
#define   LPASS_RSCC_TCS1_CMD1_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD1_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD1_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD2_DRV0_DATA            (0x170A5000)
#define   LPASS_RSCC_TCS1_CMD2_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD2_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD2_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD3_DRV0_DATA            (0x170A5014)
#define   LPASS_RSCC_TCS1_CMD3_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD3_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD3_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD4_DRV0_DATA            (0x170A5028)
#define   LPASS_RSCC_TCS1_CMD4_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD4_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD4_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD5_DRV0_DATA            (0x170A503C)
#define   LPASS_RSCC_TCS1_CMD5_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD5_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD5_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD6_DRV0_DATA            (0x170A5050)
#define   LPASS_RSCC_TCS1_CMD6_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD6_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD6_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD7_DRV0_DATA            (0x170A5064)
#define   LPASS_RSCC_TCS1_CMD7_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD7_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD7_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD8_DRV0_DATA            (0x170A5078)
#define   LPASS_RSCC_TCS1_CMD8_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD8_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD8_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD9_DRV0_DATA            (0x170A508C)
#define   LPASS_RSCC_TCS1_CMD9_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD9_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD9_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD10_DRV0_DATA           (0x170A50A0)
#define   LPASS_RSCC_TCS1_CMD10_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD10_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD10_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD11_DRV0_DATA           (0x170A50B4)
#define   LPASS_RSCC_TCS1_CMD11_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD11_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD11_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD12_DRV0_DATA           (0x170A50C8)
#define   LPASS_RSCC_TCS1_CMD12_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD12_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD12_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD13_DRV0_DATA           (0x170A50DC)
#define   LPASS_RSCC_TCS1_CMD13_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD13_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD13_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD14_DRV0_DATA           (0x170A50F0)
#define   LPASS_RSCC_TCS1_CMD14_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD14_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD14_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS1_CMD15_DRV0_DATA           (0x170A5104)
#define   LPASS_RSCC_TCS1_CMD15_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS1_CMD15_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD15_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD0_DRV0_DATA            (0x170A5278)
#define   LPASS_RSCC_TCS2_CMD0_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD0_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD0_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD1_DRV0_DATA            (0x170A528C)
#define   LPASS_RSCC_TCS2_CMD1_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD1_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD1_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD2_DRV0_DATA            (0x170A52A0)
#define   LPASS_RSCC_TCS2_CMD2_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD2_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD2_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD3_DRV0_DATA            (0x170A52B4)
#define   LPASS_RSCC_TCS2_CMD3_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD3_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD3_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD4_DRV0_DATA            (0x170A52C8)
#define   LPASS_RSCC_TCS2_CMD4_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD4_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD4_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD5_DRV0_DATA            (0x170A52DC)
#define   LPASS_RSCC_TCS2_CMD5_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD5_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD5_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD6_DRV0_DATA            (0x170A52F0)
#define   LPASS_RSCC_TCS2_CMD6_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD6_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD6_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD7_DRV0_DATA            (0x170A5304)
#define   LPASS_RSCC_TCS2_CMD7_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD7_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD7_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD8_DRV0_DATA            (0x170A5318)
#define   LPASS_RSCC_TCS2_CMD8_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD8_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD8_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD9_DRV0_DATA            (0x170A532C)
#define   LPASS_RSCC_TCS2_CMD9_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD9_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD9_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD10_DRV0_DATA           (0x170A5340)
#define   LPASS_RSCC_TCS2_CMD10_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD10_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD10_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD11_DRV0_DATA           (0x170A5354)
#define   LPASS_RSCC_TCS2_CMD11_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD11_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD11_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD12_DRV0_DATA           (0x170A5368)
#define   LPASS_RSCC_TCS2_CMD12_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD12_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD12_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD13_DRV0_DATA           (0x170A537C)
#define   LPASS_RSCC_TCS2_CMD13_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD13_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD13_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD14_DRV0_DATA           (0x170A5390)
#define   LPASS_RSCC_TCS2_CMD14_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD14_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD14_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS2_CMD15_DRV0_DATA           (0x170A53A4)
#define   LPASS_RSCC_TCS2_CMD15_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS2_CMD15_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD15_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD0_DRV0_DATA            (0x170A5518)
#define   LPASS_RSCC_TCS3_CMD0_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD0_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD0_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD1_DRV0_DATA            (0x170A552C)
#define   LPASS_RSCC_TCS3_CMD1_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD1_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD1_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD2_DRV0_DATA            (0x170A5540)
#define   LPASS_RSCC_TCS3_CMD2_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD2_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD2_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD3_DRV0_DATA            (0x170A5554)
#define   LPASS_RSCC_TCS3_CMD3_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD3_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD3_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD4_DRV0_DATA            (0x170A5568)
#define   LPASS_RSCC_TCS3_CMD4_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD4_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD4_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD5_DRV0_DATA            (0x170A557C)
#define   LPASS_RSCC_TCS3_CMD5_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD5_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD5_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD6_DRV0_DATA            (0x170A5590)
#define   LPASS_RSCC_TCS3_CMD6_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD6_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD6_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD7_DRV0_DATA            (0x170A55A4)
#define   LPASS_RSCC_TCS3_CMD7_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD7_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD7_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD8_DRV0_DATA            (0x170A55B8)
#define   LPASS_RSCC_TCS3_CMD8_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD8_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD8_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD9_DRV0_DATA            (0x170A55CC)
#define   LPASS_RSCC_TCS3_CMD9_DRV0_DATA___RWC      QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD9_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD9_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD10_DRV0_DATA           (0x170A55E0)
#define   LPASS_RSCC_TCS3_CMD10_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD10_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD10_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD11_DRV0_DATA           (0x170A55F4)
#define   LPASS_RSCC_TCS3_CMD11_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD11_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD11_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD12_DRV0_DATA           (0x170A5608)
#define   LPASS_RSCC_TCS3_CMD12_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD12_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD12_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD13_DRV0_DATA           (0x170A561C)
#define   LPASS_RSCC_TCS3_CMD13_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD13_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD13_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD14_DRV0_DATA           (0x170A5630)
#define   LPASS_RSCC_TCS3_CMD14_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD14_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD14_DRV0_DATA__DATA___S               0
#define LPASS_RSCC_TCS3_CMD15_DRV0_DATA           (0x170A5644)
#define   LPASS_RSCC_TCS3_CMD15_DRV0_DATA___RWC     QCSR_REG_RW    
#define   LPASS_RSCC_TCS3_CMD15_DRV0_DATA__DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD15_DRV0_DATA__DATA___S               0

#define LPASS_RSCC_TCSm_CMDn_DRV0_STATUS(m,n) (0x170A4D3C+0x2A0*(m)+0x14*(n))
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS_mMIN 0    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS_mMAX 3    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS_nMIN 0    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS_nMAX 15   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS_ELEM 64   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS___POR 0x00000000
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__COMPLETED___POR 0x0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__ISSUED___POR 0x0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__TRIGGERED___POR 0x0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__COMPLETED__HAS_NOT_BEEN_COMPLETE             0x0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__COMPLETED__HAS_COMPLETED             0x1
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__ISSUED__HAS_NOT_BEEN_SENT_OVER_EPCB             0x0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__ISSUED__HAS_BEEN_SENT_OVER_EPCB             0x1
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__TRIGGERED___S               0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__TRIGGERED__HAS_NOT_BEEN_TRIGGERE             0x0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS__TRIGGERED__HAS_BEEN_TRIGGERED             0x1
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS___M   0x00010101   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_STATUS___S                 0
#define LPASS_RSCC_TCS0_CMD0_DRV0_STATUS          (0x170A4D3C)
#define   LPASS_RSCC_TCS0_CMD0_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD0_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD0_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD0_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD0_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD0_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD0_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD1_DRV0_STATUS          (0x170A4D50)
#define   LPASS_RSCC_TCS0_CMD1_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD1_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD1_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD1_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD1_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD1_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD1_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD2_DRV0_STATUS          (0x170A4D64)
#define   LPASS_RSCC_TCS0_CMD2_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD2_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD2_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD2_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD2_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD2_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD2_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD3_DRV0_STATUS          (0x170A4D78)
#define   LPASS_RSCC_TCS0_CMD3_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD3_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD3_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD3_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD3_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD3_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD3_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD4_DRV0_STATUS          (0x170A4D8C)
#define   LPASS_RSCC_TCS0_CMD4_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD4_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD4_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD4_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD4_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD4_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD4_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD5_DRV0_STATUS          (0x170A4DA0)
#define   LPASS_RSCC_TCS0_CMD5_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD5_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD5_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD5_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD5_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD5_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD5_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD6_DRV0_STATUS          (0x170A4DB4)
#define   LPASS_RSCC_TCS0_CMD6_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD6_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD6_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD6_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD6_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD6_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD6_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD7_DRV0_STATUS          (0x170A4DC8)
#define   LPASS_RSCC_TCS0_CMD7_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD7_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD7_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD7_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD7_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD7_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD7_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD8_DRV0_STATUS          (0x170A4DDC)
#define   LPASS_RSCC_TCS0_CMD8_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD8_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD8_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD8_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD8_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD8_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD8_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD9_DRV0_STATUS          (0x170A4DF0)
#define   LPASS_RSCC_TCS0_CMD9_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD9_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD9_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD9_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD9_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD9_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD9_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD10_DRV0_STATUS         (0x170A4E04)
#define   LPASS_RSCC_TCS0_CMD10_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD10_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD10_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD10_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD10_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD10_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD10_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD11_DRV0_STATUS         (0x170A4E18)
#define   LPASS_RSCC_TCS0_CMD11_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD11_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD11_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD11_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD11_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD11_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD11_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD12_DRV0_STATUS         (0x170A4E2C)
#define   LPASS_RSCC_TCS0_CMD12_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD12_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD12_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD12_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD12_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD12_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD12_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD13_DRV0_STATUS         (0x170A4E40)
#define   LPASS_RSCC_TCS0_CMD13_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD13_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD13_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD13_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD13_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD13_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD13_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD14_DRV0_STATUS         (0x170A4E54)
#define   LPASS_RSCC_TCS0_CMD14_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD14_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD14_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD14_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD14_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD14_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD14_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS0_CMD15_DRV0_STATUS         (0x170A4E68)
#define   LPASS_RSCC_TCS0_CMD15_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD15_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS0_CMD15_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS0_CMD15_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS0_CMD15_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS0_CMD15_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS0_CMD15_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD0_DRV0_STATUS          (0x170A4FDC)
#define   LPASS_RSCC_TCS1_CMD0_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD0_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD0_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD0_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD0_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD0_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD0_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD1_DRV0_STATUS          (0x170A4FF0)
#define   LPASS_RSCC_TCS1_CMD1_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD1_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD1_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD1_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD1_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD1_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD1_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD2_DRV0_STATUS          (0x170A5004)
#define   LPASS_RSCC_TCS1_CMD2_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD2_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD2_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD2_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD2_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD2_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD2_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD3_DRV0_STATUS          (0x170A5018)
#define   LPASS_RSCC_TCS1_CMD3_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD3_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD3_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD3_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD3_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD3_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD3_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD4_DRV0_STATUS          (0x170A502C)
#define   LPASS_RSCC_TCS1_CMD4_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD4_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD4_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD4_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD4_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD4_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD4_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD5_DRV0_STATUS          (0x170A5040)
#define   LPASS_RSCC_TCS1_CMD5_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD5_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD5_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD5_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD5_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD5_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD5_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD6_DRV0_STATUS          (0x170A5054)
#define   LPASS_RSCC_TCS1_CMD6_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD6_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD6_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD6_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD6_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD6_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD6_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD7_DRV0_STATUS          (0x170A5068)
#define   LPASS_RSCC_TCS1_CMD7_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD7_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD7_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD7_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD7_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD7_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD7_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD8_DRV0_STATUS          (0x170A507C)
#define   LPASS_RSCC_TCS1_CMD8_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD8_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD8_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD8_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD8_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD8_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD8_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD9_DRV0_STATUS          (0x170A5090)
#define   LPASS_RSCC_TCS1_CMD9_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD9_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD9_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD9_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD9_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD9_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD9_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD10_DRV0_STATUS         (0x170A50A4)
#define   LPASS_RSCC_TCS1_CMD10_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD10_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD10_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD10_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD10_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD10_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD10_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD11_DRV0_STATUS         (0x170A50B8)
#define   LPASS_RSCC_TCS1_CMD11_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD11_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD11_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD11_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD11_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD11_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD11_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD12_DRV0_STATUS         (0x170A50CC)
#define   LPASS_RSCC_TCS1_CMD12_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD12_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD12_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD12_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD12_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD12_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD12_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD13_DRV0_STATUS         (0x170A50E0)
#define   LPASS_RSCC_TCS1_CMD13_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD13_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD13_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD13_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD13_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD13_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD13_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD14_DRV0_STATUS         (0x170A50F4)
#define   LPASS_RSCC_TCS1_CMD14_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD14_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD14_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD14_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD14_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD14_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD14_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS1_CMD15_DRV0_STATUS         (0x170A5108)
#define   LPASS_RSCC_TCS1_CMD15_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD15_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS1_CMD15_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS1_CMD15_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS1_CMD15_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS1_CMD15_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS1_CMD15_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD0_DRV0_STATUS          (0x170A527C)
#define   LPASS_RSCC_TCS2_CMD0_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD0_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD0_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD0_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD0_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD0_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD0_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD1_DRV0_STATUS          (0x170A5290)
#define   LPASS_RSCC_TCS2_CMD1_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD1_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD1_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD1_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD1_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD1_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD1_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD2_DRV0_STATUS          (0x170A52A4)
#define   LPASS_RSCC_TCS2_CMD2_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD2_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD2_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD2_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD2_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD2_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD2_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD3_DRV0_STATUS          (0x170A52B8)
#define   LPASS_RSCC_TCS2_CMD3_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD3_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD3_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD3_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD3_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD3_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD3_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD4_DRV0_STATUS          (0x170A52CC)
#define   LPASS_RSCC_TCS2_CMD4_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD4_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD4_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD4_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD4_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD4_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD4_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD5_DRV0_STATUS          (0x170A52E0)
#define   LPASS_RSCC_TCS2_CMD5_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD5_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD5_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD5_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD5_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD5_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD5_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD6_DRV0_STATUS          (0x170A52F4)
#define   LPASS_RSCC_TCS2_CMD6_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD6_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD6_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD6_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD6_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD6_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD6_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD7_DRV0_STATUS          (0x170A5308)
#define   LPASS_RSCC_TCS2_CMD7_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD7_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD7_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD7_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD7_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD7_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD7_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD8_DRV0_STATUS          (0x170A531C)
#define   LPASS_RSCC_TCS2_CMD8_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD8_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD8_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD8_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD8_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD8_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD8_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD9_DRV0_STATUS          (0x170A5330)
#define   LPASS_RSCC_TCS2_CMD9_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD9_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD9_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD9_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD9_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD9_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD9_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD10_DRV0_STATUS         (0x170A5344)
#define   LPASS_RSCC_TCS2_CMD10_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD10_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD10_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD10_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD10_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD10_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD10_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD11_DRV0_STATUS         (0x170A5358)
#define   LPASS_RSCC_TCS2_CMD11_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD11_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD11_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD11_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD11_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD11_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD11_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD12_DRV0_STATUS         (0x170A536C)
#define   LPASS_RSCC_TCS2_CMD12_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD12_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD12_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD12_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD12_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD12_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD12_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD13_DRV0_STATUS         (0x170A5380)
#define   LPASS_RSCC_TCS2_CMD13_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD13_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD13_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD13_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD13_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD13_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD13_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD14_DRV0_STATUS         (0x170A5394)
#define   LPASS_RSCC_TCS2_CMD14_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD14_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD14_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD14_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD14_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD14_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD14_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS2_CMD15_DRV0_STATUS         (0x170A53A8)
#define   LPASS_RSCC_TCS2_CMD15_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD15_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS2_CMD15_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS2_CMD15_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS2_CMD15_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS2_CMD15_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS2_CMD15_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD0_DRV0_STATUS          (0x170A551C)
#define   LPASS_RSCC_TCS3_CMD0_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD0_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD0_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD0_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD0_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD0_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD0_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD1_DRV0_STATUS          (0x170A5530)
#define   LPASS_RSCC_TCS3_CMD1_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD1_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD1_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD1_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD1_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD1_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD1_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD2_DRV0_STATUS          (0x170A5544)
#define   LPASS_RSCC_TCS3_CMD2_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD2_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD2_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD2_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD2_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD2_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD2_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD3_DRV0_STATUS          (0x170A5558)
#define   LPASS_RSCC_TCS3_CMD3_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD3_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD3_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD3_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD3_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD3_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD3_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD4_DRV0_STATUS          (0x170A556C)
#define   LPASS_RSCC_TCS3_CMD4_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD4_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD4_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD4_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD4_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD4_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD4_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD5_DRV0_STATUS          (0x170A5580)
#define   LPASS_RSCC_TCS3_CMD5_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD5_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD5_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD5_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD5_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD5_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD5_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD6_DRV0_STATUS          (0x170A5594)
#define   LPASS_RSCC_TCS3_CMD6_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD6_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD6_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD6_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD6_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD6_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD6_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD7_DRV0_STATUS          (0x170A55A8)
#define   LPASS_RSCC_TCS3_CMD7_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD7_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD7_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD7_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD7_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD7_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD7_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD8_DRV0_STATUS          (0x170A55BC)
#define   LPASS_RSCC_TCS3_CMD8_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD8_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD8_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD8_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD8_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD8_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD8_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD9_DRV0_STATUS          (0x170A55D0)
#define   LPASS_RSCC_TCS3_CMD9_DRV0_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD9_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD9_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD9_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD9_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD9_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD9_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD10_DRV0_STATUS         (0x170A55E4)
#define   LPASS_RSCC_TCS3_CMD10_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD10_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD10_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD10_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD10_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD10_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD10_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD11_DRV0_STATUS         (0x170A55F8)
#define   LPASS_RSCC_TCS3_CMD11_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD11_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD11_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD11_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD11_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD11_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD11_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD12_DRV0_STATUS         (0x170A560C)
#define   LPASS_RSCC_TCS3_CMD12_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD12_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD12_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD12_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD12_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD12_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD12_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD13_DRV0_STATUS         (0x170A5620)
#define   LPASS_RSCC_TCS3_CMD13_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD13_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD13_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD13_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD13_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD13_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD13_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD14_DRV0_STATUS         (0x170A5634)
#define   LPASS_RSCC_TCS3_CMD14_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD14_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD14_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD14_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD14_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD14_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD14_DRV0_STATUS__TRIGGERED___S               0
#define LPASS_RSCC_TCS3_CMD15_DRV0_STATUS         (0x170A5648)
#define   LPASS_RSCC_TCS3_CMD15_DRV0_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD15_DRV0_STATUS__COMPLETED___M 0x00010000
#define   LPASS_RSCC_TCS3_CMD15_DRV0_STATUS__COMPLETED___S              16
#define   LPASS_RSCC_TCS3_CMD15_DRV0_STATUS__ISSUED___M 0x00000100
#define   LPASS_RSCC_TCS3_CMD15_DRV0_STATUS__ISSUED___S               8
#define   LPASS_RSCC_TCS3_CMD15_DRV0_STATUS__TRIGGERED___M 0x00000001
#define   LPASS_RSCC_TCS3_CMD15_DRV0_STATUS__TRIGGERED___S               0

#define LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA(m,n) (0x170A4D40+0x2A0*(m)+0x14*(n))
#define   LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA_mMIN 0    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA_mMAX 3    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA_nMIN 0    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA_nMAX 15   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA_ELEM 64   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA___POR 0x00000000
#define   LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___POR 0x00000000
#define   LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define   LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA___M 0xFFFFFFFF   
#define   LPASS_RSCC_TCSm_CMDn_DRV0_READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD0_DRV0_READ_RESPONSE_DATA (0x170A4D40)
#define   LPASS_RSCC_TCS0_CMD0_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD0_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD0_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD1_DRV0_READ_RESPONSE_DATA (0x170A4D54)
#define   LPASS_RSCC_TCS0_CMD1_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD1_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD1_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD2_DRV0_READ_RESPONSE_DATA (0x170A4D68)
#define   LPASS_RSCC_TCS0_CMD2_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD2_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD2_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD3_DRV0_READ_RESPONSE_DATA (0x170A4D7C)
#define   LPASS_RSCC_TCS0_CMD3_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD3_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD3_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD4_DRV0_READ_RESPONSE_DATA (0x170A4D90)
#define   LPASS_RSCC_TCS0_CMD4_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD4_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD4_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD5_DRV0_READ_RESPONSE_DATA (0x170A4DA4)
#define   LPASS_RSCC_TCS0_CMD5_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD5_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD5_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD6_DRV0_READ_RESPONSE_DATA (0x170A4DB8)
#define   LPASS_RSCC_TCS0_CMD6_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD6_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD6_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD7_DRV0_READ_RESPONSE_DATA (0x170A4DCC)
#define   LPASS_RSCC_TCS0_CMD7_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD7_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD7_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD8_DRV0_READ_RESPONSE_DATA (0x170A4DE0)
#define   LPASS_RSCC_TCS0_CMD8_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD8_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD8_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD9_DRV0_READ_RESPONSE_DATA (0x170A4DF4)
#define   LPASS_RSCC_TCS0_CMD9_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD9_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD9_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD10_DRV0_READ_RESPONSE_DATA (0x170A4E08)
#define   LPASS_RSCC_TCS0_CMD10_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD10_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD10_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD11_DRV0_READ_RESPONSE_DATA (0x170A4E1C)
#define   LPASS_RSCC_TCS0_CMD11_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD11_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD11_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD12_DRV0_READ_RESPONSE_DATA (0x170A4E30)
#define   LPASS_RSCC_TCS0_CMD12_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD12_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD12_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD13_DRV0_READ_RESPONSE_DATA (0x170A4E44)
#define   LPASS_RSCC_TCS0_CMD13_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD13_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD13_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD14_DRV0_READ_RESPONSE_DATA (0x170A4E58)
#define   LPASS_RSCC_TCS0_CMD14_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD14_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD14_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS0_CMD15_DRV0_READ_RESPONSE_DATA (0x170A4E6C)
#define   LPASS_RSCC_TCS0_CMD15_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS0_CMD15_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS0_CMD15_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD0_DRV0_READ_RESPONSE_DATA (0x170A4FE0)
#define   LPASS_RSCC_TCS1_CMD0_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD0_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD0_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD1_DRV0_READ_RESPONSE_DATA (0x170A4FF4)
#define   LPASS_RSCC_TCS1_CMD1_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD1_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD1_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD2_DRV0_READ_RESPONSE_DATA (0x170A5008)
#define   LPASS_RSCC_TCS1_CMD2_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD2_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD2_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD3_DRV0_READ_RESPONSE_DATA (0x170A501C)
#define   LPASS_RSCC_TCS1_CMD3_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD3_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD3_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD4_DRV0_READ_RESPONSE_DATA (0x170A5030)
#define   LPASS_RSCC_TCS1_CMD4_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD4_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD4_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD5_DRV0_READ_RESPONSE_DATA (0x170A5044)
#define   LPASS_RSCC_TCS1_CMD5_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD5_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD5_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD6_DRV0_READ_RESPONSE_DATA (0x170A5058)
#define   LPASS_RSCC_TCS1_CMD6_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD6_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD6_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD7_DRV0_READ_RESPONSE_DATA (0x170A506C)
#define   LPASS_RSCC_TCS1_CMD7_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD7_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD7_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD8_DRV0_READ_RESPONSE_DATA (0x170A5080)
#define   LPASS_RSCC_TCS1_CMD8_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD8_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD8_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD9_DRV0_READ_RESPONSE_DATA (0x170A5094)
#define   LPASS_RSCC_TCS1_CMD9_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD9_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD9_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD10_DRV0_READ_RESPONSE_DATA (0x170A50A8)
#define   LPASS_RSCC_TCS1_CMD10_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD10_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD10_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD11_DRV0_READ_RESPONSE_DATA (0x170A50BC)
#define   LPASS_RSCC_TCS1_CMD11_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD11_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD11_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD12_DRV0_READ_RESPONSE_DATA (0x170A50D0)
#define   LPASS_RSCC_TCS1_CMD12_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD12_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD12_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD13_DRV0_READ_RESPONSE_DATA (0x170A50E4)
#define   LPASS_RSCC_TCS1_CMD13_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD13_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD13_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD14_DRV0_READ_RESPONSE_DATA (0x170A50F8)
#define   LPASS_RSCC_TCS1_CMD14_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD14_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD14_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS1_CMD15_DRV0_READ_RESPONSE_DATA (0x170A510C)
#define   LPASS_RSCC_TCS1_CMD15_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS1_CMD15_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS1_CMD15_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD0_DRV0_READ_RESPONSE_DATA (0x170A5280)
#define   LPASS_RSCC_TCS2_CMD0_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD0_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD0_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD1_DRV0_READ_RESPONSE_DATA (0x170A5294)
#define   LPASS_RSCC_TCS2_CMD1_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD1_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD1_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD2_DRV0_READ_RESPONSE_DATA (0x170A52A8)
#define   LPASS_RSCC_TCS2_CMD2_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD2_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD2_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD3_DRV0_READ_RESPONSE_DATA (0x170A52BC)
#define   LPASS_RSCC_TCS2_CMD3_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD3_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD3_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD4_DRV0_READ_RESPONSE_DATA (0x170A52D0)
#define   LPASS_RSCC_TCS2_CMD4_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD4_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD4_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD5_DRV0_READ_RESPONSE_DATA (0x170A52E4)
#define   LPASS_RSCC_TCS2_CMD5_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD5_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD5_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD6_DRV0_READ_RESPONSE_DATA (0x170A52F8)
#define   LPASS_RSCC_TCS2_CMD6_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD6_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD6_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD7_DRV0_READ_RESPONSE_DATA (0x170A530C)
#define   LPASS_RSCC_TCS2_CMD7_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD7_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD7_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD8_DRV0_READ_RESPONSE_DATA (0x170A5320)
#define   LPASS_RSCC_TCS2_CMD8_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD8_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD8_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD9_DRV0_READ_RESPONSE_DATA (0x170A5334)
#define   LPASS_RSCC_TCS2_CMD9_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD9_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD9_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD10_DRV0_READ_RESPONSE_DATA (0x170A5348)
#define   LPASS_RSCC_TCS2_CMD10_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD10_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD10_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD11_DRV0_READ_RESPONSE_DATA (0x170A535C)
#define   LPASS_RSCC_TCS2_CMD11_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD11_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD11_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD12_DRV0_READ_RESPONSE_DATA (0x170A5370)
#define   LPASS_RSCC_TCS2_CMD12_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD12_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD12_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD13_DRV0_READ_RESPONSE_DATA (0x170A5384)
#define   LPASS_RSCC_TCS2_CMD13_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD13_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD13_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD14_DRV0_READ_RESPONSE_DATA (0x170A5398)
#define   LPASS_RSCC_TCS2_CMD14_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD14_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD14_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS2_CMD15_DRV0_READ_RESPONSE_DATA (0x170A53AC)
#define   LPASS_RSCC_TCS2_CMD15_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS2_CMD15_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS2_CMD15_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD0_DRV0_READ_RESPONSE_DATA (0x170A5520)
#define   LPASS_RSCC_TCS3_CMD0_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD0_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD0_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD1_DRV0_READ_RESPONSE_DATA (0x170A5534)
#define   LPASS_RSCC_TCS3_CMD1_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD1_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD1_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD2_DRV0_READ_RESPONSE_DATA (0x170A5548)
#define   LPASS_RSCC_TCS3_CMD2_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD2_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD2_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD3_DRV0_READ_RESPONSE_DATA (0x170A555C)
#define   LPASS_RSCC_TCS3_CMD3_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD3_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD3_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD4_DRV0_READ_RESPONSE_DATA (0x170A5570)
#define   LPASS_RSCC_TCS3_CMD4_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD4_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD4_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD5_DRV0_READ_RESPONSE_DATA (0x170A5584)
#define   LPASS_RSCC_TCS3_CMD5_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD5_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD5_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD6_DRV0_READ_RESPONSE_DATA (0x170A5598)
#define   LPASS_RSCC_TCS3_CMD6_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD6_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD6_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD7_DRV0_READ_RESPONSE_DATA (0x170A55AC)
#define   LPASS_RSCC_TCS3_CMD7_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD7_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD7_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD8_DRV0_READ_RESPONSE_DATA (0x170A55C0)
#define   LPASS_RSCC_TCS3_CMD8_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD8_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD8_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD9_DRV0_READ_RESPONSE_DATA (0x170A55D4)
#define   LPASS_RSCC_TCS3_CMD9_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD9_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD9_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD10_DRV0_READ_RESPONSE_DATA (0x170A55E8)
#define   LPASS_RSCC_TCS3_CMD10_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD10_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD10_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD11_DRV0_READ_RESPONSE_DATA (0x170A55FC)
#define   LPASS_RSCC_TCS3_CMD11_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD11_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD11_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD12_DRV0_READ_RESPONSE_DATA (0x170A5610)
#define   LPASS_RSCC_TCS3_CMD12_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD12_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD12_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD13_DRV0_READ_RESPONSE_DATA (0x170A5624)
#define   LPASS_RSCC_TCS3_CMD13_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD13_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD13_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD14_DRV0_READ_RESPONSE_DATA (0x170A5638)
#define   LPASS_RSCC_TCS3_CMD14_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD14_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD14_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0
#define LPASS_RSCC_TCS3_CMD15_DRV0_READ_RESPONSE_DATA (0x170A564C)
#define   LPASS_RSCC_TCS3_CMD15_DRV0_READ_RESPONSE_DATA___RWC QCSR_REG_RO    
#define   LPASS_RSCC_TCS3_CMD15_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___M 0xFFFFFFFF
#define   LPASS_RSCC_TCS3_CMD15_DRV0_READ_RESPONSE_DATA__READ_RESPONSE_DATA___S               0

#define LPASS_AHBE_ABT_HW_VERSION                 (0x170B7000)
#define   LPASS_AHBE_ABT_HW_VERSION___RWC           QCSR_REG_RO    
#define   LPASS_AHBE_ABT_HW_VERSION___POR        0x10000000
#define   LPASS_AHBE_ABT_HW_VERSION__MAJOR___POR 0x1
#define   LPASS_AHBE_ABT_HW_VERSION__MINOR___POR 0x000
#define   LPASS_AHBE_ABT_HW_VERSION__STEP___POR  0x0000
#define   LPASS_AHBE_ABT_HW_VERSION__MAJOR___M   0xF0000000
#define   LPASS_AHBE_ABT_HW_VERSION__MAJOR___S                28
#define   LPASS_AHBE_ABT_HW_VERSION__MINOR___M   0x0FFF0000
#define   LPASS_AHBE_ABT_HW_VERSION__MINOR___S                16
#define   LPASS_AHBE_ABT_HW_VERSION__STEP___M    0x0000FFFF
#define   LPASS_AHBE_ABT_HW_VERSION__STEP___S                  0
#define   LPASS_AHBE_ABT_HW_VERSION___M          0xFFFFFFFF   
#define   LPASS_AHBE_ABT_HW_VERSION___S                        0

#define LPASS_AHBE_ABT_INST_ID                    (0x170B7004)
#define   LPASS_AHBE_ABT_INST_ID___RWC              QCSR_REG_RW    
#define   LPASS_AHBE_ABT_INST_ID___POR           0x00000000
#define   LPASS_AHBE_ABT_INST_ID__INSTID___POR   0x00000000
#define   LPASS_AHBE_ABT_INST_ID__INSTID___M     0xFFFFFFFF
#define   LPASS_AHBE_ABT_INST_ID__INSTID___S                   0
#define   LPASS_AHBE_ABT_INST_ID___M             0xFFFFFFFF   
#define   LPASS_AHBE_ABT_INST_ID___S                           0

#define LPASS_AHBE_ABT_NUM_SLAVES                 (0x170B7008)
#define   LPASS_AHBE_ABT_NUM_SLAVES___RWC           QCSR_REG_RO    
#define   LPASS_AHBE_ABT_NUM_SLAVES___POR        0x00000005
#define   LPASS_AHBE_ABT_NUM_SLAVES__NUMSLAVES___POR 0x5
#define   LPASS_AHBE_ABT_NUM_SLAVES__NUMSLAVES___M 0x0000003F
#define   LPASS_AHBE_ABT_NUM_SLAVES__NUMSLAVES___S               0
#define   LPASS_AHBE_ABT_NUM_SLAVES___M          0x0000003F   
#define   LPASS_AHBE_ABT_NUM_SLAVES___S                        0

#define LPASS_AHBE_ABT_TIMER_LOADVAL              (0x170B700C)
#define   LPASS_AHBE_ABT_TIMER_LOADVAL___RWC        QCSR_REG_RW    
#define   LPASS_AHBE_ABT_TIMER_LOADVAL___POR     0x000000FF
#define   LPASS_AHBE_ABT_TIMER_LOADVAL__LOADVAL___POR 0xFF
#define   LPASS_AHBE_ABT_TIMER_LOADVAL__LOADVAL___M 0x000000FF
#define   LPASS_AHBE_ABT_TIMER_LOADVAL__LOADVAL___S               0
#define   LPASS_AHBE_ABT_TIMER_LOADVAL___M       0x000000FF   
#define   LPASS_AHBE_ABT_TIMER_LOADVAL___S                     0

#define LPASS_AHBE_ABT_TIMER_MODE                 (0x170B7010)
#define   LPASS_AHBE_ABT_TIMER_MODE___RWC           QCSR_REG_RW    
#define   LPASS_AHBE_ABT_TIMER_MODE___POR        0x00000000
#define   LPASS_AHBE_ABT_TIMER_MODE__MODE___POR  0x0
#define   LPASS_AHBE_ABT_TIMER_MODE__MODE___M    0x00000001
#define   LPASS_AHBE_ABT_TIMER_MODE__MODE___S                  0
#define   LPASS_AHBE_ABT_TIMER_MODE___M          0x00000001   
#define   LPASS_AHBE_ABT_TIMER_MODE___S                        0

#define LPASS_AHBE_ABT_INTR_STATUS                (0x170B7014)
#define   LPASS_AHBE_ABT_INTR_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_AHBE_ABT_INTR_STATUS___POR       0x00000000
#define   LPASS_AHBE_ABT_INTR_STATUS__INTRSTATUS___POR 0x0
#define   LPASS_AHBE_ABT_INTR_STATUS__INTRSTATUS___M 0x00000001
#define   LPASS_AHBE_ABT_INTR_STATUS__INTRSTATUS___S               0
#define   LPASS_AHBE_ABT_INTR_STATUS___M         0x00000001   
#define   LPASS_AHBE_ABT_INTR_STATUS___S                       0

#define LPASS_AHBE_ABT_INTR_CLEAR                 (0x170B7018)
#define   LPASS_AHBE_ABT_INTR_CLEAR___RWC           QCSR_REG_WO    
#define   LPASS_AHBE_ABT_INTR_CLEAR___POR        0x00000000
#define   LPASS_AHBE_ABT_INTR_CLEAR__INTRCLEAR___POR 0x0
#define   LPASS_AHBE_ABT_INTR_CLEAR__INTRCLEAR___M 0x00000001
#define   LPASS_AHBE_ABT_INTR_CLEAR__INTRCLEAR___S               0
#define   LPASS_AHBE_ABT_INTR_CLEAR___M          0x00000001   
#define   LPASS_AHBE_ABT_INTR_CLEAR___S                        0

#define LPASS_AHBE_ABT_INTR_ENABLE                (0x170B701C)
#define   LPASS_AHBE_ABT_INTR_ENABLE___RWC          QCSR_REG_RW    
#define   LPASS_AHBE_ABT_INTR_ENABLE___POR       0x00000000
#define   LPASS_AHBE_ABT_INTR_ENABLE__INTRENABLE___POR 0x0
#define   LPASS_AHBE_ABT_INTR_ENABLE__INTRENABLE___M 0x00000001
#define   LPASS_AHBE_ABT_INTR_ENABLE__INTRENABLE___S               0
#define   LPASS_AHBE_ABT_INTR_ENABLE___M         0x00000001   
#define   LPASS_AHBE_ABT_INTR_ENABLE___S                       0

#define LPASS_AHBE_ABT_SYND_VALID                 (0x170B7020)
#define   LPASS_AHBE_ABT_SYND_VALID___RWC           QCSR_REG_RO    
#define   LPASS_AHBE_ABT_SYND_VALID___POR        0x00000000
#define   LPASS_AHBE_ABT_SYND_VALID__SYNDVALID___POR 0x0
#define   LPASS_AHBE_ABT_SYND_VALID__SYNDVALID___M 0x00000001
#define   LPASS_AHBE_ABT_SYND_VALID__SYNDVALID___S               0
#define   LPASS_AHBE_ABT_SYND_VALID___M          0x00000001   
#define   LPASS_AHBE_ABT_SYND_VALID___S                        0

#define LPASS_AHBE_ABT_SYND_CLEAR                 (0x170B7024)
#define   LPASS_AHBE_ABT_SYND_CLEAR___RWC           QCSR_REG_WO    
#define   LPASS_AHBE_ABT_SYND_CLEAR___POR        0x00000000
#define   LPASS_AHBE_ABT_SYND_CLEAR__SYNDCLEAR___POR 0x0
#define   LPASS_AHBE_ABT_SYND_CLEAR__SYNDCLEAR___M 0x00000001
#define   LPASS_AHBE_ABT_SYND_CLEAR__SYNDCLEAR___S               0
#define   LPASS_AHBE_ABT_SYND_CLEAR___M          0x00000001   
#define   LPASS_AHBE_ABT_SYND_CLEAR___S                        0

#define LPASS_AHBE_ABT_SYND_ID                    (0x170B7028)
#define   LPASS_AHBE_ABT_SYND_ID___RWC              QCSR_REG_RO    
#define   LPASS_AHBE_ABT_SYND_ID___POR           0x00000000
#define   LPASS_AHBE_ABT_SYND_ID__BID___POR      0x0
#define   LPASS_AHBE_ABT_SYND_ID__PID___POR      0x00
#define   LPASS_AHBE_ABT_SYND_ID__MID___POR      0x00
#define   LPASS_AHBE_ABT_SYND_ID__BID___M        0x0000E000
#define   LPASS_AHBE_ABT_SYND_ID__BID___S                     13
#define   LPASS_AHBE_ABT_SYND_ID__PID___M        0x00001F00
#define   LPASS_AHBE_ABT_SYND_ID__PID___S                      8
#define   LPASS_AHBE_ABT_SYND_ID__MID___M        0x000000FF
#define   LPASS_AHBE_ABT_SYND_ID__MID___S                      0
#define   LPASS_AHBE_ABT_SYND_ID___M             0x0000FFFF   
#define   LPASS_AHBE_ABT_SYND_ID___S                           0

#define LPASS_AHBE_ABT_SYND_ADDR0                 (0x170B702C)
#define   LPASS_AHBE_ABT_SYND_ADDR0___RWC           QCSR_REG_RO    
#define   LPASS_AHBE_ABT_SYND_ADDR0___POR        0x00000000
#define   LPASS_AHBE_ABT_SYND_ADDR0__SYNDADDR0___POR 0x00000000
#define   LPASS_AHBE_ABT_SYND_ADDR0__SYNDADDR0___M 0xFFFFFFFF
#define   LPASS_AHBE_ABT_SYND_ADDR0__SYNDADDR0___S               0
#define   LPASS_AHBE_ABT_SYND_ADDR0___M          0xFFFFFFFF   
#define   LPASS_AHBE_ABT_SYND_ADDR0___S                        0

#define LPASS_AHBE_ABT_SYND_ADDR1                 (0x170B7030)
#define   LPASS_AHBE_ABT_SYND_ADDR1___RWC           QCSR_REG_RO    
#define   LPASS_AHBE_ABT_SYND_ADDR1___POR        0x00000000
#define   LPASS_AHBE_ABT_SYND_ADDR1__SYNDADDR1___POR 0x00000000
#define   LPASS_AHBE_ABT_SYND_ADDR1__SYNDADDR1___M 0xFFFFFFFF
#define   LPASS_AHBE_ABT_SYND_ADDR1__SYNDADDR1___S               0
#define   LPASS_AHBE_ABT_SYND_ADDR1___M          0xFFFFFFFF   
#define   LPASS_AHBE_ABT_SYND_ADDR1___S                        0

#define LPASS_AHBE_ABT_SYND_HREADY                (0x170B7034)
#define   LPASS_AHBE_ABT_SYND_HREADY___RWC          QCSR_REG_RO    
#define   LPASS_AHBE_ABT_SYND_HREADY___POR       0xFFFFFFFF
#define   LPASS_AHBE_ABT_SYND_HREADY__SYNDHREADY___POR 0xFFFFFFFF
#define   LPASS_AHBE_ABT_SYND_HREADY__SYNDHREADY___M 0xFFFFFFFF
#define   LPASS_AHBE_ABT_SYND_HREADY__SYNDHREADY___S               0
#define   LPASS_AHBE_ABT_SYND_HREADY___M         0xFFFFFFFF   
#define   LPASS_AHBE_ABT_SYND_HREADY___S                       0

#define LPASS_CSR_GP_CTL                          (0x170C0000)
#define   LPASS_CSR_GP_CTL___RWC                    QCSR_REG_RW    
#define   LPASS_CSR_GP_CTL___POR                 0x0000C00F
#define   LPASS_CSR_GP_CTL__SPARE_LPASS___POR    0x0000
#define   LPASS_CSR_GP_CTL__DRESET_EN___POR      0x0
#define   LPASS_CSR_GP_CTL__DISABLE_AHBI_ABORT_REQ___POR 0x1
#define   LPASS_CSR_GP_CTL__DISABLE_AHBL_ABORT_REQ___POR 0x1
#define   LPASS_CSR_GP_CTL__AHB2AHB_HMEM_FIX_DISABLE___POR 0x0
#define   LPASS_CSR_GP_CTL__TLB_PL_HPROT_NB_EN___POR 0x1
#define   LPASS_CSR_GP_CTL__SPDIFTX_HPROT_NB_EN___POR 0x1
#define   LPASS_CSR_GP_CTL__DML_HPROT_NB_EN___POR 0x1
#define   LPASS_CSR_GP_CTL__RESMP_HPROT_NB_EN___POR 0x1
#define   LPASS_CSR_GP_CTL__SPARE_LPASS___M      0xFFFE0000
#define   LPASS_CSR_GP_CTL__SPARE_LPASS___S                   17
#define   LPASS_CSR_GP_CTL__DRESET_EN___M        0x00010000
#define   LPASS_CSR_GP_CTL__DRESET_EN___S                     16
#define   LPASS_CSR_GP_CTL__DISABLE_AHBI_ABORT_REQ___M 0x00008000
#define   LPASS_CSR_GP_CTL__DISABLE_AHBI_ABORT_REQ___S              15
#define   LPASS_CSR_GP_CTL__DISABLE_AHBL_ABORT_REQ___M 0x00004000
#define   LPASS_CSR_GP_CTL__DISABLE_AHBL_ABORT_REQ___S              14
#define   LPASS_CSR_GP_CTL__AHB2AHB_HMEM_FIX_DISABLE___M 0x00000010
#define   LPASS_CSR_GP_CTL__AHB2AHB_HMEM_FIX_DISABLE___S               4
#define   LPASS_CSR_GP_CTL__TLB_PL_HPROT_NB_EN___M 0x00000008
#define   LPASS_CSR_GP_CTL__TLB_PL_HPROT_NB_EN___S               3
#define   LPASS_CSR_GP_CTL__SPDIFTX_HPROT_NB_EN___M 0x00000004
#define   LPASS_CSR_GP_CTL__SPDIFTX_HPROT_NB_EN___S               2
#define   LPASS_CSR_GP_CTL__DML_HPROT_NB_EN___M  0x00000002
#define   LPASS_CSR_GP_CTL__DML_HPROT_NB_EN___S                1
#define   LPASS_CSR_GP_CTL__RESMP_HPROT_NB_EN___M 0x00000001
#define   LPASS_CSR_GP_CTL__RESMP_HPROT_NB_EN___S               0
#define   LPASS_CSR_GP_CTL___M                   0xFFFFC01F   
#define   LPASS_CSR_GP_CTL___S                                 0

#define LPASS_CSR_MEMTYPE_CTL                     (0x170C0004)
#define   LPASS_CSR_MEMTYPE_CTL___RWC               QCSR_REG_RW    
#define   LPASS_CSR_MEMTYPE_CTL___POR            0x40444444
#define   LPASS_CSR_MEMTYPE_CTL__CORE_MEMTYPE___POR 0x2
#define   LPASS_CSR_MEMTYPE_CTL__CORE_MEMTYPE_EN___POR 0x0
#define   LPASS_CSR_MEMTYPE_CTL__TLB_PL_MEMTYPE___POR 0x2
#define   LPASS_CSR_MEMTYPE_CTL__TLB_PL_MEMTYPE_EN___POR 0x0
#define   LPASS_CSR_MEMTYPE_CTL__SPDIFTX_MEMTYPE___POR 0x2
#define   LPASS_CSR_MEMTYPE_CTL__SPDIFTX_MEMTYPE_EN___POR 0x0
#define   LPASS_CSR_MEMTYPE_CTL__HDMIRX_MEMTYPE___POR 0x2
#define   LPASS_CSR_MEMTYPE_CTL__HDMIRX_MEMTYPE_EN___POR 0x0
#define   LPASS_CSR_MEMTYPE_CTL__RESMP_MEMTYPE___POR 0x2
#define   LPASS_CSR_MEMTYPE_CTL__RESMP_MEMTYPE_EN___POR 0x0
#define   LPASS_CSR_MEMTYPE_CTL__LPAIF_MEMTYPE___POR 0x2
#define   LPASS_CSR_MEMTYPE_CTL__LPAIF_MEMTYPE_EN___POR 0x0
#define   LPASS_CSR_MEMTYPE_CTL__DML_MEMTYPE___POR 0x2
#define   LPASS_CSR_MEMTYPE_CTL__DML_MEMTYPE_EN___POR 0x0
#define   LPASS_CSR_MEMTYPE_CTL__CORE_MEMTYPE___M 0xE0000000
#define   LPASS_CSR_MEMTYPE_CTL__CORE_MEMTYPE___S              29
#define   LPASS_CSR_MEMTYPE_CTL__CORE_MEMTYPE_EN___M 0x10000000
#define   LPASS_CSR_MEMTYPE_CTL__CORE_MEMTYPE_EN___S              28
#define   LPASS_CSR_MEMTYPE_CTL__CORE_MEMTYPE_EN__DISABLE             0x0
#define   LPASS_CSR_MEMTYPE_CTL__CORE_MEMTYPE_EN__ENABLE             0x1
#define   LPASS_CSR_MEMTYPE_CTL__TLB_PL_MEMTYPE___M 0x00E00000
#define   LPASS_CSR_MEMTYPE_CTL__TLB_PL_MEMTYPE___S              21
#define   LPASS_CSR_MEMTYPE_CTL__TLB_PL_MEMTYPE_EN___M 0x00100000
#define   LPASS_CSR_MEMTYPE_CTL__TLB_PL_MEMTYPE_EN___S              20
#define   LPASS_CSR_MEMTYPE_CTL__TLB_PL_MEMTYPE_EN__DISABLE             0x0
#define   LPASS_CSR_MEMTYPE_CTL__TLB_PL_MEMTYPE_EN__ENABLE             0x1
#define   LPASS_CSR_MEMTYPE_CTL__SPDIFTX_MEMTYPE___M 0x000E0000
#define   LPASS_CSR_MEMTYPE_CTL__SPDIFTX_MEMTYPE___S              17
#define   LPASS_CSR_MEMTYPE_CTL__SPDIFTX_MEMTYPE_EN___M 0x00010000
#define   LPASS_CSR_MEMTYPE_CTL__SPDIFTX_MEMTYPE_EN___S              16
#define   LPASS_CSR_MEMTYPE_CTL__SPDIFTX_MEMTYPE_EN__DISABLE             0x0
#define   LPASS_CSR_MEMTYPE_CTL__SPDIFTX_MEMTYPE_EN__ENABLE             0x1
#define   LPASS_CSR_MEMTYPE_CTL__HDMIRX_MEMTYPE___M 0x0000E000
#define   LPASS_CSR_MEMTYPE_CTL__HDMIRX_MEMTYPE___S              13
#define   LPASS_CSR_MEMTYPE_CTL__HDMIRX_MEMTYPE_EN___M 0x00001000
#define   LPASS_CSR_MEMTYPE_CTL__HDMIRX_MEMTYPE_EN___S              12
#define   LPASS_CSR_MEMTYPE_CTL__HDMIRX_MEMTYPE_EN__DISABLE             0x0
#define   LPASS_CSR_MEMTYPE_CTL__HDMIRX_MEMTYPE_EN__ENABLE             0x1
#define   LPASS_CSR_MEMTYPE_CTL__RESMP_MEMTYPE___M 0x00000E00
#define   LPASS_CSR_MEMTYPE_CTL__RESMP_MEMTYPE___S               9
#define   LPASS_CSR_MEMTYPE_CTL__RESMP_MEMTYPE_EN___M 0x00000100
#define   LPASS_CSR_MEMTYPE_CTL__RESMP_MEMTYPE_EN___S               8
#define   LPASS_CSR_MEMTYPE_CTL__RESMP_MEMTYPE_EN__DISABLE             0x0
#define   LPASS_CSR_MEMTYPE_CTL__RESMP_MEMTYPE_EN__ENABLE             0x1
#define   LPASS_CSR_MEMTYPE_CTL__LPAIF_MEMTYPE___M 0x000000E0
#define   LPASS_CSR_MEMTYPE_CTL__LPAIF_MEMTYPE___S               5
#define   LPASS_CSR_MEMTYPE_CTL__LPAIF_MEMTYPE_EN___M 0x00000010
#define   LPASS_CSR_MEMTYPE_CTL__LPAIF_MEMTYPE_EN___S               4
#define   LPASS_CSR_MEMTYPE_CTL__LPAIF_MEMTYPE_EN__DISABLE             0x0
#define   LPASS_CSR_MEMTYPE_CTL__LPAIF_MEMTYPE_EN__ENABLE             0x1
#define   LPASS_CSR_MEMTYPE_CTL__DML_MEMTYPE___M 0x0000000E
#define   LPASS_CSR_MEMTYPE_CTL__DML_MEMTYPE___S               1
#define   LPASS_CSR_MEMTYPE_CTL__DML_MEMTYPE_EN___M 0x00000001
#define   LPASS_CSR_MEMTYPE_CTL__DML_MEMTYPE_EN___S               0
#define   LPASS_CSR_MEMTYPE_CTL__DML_MEMTYPE_EN__DISABLE             0x0
#define   LPASS_CSR_MEMTYPE_CTL__DML_MEMTYPE_EN__ENABLE             0x1
#define   LPASS_CSR_MEMTYPE_CTL___M              0xF0FFFFFF   
#define   LPASS_CSR_MEMTYPE_CTL___S                            0

#define LPASS_CSR_DEBUG_CTL                       (0x170C0010)
#define   LPASS_CSR_DEBUG_CTL___RWC                 QCSR_REG_RW    
#define   LPASS_CSR_DEBUG_CTL___POR              0x00000000
#define   LPASS_CSR_DEBUG_CTL__LPASS_DEBUG_EN___POR 0x0
#define   LPASS_CSR_DEBUG_CTL__SEL_ADDR___POR    0x00
#define   LPASS_CSR_DEBUG_CTL__SEL___POR         0x0
#define   LPASS_CSR_DEBUG_CTL__LPASS_DEBUG_EN___M 0x00010000
#define   LPASS_CSR_DEBUG_CTL__LPASS_DEBUG_EN___S              16
#define   LPASS_CSR_DEBUG_CTL__LPASS_DEBUG_EN__DISABLE_DRIVING_LPASS_BUS_ON_TO_MUX             0x0
#define   LPASS_CSR_DEBUG_CTL__LPASS_DEBUG_EN__DRIVE_DEBUG_BUS             0x1
#define   LPASS_CSR_DEBUG_CTL__SEL_ADDR___M      0x0000FF00
#define   LPASS_CSR_DEBUG_CTL__SEL_ADDR___S                    8
#define   LPASS_CSR_DEBUG_CTL__SEL___M           0x0000000F
#define   LPASS_CSR_DEBUG_CTL__SEL___S                         0
#define   LPASS_CSR_DEBUG_CTL__SEL__LPM0_SIGNALS             0x0
#define   LPASS_CSR_DEBUG_CTL__SEL__QOS_DEBUG_BUS             0x1
#define   LPASS_CSR_DEBUG_CTL__SEL__DML_DEBUG_BUS             0x2
#define   LPASS_CSR_DEBUG_CTL__SEL__AHB_DEBUG_BUS             0x3
#define   LPASS_CSR_DEBUG_CTL__SEL__AVTIMER_DEBUG_BUS             0x4
#define   LPASS_CSR_DEBUG_CTL__SEL__SLIMBUS_DEBUG_BUS             0x5
#define   LPASS_CSR_DEBUG_CTL__SEL__RESAMPLER_DEBUG_BUS             0x6
#define   LPASS_CSR_DEBUG_CTL__SEL__LPAIF_DEBUG_BUS             0x7
#define   LPASS_CSR_DEBUG_CTL__SEL__HDMIRX_DEBUG_BUS             0x8
#define   LPASS_CSR_DEBUG_CTL__SEL__AHB2AXI_BRIC_DEBUG_BUS             0x9
#define   LPASS_CSR_DEBUG_CTL__SEL__SLIMBUS1_DEBUG_BUS             0xA
#define   LPASS_CSR_DEBUG_CTL__SEL__CORE_SMMU_DEBUG_BUS             0xB
#define   LPASS_CSR_DEBUG_CTL__SEL__AHB2AHB_FABRIC_DEBUG_BUS             0xC
#define   LPASS_CSR_DEBUG_CTL__SEL__AHB2AHB_Q6SS_DEBUG_BUS             0xD
#define   LPASS_CSR_DEBUG_CTL__SEL__ALL_0S                   0xE
#define   LPASS_CSR_DEBUG_CTL__SEL__ALL_5S                   0xF
#define   LPASS_CSR_DEBUG_CTL___M                0x0001FF0F   
#define   LPASS_CSR_DEBUG_CTL___S                              0

#define LPASS_CSR_DEBUG_BUS                       (0x170C0014)
#define   LPASS_CSR_DEBUG_BUS___RWC                 QCSR_REG_RO    
#define   LPASS_CSR_DEBUG_BUS___POR              0x00000000
#define   LPASS_CSR_DEBUG_BUS__READ___POR        0x00000000
#define   LPASS_CSR_DEBUG_BUS__READ___M          0xFFFFFFFF
#define   LPASS_CSR_DEBUG_BUS__READ___S                        0
#define   LPASS_CSR_DEBUG_BUS___M                0xFFFFFFFF   
#define   LPASS_CSR_DEBUG_BUS___S                              0

#define LPASS_CSR_MAXLIM_CTL                      (0x170C0018)
#define   LPASS_CSR_MAXLIM_CTL___RWC                QCSR_REG_RW    
#define   LPASS_CSR_MAXLIM_CTL___POR             0x00000044
#define   LPASS_CSR_MAXLIM_CTL__BYPASS___POR     0x1
#define   LPASS_CSR_MAXLIM_CTL__MAX_WRITES___POR 0x04
#define   LPASS_CSR_MAXLIM_CTL__BYPASS___M       0x00000040
#define   LPASS_CSR_MAXLIM_CTL__BYPASS___S                     6
#define   LPASS_CSR_MAXLIM_CTL__BYPASS__OFF                  0x0
#define   LPASS_CSR_MAXLIM_CTL__BYPASS__ON                   0x1
#define   LPASS_CSR_MAXLIM_CTL__MAX_WRITES___M   0x0000003F
#define   LPASS_CSR_MAXLIM_CTL__MAX_WRITES___S                 0
#define   LPASS_CSR_MAXLIM_CTL___M               0x0000007F   
#define   LPASS_CSR_MAXLIM_CTL___S                             0

#define LPASS_AHBI_CFG                            (0x170C1004)
#define   LPASS_AHBI_CFG___RWC                      QCSR_REG_RW    
#define   LPASS_AHBI_CFG___POR                   0x00000101
#define   LPASS_AHBI_CFG__Q6SS_PRIORITY___POR    0x1
#define   LPASS_AHBI_CFG__FABRIC_PRIORITY___POR  0x0
#define   LPASS_AHBI_CFG__ROUND_ROBIN_EN___POR   0x1
#define   LPASS_AHBI_CFG__Q6SS_PRIORITY___M      0x00000F00
#define   LPASS_AHBI_CFG__Q6SS_PRIORITY___S                    8
#define   LPASS_AHBI_CFG__FABRIC_PRIORITY___M    0x000000F0
#define   LPASS_AHBI_CFG__FABRIC_PRIORITY___S                  4
#define   LPASS_AHBI_CFG__ROUND_ROBIN_EN___M     0x00000001
#define   LPASS_AHBI_CFG__ROUND_ROBIN_EN___S                   0
#define   LPASS_AHBI_CFG___M                     0x00000FF1   
#define   LPASS_AHBI_CFG___S                                   0

#define LPASS_AHBI_LOCK_CTL                       (0x170C1008)
#define   LPASS_AHBI_LOCK_CTL___RWC                 QCSR_REG_RW    
#define   LPASS_AHBI_LOCK_CTL___POR              0x00000000
#define   LPASS_AHBI_LOCK_CTL__Q6SS_LOCK_EN___POR 0x0
#define   LPASS_AHBI_LOCK_CTL__FABRIC_LOCK_EN___POR 0x0
#define   LPASS_AHBI_LOCK_CTL__Q6SS_LOCK_EN___M  0x00000002
#define   LPASS_AHBI_LOCK_CTL__Q6SS_LOCK_EN___S                1
#define   LPASS_AHBI_LOCK_CTL__FABRIC_LOCK_EN___M 0x00000001
#define   LPASS_AHBI_LOCK_CTL__FABRIC_LOCK_EN___S               0
#define   LPASS_AHBI_LOCK_CTL___M                0x00000003   
#define   LPASS_AHBI_LOCK_CTL___S                              0

#define LPASS_AHBX_CFG                            (0x170C1020)
#define   LPASS_AHBX_CFG___RWC                      QCSR_REG_RW    
#define   LPASS_AHBX_CFG___POR                   0x4001962B
#define   LPASS_AHBX_CFG__RESAMPLER_PRIORITY___POR 0x4
#define   LPASS_AHBX_CFG__SLIMBUS_PRIORITY___POR 0x0
#define   LPASS_AHBX_CFG__SLIMBUS1_PRIORITY___POR 0x3
#define   LPASS_AHBX_CFG__DM_PRIORITY___POR      0x1
#define   LPASS_AHBX_CFG__HDMI_PRIORITY___POR    0x6
#define   LPASS_AHBX_CFG__AUDIO_IF_PRIORITY___POR 0x2
#define   LPASS_AHBX_CFG__SPDIFTX_PRIORITY___POR 0x5
#define   LPASS_AHBX_CFG__ROUND_ROBIN_EN___POR   0x1
#define   LPASS_AHBX_CFG__RESAMPLER_PRIORITY___M 0x70000000
#define   LPASS_AHBX_CFG__RESAMPLER_PRIORITY___S              28
#define   LPASS_AHBX_CFG__SLIMBUS_PRIORITY___M   0x07000000
#define   LPASS_AHBX_CFG__SLIMBUS_PRIORITY___S                24
#define   LPASS_AHBX_CFG__SLIMBUS1_PRIORITY___M  0x00038000
#define   LPASS_AHBX_CFG__SLIMBUS1_PRIORITY___S               15
#define   LPASS_AHBX_CFG__DM_PRIORITY___M        0x00007000
#define   LPASS_AHBX_CFG__DM_PRIORITY___S                     12
#define   LPASS_AHBX_CFG__HDMI_PRIORITY___M      0x00000700
#define   LPASS_AHBX_CFG__HDMI_PRIORITY___S                    8
#define   LPASS_AHBX_CFG__AUDIO_IF_PRIORITY___M  0x00000070
#define   LPASS_AHBX_CFG__AUDIO_IF_PRIORITY___S                4
#define   LPASS_AHBX_CFG__SPDIFTX_PRIORITY___M   0x0000000E
#define   LPASS_AHBX_CFG__SPDIFTX_PRIORITY___S                 1
#define   LPASS_AHBX_CFG__ROUND_ROBIN_EN___M     0x00000001
#define   LPASS_AHBX_CFG__ROUND_ROBIN_EN___S                   0
#define   LPASS_AHBX_CFG___M                     0x7703F77F   
#define   LPASS_AHBX_CFG___S                                   0

#define LPASS_AHBX_LOCK_CTL                       (0x170C1024)
#define   LPASS_AHBX_LOCK_CTL___RWC                 QCSR_REG_RW    
#define   LPASS_AHBX_LOCK_CTL___POR              0x00000000
#define   LPASS_AHBX_LOCK_CTL__TLB_PL_LOCK_EN___POR 0x0
#define   LPASS_AHBX_LOCK_CTL__SLIMBUS1_LOCK_EN___POR 0x0
#define   LPASS_AHBX_LOCK_CTL__HDMI_LOCK_EN___POR 0x0
#define   LPASS_AHBX_LOCK_CTL__SPDIFTX_LOCK_EN___POR 0x0
#define   LPASS_AHBX_LOCK_CTL__RESAMPLER_LOCK_EN___POR 0x0
#define   LPASS_AHBX_LOCK_CTL__SLIMBUS_LOCK_EN___POR 0x0
#define   LPASS_AHBX_LOCK_CTL__DM_LOCK_EN___POR  0x0
#define   LPASS_AHBX_LOCK_CTL__AUDIO_IF_LOCK_EN___POR 0x0
#define   LPASS_AHBX_LOCK_CTL__TLB_PL_LOCK_EN___M 0x00000400
#define   LPASS_AHBX_LOCK_CTL__TLB_PL_LOCK_EN___S              10
#define   LPASS_AHBX_LOCK_CTL__SLIMBUS1_LOCK_EN___M 0x00000200
#define   LPASS_AHBX_LOCK_CTL__SLIMBUS1_LOCK_EN___S               9
#define   LPASS_AHBX_LOCK_CTL__HDMI_LOCK_EN___M  0x00000100
#define   LPASS_AHBX_LOCK_CTL__HDMI_LOCK_EN___S                8
#define   LPASS_AHBX_LOCK_CTL__SPDIFTX_LOCK_EN___M 0x00000080
#define   LPASS_AHBX_LOCK_CTL__SPDIFTX_LOCK_EN___S               7
#define   LPASS_AHBX_LOCK_CTL__RESAMPLER_LOCK_EN___M 0x00000040
#define   LPASS_AHBX_LOCK_CTL__RESAMPLER_LOCK_EN___S               6
#define   LPASS_AHBX_LOCK_CTL__SLIMBUS_LOCK_EN___M 0x00000020
#define   LPASS_AHBX_LOCK_CTL__SLIMBUS_LOCK_EN___S               5
#define   LPASS_AHBX_LOCK_CTL__DM_LOCK_EN___M    0x00000004
#define   LPASS_AHBX_LOCK_CTL__DM_LOCK_EN___S                  2
#define   LPASS_AHBX_LOCK_CTL__AUDIO_IF_LOCK_EN___M 0x00000001
#define   LPASS_AHBX_LOCK_CTL__AUDIO_IF_LOCK_EN___S               0
#define   LPASS_AHBX_LOCK_CTL___M                0x000007E5   
#define   LPASS_AHBX_LOCK_CTL___S                              0

#define LPASS_AHBX_CFG_EXT                        (0x170C1028)
#define   LPASS_AHBX_CFG_EXT___RWC                  QCSR_REG_RW    
#define   LPASS_AHBX_CFG_EXT___POR               0x00000005
#define   LPASS_AHBX_CFG_EXT__TLB_PL_PRIORITY___POR 0x5
#define   LPASS_AHBX_CFG_EXT__TLB_PL_PRIORITY___M 0x00000007
#define   LPASS_AHBX_CFG_EXT__TLB_PL_PRIORITY___S               0
#define   LPASS_AHBX_CFG_EXT___M                 0x00000007   
#define   LPASS_AHBX_CFG_EXT___S                               0

#define LPASS_AHBIX_STATUS                        (0x170C1030)
#define   LPASS_AHBIX_STATUS___RWC                  QCSR_REG_RO    
#define   LPASS_AHBIX_STATUS___POR               0x00000000
#define   LPASS_AHBIX_STATUS__AHBL_DECODE_BOUNDARY_ERROR___POR 0x0
#define   LPASS_AHBIX_STATUS__AHBL_DECODE_ERROR___POR 0x0
#define   LPASS_AHBIX_STATUS__AHBL_MISALIGNED___POR 0x0
#define   LPASS_AHBIX_STATUS__AHBX_DECODE_BOUNDARY_ERROR___POR 0x0
#define   LPASS_AHBIX_STATUS__AHBX_DECODE_ERROR___POR 0x0
#define   LPASS_AHBIX_STATUS__AHBX_MISALIGNED___POR 0x0
#define   LPASS_AHBIX_STATUS__AHBI_DECODE_BOUNDARY_ERROR___POR 0x0
#define   LPASS_AHBIX_STATUS__AHBI_DECODE_ERROR___POR 0x0
#define   LPASS_AHBIX_STATUS__AHBI_MISALIGNED___POR 0x0
#define   LPASS_AHBIX_STATUS__AHBL_DECODE_BOUNDARY_ERROR___M 0x00000100
#define   LPASS_AHBIX_STATUS__AHBL_DECODE_BOUNDARY_ERROR___S               8
#define   LPASS_AHBIX_STATUS__AHBL_DECODE_ERROR___M 0x00000080
#define   LPASS_AHBIX_STATUS__AHBL_DECODE_ERROR___S               7
#define   LPASS_AHBIX_STATUS__AHBL_MISALIGNED___M 0x00000040
#define   LPASS_AHBIX_STATUS__AHBL_MISALIGNED___S               6
#define   LPASS_AHBIX_STATUS__AHBX_DECODE_BOUNDARY_ERROR___M 0x00000020
#define   LPASS_AHBIX_STATUS__AHBX_DECODE_BOUNDARY_ERROR___S               5
#define   LPASS_AHBIX_STATUS__AHBX_DECODE_ERROR___M 0x00000010
#define   LPASS_AHBIX_STATUS__AHBX_DECODE_ERROR___S               4
#define   LPASS_AHBIX_STATUS__AHBX_MISALIGNED___M 0x00000008
#define   LPASS_AHBIX_STATUS__AHBX_MISALIGNED___S               3
#define   LPASS_AHBIX_STATUS__AHBI_DECODE_BOUNDARY_ERROR___M 0x00000004
#define   LPASS_AHBIX_STATUS__AHBI_DECODE_BOUNDARY_ERROR___S               2
#define   LPASS_AHBIX_STATUS__AHBI_DECODE_ERROR___M 0x00000002
#define   LPASS_AHBIX_STATUS__AHBI_DECODE_ERROR___S               1
#define   LPASS_AHBIX_STATUS__AHBI_MISALIGNED___M 0x00000001
#define   LPASS_AHBIX_STATUS__AHBI_MISALIGNED___S               0
#define   LPASS_AHBIX_STATUS___M                 0x000001FF   
#define   LPASS_AHBIX_STATUS___S                               0

#define LPASS_AHBIX_ACK                           (0x170C1034)
#define   LPASS_AHBIX_ACK___RWC                     QCSR_REG_WO    
#define   LPASS_AHBIX_ACK___POR                  0x00000000
#define   LPASS_AHBIX_ACK__AHBL_DECODE_BOUNDARY_ERROR___POR 0x0
#define   LPASS_AHBIX_ACK__AHBL_DECODE_ERROR___POR 0x0
#define   LPASS_AHBIX_ACK__AHBL_MISALIGNED___POR 0x0
#define   LPASS_AHBIX_ACK__AHBX_DECODE_BOUNDARY_ERROR___POR 0x0
#define   LPASS_AHBIX_ACK__AHBX_DECODE_ERROR___POR 0x0
#define   LPASS_AHBIX_ACK__AHBX_MISALIGNED___POR 0x0
#define   LPASS_AHBIX_ACK__AHBI_DECODE_BOUNDARY_ERROR___POR 0x0
#define   LPASS_AHBIX_ACK__AHBI_DECODE_ERROR___POR 0x0
#define   LPASS_AHBIX_ACK__AHBI_MISALIGNED___POR 0x0
#define   LPASS_AHBIX_ACK__AHBL_DECODE_BOUNDARY_ERROR___M 0x00000100
#define   LPASS_AHBIX_ACK__AHBL_DECODE_BOUNDARY_ERROR___S               8
#define   LPASS_AHBIX_ACK__AHBL_DECODE_ERROR___M 0x00000080
#define   LPASS_AHBIX_ACK__AHBL_DECODE_ERROR___S               7
#define   LPASS_AHBIX_ACK__AHBL_MISALIGNED___M   0x00000040
#define   LPASS_AHBIX_ACK__AHBL_MISALIGNED___S                 6
#define   LPASS_AHBIX_ACK__AHBX_DECODE_BOUNDARY_ERROR___M 0x00000020
#define   LPASS_AHBIX_ACK__AHBX_DECODE_BOUNDARY_ERROR___S               5
#define   LPASS_AHBIX_ACK__AHBX_DECODE_ERROR___M 0x00000010
#define   LPASS_AHBIX_ACK__AHBX_DECODE_ERROR___S               4
#define   LPASS_AHBIX_ACK__AHBX_MISALIGNED___M   0x00000008
#define   LPASS_AHBIX_ACK__AHBX_MISALIGNED___S                 3
#define   LPASS_AHBIX_ACK__AHBI_DECODE_BOUNDARY_ERROR___M 0x00000004
#define   LPASS_AHBIX_ACK__AHBI_DECODE_BOUNDARY_ERROR___S               2
#define   LPASS_AHBIX_ACK__AHBI_DECODE_ERROR___M 0x00000002
#define   LPASS_AHBIX_ACK__AHBI_DECODE_ERROR___S               1
#define   LPASS_AHBIX_ACK__AHBI_MISALIGNED___M   0x00000001
#define   LPASS_AHBIX_ACK__AHBI_MISALIGNED___S                 0
#define   LPASS_AHBIX_ACK___M                    0x000001FF   
#define   LPASS_AHBIX_ACK___S                                  0

#define LPASS_AHBIX_EN                            (0x170C1038)
#define   LPASS_AHBIX_EN___RWC                      QCSR_REG_RW    
#define   LPASS_AHBIX_EN___POR                   0x00000092
#define   LPASS_AHBIX_EN__AHBL_DECODE_BOUNDARY_ERROR___POR 0x0
#define   LPASS_AHBIX_EN__AHBL_DECODE_ERROR___POR 0x1
#define   LPASS_AHBIX_EN__AHBL_MISALIGNED___POR  0x0
#define   LPASS_AHBIX_EN__AHBX_DECODE_BOUNDARY_ERROR___POR 0x0
#define   LPASS_AHBIX_EN__AHBX_DECODE_ERROR___POR 0x1
#define   LPASS_AHBIX_EN__AHBX_MISALIGNED___POR  0x0
#define   LPASS_AHBIX_EN__AHBI_DECODE_BOUNDARY_ERROR___POR 0x0
#define   LPASS_AHBIX_EN__AHBI_DECODE_ERROR___POR 0x1
#define   LPASS_AHBIX_EN__AHBI_MISALIGNED___POR  0x0
#define   LPASS_AHBIX_EN__AHBL_DECODE_BOUNDARY_ERROR___M 0x00000100
#define   LPASS_AHBIX_EN__AHBL_DECODE_BOUNDARY_ERROR___S               8
#define   LPASS_AHBIX_EN__AHBL_DECODE_ERROR___M  0x00000080
#define   LPASS_AHBIX_EN__AHBL_DECODE_ERROR___S                7
#define   LPASS_AHBIX_EN__AHBL_MISALIGNED___M    0x00000040
#define   LPASS_AHBIX_EN__AHBL_MISALIGNED___S                  6
#define   LPASS_AHBIX_EN__AHBX_DECODE_BOUNDARY_ERROR___M 0x00000020
#define   LPASS_AHBIX_EN__AHBX_DECODE_BOUNDARY_ERROR___S               5
#define   LPASS_AHBIX_EN__AHBX_DECODE_ERROR___M  0x00000010
#define   LPASS_AHBIX_EN__AHBX_DECODE_ERROR___S                4
#define   LPASS_AHBIX_EN__AHBX_MISALIGNED___M    0x00000008
#define   LPASS_AHBIX_EN__AHBX_MISALIGNED___S                  3
#define   LPASS_AHBIX_EN__AHBI_DECODE_BOUNDARY_ERROR___M 0x00000004
#define   LPASS_AHBIX_EN__AHBI_DECODE_BOUNDARY_ERROR___S               2
#define   LPASS_AHBIX_EN__AHBI_DECODE_ERROR___M  0x00000002
#define   LPASS_AHBIX_EN__AHBI_DECODE_ERROR___S                1
#define   LPASS_AHBIX_EN__AHBI_MISALIGNED___M    0x00000001
#define   LPASS_AHBIX_EN__AHBI_MISALIGNED___S                  0
#define   LPASS_AHBIX_EN___M                     0x000001FF   
#define   LPASS_AHBIX_EN___S                                   0

#define LPASS_AHBIX_EXT_MASTER_CTL                (0x170C103C)
#define   LPASS_AHBIX_EXT_MASTER_CTL___RWC          QCSR_REG_RW    
#define   LPASS_AHBIX_EXT_MASTER_CTL___POR       0x00000000
#define   LPASS_AHBIX_EXT_MASTER_CTL__USE_INTERNAL_PATH_FOR_EXT_MASTER___POR 0x0
#define   LPASS_AHBIX_EXT_MASTER_CTL__USE_INTERNAL_PATH_FOR_EXT_MASTER___M 0x00000002
#define   LPASS_AHBIX_EXT_MASTER_CTL__USE_INTERNAL_PATH_FOR_EXT_MASTER___S               1
#define   LPASS_AHBIX_EXT_MASTER_CTL___M         0x00000002   
#define   LPASS_AHBIX_EXT_MASTER_CTL___S                       1

#define LPASS_AHBL_CFG                            (0x170C1040)
#define   LPASS_AHBL_CFG___RWC                      QCSR_REG_RW    
#define   LPASS_AHBL_CFG___POR                   0x06012341
#define   LPASS_AHBL_CFG__RESAMPLER_PRIORITY___POR 0x6
#define   LPASS_AHBL_CFG__SLIMBUS_PRIORITY___POR 0x0
#define   LPASS_AHBL_CFG__FABRIC_PRIORITY___POR  0x1
#define   LPASS_AHBL_CFG__DM_PRIORITY___POR      0x2
#define   LPASS_AHBL_CFG__Q6SS_PRIORITY___POR    0x3
#define   LPASS_AHBL_CFG__AUDIO_IF_PRIORITY___POR 0x4
#define   LPASS_AHBL_CFG__ROUND_ROBIN_EN___POR   0x1
#define   LPASS_AHBL_CFG__RESAMPLER_PRIORITY___M 0x0F000000
#define   LPASS_AHBL_CFG__RESAMPLER_PRIORITY___S              24
#define   LPASS_AHBL_CFG__SLIMBUS_PRIORITY___M   0x00F00000
#define   LPASS_AHBL_CFG__SLIMBUS_PRIORITY___S                20
#define   LPASS_AHBL_CFG__FABRIC_PRIORITY___M    0x000F0000
#define   LPASS_AHBL_CFG__FABRIC_PRIORITY___S                 16
#define   LPASS_AHBL_CFG__DM_PRIORITY___M        0x0000F000
#define   LPASS_AHBL_CFG__DM_PRIORITY___S                     12
#define   LPASS_AHBL_CFG__Q6SS_PRIORITY___M      0x00000F00
#define   LPASS_AHBL_CFG__Q6SS_PRIORITY___S                    8
#define   LPASS_AHBL_CFG__AUDIO_IF_PRIORITY___M  0x000000F0
#define   LPASS_AHBL_CFG__AUDIO_IF_PRIORITY___S                4
#define   LPASS_AHBL_CFG__ROUND_ROBIN_EN___M     0x00000001
#define   LPASS_AHBL_CFG__ROUND_ROBIN_EN___S                   0
#define   LPASS_AHBL_CFG___M                     0x0FFFFFF1   
#define   LPASS_AHBL_CFG___S                                   0

#define LPASS_AHBL_LOCK_CTL                       (0x170C1044)
#define   LPASS_AHBL_LOCK_CTL___RWC                 QCSR_REG_RW    
#define   LPASS_AHBL_LOCK_CTL___POR              0x00000000
#define   LPASS_AHBL_LOCK_CTL__SLIMBUS1_LOCK_EN___POR 0x0
#define   LPASS_AHBL_LOCK_CTL__HDMI_LOCK_EN___POR 0x0
#define   LPASS_AHBL_LOCK_CTL__SPDIFTX_LOCK_EN___POR 0x0
#define   LPASS_AHBL_LOCK_CTL__RESAMPLER_LOCK_EN___POR 0x0
#define   LPASS_AHBL_LOCK_CTL__SLIMBUS_LOCK_EN___POR 0x0
#define   LPASS_AHBL_LOCK_CTL__FABRIC_LOCK_EN___POR 0x0
#define   LPASS_AHBL_LOCK_CTL__DM_LOCK_EN___POR  0x0
#define   LPASS_AHBL_LOCK_CTL__Q6SS_LOCK_EN___POR 0x0
#define   LPASS_AHBL_LOCK_CTL__AUDIO_IF_LOCK_EN___POR 0x0
#define   LPASS_AHBL_LOCK_CTL__SLIMBUS1_LOCK_EN___M 0x00000100
#define   LPASS_AHBL_LOCK_CTL__SLIMBUS1_LOCK_EN___S               8
#define   LPASS_AHBL_LOCK_CTL__HDMI_LOCK_EN___M  0x00000080
#define   LPASS_AHBL_LOCK_CTL__HDMI_LOCK_EN___S                7
#define   LPASS_AHBL_LOCK_CTL__SPDIFTX_LOCK_EN___M 0x00000040
#define   LPASS_AHBL_LOCK_CTL__SPDIFTX_LOCK_EN___S               6
#define   LPASS_AHBL_LOCK_CTL__RESAMPLER_LOCK_EN___M 0x00000020
#define   LPASS_AHBL_LOCK_CTL__RESAMPLER_LOCK_EN___S               5
#define   LPASS_AHBL_LOCK_CTL__SLIMBUS_LOCK_EN___M 0x00000010
#define   LPASS_AHBL_LOCK_CTL__SLIMBUS_LOCK_EN___S               4
#define   LPASS_AHBL_LOCK_CTL__FABRIC_LOCK_EN___M 0x00000008
#define   LPASS_AHBL_LOCK_CTL__FABRIC_LOCK_EN___S               3
#define   LPASS_AHBL_LOCK_CTL__DM_LOCK_EN___M    0x00000004
#define   LPASS_AHBL_LOCK_CTL__DM_LOCK_EN___S                  2
#define   LPASS_AHBL_LOCK_CTL__Q6SS_LOCK_EN___M  0x00000002
#define   LPASS_AHBL_LOCK_CTL__Q6SS_LOCK_EN___S                1
#define   LPASS_AHBL_LOCK_CTL__AUDIO_IF_LOCK_EN___M 0x00000001
#define   LPASS_AHBL_LOCK_CTL__AUDIO_IF_LOCK_EN___S               0
#define   LPASS_AHBL_LOCK_CTL___M                0x000001FF   
#define   LPASS_AHBL_LOCK_CTL___S                              0

#define LPASS_AHBL_CFG_EXT                        (0x170C1048)
#define   LPASS_AHBL_CFG_EXT___RWC                  QCSR_REG_RW    
#define   LPASS_AHBL_CFG_EXT___POR               0x00000757
#define   LPASS_AHBL_CFG_EXT__SLIMBUS1_PRIORITY___POR 0x7
#define   LPASS_AHBL_CFG_EXT__HDMI_PRIORITY___POR 0x5
#define   LPASS_AHBL_CFG_EXT__SPDIFTX_PRIORITY___POR 0x7
#define   LPASS_AHBL_CFG_EXT__SLIMBUS1_PRIORITY___M 0x00000F00
#define   LPASS_AHBL_CFG_EXT__SLIMBUS1_PRIORITY___S               8
#define   LPASS_AHBL_CFG_EXT__HDMI_PRIORITY___M  0x000000F0
#define   LPASS_AHBL_CFG_EXT__HDMI_PRIORITY___S                4
#define   LPASS_AHBL_CFG_EXT__SPDIFTX_PRIORITY___M 0x0000000F
#define   LPASS_AHBL_CFG_EXT__SPDIFTX_PRIORITY___S               0
#define   LPASS_AHBL_CFG_EXT___M                 0x00000FFF   
#define   LPASS_AHBL_CFG_EXT___S                               0

#define LPASS_DML_CTL                             (0x170C2000)
#define   LPASS_DML_CTL___RWC                       QCSR_REG_RW    
#define   LPASS_DML_CTL___POR                    0x00000000
#define   LPASS_DML_CTL__SOFT_RESET___POR        0x0
#define   LPASS_DML_CTL__CRYPTO_EN___POR         0x0
#define   LPASS_DML_CTL__SWAP___POR              0x0
#define   LPASS_DML_CTL__CMD___POR               0x0
#define   LPASS_DML_CTL__SOFT_RESET___M          0x80000000
#define   LPASS_DML_CTL__SOFT_RESET___S                       31
#define   LPASS_DML_CTL__SOFT_RESET__DISABLE                 0x0
#define   LPASS_DML_CTL__SOFT_RESET__ENABLE                  0x1
#define   LPASS_DML_CTL__CRYPTO_EN___M           0x00000010
#define   LPASS_DML_CTL__CRYPTO_EN___S                         4
#define   LPASS_DML_CTL__SWAP___M                0x0000000C
#define   LPASS_DML_CTL__SWAP___S                              2
#define   LPASS_DML_CTL__SWAP__NULL                          0x0
#define   LPASS_DML_CTL__SWAP__HALF_WORD                     0x1
#define   LPASS_DML_CTL__SWAP__HALF_WORD_AND_BYTE             0x2
#define   LPASS_DML_CTL__SWAP__BYTE                          0x3
#define   LPASS_DML_CTL__CMD___M                 0x00000003
#define   LPASS_DML_CTL__CMD___S                               0
#define   LPASS_DML_CTL__CMD__FLUSH                          0x0
#define   LPASS_DML_CTL__CMD__INITIATE                       0x1
#define   LPASS_DML_CTL__CMD__ZERO                           0x2
#define   LPASS_DML_CTL___M                      0x8000001F   
#define   LPASS_DML_CTL___S                                    0

#define LPASS_DML_SRC                             (0x170C2004)
#define   LPASS_DML_SRC___RWC                       QCSR_REG_RW    
#define   LPASS_DML_SRC___POR                    0x00000000
#define   LPASS_DML_SRC__ADDR___POR              0x00000000
#define   LPASS_DML_SRC__ADDR___M                0xFFFFFFFC
#define   LPASS_DML_SRC__ADDR___S                              2
#define   LPASS_DML_SRC___M                      0xFFFFFFFC   
#define   LPASS_DML_SRC___S                                    2

#define LPASS_DML_DST                             (0x170C2008)
#define   LPASS_DML_DST___RWC                       QCSR_REG_RW    
#define   LPASS_DML_DST___POR                    0x00000000
#define   LPASS_DML_DST__ADDR___POR              0x00000000
#define   LPASS_DML_DST__ADDR___M                0xFFFFFFFC
#define   LPASS_DML_DST__ADDR___S                              2
#define   LPASS_DML_DST___M                      0xFFFFFFFC   
#define   LPASS_DML_DST___S                                    2

#define LPASS_DML_TRAN                            (0x170C200C)
#define   LPASS_DML_TRAN___RWC                      QCSR_REG_RW    
#define   LPASS_DML_TRAN___POR                   0x00000000
#define   LPASS_DML_TRAN__LEN___POR              0x00000
#define   LPASS_DML_TRAN__LEN___M                0x000FFFFC
#define   LPASS_DML_TRAN__LEN___S                              2
#define   LPASS_DML_TRAN___M                     0x000FFFFC   
#define   LPASS_DML_TRAN___S                                   2

#define LPASS_DML_STATUS                          (0x170C2010)
#define   LPASS_DML_STATUS___RWC                    QCSR_REG_RO    
#define   LPASS_DML_STATUS___POR                 0x00000000
#define   LPASS_DML_STATUS__WORDS___POR          0x00000
#define   LPASS_DML_STATUS__ERROR___POR          0x0
#define   LPASS_DML_STATUS__DONE___POR           0x0
#define   LPASS_DML_STATUS__WORDS___M            0x00FFFFC0
#define   LPASS_DML_STATUS__WORDS___S                          6
#define   LPASS_DML_STATUS__ERROR___M            0x00000002
#define   LPASS_DML_STATUS__ERROR___S                          1
#define   LPASS_DML_STATUS__DONE___M             0x00000001
#define   LPASS_DML_STATUS__DONE___S                           0
#define   LPASS_DML_STATUS___M                   0x00FFFFC3   
#define   LPASS_DML_STATUS___S                                 0

#define LPASS_DML_ACK                             (0x170C2014)
#define   LPASS_DML_ACK___RWC                       QCSR_REG_WO    
#define   LPASS_DML_ACK___POR                    0x00000000
#define   LPASS_DML_ACK__ERROR___POR             0x0
#define   LPASS_DML_ACK__DONE___POR              0x0
#define   LPASS_DML_ACK__ERROR___M               0x00000002
#define   LPASS_DML_ACK__ERROR___S                             1
#define   LPASS_DML_ACK__DONE___M                0x00000001
#define   LPASS_DML_ACK__DONE___S                              0
#define   LPASS_DML_ACK___M                      0x00000003   
#define   LPASS_DML_ACK___S                                    0

#define LPASS_DML_HW_VERSION                      (0x170C2018)
#define   LPASS_DML_HW_VERSION___RWC                QCSR_REG_RO    
#define   LPASS_DML_HW_VERSION___POR             0x20000001
#define   LPASS_DML_HW_VERSION__MAJOR___POR      0x2
#define   LPASS_DML_HW_VERSION__MINOR___POR      0x0
#define   LPASS_DML_HW_VERSION__STEP___POR       0x1
#define   LPASS_DML_HW_VERSION__MAJOR___M        0xF0000000
#define   LPASS_DML_HW_VERSION__MAJOR___S                     28
#define   LPASS_DML_HW_VERSION__MINOR___M        0x0FFF0000
#define   LPASS_DML_HW_VERSION__MINOR___S                     16
#define   LPASS_DML_HW_VERSION__STEP___M         0x0000FFFF
#define   LPASS_DML_HW_VERSION__STEP___S                       0
#define   LPASS_DML_HW_VERSION___M               0xFFFFFFFF   
#define   LPASS_DML_HW_VERSION___S                             0

#define LPASS_DML_SRC_EXT                         (0x170C201C)
#define   LPASS_DML_SRC_EXT___RWC                   QCSR_REG_RW    
#define   LPASS_DML_SRC_EXT___POR                0x00000000
#define   LPASS_DML_SRC_EXT__ADDR___POR          0x0
#define   LPASS_DML_SRC_EXT__ADDR___M            0x0000000F
#define   LPASS_DML_SRC_EXT__ADDR___S                          0
#define   LPASS_DML_SRC_EXT___M                  0x0000000F   
#define   LPASS_DML_SRC_EXT___S                                0

#define LPASS_DML_DST_EXT                         (0x170C2020)
#define   LPASS_DML_DST_EXT___RWC                   QCSR_REG_RW    
#define   LPASS_DML_DST_EXT___POR                0x00000000
#define   LPASS_DML_DST_EXT__ADDR___POR          0x0
#define   LPASS_DML_DST_EXT__ADDR___M            0x0000000F
#define   LPASS_DML_DST_EXT__ADDR___S                          0
#define   LPASS_DML_DST_EXT___M                  0x0000000F   
#define   LPASS_DML_DST_EXT___S                                0

#define LPASS_LPM_CTL                             (0x170C3000)
#define   LPASS_LPM_CTL___RWC                       QCSR_REG_RW    
#define   LPASS_LPM_CTL___POR                    0x00000000
#define   LPASS_LPM_CTL__SOFT_RESET___POR        0x0
#define   LPASS_LPM_CTL__SOFT_RESET___M          0x80000000
#define   LPASS_LPM_CTL__SOFT_RESET___S                       31
#define   LPASS_LPM_CTL__SOFT_RESET__DISABLE                 0x0
#define   LPASS_LPM_CTL__SOFT_RESET__ENABLE                  0x1
#define   LPASS_LPM_CTL___M                      0x80000000   
#define   LPASS_LPM_CTL___S                                   31

#define LPASS_LPM_HW_VERSION                      (0x170C3004)
#define   LPASS_LPM_HW_VERSION___RWC                QCSR_REG_RO    
#define   LPASS_LPM_HW_VERSION___POR             0x10020001
#define   LPASS_LPM_HW_VERSION__MAJOR___POR      0x1
#define   LPASS_LPM_HW_VERSION__MINOR___POR      0x2
#define   LPASS_LPM_HW_VERSION__STEP___POR       0x1
#define   LPASS_LPM_HW_VERSION__MAJOR___M        0xF0000000
#define   LPASS_LPM_HW_VERSION__MAJOR___S                     28
#define   LPASS_LPM_HW_VERSION__MINOR___M        0x0FFF0000
#define   LPASS_LPM_HW_VERSION__MINOR___S                     16
#define   LPASS_LPM_HW_VERSION__STEP___M         0x0000FFFF
#define   LPASS_LPM_HW_VERSION__STEP___S                       0
#define   LPASS_LPM_HW_VERSION___M               0xFFFFFFFF   
#define   LPASS_LPM_HW_VERSION___S                             0

#define LPASS_RESAMPLER_CTL                       (0x170C4000)
#define   LPASS_RESAMPLER_CTL___RWC                 QCSR_REG_RW    
#define   LPASS_RESAMPLER_CTL___POR              0x00000000
#define   LPASS_RESAMPLER_CTL__SOFT_RESET___POR  0x0
#define   LPASS_RESAMPLER_CTL__FORCE_RESET___POR 0x0
#define   LPASS_RESAMPLER_CTL__FORCE_CORE_CGC_EN___POR 0x0
#define   LPASS_RESAMPLER_CTL__FORCE_AHB_CGC_EN___POR 0x0
#define   LPASS_RESAMPLER_CTL__SOFT_RESET___M    0x80000000
#define   LPASS_RESAMPLER_CTL__SOFT_RESET___S                 31
#define   LPASS_RESAMPLER_CTL__SOFT_RESET__DISABLE             0x0
#define   LPASS_RESAMPLER_CTL__SOFT_RESET__ENABLE             0x1
#define   LPASS_RESAMPLER_CTL__FORCE_RESET___M   0x40000000
#define   LPASS_RESAMPLER_CTL__FORCE_RESET___S                30
#define   LPASS_RESAMPLER_CTL__FORCE_RESET__DISABLE             0x0
#define   LPASS_RESAMPLER_CTL__FORCE_RESET__ENABLE             0x1
#define   LPASS_RESAMPLER_CTL__FORCE_CORE_CGC_EN___M 0x20000000
#define   LPASS_RESAMPLER_CTL__FORCE_CORE_CGC_EN___S              29
#define   LPASS_RESAMPLER_CTL__FORCE_CORE_CGC_EN__DISABLE             0x0
#define   LPASS_RESAMPLER_CTL__FORCE_CORE_CGC_EN__ENABLE             0x1
#define   LPASS_RESAMPLER_CTL__FORCE_AHB_CGC_EN___M 0x10000000
#define   LPASS_RESAMPLER_CTL__FORCE_AHB_CGC_EN___S              28
#define   LPASS_RESAMPLER_CTL__FORCE_AHB_CGC_EN__DISABLE             0x0
#define   LPASS_RESAMPLER_CTL__FORCE_AHB_CGC_EN__ENABLE             0x1
#define   LPASS_RESAMPLER_CTL___M                0xF0000000   
#define   LPASS_RESAMPLER_CTL___S                             28

#define LPASS_RESAMPLER_STAT                      (0x170C4004)
#define   LPASS_RESAMPLER_STAT___RWC                QCSR_REG_RO    
#define   LPASS_RESAMPLER_STAT___POR             0x00000000
#define   LPASS_RESAMPLER_STAT__SOFT_RESET_STAT___POR 0x0
#define   LPASS_RESAMPLER_STAT__SOFT_RESET_STAT___M 0x00000001
#define   LPASS_RESAMPLER_STAT__SOFT_RESET_STAT___S               0
#define   LPASS_RESAMPLER_STAT__SOFT_RESET_STAT__NO_SOFT_RESET_PRESENT             0x0
#define   LPASS_RESAMPLER_STAT__SOFT_RESET_STAT__SOFT_RESET_PRESENT             0x1
#define   LPASS_RESAMPLER_STAT___M               0x00000001   
#define   LPASS_RESAMPLER_STAT___S                             0

#define LPASS_LPAIF_CTL                           (0x170C5000)
#define   LPASS_LPAIF_CTL___RWC                     QCSR_REG_RW    
#define   LPASS_LPAIF_CTL___POR                  0x00000000
#define   LPASS_LPAIF_CTL__SOFT_RESET___POR      0x0
#define   LPASS_LPAIF_CTL__SOFT_RESET___M        0x80000000
#define   LPASS_LPAIF_CTL__SOFT_RESET___S                     31
#define   LPASS_LPAIF_CTL__SOFT_RESET__DISABLE               0x0
#define   LPASS_LPAIF_CTL__SOFT_RESET__ENABLE                0x1
#define   LPASS_LPAIF_CTL___M                    0x80000000   
#define   LPASS_LPAIF_CTL___S                                 31

#define LPASS_SPDIFTX_CTL                         (0x170C6000)
#define   LPASS_SPDIFTX_CTL___RWC                   QCSR_REG_RW    
#define   LPASS_SPDIFTX_CTL___POR                0x00000000
#define   LPASS_SPDIFTX_CTL__SOFT_RESET___POR    0x0
#define   LPASS_SPDIFTX_CTL__FORCE_RESET___POR   0x0
#define   LPASS_SPDIFTX_CTL__SOFT_RESET___M      0x80000000
#define   LPASS_SPDIFTX_CTL__SOFT_RESET___S                   31
#define   LPASS_SPDIFTX_CTL__SOFT_RESET__DISABLE             0x0
#define   LPASS_SPDIFTX_CTL__SOFT_RESET__ENABLE              0x1
#define   LPASS_SPDIFTX_CTL__FORCE_RESET___M     0x40000000
#define   LPASS_SPDIFTX_CTL__FORCE_RESET___S                  30
#define   LPASS_SPDIFTX_CTL__FORCE_RESET__DISABLE             0x0
#define   LPASS_SPDIFTX_CTL__FORCE_RESET__ENABLE             0x1
#define   LPASS_SPDIFTX_CTL___M                  0xC0000000   
#define   LPASS_SPDIFTX_CTL___S                               30

#define LPASS_SPDIFTX_STAT                        (0x170C6004)
#define   LPASS_SPDIFTX_STAT___RWC                  QCSR_REG_RO    
#define   LPASS_SPDIFTX_STAT___POR               0x00000000
#define   LPASS_SPDIFTX_STAT__SOFT_RESET_STAT___POR 0x0
#define   LPASS_SPDIFTX_STAT__SOFT_RESET_STAT___M 0x00000001
#define   LPASS_SPDIFTX_STAT__SOFT_RESET_STAT___S               0
#define   LPASS_SPDIFTX_STAT__SOFT_RESET_STAT__NO_SOFT_RESET_PRESENT             0x0
#define   LPASS_SPDIFTX_STAT__SOFT_RESET_STAT__SOFT_RESET_PRESENT             0x1
#define   LPASS_SPDIFTX_STAT___M                 0x00000001   
#define   LPASS_SPDIFTX_STAT___S                               0

#define LPASS_HDMIRX_CTL                          (0x170C7000)
#define   LPASS_HDMIRX_CTL___RWC                    QCSR_REG_RW    
#define   LPASS_HDMIRX_CTL___POR                 0x00000000
#define   LPASS_HDMIRX_CTL__SOFT_RESET___POR     0x0
#define   LPASS_HDMIRX_CTL__FORCE_RESET___POR    0x0
#define   LPASS_HDMIRX_CTL__SOFT_RESET___M       0x80000000
#define   LPASS_HDMIRX_CTL__SOFT_RESET___S                    31
#define   LPASS_HDMIRX_CTL__SOFT_RESET__DISABLE              0x0
#define   LPASS_HDMIRX_CTL__SOFT_RESET__ENABLE               0x1
#define   LPASS_HDMIRX_CTL__FORCE_RESET___M      0x40000000
#define   LPASS_HDMIRX_CTL__FORCE_RESET___S                   30
#define   LPASS_HDMIRX_CTL__FORCE_RESET__DISABLE             0x0
#define   LPASS_HDMIRX_CTL__FORCE_RESET__ENABLE              0x1
#define   LPASS_HDMIRX_CTL___M                   0xC0000000   
#define   LPASS_HDMIRX_CTL___S                                30

#define LPASS_HDMIRX_STAT                         (0x170C7004)
#define   LPASS_HDMIRX_STAT___RWC                   QCSR_REG_RO    
#define   LPASS_HDMIRX_STAT___POR                0x00000000
#define   LPASS_HDMIRX_STAT__SOFT_RESET_STAT___POR 0x0
#define   LPASS_HDMIRX_STAT__SOFT_RESET_STAT___M 0x00000001
#define   LPASS_HDMIRX_STAT__SOFT_RESET_STAT___S               0
#define   LPASS_HDMIRX_STAT__SOFT_RESET_STAT__NO_SOFT_RESET_PRESENT             0x0
#define   LPASS_HDMIRX_STAT__SOFT_RESET_STAT__SOFT_RESET_PRESENT             0x1
#define   LPASS_HDMIRX_STAT___M                  0x00000001   
#define   LPASS_HDMIRX_STAT___S                                0

#define LPASS_HDMITX_CTL                          (0x170C8000)
#define   LPASS_HDMITX_CTL___RWC                    QCSR_REG_RW    
#define   LPASS_HDMITX_CTL___POR                 0x00000000
#define   LPASS_HDMITX_CTL__SOFT_RESET___POR     0x0
#define   LPASS_HDMITX_CTL__FORCE_RESET___POR    0x0
#define   LPASS_HDMITX_CTL__SOFT_RESET___M       0x80000000
#define   LPASS_HDMITX_CTL__SOFT_RESET___S                    31
#define   LPASS_HDMITX_CTL__SOFT_RESET__DISABLE              0x0
#define   LPASS_HDMITX_CTL__SOFT_RESET__ENABLE               0x1
#define   LPASS_HDMITX_CTL__FORCE_RESET___M      0x40000000
#define   LPASS_HDMITX_CTL__FORCE_RESET___S                   30
#define   LPASS_HDMITX_CTL__FORCE_RESET__DISABLE             0x0
#define   LPASS_HDMITX_CTL__FORCE_RESET__ENABLE              0x1
#define   LPASS_HDMITX_CTL___M                   0xC0000000   
#define   LPASS_HDMITX_CTL___S                                30

#define LPASS_HDMITX_STAT                         (0x170C8004)
#define   LPASS_HDMITX_STAT___RWC                   QCSR_REG_RO    
#define   LPASS_HDMITX_STAT___POR                0x00000000
#define   LPASS_HDMITX_STAT__SOFT_RESET_STAT___POR 0x0
#define   LPASS_HDMITX_STAT__SOFT_RESET_STAT___M 0x00000001
#define   LPASS_HDMITX_STAT__SOFT_RESET_STAT___S               0
#define   LPASS_HDMITX_STAT__SOFT_RESET_STAT__NO_SOFT_RESET_PRESENT             0x0
#define   LPASS_HDMITX_STAT__SOFT_RESET_STAT__SOFT_RESET_PRESENT             0x1
#define   LPASS_HDMITX_STAT___M                  0x00000001   
#define   LPASS_HDMITX_STAT___S                                0

#define LPASS_HDMITX_LEGACY                       (0x170C8008)
#define   LPASS_HDMITX_LEGACY___RWC                 QCSR_REG_RW    
#define   LPASS_HDMITX_LEGACY___POR              0x00000001
#define   LPASS_HDMITX_LEGACY__LEGACY_EN___POR   0x1
#define   LPASS_HDMITX_LEGACY__LEGACY_EN___M     0x00000001
#define   LPASS_HDMITX_LEGACY__LEGACY_EN___S                   0
#define   LPASS_HDMITX_LEGACY__LEGACY_EN__DISABLE             0x0
#define   LPASS_HDMITX_LEGACY__LEGACY_EN__ENABLE             0x1
#define   LPASS_HDMITX_LEGACY___M                0x00000001   
#define   LPASS_HDMITX_LEGACY___S                              0

#define LPASS_TLB_PL_CTL                          (0x170C9000)
#define   LPASS_TLB_PL_CTL___RWC                    QCSR_REG_RW    
#define   LPASS_TLB_PL_CTL___POR                 0x00000000
#define   LPASS_TLB_PL_CTL__SOFT_RESET___POR     0x0
#define   LPASS_TLB_PL_CTL__FORCE_RESET___POR    0x0
#define   LPASS_TLB_PL_CTL__SOFT_RESET___M       0x80000000
#define   LPASS_TLB_PL_CTL__SOFT_RESET___S                    31
#define   LPASS_TLB_PL_CTL__SOFT_RESET__DISABLE              0x0
#define   LPASS_TLB_PL_CTL__SOFT_RESET__ENABLE               0x1
#define   LPASS_TLB_PL_CTL__FORCE_RESET___M      0x40000000
#define   LPASS_TLB_PL_CTL__FORCE_RESET___S                   30
#define   LPASS_TLB_PL_CTL__FORCE_RESET__DISABLE             0x0
#define   LPASS_TLB_PL_CTL__FORCE_RESET__ENABLE              0x1
#define   LPASS_TLB_PL_CTL___M                   0xC0000000   
#define   LPASS_TLB_PL_CTL___S                                30

#define LPASS_TLB_PL_STAT                         (0x170C9004)
#define   LPASS_TLB_PL_STAT___RWC                   QCSR_REG_RO    
#define   LPASS_TLB_PL_STAT___POR                0x00000000
#define   LPASS_TLB_PL_STAT__SOFT_RESET_STAT___POR 0x0
#define   LPASS_TLB_PL_STAT__SOFT_RESET_STAT___M 0x00000001
#define   LPASS_TLB_PL_STAT__SOFT_RESET_STAT___S               0
#define   LPASS_TLB_PL_STAT__SOFT_RESET_STAT__NO_SOFT_RESET_PRESENT             0x0
#define   LPASS_TLB_PL_STAT__SOFT_RESET_STAT__SOFT_RESET_PRESENT             0x1
#define   LPASS_TLB_PL_STAT___M                  0x00000001   
#define   LPASS_TLB_PL_STAT___S                                0

#define LPASS_AUDIO_CORE_CORE_CSR_CORE_CGCR       (0x170CA000)
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_CGCR___POR 0x00000001
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_CGCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_CGCR___M 0x00000003   
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_CGCR___S               0

#define LPASS_AUDIO_CORE_CORE_CSR_CORE_HYSTERESIS (0x170CA004)
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_HYSTERESIS___POR 0x00000001
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x1
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_CORE_CSR_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_QOS_CORE_CGCR            (0x170CB000)
#define   LPASS_AUDIO_CORE_QOS_CORE_CGCR___RWC      QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QOS_CORE_CGCR___POR   0x00000003
#define   LPASS_AUDIO_CORE_QOS_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_QOS_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_QOS_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_QOS_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_QOS_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_QOS_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_QOS_CORE_CGCR___M     0x00000003   
#define   LPASS_AUDIO_CORE_QOS_CORE_CGCR___S                   0

#define LPASS_AUDIO_CORE_QOS_CORE_HYSTERESIS      (0x170CB004)
#define   LPASS_AUDIO_CORE_QOS_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QOS_CORE_HYSTERESIS___POR 0x00000001
#define   LPASS_AUDIO_CORE_QOS_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x1
#define   LPASS_AUDIO_CORE_QOS_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_QOS_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_QOS_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_QOS_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_AVSYNC_CORE_CGCR         (0x170CC000)
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_CGCR___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_CGCR___POR 0x00000003
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_CGCR___M  0x00000003   
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_CGCR___S                0

#define LPASS_AUDIO_CORE_AVSYNC_CORE_HYSTERESIS   (0x170CC004)
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_HYSTERESIS___POR 0x00000005
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x5
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_AVSYNC_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_LPM_CORE_CGCR            (0x170CD000)
#define   LPASS_AUDIO_CORE_LPM_CORE_CGCR___RWC      QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPM_CORE_CGCR___POR   0x00000003
#define   LPASS_AUDIO_CORE_LPM_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_LPM_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPM_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPM_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPM_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPM_CORE_CGCR___M     0x00000003   
#define   LPASS_AUDIO_CORE_LPM_CORE_CGCR___S                   0

#define LPASS_AUDIO_CORE_LPM_CORE_HYSTERESIS      (0x170CD004)
#define   LPASS_AUDIO_CORE_LPM_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPM_CORE_HYSTERESIS___POR 0x00000002
#define   LPASS_AUDIO_CORE_LPM_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x2
#define   LPASS_AUDIO_CORE_LPM_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_LPM_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_LPM_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_LPM_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_LPAIF_CSR_CORE_CGCR      (0x170CE000)
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_CGCR___POR 0x00000003
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_CGCR___M 0x00000003   
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_CGCR___S               0

#define LPASS_AUDIO_CORE_LPAIF_CSR_CORE_HYSTERESIS (0x170CE004)
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_HYSTERESIS___POR 0x00000002
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x2
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_LPAIF_CSR_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_RESAMPLER_CORE_CGCR      (0x170CF000)
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_CGCR___POR 0x00000003
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_CGCR___M 0x00000003   
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_CGCR___S               0

#define LPASS_AUDIO_CORE_RESAMPLER_CORE_HYSTERESIS (0x170CF004)
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_HYSTERESIS___POR 0x00000007
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x7
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_RESAMPLER_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CGCR    (0x170D0000)
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CGCR___POR 0x00000003
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CGCR___M 0x00000003   
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_CGCR___S               0

#define LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_HYSTERESIS (0x170D0004)
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_HYSTERESIS___POR 0x00000004
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x4
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_AUD_SLIMBUS_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CGCR    (0x170D1000)
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CGCR___POR 0x00000003
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CGCR___M 0x00000003   
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_CGCR___S               0

#define LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_HYSTERESIS (0x170D1004)
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_HYSTERESIS___POR 0x00000004
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x4
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_QCA_SLIMBUS_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_HDMITX_CORE_CGCR         (0x170D2000)
#define   LPASS_AUDIO_CORE_HDMITX_CORE_CGCR___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_HDMITX_CORE_CGCR___POR 0x00000003
#define   LPASS_AUDIO_CORE_HDMITX_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_HDMITX_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_HDMITX_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_HDMITX_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_HDMITX_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_HDMITX_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_HDMITX_CORE_CGCR___M  0x00000003   
#define   LPASS_AUDIO_CORE_HDMITX_CORE_CGCR___S                0

#define LPASS_AUDIO_CORE_HDMITX_CORE_HYSTERESIS   (0x170D2004)
#define   LPASS_AUDIO_CORE_HDMITX_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_HDMITX_CORE_HYSTERESIS___POR 0x00000001
#define   LPASS_AUDIO_CORE_HDMITX_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x1
#define   LPASS_AUDIO_CORE_HDMITX_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_HDMITX_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_HDMITX_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_HDMITX_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_HDMIRX_CORE_CGCR         (0x170D3000)
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_CGCR___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_CGCR___POR 0x00000003
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_CGCR___M  0x00000003   
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_CGCR___S                0

#define LPASS_AUDIO_CORE_HDMIRX_CORE_HYSTERESIS   (0x170D3004)
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_HYSTERESIS___POR 0x00000001
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x1
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_HDMIRX_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_CGCR    (0x170D4000)
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_CGCR___POR 0x00000003
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_CGCR___M 0x00000003   
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_CGCR___S               0

#define LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_HYSTERESIS (0x170D4004)
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_HYSTERESIS___POR 0x00000001
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x1
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_TLB_PRELOAD_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_ATIMER_CORE_CGCR         (0x170D5000)
#define   LPASS_AUDIO_CORE_ATIMER_CORE_CGCR___RWC   QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_ATIMER_CORE_CGCR___POR 0x00000003
#define   LPASS_AUDIO_CORE_ATIMER_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_ATIMER_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_ATIMER_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_ATIMER_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_ATIMER_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_ATIMER_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_ATIMER_CORE_CGCR___M  0x00000003   
#define   LPASS_AUDIO_CORE_ATIMER_CORE_CGCR___S                0

#define LPASS_AUDIO_CORE_ATIMER_CORE_HYSTERESIS   (0x170D5004)
#define   LPASS_AUDIO_CORE_ATIMER_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_ATIMER_CORE_HYSTERESIS___POR 0x00000005
#define   LPASS_AUDIO_CORE_ATIMER_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x5
#define   LPASS_AUDIO_CORE_ATIMER_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_ATIMER_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_ATIMER_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_ATIMER_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_DML_CORE_CGCR            (0x170D6000)
#define   LPASS_AUDIO_CORE_DML_CORE_CGCR___RWC      QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_DML_CORE_CGCR___POR   0x00000003
#define   LPASS_AUDIO_CORE_DML_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_DML_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_DML_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_DML_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_DML_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_DML_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_DML_CORE_CGCR___M     0x00000003   
#define   LPASS_AUDIO_CORE_DML_CORE_CGCR___S                   0

#define LPASS_AUDIO_CORE_DML_CORE_HYSTERESIS      (0x170D6004)
#define   LPASS_AUDIO_CORE_DML_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_DML_CORE_HYSTERESIS___POR 0x00000002
#define   LPASS_AUDIO_CORE_DML_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x2
#define   LPASS_AUDIO_CORE_DML_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_DML_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_DML_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_DML_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CGCR    (0x170D7000)
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CGCR___POR 0x00000001
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CGCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CGCR___M 0x00000003   
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_CGCR___S               0

#define LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_HYSTERESIS (0x170D7004)
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_HYSTERESIS___POR 0x00000007
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x7
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_SYSNOC_SWAY_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_QDSP_SWAY_CORE_CGCR      (0x170D8000)
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_CGCR___POR 0x00000001
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_CGCR__HW_CTL___POR 0x0
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_CGCR___M 0x00000003   
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_CGCR___S               0

#define LPASS_AUDIO_CORE_QDSP_SWAY_CORE_HYSTERESIS (0x170D8004)
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_HYSTERESIS___POR 0x00000007
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x7
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_QDSP_SWAY_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_SPDIFTX_CORE_CGCR        (0x170D9000)
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_CGCR___RWC  QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_CGCR___POR 0x00000003
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_CGCR___M 0x00000003   
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_CGCR___S               0

#define LPASS_AUDIO_CORE_SPDIFTX_CORE_HYSTERESIS  (0x170D9004)
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_HYSTERESIS___POR 0x00000001
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x1
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_SPDIFTX_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CGCR    (0x170DA000)
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CGCR___POR 0x00000003
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CGCR___M 0x00000003   
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_CGCR___S               0

#define LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_HYSTERESIS (0x170DA004)
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_HYSTERESIS___POR 0x00000001
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x1
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_BUS_TIMEOUT_TIMEBASE_CTL (0x170DA008)
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_TIMEBASE_CTL___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_TIMEBASE_CTL___POR 0x00000000
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_TIMEBASE_CTL__TIMEBASE_EN___POR 0x0
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_TIMEBASE_CTL__TIMEBASE_EN___M 0x00000001
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_TIMEBASE_CTL__TIMEBASE_EN___S               0
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_TIMEBASE_CTL___M 0x00000001   
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_TIMEBASE_CTL___S               0

#define LPASS_AUDIO_CORE_QOS_CTL                  (0x170DB000)
#define   LPASS_AUDIO_CORE_QOS_CTL___RWC            QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_QOS_CTL___POR         0x00000000
#define   LPASS_AUDIO_CORE_QOS_CTL__QOS_ENABLE___POR 0x0
#define   LPASS_AUDIO_CORE_QOS_CTL__QOS_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_QOS_CTL__QOS_ENABLE___S               0
#define   LPASS_AUDIO_CORE_QOS_CTL___M           0x00000001   
#define   LPASS_AUDIO_CORE_QOS_CTL___S                         0

#define LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_CGCR (0x170DC000)
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_CGCR___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_CGCR___POR 0x00000003
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_CGCR__HW_CTL___POR 0x1
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_CGCR__CLK_ENABLE___POR 0x1
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_CGCR__HW_CTL___M 0x00000002
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_CGCR__HW_CTL___S               1
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_CGCR__CLK_ENABLE___M 0x00000001
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_CGCR__CLK_ENABLE___S               0
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_CGCR___M 0x00000003   
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_CGCR___S               0

#define LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_HYSTERESIS (0x170DC004)
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_HYSTERESIS___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_HYSTERESIS___POR 0x00000001
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_HYSTERESIS__ACTIVE_HYSTSEL___POR 0x1
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_HYSTERESIS__ACTIVE_HYSTSEL___M 0x00000007
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_HYSTERESIS__ACTIVE_HYSTSEL___S               0
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_HYSTERESIS___M 0x00000007   
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_CORE_HYSTERESIS___S               0

#define LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_TIMEBASE_CTL (0x170DC008)
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_TIMEBASE_CTL___RWC QCSR_REG_RW    
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_TIMEBASE_CTL___POR 0x00000000
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_TIMEBASE_CTL__TIMEBASE_EN___POR 0x0
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_TIMEBASE_CTL__TIMEBASE_EN___M 0x00000001
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_TIMEBASE_CTL__TIMEBASE_EN___S               0
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_TIMEBASE_CTL___M 0x00000001   
#define   LPASS_AUDIO_CORE_BUS_TIMEOUT_AHBL_TIMEBASE_CTL___S               0

#define LPASS_AHBI_ABT_HW_VERSION                 (0x170F6000)
#define   LPASS_AHBI_ABT_HW_VERSION___RWC           QCSR_REG_RO    
#define   LPASS_AHBI_ABT_HW_VERSION___POR        0x10000000
#define   LPASS_AHBI_ABT_HW_VERSION__MAJOR___POR 0x1
#define   LPASS_AHBI_ABT_HW_VERSION__MINOR___POR 0x000
#define   LPASS_AHBI_ABT_HW_VERSION__STEP___POR  0x0000
#define   LPASS_AHBI_ABT_HW_VERSION__MAJOR___M   0xF0000000
#define   LPASS_AHBI_ABT_HW_VERSION__MAJOR___S                28
#define   LPASS_AHBI_ABT_HW_VERSION__MINOR___M   0x0FFF0000
#define   LPASS_AHBI_ABT_HW_VERSION__MINOR___S                16
#define   LPASS_AHBI_ABT_HW_VERSION__STEP___M    0x0000FFFF
#define   LPASS_AHBI_ABT_HW_VERSION__STEP___S                  0
#define   LPASS_AHBI_ABT_HW_VERSION___M          0xFFFFFFFF   
#define   LPASS_AHBI_ABT_HW_VERSION___S                        0

#define LPASS_AHBI_ABT_INST_ID                    (0x170F6004)
#define   LPASS_AHBI_ABT_INST_ID___RWC              QCSR_REG_RW    
#define   LPASS_AHBI_ABT_INST_ID___POR           0x00000000
#define   LPASS_AHBI_ABT_INST_ID__INSTID___POR   0x00000000
#define   LPASS_AHBI_ABT_INST_ID__INSTID___M     0xFFFFFFFF
#define   LPASS_AHBI_ABT_INST_ID__INSTID___S                   0
#define   LPASS_AHBI_ABT_INST_ID___M             0xFFFFFFFF   
#define   LPASS_AHBI_ABT_INST_ID___S                           0

#define LPASS_AHBI_ABT_NUM_SLAVES                 (0x170F6008)
#define   LPASS_AHBI_ABT_NUM_SLAVES___RWC           QCSR_REG_RO    
#define   LPASS_AHBI_ABT_NUM_SLAVES___POR        0x0000000A
#define   LPASS_AHBI_ABT_NUM_SLAVES__NUMSLAVES___POR 0xA
#define   LPASS_AHBI_ABT_NUM_SLAVES__NUMSLAVES___M 0x0000003F
#define   LPASS_AHBI_ABT_NUM_SLAVES__NUMSLAVES___S               0
#define   LPASS_AHBI_ABT_NUM_SLAVES___M          0x0000003F   
#define   LPASS_AHBI_ABT_NUM_SLAVES___S                        0

#define LPASS_AHBI_ABT_TIMER_LOADVAL              (0x170F600C)
#define   LPASS_AHBI_ABT_TIMER_LOADVAL___RWC        QCSR_REG_RW    
#define   LPASS_AHBI_ABT_TIMER_LOADVAL___POR     0x000000FF
#define   LPASS_AHBI_ABT_TIMER_LOADVAL__LOADVAL___POR 0xFF
#define   LPASS_AHBI_ABT_TIMER_LOADVAL__LOADVAL___M 0x000000FF
#define   LPASS_AHBI_ABT_TIMER_LOADVAL__LOADVAL___S               0
#define   LPASS_AHBI_ABT_TIMER_LOADVAL___M       0x000000FF   
#define   LPASS_AHBI_ABT_TIMER_LOADVAL___S                     0

#define LPASS_AHBI_ABT_TIMER_MODE                 (0x170F6010)
#define   LPASS_AHBI_ABT_TIMER_MODE___RWC           QCSR_REG_RW    
#define   LPASS_AHBI_ABT_TIMER_MODE___POR        0x00000000
#define   LPASS_AHBI_ABT_TIMER_MODE__MODE___POR  0x0
#define   LPASS_AHBI_ABT_TIMER_MODE__MODE___M    0x00000001
#define   LPASS_AHBI_ABT_TIMER_MODE__MODE___S                  0
#define   LPASS_AHBI_ABT_TIMER_MODE___M          0x00000001   
#define   LPASS_AHBI_ABT_TIMER_MODE___S                        0

#define LPASS_AHBI_ABT_INTR_STATUS                (0x170F6014)
#define   LPASS_AHBI_ABT_INTR_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_AHBI_ABT_INTR_STATUS___POR       0x00000000
#define   LPASS_AHBI_ABT_INTR_STATUS__INTRSTATUS___POR 0x0
#define   LPASS_AHBI_ABT_INTR_STATUS__INTRSTATUS___M 0x00000001
#define   LPASS_AHBI_ABT_INTR_STATUS__INTRSTATUS___S               0
#define   LPASS_AHBI_ABT_INTR_STATUS___M         0x00000001   
#define   LPASS_AHBI_ABT_INTR_STATUS___S                       0

#define LPASS_AHBI_ABT_INTR_CLEAR                 (0x170F6018)
#define   LPASS_AHBI_ABT_INTR_CLEAR___RWC           QCSR_REG_WO    
#define   LPASS_AHBI_ABT_INTR_CLEAR___POR        0x00000000
#define   LPASS_AHBI_ABT_INTR_CLEAR__INTRCLEAR___POR 0x0
#define   LPASS_AHBI_ABT_INTR_CLEAR__INTRCLEAR___M 0x00000001
#define   LPASS_AHBI_ABT_INTR_CLEAR__INTRCLEAR___S               0
#define   LPASS_AHBI_ABT_INTR_CLEAR___M          0x00000001   
#define   LPASS_AHBI_ABT_INTR_CLEAR___S                        0

#define LPASS_AHBI_ABT_INTR_ENABLE                (0x170F601C)
#define   LPASS_AHBI_ABT_INTR_ENABLE___RWC          QCSR_REG_RW    
#define   LPASS_AHBI_ABT_INTR_ENABLE___POR       0x00000000
#define   LPASS_AHBI_ABT_INTR_ENABLE__INTRENABLE___POR 0x0
#define   LPASS_AHBI_ABT_INTR_ENABLE__INTRENABLE___M 0x00000001
#define   LPASS_AHBI_ABT_INTR_ENABLE__INTRENABLE___S               0
#define   LPASS_AHBI_ABT_INTR_ENABLE___M         0x00000001   
#define   LPASS_AHBI_ABT_INTR_ENABLE___S                       0

#define LPASS_AHBI_ABT_SYND_VALID                 (0x170F6020)
#define   LPASS_AHBI_ABT_SYND_VALID___RWC           QCSR_REG_RO    
#define   LPASS_AHBI_ABT_SYND_VALID___POR        0x00000000
#define   LPASS_AHBI_ABT_SYND_VALID__SYNDVALID___POR 0x0
#define   LPASS_AHBI_ABT_SYND_VALID__SYNDVALID___M 0x00000001
#define   LPASS_AHBI_ABT_SYND_VALID__SYNDVALID___S               0
#define   LPASS_AHBI_ABT_SYND_VALID___M          0x00000001   
#define   LPASS_AHBI_ABT_SYND_VALID___S                        0

#define LPASS_AHBI_ABT_SYND_CLEAR                 (0x170F6024)
#define   LPASS_AHBI_ABT_SYND_CLEAR___RWC           QCSR_REG_WO    
#define   LPASS_AHBI_ABT_SYND_CLEAR___POR        0x00000000
#define   LPASS_AHBI_ABT_SYND_CLEAR__SYNDCLEAR___POR 0x0
#define   LPASS_AHBI_ABT_SYND_CLEAR__SYNDCLEAR___M 0x00000001
#define   LPASS_AHBI_ABT_SYND_CLEAR__SYNDCLEAR___S               0
#define   LPASS_AHBI_ABT_SYND_CLEAR___M          0x00000001   
#define   LPASS_AHBI_ABT_SYND_CLEAR___S                        0

#define LPASS_AHBI_ABT_SYND_ID                    (0x170F6028)
#define   LPASS_AHBI_ABT_SYND_ID___RWC              QCSR_REG_RO    
#define   LPASS_AHBI_ABT_SYND_ID___POR           0x00000000
#define   LPASS_AHBI_ABT_SYND_ID__BID___POR      0x0
#define   LPASS_AHBI_ABT_SYND_ID__PID___POR      0x00
#define   LPASS_AHBI_ABT_SYND_ID__MID___POR      0x00
#define   LPASS_AHBI_ABT_SYND_ID__BID___M        0x0000E000
#define   LPASS_AHBI_ABT_SYND_ID__BID___S                     13
#define   LPASS_AHBI_ABT_SYND_ID__PID___M        0x00001F00
#define   LPASS_AHBI_ABT_SYND_ID__PID___S                      8
#define   LPASS_AHBI_ABT_SYND_ID__MID___M        0x000000FF
#define   LPASS_AHBI_ABT_SYND_ID__MID___S                      0
#define   LPASS_AHBI_ABT_SYND_ID___M             0x0000FFFF   
#define   LPASS_AHBI_ABT_SYND_ID___S                           0

#define LPASS_AHBI_ABT_SYND_ADDR0                 (0x170F602C)
#define   LPASS_AHBI_ABT_SYND_ADDR0___RWC           QCSR_REG_RO    
#define   LPASS_AHBI_ABT_SYND_ADDR0___POR        0x00000000
#define   LPASS_AHBI_ABT_SYND_ADDR0__SYNDADDR0___POR 0x00000000
#define   LPASS_AHBI_ABT_SYND_ADDR0__SYNDADDR0___M 0xFFFFFFFF
#define   LPASS_AHBI_ABT_SYND_ADDR0__SYNDADDR0___S               0
#define   LPASS_AHBI_ABT_SYND_ADDR0___M          0xFFFFFFFF   
#define   LPASS_AHBI_ABT_SYND_ADDR0___S                        0

#define LPASS_AHBI_ABT_SYND_ADDR1                 (0x170F6030)
#define   LPASS_AHBI_ABT_SYND_ADDR1___RWC           QCSR_REG_RO    
#define   LPASS_AHBI_ABT_SYND_ADDR1___POR        0x00000000
#define   LPASS_AHBI_ABT_SYND_ADDR1__SYNDADDR1___POR 0x00000000
#define   LPASS_AHBI_ABT_SYND_ADDR1__SYNDADDR1___M 0xFFFFFFFF
#define   LPASS_AHBI_ABT_SYND_ADDR1__SYNDADDR1___S               0
#define   LPASS_AHBI_ABT_SYND_ADDR1___M          0xFFFFFFFF   
#define   LPASS_AHBI_ABT_SYND_ADDR1___S                        0

#define LPASS_AHBI_ABT_SYND_HREADY                (0x170F6034)
#define   LPASS_AHBI_ABT_SYND_HREADY___RWC          QCSR_REG_RO    
#define   LPASS_AHBI_ABT_SYND_HREADY___POR       0xFFFFFFFF
#define   LPASS_AHBI_ABT_SYND_HREADY__SYNDHREADY___POR 0xFFFFFFFF
#define   LPASS_AHBI_ABT_SYND_HREADY__SYNDHREADY___M 0xFFFFFFFF
#define   LPASS_AHBI_ABT_SYND_HREADY__SYNDHREADY___S               0
#define   LPASS_AHBI_ABT_SYND_HREADY___M         0xFFFFFFFF   
#define   LPASS_AHBI_ABT_SYND_HREADY___S                       0

#define LPASS_AVTIMER_HW_VERSION                  (0x170F7000)
#define   LPASS_AVTIMER_HW_VERSION___RWC            QCSR_REG_RO    
#define   LPASS_AVTIMER_HW_VERSION___POR         0x20000002
#define   LPASS_AVTIMER_HW_VERSION__MAJOR___POR  0x2
#define   LPASS_AVTIMER_HW_VERSION__MINOR___POR  0x000
#define   LPASS_AVTIMER_HW_VERSION__STEP___POR   0x0002
#define   LPASS_AVTIMER_HW_VERSION__MAJOR___M    0xF0000000
#define   LPASS_AVTIMER_HW_VERSION__MAJOR___S                 28
#define   LPASS_AVTIMER_HW_VERSION__MINOR___M    0x0FFF0000
#define   LPASS_AVTIMER_HW_VERSION__MINOR___S                 16
#define   LPASS_AVTIMER_HW_VERSION__STEP___M     0x0000FFFF
#define   LPASS_AVTIMER_HW_VERSION__STEP___S                   0
#define   LPASS_AVTIMER_HW_VERSION___M           0xFFFFFFFF   
#define   LPASS_AVTIMER_HW_VERSION___S                         0

#define LPASS_AVTIMER_CTL                         (0x170F7004)
#define   LPASS_AVTIMER_CTL___RWC                   QCSR_REG_RW    
#define   LPASS_AVTIMER_CTL___POR                0x00000000
#define   LPASS_AVTIMER_CTL__TIMEOUT_EN___POR    0x0
#define   LPASS_AVTIMER_CTL__TIMER_RST___POR     0x0
#define   LPASS_AVTIMER_CTL__TIMER_EN___POR      0x0
#define   LPASS_AVTIMER_CTL__TIMEOUT_EN___M      0x00000200
#define   LPASS_AVTIMER_CTL__TIMEOUT_EN___S                    9
#define   LPASS_AVTIMER_CTL__TIMER_RST___M       0x00000100
#define   LPASS_AVTIMER_CTL__TIMER_RST___S                     8
#define   LPASS_AVTIMER_CTL__TIMER_EN___M        0x00000080
#define   LPASS_AVTIMER_CTL__TIMER_EN___S                      7
#define   LPASS_AVTIMER_CTL___M                  0x00000380   
#define   LPASS_AVTIMER_CTL___S                                7

#define LPASS_AVTIMER_RESMOD                      (0x170F7008)
#define   LPASS_AVTIMER_RESMOD___RWC                QCSR_REG_RW    
#define   LPASS_AVTIMER_RESMOD___POR             0x00000000
#define   LPASS_AVTIMER_RESMOD__RESMOD___POR     0x00000000
#define   LPASS_AVTIMER_RESMOD__RESMOD___M       0xFFFFFFFF
#define   LPASS_AVTIMER_RESMOD__RESMOD___S                     0
#define   LPASS_AVTIMER_RESMOD___M               0xFFFFFFFF   
#define   LPASS_AVTIMER_RESMOD___S                             0

#define LPASS_AVTIMER_TIMER_LSB                   (0x170F700C)
#define   LPASS_AVTIMER_TIMER_LSB___RWC             QCSR_REG_RW    
#define   LPASS_AVTIMER_TIMER_LSB___POR          0x00000000
#define   LPASS_AVTIMER_TIMER_LSB__TIMER_LSB_R___POR 0x00000000
#define   LPASS_AVTIMER_TIMER_LSB__TIMER_LSB_W___POR 0x00000000
#define   LPASS_AVTIMER_TIMER_LSB__TIMER_LSB_R___M 0xFFFFFFFF
#define   LPASS_AVTIMER_TIMER_LSB__TIMER_LSB_R___S               0
#define   LPASS_AVTIMER_TIMER_LSB__TIMER_LSB_W___M 0xFFFFFFFF
#define   LPASS_AVTIMER_TIMER_LSB__TIMER_LSB_W___S               0
#define   LPASS_AVTIMER_TIMER_LSB___M            0xFFFFFFFF   
#define   LPASS_AVTIMER_TIMER_LSB___S                          0

#define LPASS_AVTIMER_TIMER_MSB                   (0x170F7010)
#define   LPASS_AVTIMER_TIMER_MSB___RWC             QCSR_REG_RW    
#define   LPASS_AVTIMER_TIMER_MSB___POR          0x00000000
#define   LPASS_AVTIMER_TIMER_MSB__TIMER_MSB_R___POR 0x000000
#define   LPASS_AVTIMER_TIMER_MSB__TIMER_MSB_W___POR 0x000000
#define   LPASS_AVTIMER_TIMER_MSB__TIMER_MSB_R___M 0x00FFFFFF
#define   LPASS_AVTIMER_TIMER_MSB__TIMER_MSB_R___S               0
#define   LPASS_AVTIMER_TIMER_MSB__TIMER_MSB_W___M 0x00FFFFFF
#define   LPASS_AVTIMER_TIMER_MSB__TIMER_MSB_W___S               0
#define   LPASS_AVTIMER_TIMER_MSB___M            0x00FFFFFF   
#define   LPASS_AVTIMER_TIMER_MSB___S                          0

#define LPASS_AVTIMER_INT0_LSB                    (0x170F7014)
#define   LPASS_AVTIMER_INT0_LSB___RWC              QCSR_REG_RW    
#define   LPASS_AVTIMER_INT0_LSB___POR           0x00000000
#define   LPASS_AVTIMER_INT0_LSB__INT0_LSB___POR 0x00000000
#define   LPASS_AVTIMER_INT0_LSB__INT0_LSB___M   0xFFFFFFFF
#define   LPASS_AVTIMER_INT0_LSB__INT0_LSB___S                 0
#define   LPASS_AVTIMER_INT0_LSB___M             0xFFFFFFFF   
#define   LPASS_AVTIMER_INT0_LSB___S                           0

#define LPASS_AVTIMER_INT0_MSB                    (0x170F7018)
#define   LPASS_AVTIMER_INT0_MSB___RWC              QCSR_REG_RW    
#define   LPASS_AVTIMER_INT0_MSB___POR           0x00000000
#define   LPASS_AVTIMER_INT0_MSB__INT0_MSB___POR 0x000000
#define   LPASS_AVTIMER_INT0_MSB__INT0_MSB___M   0x00FFFFFF
#define   LPASS_AVTIMER_INT0_MSB__INT0_MSB___S                 0
#define   LPASS_AVTIMER_INT0_MSB___M             0x00FFFFFF   
#define   LPASS_AVTIMER_INT0_MSB___S                           0

#define LPASS_AVTIMER_INT1_LSB                    (0x170F701C)
#define   LPASS_AVTIMER_INT1_LSB___RWC              QCSR_REG_RW    
#define   LPASS_AVTIMER_INT1_LSB___POR           0x00000000
#define   LPASS_AVTIMER_INT1_LSB__INT1_LSB___POR 0x00000000
#define   LPASS_AVTIMER_INT1_LSB__INT1_LSB___M   0xFFFFFFFF
#define   LPASS_AVTIMER_INT1_LSB__INT1_LSB___S                 0
#define   LPASS_AVTIMER_INT1_LSB___M             0xFFFFFFFF   
#define   LPASS_AVTIMER_INT1_LSB___S                           0

#define LPASS_AVTIMER_INT1_MSB                    (0x170F7020)
#define   LPASS_AVTIMER_INT1_MSB___RWC              QCSR_REG_RW    
#define   LPASS_AVTIMER_INT1_MSB___POR           0x00000000
#define   LPASS_AVTIMER_INT1_MSB__INT1_MSB___POR 0x000000
#define   LPASS_AVTIMER_INT1_MSB__INT1_MSB___M   0x00FFFFFF
#define   LPASS_AVTIMER_INT1_MSB__INT1_MSB___S                 0
#define   LPASS_AVTIMER_INT1_MSB___M             0x00FFFFFF   
#define   LPASS_AVTIMER_INT1_MSB___S                           0

#define LPASS_AVTIMER_TIMEOUT_VAL                 (0x170F7024)
#define   LPASS_AVTIMER_TIMEOUT_VAL___RWC           QCSR_REG_RW    
#define   LPASS_AVTIMER_TIMEOUT_VAL___POR        0x00000000
#define   LPASS_AVTIMER_TIMEOUT_VAL__TIMEOUT_VAL___POR 0x000
#define   LPASS_AVTIMER_TIMEOUT_VAL__TIMEOUT_VAL___M 0x00000FFF
#define   LPASS_AVTIMER_TIMEOUT_VAL__TIMEOUT_VAL___S               0
#define   LPASS_AVTIMER_TIMEOUT_VAL___M          0x00000FFF   
#define   LPASS_AVTIMER_TIMEOUT_VAL___S                        0

#define LPASS_AVTIMER_L0_VAL_NEXT                 (0x170F7028)
#define   LPASS_AVTIMER_L0_VAL_NEXT___RWC           QCSR_REG_RW    
#define   LPASS_AVTIMER_L0_VAL_NEXT___POR        0x00000000
#define   LPASS_AVTIMER_L0_VAL_NEXT__L0_VAL_NEXT___POR 0x0000
#define   LPASS_AVTIMER_L0_VAL_NEXT__L0_VAL_NEXT___M 0x00001FFF
#define   LPASS_AVTIMER_L0_VAL_NEXT__L0_VAL_NEXT___S               0
#define   LPASS_AVTIMER_L0_VAL_NEXT___M          0x00001FFF   
#define   LPASS_AVTIMER_L0_VAL_NEXT___S                        0

#define LPASS_AVTIMER_M0_VAL_NEXT                 (0x170F702C)
#define   LPASS_AVTIMER_M0_VAL_NEXT___RWC           QCSR_REG_RW    
#define   LPASS_AVTIMER_M0_VAL_NEXT___POR        0x00000000
#define   LPASS_AVTIMER_M0_VAL_NEXT__M0_VAL_NEXT___POR 0x000000
#define   LPASS_AVTIMER_M0_VAL_NEXT__M0_VAL_NEXT___M 0x00FFFFFF
#define   LPASS_AVTIMER_M0_VAL_NEXT__M0_VAL_NEXT___S               0
#define   LPASS_AVTIMER_M0_VAL_NEXT___M          0x00FFFFFF   
#define   LPASS_AVTIMER_M0_VAL_NEXT___S                        0

#define LPASS_AVTIMER_N0_VAL_NEXT                 (0x170F7030)
#define   LPASS_AVTIMER_N0_VAL_NEXT___RWC           QCSR_REG_RW    
#define   LPASS_AVTIMER_N0_VAL_NEXT___POR        0x00000000
#define   LPASS_AVTIMER_N0_VAL_NEXT__N0_VAL_NEXT___POR 0x000000
#define   LPASS_AVTIMER_N0_VAL_NEXT__N0_VAL_NEXT___M 0x00FFFFFF
#define   LPASS_AVTIMER_N0_VAL_NEXT__N0_VAL_NEXT___S               0
#define   LPASS_AVTIMER_N0_VAL_NEXT___M          0x00FFFFFF   
#define   LPASS_AVTIMER_N0_VAL_NEXT___S                        0

#define LPASS_AVTIMER_L0_VAL_CURR                 (0x170F7034)
#define   LPASS_AVTIMER_L0_VAL_CURR___RWC           QCSR_REG_RO    
#define   LPASS_AVTIMER_L0_VAL_CURR___POR        0x00000000
#define   LPASS_AVTIMER_L0_VAL_CURR__L0_VAL_CURR___POR 0x0000
#define   LPASS_AVTIMER_L0_VAL_CURR__L0_VAL_CURR___M 0x00001FFF
#define   LPASS_AVTIMER_L0_VAL_CURR__L0_VAL_CURR___S               0
#define   LPASS_AVTIMER_L0_VAL_CURR___M          0x00001FFF   
#define   LPASS_AVTIMER_L0_VAL_CURR___S                        0

#define LPASS_AVTIMER_M0_VAL_CURR                 (0x170F7038)
#define   LPASS_AVTIMER_M0_VAL_CURR___RWC           QCSR_REG_RO    
#define   LPASS_AVTIMER_M0_VAL_CURR___POR        0x00000000
#define   LPASS_AVTIMER_M0_VAL_CURR__M0_VAL_CURR___POR 0x000000
#define   LPASS_AVTIMER_M0_VAL_CURR__M0_VAL_CURR___M 0x00FFFFFF
#define   LPASS_AVTIMER_M0_VAL_CURR__M0_VAL_CURR___S               0
#define   LPASS_AVTIMER_M0_VAL_CURR___M          0x00FFFFFF   
#define   LPASS_AVTIMER_M0_VAL_CURR___S                        0

#define LPASS_AVTIMER_N0_VAL_CURR                 (0x170F703C)
#define   LPASS_AVTIMER_N0_VAL_CURR___RWC           QCSR_REG_RO    
#define   LPASS_AVTIMER_N0_VAL_CURR___POR        0x00000000
#define   LPASS_AVTIMER_N0_VAL_CURR__N0_VAL_CURR___POR 0x000000
#define   LPASS_AVTIMER_N0_VAL_CURR__N0_VAL_CURR___M 0x00FFFFFF
#define   LPASS_AVTIMER_N0_VAL_CURR__N0_VAL_CURR___S               0
#define   LPASS_AVTIMER_N0_VAL_CURR___M          0x00FFFFFF   
#define   LPASS_AVTIMER_N0_VAL_CURR___S                        0

#define LPASS_AVTIMER_MODE_CTL                    (0x170F7040)
#define   LPASS_AVTIMER_MODE_CTL___RWC              QCSR_REG_RW    
#define   LPASS_AVTIMER_MODE_CTL___POR           0x00000000
#define   LPASS_AVTIMER_MODE_CTL__EN_QCOUNTER___POR 0x0
#define   LPASS_AVTIMER_MODE_CTL__MN_MODE___POR  0x0
#define   LPASS_AVTIMER_MODE_CTL__TIMER_2X_RATE___POR 0x0
#define   LPASS_AVTIMER_MODE_CTL__EN_QCOUNTER___M 0x00000004
#define   LPASS_AVTIMER_MODE_CTL__EN_QCOUNTER___S               2
#define   LPASS_AVTIMER_MODE_CTL__MN_MODE___M    0x00000002
#define   LPASS_AVTIMER_MODE_CTL__MN_MODE___S                  1
#define   LPASS_AVTIMER_MODE_CTL__TIMER_2X_RATE___M 0x00000001
#define   LPASS_AVTIMER_MODE_CTL__TIMER_2X_RATE___S               0
#define   LPASS_AVTIMER_MODE_CTL___M             0x00000007   
#define   LPASS_AVTIMER_MODE_CTL___S                           0

#define LPASS_AVTIMER_LMN_DWT                     (0x170F7044)
#define   LPASS_AVTIMER_LMN_DWT___RWC               QCSR_REG_RW    
#define   LPASS_AVTIMER_LMN_DWT___POR            0x00000000
#define   LPASS_AVTIMER_LMN_DWT__UPDATE_STATUS___POR 0x0
#define   LPASS_AVTIMER_LMN_DWT__UPDATE_EN___POR 0x0
#define   LPASS_AVTIMER_LMN_DWT__UPDATE_STATUS___M 0x00000010
#define   LPASS_AVTIMER_LMN_DWT__UPDATE_STATUS___S               4
#define   LPASS_AVTIMER_LMN_DWT__UPDATE_EN___M   0x0000000F
#define   LPASS_AVTIMER_LMN_DWT__UPDATE_EN___S                 0
#define   LPASS_AVTIMER_LMN_DWT___M              0x0000001F   
#define   LPASS_AVTIMER_LMN_DWT___S                            0

#define LPASS_AVTIMER_LTIME_LSB                   (0x170F7048)
#define   LPASS_AVTIMER_LTIME_LSB___RWC             QCSR_REG_RO    
#define   LPASS_AVTIMER_LTIME_LSB___POR          0x00000000
#define   LPASS_AVTIMER_LTIME_LSB__LTIME_LSB___POR 0x00000000
#define   LPASS_AVTIMER_LTIME_LSB__LTIME_LSB___M 0xFFFFFFFF
#define   LPASS_AVTIMER_LTIME_LSB__LTIME_LSB___S               0
#define   LPASS_AVTIMER_LTIME_LSB___M            0xFFFFFFFF   
#define   LPASS_AVTIMER_LTIME_LSB___S                          0

#define LPASS_AVTIMER_LTIME_MSB                   (0x170F704C)
#define   LPASS_AVTIMER_LTIME_MSB___RWC             QCSR_REG_RO    
#define   LPASS_AVTIMER_LTIME_MSB___POR          0x00000000
#define   LPASS_AVTIMER_LTIME_MSB__LTIME_MSB___POR 0x000000
#define   LPASS_AVTIMER_LTIME_MSB__LTIME_MSB___M 0x00FFFFFF
#define   LPASS_AVTIMER_LTIME_MSB__LTIME_MSB___S               0
#define   LPASS_AVTIMER_LTIME_MSB___M            0x00FFFFFF   
#define   LPASS_AVTIMER_LTIME_MSB___S                          0

#define LPASS_AVTIMER_EXT_STC_LSB                 (0x170F7050)
#define   LPASS_AVTIMER_EXT_STC_LSB___RWC           QCSR_REG_RO    
#define   LPASS_AVTIMER_EXT_STC_LSB___POR        0x00000000
#define   LPASS_AVTIMER_EXT_STC_LSB__EXT_STC_LSB___POR 0x00000000
#define   LPASS_AVTIMER_EXT_STC_LSB__EXT_STC_LSB___M 0xFFFFFFFF
#define   LPASS_AVTIMER_EXT_STC_LSB__EXT_STC_LSB___S               0
#define   LPASS_AVTIMER_EXT_STC_LSB___M          0xFFFFFFFF   
#define   LPASS_AVTIMER_EXT_STC_LSB___S                        0

#define LPASS_AVTIMER_EXT_STC_MSB                 (0x170F7054)
#define   LPASS_AVTIMER_EXT_STC_MSB___RWC           QCSR_REG_RO    
#define   LPASS_AVTIMER_EXT_STC_MSB___POR        0x00000000
#define   LPASS_AVTIMER_EXT_STC_MSB__EXT_STC_MSB___POR 0x000000
#define   LPASS_AVTIMER_EXT_STC_MSB__EXT_STC_MSB___M 0x00FFFFFF
#define   LPASS_AVTIMER_EXT_STC_MSB__EXT_STC_MSB___S               0
#define   LPASS_AVTIMER_EXT_STC_MSB___M          0x00FFFFFF   
#define   LPASS_AVTIMER_EXT_STC_MSB___S                        0

#define LPASS_AVTIMER_RTIME_LSB                   (0x170F7058)
#define   LPASS_AVTIMER_RTIME_LSB___RWC             QCSR_REG_RO    
#define   LPASS_AVTIMER_RTIME_LSB___POR          0x00000000
#define   LPASS_AVTIMER_RTIME_LSB__RTIME_LSB___POR 0x00000000
#define   LPASS_AVTIMER_RTIME_LSB__RTIME_LSB___M 0xFFFFFFFF
#define   LPASS_AVTIMER_RTIME_LSB__RTIME_LSB___S               0
#define   LPASS_AVTIMER_RTIME_LSB___M            0xFFFFFFFF   
#define   LPASS_AVTIMER_RTIME_LSB___S                          0

#define LPASS_AVTIMER_RTIME_MSB                   (0x170F705C)
#define   LPASS_AVTIMER_RTIME_MSB___RWC             QCSR_REG_RO    
#define   LPASS_AVTIMER_RTIME_MSB___POR          0x00000000
#define   LPASS_AVTIMER_RTIME_MSB__RTIME_MSB___POR 0x000000
#define   LPASS_AVTIMER_RTIME_MSB__RTIME_MSB___M 0x00FFFFFF
#define   LPASS_AVTIMER_RTIME_MSB__RTIME_MSB___S               0
#define   LPASS_AVTIMER_RTIME_MSB___M            0x00FFFFFF   
#define   LPASS_AVTIMER_RTIME_MSB___S                          0

#define LPASS_AVTIMER_RTIME_CTL                   (0x170F7060)
#define   LPASS_AVTIMER_RTIME_CTL___RWC             QCSR_REG_RW    
#define   LPASS_AVTIMER_RTIME_CTL___POR          0x00000000
#define   LPASS_AVTIMER_RTIME_CTL__RTIME_SEL___POR 0x0
#define   LPASS_AVTIMER_RTIME_CTL__RTIME_SEL___M 0x00000003
#define   LPASS_AVTIMER_RTIME_CTL__RTIME_SEL___S               0
#define   LPASS_AVTIMER_RTIME_CTL___M            0x00000003   
#define   LPASS_AVTIMER_RTIME_CTL___S                          0

#define LPASS_AVTIMER_TIME_CTL                    (0x170F7064)
#define   LPASS_AVTIMER_TIME_CTL___RWC              QCSR_REG_RW    
#define   LPASS_AVTIMER_TIME_CTL___POR           0x00000000
#define   LPASS_AVTIMER_TIME_CTL__TIME_SAMPLE___POR 0x0
#define   LPASS_AVTIMER_TIME_CTL__TIME_SAMPLE___M 0x00000001
#define   LPASS_AVTIMER_TIME_CTL__TIME_SAMPLE___S               0
#define   LPASS_AVTIMER_TIME_CTL___M             0x00000001   
#define   LPASS_AVTIMER_TIME_CTL___S                           0

#define LPASS_AVTIMER_TIMER_LOAD_LSB_NEXT         (0x170F7068)
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_NEXT___RWC   QCSR_REG_RW    
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_NEXT___POR 0x00000000
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_NEXT__TIMER_LOAD_LSB_NEXT___POR 0x00000000
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_NEXT__TIMER_LOAD_LSB_NEXT___M 0xFFFFFFFF
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_NEXT__TIMER_LOAD_LSB_NEXT___S               0
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_NEXT___M  0xFFFFFFFF   
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_NEXT___S                0

#define LPASS_AVTIMER_TIMER_LOAD_MSB_NEXT         (0x170F706C)
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_NEXT___RWC   QCSR_REG_RW    
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_NEXT___POR 0x00000000
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_NEXT__TIMER_LOAD_MSB_NEXT___POR 0x000000
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_NEXT__TIMER_LOAD_MSB_NEXT___M 0x00FFFFFF
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_NEXT__TIMER_LOAD_MSB_NEXT___S               0
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_NEXT___M  0x00FFFFFF   
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_NEXT___S                0

#define LPASS_AVTIMER_TIMER_LOAD_LSB_CURR         (0x170F7070)
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_CURR___RWC   QCSR_REG_RO    
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_CURR___POR 0x00000000
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_CURR__TIMER_LOAD_LSB_CURR___POR 0x00000000
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_CURR__TIMER_LOAD_LSB_CURR___M 0xFFFFFFFF
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_CURR__TIMER_LOAD_LSB_CURR___S               0
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_CURR___M  0xFFFFFFFF   
#define   LPASS_AVTIMER_TIMER_LOAD_LSB_CURR___S                0

#define LPASS_AVTIMER_TIMER_LOAD_MSB_CURR         (0x170F7074)
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_CURR___RWC   QCSR_REG_RO    
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_CURR___POR 0x00000000
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_CURR__TIMER_LOAD_MSB_CURR___POR 0x000000
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_CURR__TIMER_LOAD_MSB_CURR___M 0x00FFFFFF
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_CURR__TIMER_LOAD_MSB_CURR___S               0
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_CURR___M  0x00FFFFFF   
#define   LPASS_AVTIMER_TIMER_LOAD_MSB_CURR___S                0

#define LPASS_AVTIMER_TIMER_LOAD_DWT              (0x170F7078)
#define   LPASS_AVTIMER_TIMER_LOAD_DWT___RWC        QCSR_REG_RW    
#define   LPASS_AVTIMER_TIMER_LOAD_DWT___POR     0x00000000
#define   LPASS_AVTIMER_TIMER_LOAD_DWT__UPDATE_STATUS___POR 0x0
#define   LPASS_AVTIMER_TIMER_LOAD_DWT__UPDATE_EN___POR 0x0
#define   LPASS_AVTIMER_TIMER_LOAD_DWT__UPDATE_STATUS___M 0x00000010
#define   LPASS_AVTIMER_TIMER_LOAD_DWT__UPDATE_STATUS___S               4
#define   LPASS_AVTIMER_TIMER_LOAD_DWT__UPDATE_EN___M 0x0000000F
#define   LPASS_AVTIMER_TIMER_LOAD_DWT__UPDATE_EN___S               0
#define   LPASS_AVTIMER_TIMER_LOAD_DWT___M       0x0000001F   
#define   LPASS_AVTIMER_TIMER_LOAD_DWT___S                     0

#define LPASS_AVTIMER_INT1_ST                     (0x170F707C)
#define   LPASS_AVTIMER_INT1_ST___RWC               QCSR_REG_RW    
#define   LPASS_AVTIMER_INT1_ST___POR            0x00000000
#define   LPASS_AVTIMER_INT1_ST__INT1_ST___POR   0x0
#define   LPASS_AVTIMER_INT1_ST__INT1_CLR___POR  0x0
#define   LPASS_AVTIMER_INT1_ST__INT1_ST___M     0x00000001
#define   LPASS_AVTIMER_INT1_ST__INT1_ST___S                   0
#define   LPASS_AVTIMER_INT1_ST__INT1_CLR___M    0x00000001
#define   LPASS_AVTIMER_INT1_ST__INT1_CLR___S                  0
#define   LPASS_AVTIMER_INT1_ST___M              0x00000001   
#define   LPASS_AVTIMER_INT1_ST___S                            0

#define LPASS_AVTIMER_INT0_ST                     (0x170F7080)
#define   LPASS_AVTIMER_INT0_ST___RWC               QCSR_REG_RW    
#define   LPASS_AVTIMER_INT0_ST___POR            0x00000000
#define   LPASS_AVTIMER_INT0_ST__INT0_ST___POR   0x0
#define   LPASS_AVTIMER_INT0_ST__INT0_CLR___POR  0x0
#define   LPASS_AVTIMER_INT0_ST__INT0_ST___M     0x00000001
#define   LPASS_AVTIMER_INT0_ST__INT0_ST___S                   0
#define   LPASS_AVTIMER_INT0_ST__INT0_CLR___M    0x00000001
#define   LPASS_AVTIMER_INT0_ST__INT0_CLR___S                  0
#define   LPASS_AVTIMER_INT0_ST___M              0x00000001   
#define   LPASS_AVTIMER_INT0_ST___S                            0

#define LPASS_AVTIMER_INT1_CTL                    (0x170F7084)
#define   LPASS_AVTIMER_INT1_CTL___RWC              QCSR_REG_RW    
#define   LPASS_AVTIMER_INT1_CTL___POR           0x00000000
#define   LPASS_AVTIMER_INT1_CTL__INT1_MENR___POR 0x0
#define   LPASS_AVTIMER_INT1_CTL__INT1_MENW___POR 0x0
#define   LPASS_AVTIMER_INT1_CTL__INT1_ENR___POR 0x0
#define   LPASS_AVTIMER_INT1_CTL__INT1_ENW___POR 0x0
#define   LPASS_AVTIMER_INT1_CTL__INT1_MENR___M  0x00000010
#define   LPASS_AVTIMER_INT1_CTL__INT1_MENR___S                4
#define   LPASS_AVTIMER_INT1_CTL__INT1_MENW___M  0x00000010
#define   LPASS_AVTIMER_INT1_CTL__INT1_MENW___S                4
#define   LPASS_AVTIMER_INT1_CTL__INT1_ENR___M   0x00000001
#define   LPASS_AVTIMER_INT1_CTL__INT1_ENR___S                 0
#define   LPASS_AVTIMER_INT1_CTL__INT1_ENW___M   0x00000001
#define   LPASS_AVTIMER_INT1_CTL__INT1_ENW___S                 0
#define   LPASS_AVTIMER_INT1_CTL___M             0x00000011   
#define   LPASS_AVTIMER_INT1_CTL___S                           0

#define LPASS_AVTIMER_INT0_CTL                    (0x170F7088)
#define   LPASS_AVTIMER_INT0_CTL___RWC              QCSR_REG_RW    
#define   LPASS_AVTIMER_INT0_CTL___POR           0x00000000
#define   LPASS_AVTIMER_INT0_CTL__INT0_MENR___POR 0x0
#define   LPASS_AVTIMER_INT0_CTL__INT0_MENW___POR 0x0
#define   LPASS_AVTIMER_INT0_CTL__INT0_ENR___POR 0x0
#define   LPASS_AVTIMER_INT0_CTL__INT0_ENW___POR 0x0
#define   LPASS_AVTIMER_INT0_CTL__INT0_MENR___M  0x00000010
#define   LPASS_AVTIMER_INT0_CTL__INT0_MENR___S                4
#define   LPASS_AVTIMER_INT0_CTL__INT0_MENW___M  0x00000010
#define   LPASS_AVTIMER_INT0_CTL__INT0_MENW___S                4
#define   LPASS_AVTIMER_INT0_CTL__INT0_ENR___M   0x00000001
#define   LPASS_AVTIMER_INT0_CTL__INT0_ENR___S                 0
#define   LPASS_AVTIMER_INT0_CTL__INT0_ENW___M   0x00000001
#define   LPASS_AVTIMER_INT0_CTL__INT0_ENW___S                 0
#define   LPASS_AVTIMER_INT0_CTL___M             0x00000011   
#define   LPASS_AVTIMER_INT0_CTL___S                           0

#define LPASS_AVTIMER_INT_ON                      (0x170F708C)
#define   LPASS_AVTIMER_INT_ON___RWC                QCSR_REG_RW    
#define   LPASS_AVTIMER_INT_ON___POR             0x00000000
#define   LPASS_AVTIMER_INT_ON__INT_ON_INPUT_STC___POR 0x0
#define   LPASS_AVTIMER_INT_ON__INT_ON_INPUT_STC___M 0x00000001
#define   LPASS_AVTIMER_INT_ON__INT_ON_INPUT_STC___S               0
#define   LPASS_AVTIMER_INT_ON___M               0x00000001   
#define   LPASS_AVTIMER_INT_ON___S                             0

#define LPASS_AVTIMER_TICK_DIV                    (0x170F7090)
#define   LPASS_AVTIMER_TICK_DIV___RWC              QCSR_REG_RW    
#define   LPASS_AVTIMER_TICK_DIV___POR           0x00000000
#define   LPASS_AVTIMER_TICK_DIV__TICK_DIV___POR 0x0
#define   LPASS_AVTIMER_TICK_DIV__TICK_DIV___M   0x0000000F
#define   LPASS_AVTIMER_TICK_DIV__TICK_DIV___S                 0
#define   LPASS_AVTIMER_TICK_DIV___M             0x0000000F   
#define   LPASS_AVTIMER_TICK_DIV___S                           0

#define LPASS_HDMITX_VERSION                      (0x170F8000)
#define   LPASS_HDMITX_VERSION___RWC                QCSR_REG_RO    
#define   LPASS_HDMITX_VERSION___POR             0x10020000
#define   LPASS_HDMITX_VERSION__MAJOR___POR      0x1
#define   LPASS_HDMITX_VERSION__MINOR___POR      0x2
#define   LPASS_HDMITX_VERSION__STEP___POR       0x0
#define   LPASS_HDMITX_VERSION__MAJOR___M        0xF0000000
#define   LPASS_HDMITX_VERSION__MAJOR___S                     28
#define   LPASS_HDMITX_VERSION__MINOR___M        0x0FFF0000
#define   LPASS_HDMITX_VERSION__MINOR___S                     16
#define   LPASS_HDMITX_VERSION__STEP___M         0x0000FFFF
#define   LPASS_HDMITX_VERSION__STEP___S                       0
#define   LPASS_HDMITX_VERSION___M               0xFFFFFFFF   
#define   LPASS_HDMITX_VERSION___S                             0

#define LPASS_HDMITX_SSTREAM_CTRL                 (0x170F801C)
#define   LPASS_HDMITX_SSTREAM_CTRL___RWC           QCSR_REG_RW    
#define   LPASS_HDMITX_SSTREAM_CTRL___POR        0x000025E8
#define   LPASS_HDMITX_SSTREAM_CTRL__DSD_ENABLE___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__DST_ENABLE___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__DP3D_AUDIO___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__DP_SP_B_HW_EN___POR 0x1
#define   LPASS_HDMITX_SSTREAM_CTRL__DP_STAFFING_EN___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__DISPLAY_PORT_EN___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__SET_SP_ON_EN___POR 0x1
#define   LPASS_HDMITX_SSTREAM_CTRL__FORCE_MUTE___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__LAYOUT1_SP_MASK___POR 0xF
#define   LPASS_HDMITX_SSTREAM_CTRL__LAYOUT___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__AUTO_BBIT_EN___POR 0x1
#define   LPASS_HDMITX_SSTREAM_CTRL__DMA_SEL___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__SSTREAM_EN___POR 0x0
#define   LPASS_HDMITX_SSTREAM_CTRL__DSD_ENABLE___M 0x00010000
#define   LPASS_HDMITX_SSTREAM_CTRL__DSD_ENABLE___S              16
#define   LPASS_HDMITX_SSTREAM_CTRL__DST_ENABLE___M 0x00008000
#define   LPASS_HDMITX_SSTREAM_CTRL__DST_ENABLE___S              15
#define   LPASS_HDMITX_SSTREAM_CTRL__DP3D_AUDIO___M 0x00004000
#define   LPASS_HDMITX_SSTREAM_CTRL__DP3D_AUDIO___S              14
#define   LPASS_HDMITX_SSTREAM_CTRL__DP_SP_B_HW_EN___M 0x00002000
#define   LPASS_HDMITX_SSTREAM_CTRL__DP_SP_B_HW_EN___S              13
#define   LPASS_HDMITX_SSTREAM_CTRL__DP_STAFFING_EN___M 0x00001000
#define   LPASS_HDMITX_SSTREAM_CTRL__DP_STAFFING_EN___S              12
#define   LPASS_HDMITX_SSTREAM_CTRL__DISPLAY_PORT_EN___M 0x00000800
#define   LPASS_HDMITX_SSTREAM_CTRL__DISPLAY_PORT_EN___S              11
#define   LPASS_HDMITX_SSTREAM_CTRL__SET_SP_ON_EN___M 0x00000400
#define   LPASS_HDMITX_SSTREAM_CTRL__SET_SP_ON_EN___S              10
#define   LPASS_HDMITX_SSTREAM_CTRL__FORCE_MUTE___M 0x00000200
#define   LPASS_HDMITX_SSTREAM_CTRL__FORCE_MUTE___S               9
#define   LPASS_HDMITX_SSTREAM_CTRL__LAYOUT1_SP_MASK___M 0x000001E0
#define   LPASS_HDMITX_SSTREAM_CTRL__LAYOUT1_SP_MASK___S               5
#define   LPASS_HDMITX_SSTREAM_CTRL__LAYOUT___M  0x00000010
#define   LPASS_HDMITX_SSTREAM_CTRL__LAYOUT___S                4
#define   LPASS_HDMITX_SSTREAM_CTRL__AUTO_BBIT_EN___M 0x00000008
#define   LPASS_HDMITX_SSTREAM_CTRL__AUTO_BBIT_EN___S               3
#define   LPASS_HDMITX_SSTREAM_CTRL__DMA_SEL___M 0x00000006
#define   LPASS_HDMITX_SSTREAM_CTRL__DMA_SEL___S               1
#define   LPASS_HDMITX_SSTREAM_CTRL__SSTREAM_EN___M 0x00000001
#define   LPASS_HDMITX_SSTREAM_CTRL__SSTREAM_EN___S               0
#define   LPASS_HDMITX_SSTREAM_CTRL___M          0x0001FFFF   
#define   LPASS_HDMITX_SSTREAM_CTRL___S                        0

#define LPASS_HDMITX_INT_STC_SEL                  (0x170F8020)
#define   LPASS_HDMITX_INT_STC_SEL___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_INT_STC_SEL___POR         0x00000000
#define   LPASS_HDMITX_INT_STC_SEL__INT_NUM___POR 0x00
#define   LPASS_HDMITX_INT_STC_SEL__INT_NUM___M  0x0000003F
#define   LPASS_HDMITX_INT_STC_SEL__INT_NUM___S                0
#define   LPASS_HDMITX_INT_STC_SEL___M           0x0000003F   
#define   LPASS_HDMITX_INT_STC_SEL___S                         0

#define LPASS_HDMITX_INT_STC_LSB                  (0x170F8024)
#define   LPASS_HDMITX_INT_STC_LSB___RWC            QCSR_REG_RO    
#define   LPASS_HDMITX_INT_STC_LSB___POR         0x00000000
#define   LPASS_HDMITX_INT_STC_LSB__INT_STC_LSB___POR 0x00000000
#define   LPASS_HDMITX_INT_STC_LSB__INT_STC_LSB___M 0xFFFFFFFF
#define   LPASS_HDMITX_INT_STC_LSB__INT_STC_LSB___S               0
#define   LPASS_HDMITX_INT_STC_LSB___M           0xFFFFFFFF   
#define   LPASS_HDMITX_INT_STC_LSB___S                         0

#define LPASS_HDMI_ARB_CTRL                       (0x170F8028)
#define   LPASS_HDMI_ARB_CTRL___RWC                 QCSR_REG_RW    
#define   LPASS_HDMI_ARB_CTRL___POR              0x00000007
#define   LPASS_HDMI_ARB_CTRL__HDMIRX_CLK_EN___POR 0x1
#define   LPASS_HDMI_ARB_CTRL__HDMITX_CLK_EN___POR 0x1
#define   LPASS_HDMI_ARB_CTRL__USE_RR___POR      0x1
#define   LPASS_HDMI_ARB_CTRL__HDMIRX_CLK_EN___M 0x00000004
#define   LPASS_HDMI_ARB_CTRL__HDMIRX_CLK_EN___S               2
#define   LPASS_HDMI_ARB_CTRL__HDMITX_CLK_EN___M 0x00000002
#define   LPASS_HDMI_ARB_CTRL__HDMITX_CLK_EN___S               1
#define   LPASS_HDMI_ARB_CTRL__USE_RR___M        0x00000001
#define   LPASS_HDMI_ARB_CTRL__USE_RR___S                      0
#define   LPASS_HDMI_ARB_CTRL___M                0x00000007   
#define   LPASS_HDMI_ARB_CTRL___S                              0

#define LPASS_HDMI_MASTER_PRIORITY                (0x170F802C)
#define   LPASS_HDMI_MASTER_PRIORITY___RWC          QCSR_REG_RW    
#define   LPASS_HDMI_MASTER_PRIORITY___POR       0x00000000
#define   LPASS_HDMI_MASTER_PRIORITY__PRIORITY___POR 0x0
#define   LPASS_HDMI_MASTER_PRIORITY__PRIORITY___M 0x00000003
#define   LPASS_HDMI_MASTER_PRIORITY__PRIORITY___S               0
#define   LPASS_HDMI_MASTER_PRIORITY___M         0x00000003   
#define   LPASS_HDMI_MASTER_PRIORITY___S                       0

#define LPASS_HDMITX_PARITY                       (0x170F8034)
#define   LPASS_HDMITX_PARITY___RWC                 QCSR_REG_RW    
#define   LPASS_HDMITX_PARITY___POR              0x00000000
#define   LPASS_HDMITX_PARITY__CALC_EN___POR     0x0
#define   LPASS_HDMITX_PARITY__CALC_EN___M       0x00000001
#define   LPASS_HDMITX_PARITY__CALC_EN___S                     0
#define   LPASS_HDMITX_PARITY___M                0x00000001   
#define   LPASS_HDMITX_PARITY___S                              0

#define LPASS_HDMITX_DMA0_CTRL                    (0x170F8038)
#define   LPASS_HDMITX_DMA0_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_DMA0_CTRL___POR           0x00000000
#define   LPASS_HDMITX_DMA0_CTRL__HW_USER_SEL___POR 0x0
#define   LPASS_HDMITX_DMA0_CTRL__HW_CHS_SEL___POR 0x0
#define   LPASS_HDMITX_DMA0_CTRL__USE_HW_USER___POR 0x0
#define   LPASS_HDMITX_DMA0_CTRL__USE_HW_CHS___POR 0x0
#define   LPASS_HDMITX_DMA0_CTRL__HW_USER_SEL___M 0x00000060
#define   LPASS_HDMITX_DMA0_CTRL__HW_USER_SEL___S               5
#define   LPASS_HDMITX_DMA0_CTRL__HW_CHS_SEL___M 0x0000001C
#define   LPASS_HDMITX_DMA0_CTRL__HW_CHS_SEL___S               2
#define   LPASS_HDMITX_DMA0_CTRL__USE_HW_USER___M 0x00000002
#define   LPASS_HDMITX_DMA0_CTRL__USE_HW_USER___S               1
#define   LPASS_HDMITX_DMA0_CTRL__USE_HW_CHS___M 0x00000001
#define   LPASS_HDMITX_DMA0_CTRL__USE_HW_CHS___S               0
#define   LPASS_HDMITX_DMA0_CTRL___M             0x0000007F   
#define   LPASS_HDMITX_DMA0_CTRL___S                           0

#define LPASS_HDMITX_DMA1_CTRL                    (0x170F803C)
#define   LPASS_HDMITX_DMA1_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_DMA1_CTRL___POR           0x00000000
#define   LPASS_HDMITX_DMA1_CTRL__HW_USER_SEL___POR 0x0
#define   LPASS_HDMITX_DMA1_CTRL__HW_CHS_SEL___POR 0x0
#define   LPASS_HDMITX_DMA1_CTRL__USE_HW_USER___POR 0x0
#define   LPASS_HDMITX_DMA1_CTRL__USE_HW_CHS___POR 0x0
#define   LPASS_HDMITX_DMA1_CTRL__HW_USER_SEL___M 0x00000060
#define   LPASS_HDMITX_DMA1_CTRL__HW_USER_SEL___S               5
#define   LPASS_HDMITX_DMA1_CTRL__HW_CHS_SEL___M 0x0000001C
#define   LPASS_HDMITX_DMA1_CTRL__HW_CHS_SEL___S               2
#define   LPASS_HDMITX_DMA1_CTRL__USE_HW_USER___M 0x00000002
#define   LPASS_HDMITX_DMA1_CTRL__USE_HW_USER___S               1
#define   LPASS_HDMITX_DMA1_CTRL__USE_HW_CHS___M 0x00000001
#define   LPASS_HDMITX_DMA1_CTRL__USE_HW_CHS___S               0
#define   LPASS_HDMITX_DMA1_CTRL___M             0x0000007F   
#define   LPASS_HDMITX_DMA1_CTRL___S                           0

#define LPASS_HDMITX_DMA2_CTRL                    (0x170F8040)
#define   LPASS_HDMITX_DMA2_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_DMA2_CTRL___POR           0x00000000
#define   LPASS_HDMITX_DMA2_CTRL__HW_USER_SEL___POR 0x0
#define   LPASS_HDMITX_DMA2_CTRL__HW_CHS_SEL___POR 0x0
#define   LPASS_HDMITX_DMA2_CTRL__USE_HW_USER___POR 0x0
#define   LPASS_HDMITX_DMA2_CTRL__USE_HW_CHS___POR 0x0
#define   LPASS_HDMITX_DMA2_CTRL__HW_USER_SEL___M 0x00000060
#define   LPASS_HDMITX_DMA2_CTRL__HW_USER_SEL___S               5
#define   LPASS_HDMITX_DMA2_CTRL__HW_CHS_SEL___M 0x0000001C
#define   LPASS_HDMITX_DMA2_CTRL__HW_CHS_SEL___S               2
#define   LPASS_HDMITX_DMA2_CTRL__USE_HW_USER___M 0x00000002
#define   LPASS_HDMITX_DMA2_CTRL__USE_HW_USER___S               1
#define   LPASS_HDMITX_DMA2_CTRL__USE_HW_CHS___M 0x00000001
#define   LPASS_HDMITX_DMA2_CTRL__USE_HW_CHS___S               0
#define   LPASS_HDMITX_DMA2_CTRL___M             0x0000007F   
#define   LPASS_HDMITX_DMA2_CTRL___S                           0

#define LPASS_HDMITX_DMA3_CTRL                    (0x170F8044)
#define   LPASS_HDMITX_DMA3_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_DMA3_CTRL___POR           0x00000000
#define   LPASS_HDMITX_DMA3_CTRL__HW_USER_SEL___POR 0x0
#define   LPASS_HDMITX_DMA3_CTRL__HW_CHS_SEL___POR 0x0
#define   LPASS_HDMITX_DMA3_CTRL__USE_HW_USER___POR 0x0
#define   LPASS_HDMITX_DMA3_CTRL__USE_HW_CHS___POR 0x0
#define   LPASS_HDMITX_DMA3_CTRL__HW_USER_SEL___M 0x00000060
#define   LPASS_HDMITX_DMA3_CTRL__HW_USER_SEL___S               5
#define   LPASS_HDMITX_DMA3_CTRL__HW_CHS_SEL___M 0x0000001C
#define   LPASS_HDMITX_DMA3_CTRL__HW_CHS_SEL___S               2
#define   LPASS_HDMITX_DMA3_CTRL__USE_HW_USER___M 0x00000002
#define   LPASS_HDMITX_DMA3_CTRL__USE_HW_USER___S               1
#define   LPASS_HDMITX_DMA3_CTRL__USE_HW_CHS___M 0x00000001
#define   LPASS_HDMITX_DMA3_CTRL__USE_HW_CHS___S               0
#define   LPASS_HDMITX_DMA3_CTRL___M             0x0000007F   
#define   LPASS_HDMITX_DMA3_CTRL___S                           0

#define LPASS_HDMITX_CHS0_LSB                     (0x170F8048)
#define   LPASS_HDMITX_CHS0_LSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS0_LSB___POR            0x00000000
#define   LPASS_HDMITX_CHS0_LSB__LSB_BITS___POR  0x00000000
#define   LPASS_HDMITX_CHS0_LSB__LSB_BITS___M    0xFFFFFFFF
#define   LPASS_HDMITX_CHS0_LSB__LSB_BITS___S                  0
#define   LPASS_HDMITX_CHS0_LSB___M              0xFFFFFFFF   
#define   LPASS_HDMITX_CHS0_LSB___S                            0

#define LPASS_HDMITX_CHS0_MSB                     (0x170F804C)
#define   LPASS_HDMITX_CHS0_MSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS0_MSB___POR            0x00000000
#define   LPASS_HDMITX_CHS0_MSB__MSB_BITS___POR  0x00000
#define   LPASS_HDMITX_CHS0_MSB__MSB_BITS___M    0x0001FFFF
#define   LPASS_HDMITX_CHS0_MSB__MSB_BITS___S                  0
#define   LPASS_HDMITX_CHS0_MSB___M              0x0001FFFF   
#define   LPASS_HDMITX_CHS0_MSB___S                            0

#define LPASS_HDMITX_CHS1_LSB                     (0x170F8050)
#define   LPASS_HDMITX_CHS1_LSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS1_LSB___POR            0x00000000
#define   LPASS_HDMITX_CHS1_LSB__LSB_BITS___POR  0x00000000
#define   LPASS_HDMITX_CHS1_LSB__LSB_BITS___M    0xFFFFFFFF
#define   LPASS_HDMITX_CHS1_LSB__LSB_BITS___S                  0
#define   LPASS_HDMITX_CHS1_LSB___M              0xFFFFFFFF   
#define   LPASS_HDMITX_CHS1_LSB___S                            0

#define LPASS_HDMITX_CHS1_MSB                     (0x170F8054)
#define   LPASS_HDMITX_CHS1_MSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS1_MSB___POR            0x00000000
#define   LPASS_HDMITX_CHS1_MSB__MSB_BITS___POR  0x00000
#define   LPASS_HDMITX_CHS1_MSB__MSB_BITS___M    0x0001FFFF
#define   LPASS_HDMITX_CHS1_MSB__MSB_BITS___S                  0
#define   LPASS_HDMITX_CHS1_MSB___M              0x0001FFFF   
#define   LPASS_HDMITX_CHS1_MSB___S                            0

#define LPASS_HDMITX_CHS2_LSB                     (0x170F8058)
#define   LPASS_HDMITX_CHS2_LSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS2_LSB___POR            0x00000000
#define   LPASS_HDMITX_CHS2_LSB__LSB_BITS___POR  0x00000000
#define   LPASS_HDMITX_CHS2_LSB__LSB_BITS___M    0xFFFFFFFF
#define   LPASS_HDMITX_CHS2_LSB__LSB_BITS___S                  0
#define   LPASS_HDMITX_CHS2_LSB___M              0xFFFFFFFF   
#define   LPASS_HDMITX_CHS2_LSB___S                            0

#define LPASS_HDMITX_CHS2_MSB                     (0x170F805C)
#define   LPASS_HDMITX_CHS2_MSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS2_MSB___POR            0x00000000
#define   LPASS_HDMITX_CHS2_MSB__MSB_BITS___POR  0x00000
#define   LPASS_HDMITX_CHS2_MSB__MSB_BITS___M    0x0001FFFF
#define   LPASS_HDMITX_CHS2_MSB__MSB_BITS___S                  0
#define   LPASS_HDMITX_CHS2_MSB___M              0x0001FFFF   
#define   LPASS_HDMITX_CHS2_MSB___S                            0

#define LPASS_HDMITX_CHS3_LSB                     (0x170F8060)
#define   LPASS_HDMITX_CHS3_LSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS3_LSB___POR            0x00000000
#define   LPASS_HDMITX_CHS3_LSB__LSB_BITS___POR  0x00000000
#define   LPASS_HDMITX_CHS3_LSB__LSB_BITS___M    0xFFFFFFFF
#define   LPASS_HDMITX_CHS3_LSB__LSB_BITS___S                  0
#define   LPASS_HDMITX_CHS3_LSB___M              0xFFFFFFFF   
#define   LPASS_HDMITX_CHS3_LSB___S                            0

#define LPASS_HDMITX_CHS3_MSB                     (0x170F8064)
#define   LPASS_HDMITX_CHS3_MSB___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS3_MSB___POR            0x00000000
#define   LPASS_HDMITX_CHS3_MSB__MSB_BITS___POR  0x00000
#define   LPASS_HDMITX_CHS3_MSB__MSB_BITS___M    0x0001FFFF
#define   LPASS_HDMITX_CHS3_MSB__MSB_BITS___S                  0
#define   LPASS_HDMITX_CHS3_MSB___M              0x0001FFFF   
#define   LPASS_HDMITX_CHS3_MSB___S                            0

#define LPASS_HDMITX_BUF2_CHS0_LSB                (0x170F8068)
#define   LPASS_HDMITX_BUF2_CHS0_LSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS0_LSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS0_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_BUF2_CHS0_LSB__LSB_BITS___M 0xFFFFFFFF
#define   LPASS_HDMITX_BUF2_CHS0_LSB__LSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS0_LSB___M         0xFFFFFFFF   
#define   LPASS_HDMITX_BUF2_CHS0_LSB___S                       0

#define LPASS_HDMITX_BUF2_CHS0_MSB                (0x170F806C)
#define   LPASS_HDMITX_BUF2_CHS0_MSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS0_MSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS0_MSB__MSB_BITS___POR 0x00000
#define   LPASS_HDMITX_BUF2_CHS0_MSB__MSB_BITS___M 0x0001FFFF
#define   LPASS_HDMITX_BUF2_CHS0_MSB__MSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS0_MSB___M         0x0001FFFF   
#define   LPASS_HDMITX_BUF2_CHS0_MSB___S                       0

#define LPASS_HDMITX_BUF2_CHS1_LSB                (0x170F8070)
#define   LPASS_HDMITX_BUF2_CHS1_LSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS1_LSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS1_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_BUF2_CHS1_LSB__LSB_BITS___M 0xFFFFFFFF
#define   LPASS_HDMITX_BUF2_CHS1_LSB__LSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS1_LSB___M         0xFFFFFFFF   
#define   LPASS_HDMITX_BUF2_CHS1_LSB___S                       0

#define LPASS_HDMITX_BUF2_CHS1_MSB                (0x170F8074)
#define   LPASS_HDMITX_BUF2_CHS1_MSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS1_MSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS1_MSB__MSB_BITS___POR 0x00000
#define   LPASS_HDMITX_BUF2_CHS1_MSB__MSB_BITS___M 0x0001FFFF
#define   LPASS_HDMITX_BUF2_CHS1_MSB__MSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS1_MSB___M         0x0001FFFF   
#define   LPASS_HDMITX_BUF2_CHS1_MSB___S                       0

#define LPASS_HDMITX_BUF2_CHS2_LSB                (0x170F8078)
#define   LPASS_HDMITX_BUF2_CHS2_LSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS2_LSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS2_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_BUF2_CHS2_LSB__LSB_BITS___M 0xFFFFFFFF
#define   LPASS_HDMITX_BUF2_CHS2_LSB__LSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS2_LSB___M         0xFFFFFFFF   
#define   LPASS_HDMITX_BUF2_CHS2_LSB___S                       0

#define LPASS_HDMITX_BUF2_CHS2_MSB                (0x170F807C)
#define   LPASS_HDMITX_BUF2_CHS2_MSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS2_MSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS2_MSB__MSB_BITS___POR 0x00000
#define   LPASS_HDMITX_BUF2_CHS2_MSB__MSB_BITS___M 0x0001FFFF
#define   LPASS_HDMITX_BUF2_CHS2_MSB__MSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS2_MSB___M         0x0001FFFF   
#define   LPASS_HDMITX_BUF2_CHS2_MSB___S                       0

#define LPASS_HDMITX_BUF2_CHS3_LSB                (0x170F8080)
#define   LPASS_HDMITX_BUF2_CHS3_LSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS3_LSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS3_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_BUF2_CHS3_LSB__LSB_BITS___M 0xFFFFFFFF
#define   LPASS_HDMITX_BUF2_CHS3_LSB__LSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS3_LSB___M         0xFFFFFFFF   
#define   LPASS_HDMITX_BUF2_CHS3_LSB___S                       0

#define LPASS_HDMITX_BUF2_CHS3_MSB                (0x170F8084)
#define   LPASS_HDMITX_BUF2_CHS3_MSB___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS3_MSB___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS3_MSB__MSB_BITS___POR 0x00000
#define   LPASS_HDMITX_BUF2_CHS3_MSB__MSB_BITS___M 0x0001FFFF
#define   LPASS_HDMITX_BUF2_CHS3_MSB__MSB_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS3_MSB___M         0x0001FFFF   
#define   LPASS_HDMITX_BUF2_CHS3_MSB___S                       0

#define LPASS_HDMITX_USER0_LSB                    (0x170F8088)
#define   LPASS_HDMITX_USER0_LSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER0_LSB___POR           0x00000000
#define   LPASS_HDMITX_USER0_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER0_LSB__LSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER0_LSB__LSB_BITS___S                 0
#define   LPASS_HDMITX_USER0_LSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER0_LSB___S                           0

#define LPASS_HDMITX_USER0_MID                    (0x170F808C)
#define   LPASS_HDMITX_USER0_MID___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER0_MID___POR           0x00000000
#define   LPASS_HDMITX_USER0_MID__MID_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER0_MID__MID_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER0_MID__MID_BITS___S                 0
#define   LPASS_HDMITX_USER0_MID___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER0_MID___S                           0

#define LPASS_HDMITX_USER0_MSB                    (0x170F8090)
#define   LPASS_HDMITX_USER0_MSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER0_MSB___POR           0x00000000
#define   LPASS_HDMITX_USER0_MSB__MSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER0_MSB__MSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER0_MSB__MSB_BITS___S                 0
#define   LPASS_HDMITX_USER0_MSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER0_MSB___S                           0

#define LPASS_HDMITX_USER1_LSB                    (0x170F8094)
#define   LPASS_HDMITX_USER1_LSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER1_LSB___POR           0x00000000
#define   LPASS_HDMITX_USER1_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER1_LSB__LSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER1_LSB__LSB_BITS___S                 0
#define   LPASS_HDMITX_USER1_LSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER1_LSB___S                           0

#define LPASS_HDMITX_USER1_MID                    (0x170F8098)
#define   LPASS_HDMITX_USER1_MID___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER1_MID___POR           0x00000000
#define   LPASS_HDMITX_USER1_MID__MID_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER1_MID__MID_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER1_MID__MID_BITS___S                 0
#define   LPASS_HDMITX_USER1_MID___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER1_MID___S                           0

#define LPASS_HDMITX_USER1_MSB                    (0x170F809C)
#define   LPASS_HDMITX_USER1_MSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER1_MSB___POR           0x00000000
#define   LPASS_HDMITX_USER1_MSB__MSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER1_MSB__MSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER1_MSB__MSB_BITS___S                 0
#define   LPASS_HDMITX_USER1_MSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER1_MSB___S                           0

#define LPASS_HDMITX_USER2_LSB                    (0x170F80A0)
#define   LPASS_HDMITX_USER2_LSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER2_LSB___POR           0x00000000
#define   LPASS_HDMITX_USER2_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER2_LSB__LSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER2_LSB__LSB_BITS___S                 0
#define   LPASS_HDMITX_USER2_LSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER2_LSB___S                           0

#define LPASS_HDMITX_USER2_MID                    (0x170F80A4)
#define   LPASS_HDMITX_USER2_MID___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER2_MID___POR           0x00000000
#define   LPASS_HDMITX_USER2_MID__MID_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER2_MID__MID_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER2_MID__MID_BITS___S                 0
#define   LPASS_HDMITX_USER2_MID___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER2_MID___S                           0

#define LPASS_HDMITX_USER2_MSB                    (0x170F80A8)
#define   LPASS_HDMITX_USER2_MSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER2_MSB___POR           0x00000000
#define   LPASS_HDMITX_USER2_MSB__MSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER2_MSB__MSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER2_MSB__MSB_BITS___S                 0
#define   LPASS_HDMITX_USER2_MSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER2_MSB___S                           0

#define LPASS_HDMITX_USER3_LSB                    (0x170F80AC)
#define   LPASS_HDMITX_USER3_LSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER3_LSB___POR           0x00000000
#define   LPASS_HDMITX_USER3_LSB__LSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER3_LSB__LSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER3_LSB__LSB_BITS___S                 0
#define   LPASS_HDMITX_USER3_LSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER3_LSB___S                           0

#define LPASS_HDMITX_USER3_MID                    (0x170F80B0)
#define   LPASS_HDMITX_USER3_MID___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER3_MID___POR           0x00000000
#define   LPASS_HDMITX_USER3_MID__MID_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER3_MID__MID_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER3_MID__MID_BITS___S                 0
#define   LPASS_HDMITX_USER3_MID___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER3_MID___S                           0

#define LPASS_HDMITX_USER3_MSB                    (0x170F80B4)
#define   LPASS_HDMITX_USER3_MSB___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_USER3_MSB___POR           0x00000000
#define   LPASS_HDMITX_USER3_MSB__MSB_BITS___POR 0x00000000
#define   LPASS_HDMITX_USER3_MSB__MSB_BITS___M   0xFFFFFFFF
#define   LPASS_HDMITX_USER3_MSB__MSB_BITS___S                 0
#define   LPASS_HDMITX_USER3_MSB___M             0xFFFFFFFF   
#define   LPASS_HDMITX_USER3_MSB___S                           0

#define LPASS_HDMITX_MSTREAM_CTRL                 (0x170F80B8)
#define   LPASS_HDMITX_MSTREAM_CTRL___RWC           QCSR_REG_RW    
#define   LPASS_HDMITX_MSTREAM_CTRL___POR        0x0003C81F
#define   LPASS_HDMITX_MSTREAM_CTRL__PACKER_EN___POR 0x0
#define   LPASS_HDMITX_MSTREAM_CTRL__AUTO_BBIT_EN___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA3_STREAM___POR 0x3
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA2_STREAM___POR 0x2
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA1_STREAM___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA0_STREAM___POR 0x0
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM3___POR 0x0
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM2___POR 0x0
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM1___POR 0x0
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM0___POR 0x0
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM3___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM2___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM1___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM0___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__SET_SP_ON_EN___POR 0x1
#define   LPASS_HDMITX_MSTREAM_CTRL__PACKER_EN___M 0x00040000
#define   LPASS_HDMITX_MSTREAM_CTRL__PACKER_EN___S              18
#define   LPASS_HDMITX_MSTREAM_CTRL__AUTO_BBIT_EN___M 0x00020000
#define   LPASS_HDMITX_MSTREAM_CTRL__AUTO_BBIT_EN___S              17
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA3_STREAM___M 0x00018000
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA3_STREAM___S              15
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA2_STREAM___M 0x00006000
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA2_STREAM___S              13
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA1_STREAM___M 0x00001800
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA1_STREAM___S              11
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA0_STREAM___M 0x00000600
#define   LPASS_HDMITX_MSTREAM_CTRL__DMA0_STREAM___S               9
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM3___M 0x00000100
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM3___S               8
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM2___M 0x00000080
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM2___S               7
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM1___M 0x00000040
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM1___S               6
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM0___M 0x00000020
#define   LPASS_HDMITX_MSTREAM_CTRL__MUTE_STREAM0___S               5
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM3___M 0x00000010
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM3___S               4
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM2___M 0x00000008
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM2___S               3
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM1___M 0x00000004
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM1___S               2
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM0___M 0x00000002
#define   LPASS_HDMITX_MSTREAM_CTRL__WAIT_BBIT_STREAM0___S               1
#define   LPASS_HDMITX_MSTREAM_CTRL__SET_SP_ON_EN___M 0x00000001
#define   LPASS_HDMITX_MSTREAM_CTRL__SET_SP_ON_EN___S               0
#define   LPASS_HDMITX_MSTREAM_CTRL___M          0x0007FFFF   
#define   LPASS_HDMITX_MSTREAM_CTRL___S                        0

#define LPASS_HDMITX_MUTE_CTRL                    (0x170F80BC)
#define   LPASS_HDMITX_MUTE_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_MUTE_CTRL___POR           0x00000003
#define   LPASS_HDMITX_MUTE_CTRL__ZERO_DATA___POR 0x1
#define   LPASS_HDMITX_MUTE_CTRL__MUTE_FLAT___POR 0x1
#define   LPASS_HDMITX_MUTE_CTRL__ZERO_DATA___M  0x00000002
#define   LPASS_HDMITX_MUTE_CTRL__ZERO_DATA___S                1
#define   LPASS_HDMITX_MUTE_CTRL__MUTE_FLAT___M  0x00000001
#define   LPASS_HDMITX_MUTE_CTRL__MUTE_FLAT___S                0
#define   LPASS_HDMITX_MUTE_CTRL___M             0x00000003   
#define   LPASS_HDMITX_MUTE_CTRL___S                           0

#define LPASS_HDMITX_VBIT_CTRL                    (0x170F80C0)
#define   LPASS_HDMITX_VBIT_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_HDMITX_VBIT_CTRL___POR           0x00000000
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT_DMA3___POR 0x0
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT_DMA2___POR 0x0
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT_DMA1___POR 0x0
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT_DMA0___POR 0x0
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_DMA3___POR 0x0
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_DMA2___POR 0x0
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_DMA1___POR 0x0
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_DMA0___POR 0x0
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_SSTREAM___POR 0x0
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT___POR 0x0
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT_DMA3___M 0x00000200
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT_DMA3___S               9
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT_DMA2___M 0x00000100
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT_DMA2___S               8
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT_DMA1___M 0x00000080
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT_DMA1___S               7
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT_DMA0___M 0x00000040
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT_DMA0___S               6
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_DMA3___M  0x00000020
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_DMA3___S                5
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_DMA2___M  0x00000010
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_DMA2___S                4
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_DMA1___M  0x00000008
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_DMA1___S                3
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_DMA0___M  0x00000004
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_DMA0___S                2
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_SSTREAM___M 0x00000002
#define   LPASS_HDMITX_VBIT_CTRL__VBIT_SSTREAM___S               1
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT___M 0x00000001
#define   LPASS_HDMITX_VBIT_CTRL__REPLACE_VBIT___S               0
#define   LPASS_HDMITX_VBIT_CTRL___M             0x000003FF   
#define   LPASS_HDMITX_VBIT_CTRL___S                           0

#define LPASS_HDMITX_SW_PCKT_UPDATE               (0x170F80C4)
#define   LPASS_HDMITX_SW_PCKT_UPDATE___RWC         QCSR_REG_WO    
#define   LPASS_HDMITX_SW_PCKT_UPDATE___POR      0x00000000
#define   LPASS_HDMITX_SW_PCKT_UPDATE__PACKET_UPDATE___POR 0x0
#define   LPASS_HDMITX_SW_PCKT_UPDATE__PACKET_UPDATE___M 0x00000001
#define   LPASS_HDMITX_SW_PCKT_UPDATE__PACKET_UPDATE___S               0
#define   LPASS_HDMITX_SW_PCKT_UPDATE___M        0x00000001   
#define   LPASS_HDMITX_SW_PCKT_UPDATE___S                      0

#define LPASS_HDMITX_DP_METADATA_CTRL             (0x170F80C8)
#define   LPASS_HDMITX_DP_METADATA_CTRL___RWC       QCSR_REG_RW    
#define   LPASS_HDMITX_DP_METADATA_CTRL___POR    0x00000001
#define   LPASS_HDMITX_DP_METADATA_CTRL__MST_INDEX___POR 0x0
#define   LPASS_HDMITX_DP_METADATA_CTRL__DST_DDR___POR 0x0
#define   LPASS_HDMITX_DP_METADATA_CTRL__CHANNEL_CNT_3D___POR 0x00
#define   LPASS_HDMITX_DP_METADATA_CTRL__SAMPLING_FREQ___POR 0x00
#define   LPASS_HDMITX_DP_METADATA_CTRL__AIF_DB4_CA___POR 0x00
#define   LPASS_HDMITX_DP_METADATA_CTRL__AS_SDP_HB3_CT___POR 0x0
#define   LPASS_HDMITX_DP_METADATA_CTRL__AS_SDP_HB3_CC___POR 0x0
#define   LPASS_HDMITX_DP_METADATA_CTRL__MUTE___POR 0x1
#define   LPASS_HDMITX_DP_METADATA_CTRL__MST_INDEX___M 0x30000000
#define   LPASS_HDMITX_DP_METADATA_CTRL__MST_INDEX___S              28
#define   LPASS_HDMITX_DP_METADATA_CTRL__DST_DDR___M 0x08000000
#define   LPASS_HDMITX_DP_METADATA_CTRL__DST_DDR___S              27
#define   LPASS_HDMITX_DP_METADATA_CTRL__CHANNEL_CNT_3D___M 0x07C00000
#define   LPASS_HDMITX_DP_METADATA_CTRL__CHANNEL_CNT_3D___S              22
#define   LPASS_HDMITX_DP_METADATA_CTRL__SAMPLING_FREQ___M 0x003F0000
#define   LPASS_HDMITX_DP_METADATA_CTRL__SAMPLING_FREQ___S              16
#define   LPASS_HDMITX_DP_METADATA_CTRL__AIF_DB4_CA___M 0x0000FF00
#define   LPASS_HDMITX_DP_METADATA_CTRL__AIF_DB4_CA___S               8
#define   LPASS_HDMITX_DP_METADATA_CTRL__AS_SDP_HB3_CT___M 0x000000F0
#define   LPASS_HDMITX_DP_METADATA_CTRL__AS_SDP_HB3_CT___S               4
#define   LPASS_HDMITX_DP_METADATA_CTRL__AS_SDP_HB3_CC___M 0x0000000E
#define   LPASS_HDMITX_DP_METADATA_CTRL__AS_SDP_HB3_CC___S               1
#define   LPASS_HDMITX_DP_METADATA_CTRL__MUTE___M 0x00000001
#define   LPASS_HDMITX_DP_METADATA_CTRL__MUTE___S               0
#define   LPASS_HDMITX_DP_METADATA_CTRL___M      0x3FFFFFFF   
#define   LPASS_HDMITX_DP_METADATA_CTRL___S                    0

#define LPASS_HDMITX_DP_METADATA1_CTRL            (0x170F80CC)
#define   LPASS_HDMITX_DP_METADATA1_CTRL___RWC      QCSR_REG_RW    
#define   LPASS_HDMITX_DP_METADATA1_CTRL___POR   0x00000000
#define   LPASS_HDMITX_DP_METADATA1_CTRL__AIF_B9___POR 0x00
#define   LPASS_HDMITX_DP_METADATA1_CTRL__AIF_B8___POR 0x00
#define   LPASS_HDMITX_DP_METADATA1_CTRL__AIF_B7___POR 0x00
#define   LPASS_HDMITX_DP_METADATA1_CTRL__AIF_B6___POR 0x00
#define   LPASS_HDMITX_DP_METADATA1_CTRL__AIF_B9___M 0xFF000000
#define   LPASS_HDMITX_DP_METADATA1_CTRL__AIF_B9___S              24
#define   LPASS_HDMITX_DP_METADATA1_CTRL__AIF_B8___M 0x00FF0000
#define   LPASS_HDMITX_DP_METADATA1_CTRL__AIF_B8___S              16
#define   LPASS_HDMITX_DP_METADATA1_CTRL__AIF_B7___M 0x0000FF00
#define   LPASS_HDMITX_DP_METADATA1_CTRL__AIF_B7___S               8
#define   LPASS_HDMITX_DP_METADATA1_CTRL__AIF_B6___M 0x000000FF
#define   LPASS_HDMITX_DP_METADATA1_CTRL__AIF_B6___S               0
#define   LPASS_HDMITX_DP_METADATA1_CTRL___M     0xFFFFFFFF   
#define   LPASS_HDMITX_DP_METADATA1_CTRL___S                   0

#define LPASS_HDMITX_DP_CHANNEL_DATA              (0x170F80D0)
#define   LPASS_HDMITX_DP_CHANNEL_DATA___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_DP_CHANNEL_DATA___POR     0x00000000
#define   LPASS_HDMITX_DP_CHANNEL_DATA__DATA_PRESENT___POR 0x0000
#define   LPASS_HDMITX_DP_CHANNEL_DATA__USE_SW___POR 0x0
#define   LPASS_HDMITX_DP_CHANNEL_DATA__DATA_PRESENT___M 0x0001FFFE
#define   LPASS_HDMITX_DP_CHANNEL_DATA__DATA_PRESENT___S               1
#define   LPASS_HDMITX_DP_CHANNEL_DATA__USE_SW___M 0x00000001
#define   LPASS_HDMITX_DP_CHANNEL_DATA__USE_SW___S               0
#define   LPASS_HDMITX_DP_CHANNEL_DATA___M       0x0001FFFF   
#define   LPASS_HDMITX_DP_CHANNEL_DATA___S                     0

#define LPASS_HDMITX_CHS0_GTC                     (0x170F80D4)
#define   LPASS_HDMITX_CHS0_GTC___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS0_GTC___POR            0x00000000
#define   LPASS_HDMITX_CHS0_GTC__GTC_BITS___POR  0x00000000
#define   LPASS_HDMITX_CHS0_GTC__GTC_BITS___M    0xFFFFFFFF
#define   LPASS_HDMITX_CHS0_GTC__GTC_BITS___S                  0
#define   LPASS_HDMITX_CHS0_GTC___M              0xFFFFFFFF   
#define   LPASS_HDMITX_CHS0_GTC___S                            0

#define LPASS_HDMITX_CHS1_GTC                     (0x170F80D8)
#define   LPASS_HDMITX_CHS1_GTC___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS1_GTC___POR            0x00000000
#define   LPASS_HDMITX_CHS1_GTC__GTC_BITS___POR  0x00000000
#define   LPASS_HDMITX_CHS1_GTC__GTC_BITS___M    0xFFFFFFFF
#define   LPASS_HDMITX_CHS1_GTC__GTC_BITS___S                  0
#define   LPASS_HDMITX_CHS1_GTC___M              0xFFFFFFFF   
#define   LPASS_HDMITX_CHS1_GTC___S                            0

#define LPASS_HDMITX_CHS2_GTC                     (0x170F80DC)
#define   LPASS_HDMITX_CHS2_GTC___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS2_GTC___POR            0x00000000
#define   LPASS_HDMITX_CHS2_GTC__GTC_BITS___POR  0x00000000
#define   LPASS_HDMITX_CHS2_GTC__GTC_BITS___M    0xFFFFFFFF
#define   LPASS_HDMITX_CHS2_GTC__GTC_BITS___S                  0
#define   LPASS_HDMITX_CHS2_GTC___M              0xFFFFFFFF   
#define   LPASS_HDMITX_CHS2_GTC___S                            0

#define LPASS_HDMITX_CHS3_GTC                     (0x170F80E0)
#define   LPASS_HDMITX_CHS3_GTC___RWC               QCSR_REG_RW    
#define   LPASS_HDMITX_CHS3_GTC___POR            0x00000000
#define   LPASS_HDMITX_CHS3_GTC__GTC_BITS___POR  0x00000000
#define   LPASS_HDMITX_CHS3_GTC__GTC_BITS___M    0xFFFFFFFF
#define   LPASS_HDMITX_CHS3_GTC__GTC_BITS___S                  0
#define   LPASS_HDMITX_CHS3_GTC___M              0xFFFFFFFF   
#define   LPASS_HDMITX_CHS3_GTC___S                            0

#define LPASS_HDMITX_BUF2_CHS0_GTC                (0x170F80E4)
#define   LPASS_HDMITX_BUF2_CHS0_GTC___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS0_GTC___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS0_GTC__GTC_BITS___POR 0x00000000
#define   LPASS_HDMITX_BUF2_CHS0_GTC__GTC_BITS___M 0xFFFFFFFF
#define   LPASS_HDMITX_BUF2_CHS0_GTC__GTC_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS0_GTC___M         0xFFFFFFFF   
#define   LPASS_HDMITX_BUF2_CHS0_GTC___S                       0

#define LPASS_HDMITX_BUF2_CHS1_GTC                (0x170F80E8)
#define   LPASS_HDMITX_BUF2_CHS1_GTC___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS1_GTC___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS1_GTC__GTC_BITS___POR 0x00000000
#define   LPASS_HDMITX_BUF2_CHS1_GTC__GTC_BITS___M 0xFFFFFFFF
#define   LPASS_HDMITX_BUF2_CHS1_GTC__GTC_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS1_GTC___M         0xFFFFFFFF   
#define   LPASS_HDMITX_BUF2_CHS1_GTC___S                       0

#define LPASS_HDMITX_BUF2_CHS2_GTC                (0x170F80EC)
#define   LPASS_HDMITX_BUF2_CHS2_GTC___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS2_GTC___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS2_GTC__GTC_BITS___POR 0x00000000
#define   LPASS_HDMITX_BUF2_CHS2_GTC__GTC_BITS___M 0xFFFFFFFF
#define   LPASS_HDMITX_BUF2_CHS2_GTC__GTC_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS2_GTC___M         0xFFFFFFFF   
#define   LPASS_HDMITX_BUF2_CHS2_GTC___S                       0

#define LPASS_HDMITX_BUF2_CHS3_GTC                (0x170F80F0)
#define   LPASS_HDMITX_BUF2_CHS3_GTC___RWC          QCSR_REG_RW    
#define   LPASS_HDMITX_BUF2_CHS3_GTC___POR       0x00000000
#define   LPASS_HDMITX_BUF2_CHS3_GTC__GTC_BITS___POR 0x00000000
#define   LPASS_HDMITX_BUF2_CHS3_GTC__GTC_BITS___M 0xFFFFFFFF
#define   LPASS_HDMITX_BUF2_CHS3_GTC__GTC_BITS___S               0
#define   LPASS_HDMITX_BUF2_CHS3_GTC___M         0xFFFFFFFF   
#define   LPASS_HDMITX_BUF2_CHS3_GTC___S                       0

#define LPASS_HDMITX_DP_DSTD_FRAMING              (0x170F80F4)
#define   LPASS_HDMITX_DP_DSTD_FRAMING___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_DP_DSTD_FRAMING___POR     0x00020501
#define   LPASS_HDMITX_DP_DSTD_FRAMING__CALC_NLPF_HW___POR 0x0
#define   LPASS_HDMITX_DP_DSTD_FRAMING__DSTD_FRAMING_BIT_HW___POR 0x1
#define   LPASS_HDMITX_DP_DSTD_FRAMING__SAMPLES_IN_FRAME___POR 0x0280
#define   LPASS_HDMITX_DP_DSTD_FRAMING__DSTD_FRAMING___POR 0x1
#define   LPASS_HDMITX_DP_DSTD_FRAMING__CALC_NLPF_HW___M 0x00040000
#define   LPASS_HDMITX_DP_DSTD_FRAMING__CALC_NLPF_HW___S              18
#define   LPASS_HDMITX_DP_DSTD_FRAMING__DSTD_FRAMING_BIT_HW___M 0x00020000
#define   LPASS_HDMITX_DP_DSTD_FRAMING__DSTD_FRAMING_BIT_HW___S              17
#define   LPASS_HDMITX_DP_DSTD_FRAMING__SAMPLES_IN_FRAME___M 0x0001FFFE
#define   LPASS_HDMITX_DP_DSTD_FRAMING__SAMPLES_IN_FRAME___S               1
#define   LPASS_HDMITX_DP_DSTD_FRAMING__DSTD_FRAMING___M 0x00000001
#define   LPASS_HDMITX_DP_DSTD_FRAMING__DSTD_FRAMING___S               0
#define   LPASS_HDMITX_DP_DSTD_FRAMING___M       0x0007FFFF   
#define   LPASS_HDMITX_DP_DSTD_FRAMING___S                     0

#define LPASS_HDMITX_DP_DSD_MUTE                  (0x170F80F8)
#define   LPASS_HDMITX_DP_DSD_MUTE___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_DP_DSD_MUTE___POR         0x000004B3
#define   LPASS_HDMITX_DP_DSD_MUTE__SILENCE_PATTERN___POR 0x96
#define   LPASS_HDMITX_DP_DSD_MUTE__DSD_FRAME_MUTE_ZERO___POR 0x0
#define   LPASS_HDMITX_DP_DSD_MUTE__DSD_CA_MUTE_ZERO___POR 0x1
#define   LPASS_HDMITX_DP_DSD_MUTE__DSD_FRAME_MUTE_EN___POR 0x1
#define   LPASS_HDMITX_DP_DSD_MUTE__SILENCE_PATTERN___M 0x000007F8
#define   LPASS_HDMITX_DP_DSD_MUTE__SILENCE_PATTERN___S               3
#define   LPASS_HDMITX_DP_DSD_MUTE__DSD_FRAME_MUTE_ZERO___M 0x00000004
#define   LPASS_HDMITX_DP_DSD_MUTE__DSD_FRAME_MUTE_ZERO___S               2
#define   LPASS_HDMITX_DP_DSD_MUTE__DSD_CA_MUTE_ZERO___M 0x00000002
#define   LPASS_HDMITX_DP_DSD_MUTE__DSD_CA_MUTE_ZERO___S               1
#define   LPASS_HDMITX_DP_DSD_MUTE__DSD_FRAME_MUTE_EN___M 0x00000001
#define   LPASS_HDMITX_DP_DSD_MUTE__DSD_FRAME_MUTE_EN___S               0
#define   LPASS_HDMITX_DP_DSD_MUTE___M           0x000007FF   
#define   LPASS_HDMITX_DP_DSD_MUTE___S                         0

#define LPASS_HDMITX_SPARE                        (0x170F80FC)
#define   LPASS_HDMITX_SPARE___RWC                  QCSR_REG_RW    
#define   LPASS_HDMITX_SPARE___POR               0x00000000
#define   LPASS_HDMITX_SPARE__SPARE___POR        0x00000000
#define   LPASS_HDMITX_SPARE__SPARE___M          0xFFFFFFFF
#define   LPASS_HDMITX_SPARE__SPARE___S                        0
#define   LPASS_HDMITX_SPARE___M                 0xFFFFFFFF   
#define   LPASS_HDMITX_SPARE___S                               0

#define LPASS_HDMITX_INTERRUPT_EN                 (0x170F9004)
#define   LPASS_HDMITX_INTERRUPT_EN___RWC           QCSR_REG_RW    
#define   LPASS_HDMITX_INTERRUPT_EN___POR        0x00000000
#define   LPASS_HDMITX_INTERRUPT_EN__CA_SW_ERR___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__SDEDP_AUD_DIS___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__METADATA_DONE___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__SHUTDOWN_DMA3___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__SHUTDOWN_DMA2___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__SHUTDOWN_DMA1___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__SHUTDOWN_DMA0___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__MDP_UNDR___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA3___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA2___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA1___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA0___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__PACKET_UPDATE_B___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__PACKET_UPDATE___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH3___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH2___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH1___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH0___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_EN__CA_SW_ERR___M 0x02000000
#define   LPASS_HDMITX_INTERRUPT_EN__CA_SW_ERR___S              25
#define   LPASS_HDMITX_INTERRUPT_EN__SDEDP_AUD_DIS___M 0x01000000
#define   LPASS_HDMITX_INTERRUPT_EN__SDEDP_AUD_DIS___S              24
#define   LPASS_HDMITX_INTERRUPT_EN__METADATA_DONE___M 0x00800000
#define   LPASS_HDMITX_INTERRUPT_EN__METADATA_DONE___S              23
#define   LPASS_HDMITX_INTERRUPT_EN__SHUTDOWN_DMA3___M 0x00400000
#define   LPASS_HDMITX_INTERRUPT_EN__SHUTDOWN_DMA3___S              22
#define   LPASS_HDMITX_INTERRUPT_EN__SHUTDOWN_DMA2___M 0x00200000
#define   LPASS_HDMITX_INTERRUPT_EN__SHUTDOWN_DMA2___S              21
#define   LPASS_HDMITX_INTERRUPT_EN__SHUTDOWN_DMA1___M 0x00100000
#define   LPASS_HDMITX_INTERRUPT_EN__SHUTDOWN_DMA1___S              20
#define   LPASS_HDMITX_INTERRUPT_EN__SHUTDOWN_DMA0___M 0x00080000
#define   LPASS_HDMITX_INTERRUPT_EN__SHUTDOWN_DMA0___S              19
#define   LPASS_HDMITX_INTERRUPT_EN__MDP_UNDR___M 0x00040000
#define   LPASS_HDMITX_INTERRUPT_EN__MDP_UNDR___S              18
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA3___M 0x00020000
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA3___S              17
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA2___M 0x00010000
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA2___S              16
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA1___M 0x00008000
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA1___S              15
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA0___M 0x00004000
#define   LPASS_HDMITX_INTERRUPT_EN__REQON_PRELOAD_DMA0___S              14
#define   LPASS_HDMITX_INTERRUPT_EN__PACKET_UPDATE_B___M 0x00002000
#define   LPASS_HDMITX_INTERRUPT_EN__PACKET_UPDATE_B___S              13
#define   LPASS_HDMITX_INTERRUPT_EN__PACKET_UPDATE___M 0x00001000
#define   LPASS_HDMITX_INTERRUPT_EN__PACKET_UPDATE___S              12
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH3___S              11
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH3___S              10
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH3___S               9
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH2___S               8
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH2___S               7
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH2___S               6
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH1___S               5
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH1___S               4
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH1___S               3
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_HDMITX_INTERRUPT_EN__ERR_RDDMA_CH0___S               2
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_HDMITX_INTERRUPT_EN__UNDR_RDDMA_CH0___S               1
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_HDMITX_INTERRUPT_EN__PER_RDDMA_CH0___S               0
#define   LPASS_HDMITX_INTERRUPT_EN___M          0x03FFFFFF   
#define   LPASS_HDMITX_INTERRUPT_EN___S                        0

#define LPASS_HDMITX_INTERRUPT_STATUS             (0x170F9008)
#define   LPASS_HDMITX_INTERRUPT_STATUS___RWC       QCSR_REG_RO    
#define   LPASS_HDMITX_INTERRUPT_STATUS___POR    0x00000000
#define   LPASS_HDMITX_INTERRUPT_STATUS__CA_SW_ERR_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__SDEDP_AUD_DIS_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__METADATA_DONE_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA3_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA2_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA1_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA0_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__MDP_UNDR_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_B_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH3_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH2_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH1_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH0_STA___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__CA_SW_ERR_STA___M 0x02000000
#define   LPASS_HDMITX_INTERRUPT_STATUS__CA_SW_ERR_STA___S              25
#define   LPASS_HDMITX_INTERRUPT_STATUS__CA_SW_ERR_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__CA_SW_ERR_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__SDEDP_AUD_DIS_STA___M 0x01000000
#define   LPASS_HDMITX_INTERRUPT_STATUS__SDEDP_AUD_DIS_STA___S              24
#define   LPASS_HDMITX_INTERRUPT_STATUS__SDEDP_AUD_DIS_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__SDEDP_AUD_DIS_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__METADATA_DONE_STA___M 0x00800000
#define   LPASS_HDMITX_INTERRUPT_STATUS__METADATA_DONE_STA___S              23
#define   LPASS_HDMITX_INTERRUPT_STATUS__METADATA_DONE_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__METADATA_DONE_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA3_STA___M 0x00400000
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA3_STA___S              22
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA2_STA___M 0x00200000
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA2_STA___S              21
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA1_STA___M 0x00100000
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA1_STA___S              20
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA0_STA___M 0x00080000
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA0_STA___S              19
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__SHUTDOWN_DMA0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__MDP_UNDR_STA___M 0x00040000
#define   LPASS_HDMITX_INTERRUPT_STATUS__MDP_UNDR_STA___S              18
#define   LPASS_HDMITX_INTERRUPT_STATUS__MDP_UNDR_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__MDP_UNDR_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA___M 0x00020000
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA___S              17
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA___M 0x00010000
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA___S              16
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA___M 0x00008000
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA___S              15
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA___M 0x00004000
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA___S              14
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_B_STA___M 0x00002000
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_B_STA___S              13
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_B_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_B_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_STA___M 0x00001000
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_STA___S              12
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PACKET_UPDATE_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA___M 0x00000800
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA___S              11
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA___M 0x00000400
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA___S              10
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH3_STA___M 0x00000200
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH3_STA___S               9
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA___M 0x00000100
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA___S               8
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA___M 0x00000080
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA___S               7
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH2_STA___M 0x00000040
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH2_STA___S               6
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA___M 0x00000020
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA___S               5
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA___M 0x00000010
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA___S               4
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH1_STA___M 0x00000008
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH1_STA___S               3
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA___M 0x00000004
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA___S               2
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA___M 0x00000002
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA___S               1
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH0_STA___M 0x00000001
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH0_STA___S               0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_INTERRUPT_STATUS__PER_RDDMA_CH0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_INTERRUPT_STATUS___M      0x03FFFFFF   
#define   LPASS_HDMITX_INTERRUPT_STATUS___S                    0

#define LPASS_HDMITX_INTERRUPT_CLR                (0x170F900C)
#define   LPASS_HDMITX_INTERRUPT_CLR___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_INTERRUPT_CLR___POR       0x00000000
#define   LPASS_HDMITX_INTERRUPT_CLR__CA_SW_ERR_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__SDEDP_AUD_DIS_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__METADATA_DONE_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA3_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA2_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA1_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA0_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__MDP_UNDR_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_B_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH3_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH2_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH1_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH0_ACK___POR 0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__CA_SW_ERR_ACK___M 0x02000000
#define   LPASS_HDMITX_INTERRUPT_CLR__CA_SW_ERR_ACK___S              25
#define   LPASS_HDMITX_INTERRUPT_CLR__CA_SW_ERR_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__CA_SW_ERR_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__SDEDP_AUD_DIS_ACK___M 0x01000000
#define   LPASS_HDMITX_INTERRUPT_CLR__SDEDP_AUD_DIS_ACK___S              24
#define   LPASS_HDMITX_INTERRUPT_CLR__SDEDP_AUD_DIS_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__SDEDP_AUD_DIS_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__METADATA_DONE_ACK___M 0x00800000
#define   LPASS_HDMITX_INTERRUPT_CLR__METADATA_DONE_ACK___S              23
#define   LPASS_HDMITX_INTERRUPT_CLR__METADATA_DONE_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__METADATA_DONE_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA3_ACK___M 0x00400000
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA3_ACK___S              22
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA2_ACK___M 0x00200000
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA2_ACK___S              21
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA1_ACK___M 0x00100000
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA1_ACK___S              20
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA0_ACK___M 0x00080000
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA0_ACK___S              19
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__SHUTDOWN_DMA0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__MDP_UNDR_ACK___M 0x00040000
#define   LPASS_HDMITX_INTERRUPT_CLR__MDP_UNDR_ACK___S              18
#define   LPASS_HDMITX_INTERRUPT_CLR__MDP_UNDR_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__MDP_UNDR_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK___M 0x00020000
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK___S              17
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK___M 0x00010000
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK___S              16
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK___M 0x00008000
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK___S              15
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK___M 0x00004000
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK___S              14
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_B_ACK___M 0x00002000
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_B_ACK___S              13
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_B_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_B_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_ACK___M 0x00001000
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_ACK___S              12
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PACKET_UPDATE_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK___M 0x00000800
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK___S              11
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK___M 0x00000400
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK___S              10
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH3_ACK___M 0x00000200
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH3_ACK___S               9
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK___M 0x00000100
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK___S               8
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK___M 0x00000080
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK___S               7
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH2_ACK___M 0x00000040
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH2_ACK___S               6
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK___M 0x00000020
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK___S               5
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK___M 0x00000010
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK___S               4
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH1_ACK___M 0x00000008
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH1_ACK___S               3
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK___M 0x00000004
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK___S               2
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK___M 0x00000002
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK___S               1
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH0_ACK___M 0x00000001
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH0_ACK___S               0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_INTERRUPT_CLR__PER_RDDMA_CH0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_INTERRUPT_CLR___M         0x03FFFFFF   
#define   LPASS_HDMITX_INTERRUPT_CLR___S                       0

#define LPASS_HDMITX_APP_INTERRUPT_EN             (0x170FA004)
#define   LPASS_HDMITX_APP_INTERRUPT_EN___RWC       QCSR_REG_RW    
#define   LPASS_HDMITX_APP_INTERRUPT_EN___POR    0x00000000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__CA_SW_ERR___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SDEDP_AUD_DIS___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__METADATA_DONE___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SHUTDOWN_DMA3___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SHUTDOWN_DMA2___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SHUTDOWN_DMA1___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SHUTDOWN_DMA0___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__MDP_UNDR___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA3___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA2___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA1___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA0___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PACKET_UPDATE_B___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PACKET_UPDATE___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH3___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH2___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH1___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH0___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_EN__CA_SW_ERR___M 0x02000000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__CA_SW_ERR___S              25
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SDEDP_AUD_DIS___M 0x01000000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SDEDP_AUD_DIS___S              24
#define   LPASS_HDMITX_APP_INTERRUPT_EN__METADATA_DONE___M 0x00800000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__METADATA_DONE___S              23
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SHUTDOWN_DMA3___M 0x00400000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SHUTDOWN_DMA3___S              22
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SHUTDOWN_DMA2___M 0x00200000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SHUTDOWN_DMA2___S              21
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SHUTDOWN_DMA1___M 0x00100000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SHUTDOWN_DMA1___S              20
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SHUTDOWN_DMA0___M 0x00080000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__SHUTDOWN_DMA0___S              19
#define   LPASS_HDMITX_APP_INTERRUPT_EN__MDP_UNDR___M 0x00040000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__MDP_UNDR___S              18
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA3___M 0x00020000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA3___S              17
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA2___M 0x00010000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA2___S              16
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA1___M 0x00008000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA1___S              15
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA0___M 0x00004000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__REQON_PRELOAD_DMA0___S              14
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PACKET_UPDATE_B___M 0x00002000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PACKET_UPDATE_B___S              13
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PACKET_UPDATE___M 0x00001000
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PACKET_UPDATE___S              12
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH3___S              11
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH3___S              10
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH3___S               9
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH2___S               8
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH2___S               7
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH2___S               6
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH1___S               5
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH1___S               4
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH1___S               3
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_HDMITX_APP_INTERRUPT_EN__ERR_RDDMA_CH0___S               2
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_HDMITX_APP_INTERRUPT_EN__UNDR_RDDMA_CH0___S               1
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_HDMITX_APP_INTERRUPT_EN__PER_RDDMA_CH0___S               0
#define   LPASS_HDMITX_APP_INTERRUPT_EN___M      0x03FFFFFF   
#define   LPASS_HDMITX_APP_INTERRUPT_EN___S                    0

#define LPASS_HDMITX_APP_INTERRUPT_STATUS         (0x170FA008)
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS___RWC   QCSR_REG_RO    
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS___POR 0x00000000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__CA_SW_ERR_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SDEDP_AUD_DIS_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__METADATA_DONE_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA3_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA2_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA1_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA0_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__MDP_UNDR_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_B_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH3_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH2_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH1_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH0_STA___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__CA_SW_ERR_STA___M 0x02000000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__CA_SW_ERR_STA___S              25
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__CA_SW_ERR_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__CA_SW_ERR_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SDEDP_AUD_DIS_STA___M 0x01000000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SDEDP_AUD_DIS_STA___S              24
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SDEDP_AUD_DIS_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SDEDP_AUD_DIS_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__METADATA_DONE_STA___M 0x00800000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__METADATA_DONE_STA___S              23
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__METADATA_DONE_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__METADATA_DONE_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA3_STA___M 0x00400000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA3_STA___S              22
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA2_STA___M 0x00200000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA2_STA___S              21
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA1_STA___M 0x00100000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA1_STA___S              20
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA0_STA___M 0x00080000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA0_STA___S              19
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__SHUTDOWN_DMA0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__MDP_UNDR_STA___M 0x00040000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__MDP_UNDR_STA___S              18
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__MDP_UNDR_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__MDP_UNDR_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA___M 0x00020000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA___S              17
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA___M 0x00010000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA___S              16
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA___M 0x00008000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA___S              15
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA___M 0x00004000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA___S              14
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__REQON_PRELOAD_DMA0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_B_STA___M 0x00002000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_B_STA___S              13
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_B_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_B_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_STA___M 0x00001000
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_STA___S              12
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PACKET_UPDATE_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA___M 0x00000800
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA___S              11
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA___M 0x00000400
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA___S              10
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH3_STA___M 0x00000200
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH3_STA___S               9
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH3_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH3_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA___M 0x00000100
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA___S               8
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA___M 0x00000080
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA___S               7
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH2_STA___M 0x00000040
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH2_STA___S               6
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH2_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH2_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA___M 0x00000020
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA___S               5
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA___M 0x00000010
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA___S               4
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH1_STA___M 0x00000008
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH1_STA___S               3
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH1_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH1_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA___M 0x00000004
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA___S               2
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__ERR_RDDMA_CH0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA___M 0x00000002
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA___S               1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__UNDR_RDDMA_CH0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH0_STA___M 0x00000001
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH0_STA___S               0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH0_STA__NO_EVENT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS__PER_RDDMA_CH0_STA__AUDIO_BLOCK_IS_TRANSMITTED             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS___M  0x03FFFFFF   
#define   LPASS_HDMITX_APP_INTERRUPT_STATUS___S                0

#define LPASS_HDMITX_APP_INTERRUPT_CLR            (0x170FA00C)
#define   LPASS_HDMITX_APP_INTERRUPT_CLR___RWC      QCSR_REG_WO    
#define   LPASS_HDMITX_APP_INTERRUPT_CLR___POR   0x00000000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__CA_SW_ERR_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SDEDP_AUD_DIS_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__METADATA_DONE_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA3_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA2_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA1_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA0_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__MDP_UNDR_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_B_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH3_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH2_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH1_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH0_ACK___POR 0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__CA_SW_ERR_ACK___M 0x02000000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__CA_SW_ERR_ACK___S              25
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__CA_SW_ERR_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__CA_SW_ERR_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SDEDP_AUD_DIS_ACK___M 0x01000000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SDEDP_AUD_DIS_ACK___S              24
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SDEDP_AUD_DIS_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SDEDP_AUD_DIS_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__METADATA_DONE_ACK___M 0x00800000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__METADATA_DONE_ACK___S              23
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__METADATA_DONE_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__METADATA_DONE_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA3_ACK___M 0x00400000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA3_ACK___S              22
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA2_ACK___M 0x00200000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA2_ACK___S              21
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA1_ACK___M 0x00100000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA1_ACK___S              20
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA0_ACK___M 0x00080000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA0_ACK___S              19
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__SHUTDOWN_DMA0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__MDP_UNDR_ACK___M 0x00040000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__MDP_UNDR_ACK___S              18
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__MDP_UNDR_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__MDP_UNDR_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK___M 0x00020000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK___S              17
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK___M 0x00010000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK___S              16
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK___M 0x00008000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK___S              15
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK___M 0x00004000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK___S              14
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__REQON_PRELOAD_DMA0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_B_ACK___M 0x00002000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_B_ACK___S              13
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_B_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_B_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_ACK___M 0x00001000
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_ACK___S              12
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PACKET_UPDATE_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK___M 0x00000800
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK___S              11
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK___M 0x00000400
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK___S              10
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH3_ACK___M 0x00000200
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH3_ACK___S               9
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH3_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH3_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK___M 0x00000100
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK___S               8
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK___M 0x00000080
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK___S               7
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH2_ACK___M 0x00000040
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH2_ACK___S               6
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH2_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH2_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK___M 0x00000020
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK___S               5
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK___M 0x00000010
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK___S               4
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH1_ACK___M 0x00000008
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH1_ACK___S               3
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH1_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH1_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK___M 0x00000004
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK___S               2
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__ERR_RDDMA_CH0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK___M 0x00000002
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK___S               1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__UNDR_RDDMA_CH0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH0_ACK___M 0x00000001
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH0_ACK___S               0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH0_ACK__NO_EFFECT             0x0
#define   LPASS_HDMITX_APP_INTERRUPT_CLR__PER_RDDMA_CH0_ACK__CLEAR_STATUS             0x1
#define   LPASS_HDMITX_APP_INTERRUPT_CLR___M     0x03FFFFFF   
#define   LPASS_HDMITX_APP_INTERRUPT_CLR___S                   0

#define LPASS_HDMITX_RDDMA_CTLa(a)       (0x170FB000+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_CTLa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_CTLa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_CTLa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_CTLa___RWC             QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_CTLa___POR          0x00000000
#define   LPASS_HDMITX_RDDMA_CTLa__RESET___POR   0x0
#define   LPASS_HDMITX_RDDMA_CTLa__DYN_BURST___POR 0x0
#define   LPASS_HDMITX_RDDMA_CTLa__GATHER_MODE___POR 0x0
#define   LPASS_HDMITX_RDDMA_CTLa__BURST16_EN___POR 0x0
#define   LPASS_HDMITX_RDDMA_CTLa__BURST8_EN___POR 0x0
#define   LPASS_HDMITX_RDDMA_CTLa__DYNAMIC_CLOCK___POR 0x0
#define   LPASS_HDMITX_RDDMA_CTLa__BURST_EN___POR 0x0
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT___POR  0x0
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK___POR 0x00
#define   LPASS_HDMITX_RDDMA_CTLa__ENABLE___POR  0x0
#define   LPASS_HDMITX_RDDMA_CTLa__RESET___M     0x80000000
#define   LPASS_HDMITX_RDDMA_CTLa__RESET___S                  31
#define   LPASS_HDMITX_RDDMA_CTLa__RESET__DISABLE             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__RESET__ENABLE             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__DYN_BURST___M 0x00040000
#define   LPASS_HDMITX_RDDMA_CTLa__DYN_BURST___S              18
#define   LPASS_HDMITX_RDDMA_CTLa__DYN_BURST__OFF             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__DYN_BURST__ON             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__GATHER_MODE___M 0x00020000
#define   LPASS_HDMITX_RDDMA_CTLa__GATHER_MODE___S              17
#define   LPASS_HDMITX_RDDMA_CTLa__GATHER_MODE__OFF             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__GATHER_MODE__ON             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__BURST16_EN___M 0x00010000
#define   LPASS_HDMITX_RDDMA_CTLa__BURST16_EN___S              16
#define   LPASS_HDMITX_RDDMA_CTLa__BURST16_EN__SINGLE             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__BURST16_EN__INCR16             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__BURST8_EN___M 0x00008000
#define   LPASS_HDMITX_RDDMA_CTLa__BURST8_EN___S              15
#define   LPASS_HDMITX_RDDMA_CTLa__BURST8_EN__SINGLE             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__BURST8_EN__INCR8             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__DYNAMIC_CLOCK___M 0x00004000
#define   LPASS_HDMITX_RDDMA_CTLa__DYNAMIC_CLOCK___S              14
#define   LPASS_HDMITX_RDDMA_CTLa__DYNAMIC_CLOCK__OFF             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__DYNAMIC_CLOCK__ON             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__BURST_EN___M  0x00002000
#define   LPASS_HDMITX_RDDMA_CTLa__BURST_EN___S               13
#define   LPASS_HDMITX_RDDMA_CTLa__BURST_EN__SINGLE             0x0
#define   LPASS_HDMITX_RDDMA_CTLa__BURST_EN__INCR4             0x1
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT___M    0x00001C00
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT___S                 10
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT__ONE               0x0
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT__TWO               0x1
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT__THREE             0x2
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT__FOUR              0x3
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT__SIX               0x5
#define   LPASS_HDMITX_RDDMA_CTLa__WPSCNT__EIGHT             0x7
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK___S               1
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_1            0x00
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_2            0x01
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_3            0x02
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_4            0x03
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_5            0x04
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_6            0x05
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_7            0x06
#define   LPASS_HDMITX_RDDMA_CTLa__FIFO_WATERMRK__ENUM_8            0x07
#define   LPASS_HDMITX_RDDMA_CTLa__ENABLE___M    0x00000001
#define   LPASS_HDMITX_RDDMA_CTLa__ENABLE___S                  0
#define   LPASS_HDMITX_RDDMA_CTLa__ENABLE__OFF               0x0
#define   LPASS_HDMITX_RDDMA_CTLa__ENABLE__ON                0x1
#define   LPASS_HDMITX_RDDMA_CTLa___M            0x8007FC3F   
#define   LPASS_HDMITX_RDDMA_CTLa___S                          0
#define LPASS_HDMITX_RDDMA_CTL0                   (0x170FB000)
#define   LPASS_HDMITX_RDDMA_CTL0___RWC             QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_CTL0__RESET___M     0x80000000
#define   LPASS_HDMITX_RDDMA_CTL0__RESET___S                  31
#define   LPASS_HDMITX_RDDMA_CTL0__DYN_BURST___M 0x00040000
#define   LPASS_HDMITX_RDDMA_CTL0__DYN_BURST___S              18
#define   LPASS_HDMITX_RDDMA_CTL0__GATHER_MODE___M 0x00020000
#define   LPASS_HDMITX_RDDMA_CTL0__GATHER_MODE___S              17
#define   LPASS_HDMITX_RDDMA_CTL0__BURST16_EN___M 0x00010000
#define   LPASS_HDMITX_RDDMA_CTL0__BURST16_EN___S              16
#define   LPASS_HDMITX_RDDMA_CTL0__BURST8_EN___M 0x00008000
#define   LPASS_HDMITX_RDDMA_CTL0__BURST8_EN___S              15
#define   LPASS_HDMITX_RDDMA_CTL0__DYNAMIC_CLOCK___M 0x00004000
#define   LPASS_HDMITX_RDDMA_CTL0__DYNAMIC_CLOCK___S              14
#define   LPASS_HDMITX_RDDMA_CTL0__BURST_EN___M  0x00002000
#define   LPASS_HDMITX_RDDMA_CTL0__BURST_EN___S               13
#define   LPASS_HDMITX_RDDMA_CTL0__WPSCNT___M    0x00001C00
#define   LPASS_HDMITX_RDDMA_CTL0__WPSCNT___S                 10
#define   LPASS_HDMITX_RDDMA_CTL0__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_HDMITX_RDDMA_CTL0__FIFO_WATERMRK___S               1
#define   LPASS_HDMITX_RDDMA_CTL0__ENABLE___M    0x00000001
#define   LPASS_HDMITX_RDDMA_CTL0__ENABLE___S                  0
#define LPASS_HDMITX_RDDMA_CTL1                   (0x170FC000)
#define   LPASS_HDMITX_RDDMA_CTL1___RWC             QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_CTL1__RESET___M     0x80000000
#define   LPASS_HDMITX_RDDMA_CTL1__RESET___S                  31
#define   LPASS_HDMITX_RDDMA_CTL1__DYN_BURST___M 0x00040000
#define   LPASS_HDMITX_RDDMA_CTL1__DYN_BURST___S              18
#define   LPASS_HDMITX_RDDMA_CTL1__GATHER_MODE___M 0x00020000
#define   LPASS_HDMITX_RDDMA_CTL1__GATHER_MODE___S              17
#define   LPASS_HDMITX_RDDMA_CTL1__BURST16_EN___M 0x00010000
#define   LPASS_HDMITX_RDDMA_CTL1__BURST16_EN___S              16
#define   LPASS_HDMITX_RDDMA_CTL1__BURST8_EN___M 0x00008000
#define   LPASS_HDMITX_RDDMA_CTL1__BURST8_EN___S              15
#define   LPASS_HDMITX_RDDMA_CTL1__DYNAMIC_CLOCK___M 0x00004000
#define   LPASS_HDMITX_RDDMA_CTL1__DYNAMIC_CLOCK___S              14
#define   LPASS_HDMITX_RDDMA_CTL1__BURST_EN___M  0x00002000
#define   LPASS_HDMITX_RDDMA_CTL1__BURST_EN___S               13
#define   LPASS_HDMITX_RDDMA_CTL1__WPSCNT___M    0x00001C00
#define   LPASS_HDMITX_RDDMA_CTL1__WPSCNT___S                 10
#define   LPASS_HDMITX_RDDMA_CTL1__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_HDMITX_RDDMA_CTL1__FIFO_WATERMRK___S               1
#define   LPASS_HDMITX_RDDMA_CTL1__ENABLE___M    0x00000001
#define   LPASS_HDMITX_RDDMA_CTL1__ENABLE___S                  0
#define LPASS_HDMITX_RDDMA_CTL2                   (0x170FD000)
#define   LPASS_HDMITX_RDDMA_CTL2___RWC             QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_CTL2__RESET___M     0x80000000
#define   LPASS_HDMITX_RDDMA_CTL2__RESET___S                  31
#define   LPASS_HDMITX_RDDMA_CTL2__DYN_BURST___M 0x00040000
#define   LPASS_HDMITX_RDDMA_CTL2__DYN_BURST___S              18
#define   LPASS_HDMITX_RDDMA_CTL2__GATHER_MODE___M 0x00020000
#define   LPASS_HDMITX_RDDMA_CTL2__GATHER_MODE___S              17
#define   LPASS_HDMITX_RDDMA_CTL2__BURST16_EN___M 0x00010000
#define   LPASS_HDMITX_RDDMA_CTL2__BURST16_EN___S              16
#define   LPASS_HDMITX_RDDMA_CTL2__BURST8_EN___M 0x00008000
#define   LPASS_HDMITX_RDDMA_CTL2__BURST8_EN___S              15
#define   LPASS_HDMITX_RDDMA_CTL2__DYNAMIC_CLOCK___M 0x00004000
#define   LPASS_HDMITX_RDDMA_CTL2__DYNAMIC_CLOCK___S              14
#define   LPASS_HDMITX_RDDMA_CTL2__BURST_EN___M  0x00002000
#define   LPASS_HDMITX_RDDMA_CTL2__BURST_EN___S               13
#define   LPASS_HDMITX_RDDMA_CTL2__WPSCNT___M    0x00001C00
#define   LPASS_HDMITX_RDDMA_CTL2__WPSCNT___S                 10
#define   LPASS_HDMITX_RDDMA_CTL2__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_HDMITX_RDDMA_CTL2__FIFO_WATERMRK___S               1
#define   LPASS_HDMITX_RDDMA_CTL2__ENABLE___M    0x00000001
#define   LPASS_HDMITX_RDDMA_CTL2__ENABLE___S                  0
#define LPASS_HDMITX_RDDMA_CTL3                   (0x170FE000)
#define   LPASS_HDMITX_RDDMA_CTL3___RWC             QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_CTL3__RESET___M     0x80000000
#define   LPASS_HDMITX_RDDMA_CTL3__RESET___S                  31
#define   LPASS_HDMITX_RDDMA_CTL3__DYN_BURST___M 0x00040000
#define   LPASS_HDMITX_RDDMA_CTL3__DYN_BURST___S              18
#define   LPASS_HDMITX_RDDMA_CTL3__GATHER_MODE___M 0x00020000
#define   LPASS_HDMITX_RDDMA_CTL3__GATHER_MODE___S              17
#define   LPASS_HDMITX_RDDMA_CTL3__BURST16_EN___M 0x00010000
#define   LPASS_HDMITX_RDDMA_CTL3__BURST16_EN___S              16
#define   LPASS_HDMITX_RDDMA_CTL3__BURST8_EN___M 0x00008000
#define   LPASS_HDMITX_RDDMA_CTL3__BURST8_EN___S              15
#define   LPASS_HDMITX_RDDMA_CTL3__DYNAMIC_CLOCK___M 0x00004000
#define   LPASS_HDMITX_RDDMA_CTL3__DYNAMIC_CLOCK___S              14
#define   LPASS_HDMITX_RDDMA_CTL3__BURST_EN___M  0x00002000
#define   LPASS_HDMITX_RDDMA_CTL3__BURST_EN___S               13
#define   LPASS_HDMITX_RDDMA_CTL3__WPSCNT___M    0x00001C00
#define   LPASS_HDMITX_RDDMA_CTL3__WPSCNT___S                 10
#define   LPASS_HDMITX_RDDMA_CTL3__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_HDMITX_RDDMA_CTL3__FIFO_WATERMRK___S               1
#define   LPASS_HDMITX_RDDMA_CTL3__ENABLE___M    0x00000001
#define   LPASS_HDMITX_RDDMA_CTL3__ENABLE___S                  0

#define LPASS_HDMITX_RDDMA_BASEa(a)      (0x170FB004+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_BASEa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_BASEa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_BASEa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_BASEa___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASEa___POR         0x00000000
#define   LPASS_HDMITX_RDDMA_BASEa__BASE_ADDR___POR 0x0000000
#define   LPASS_HDMITX_RDDMA_BASEa__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_HDMITX_RDDMA_BASEa__BASE_ADDR___S               4
#define   LPASS_HDMITX_RDDMA_BASEa___M           0xFFFFFFF0   
#define   LPASS_HDMITX_RDDMA_BASEa___S                         4
#define LPASS_HDMITX_RDDMA_BASE0                  (0x170FB004)
#define   LPASS_HDMITX_RDDMA_BASE0___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE0__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_HDMITX_RDDMA_BASE0__BASE_ADDR___S               4
#define LPASS_HDMITX_RDDMA_BASE1                  (0x170FC004)
#define   LPASS_HDMITX_RDDMA_BASE1___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE1__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_HDMITX_RDDMA_BASE1__BASE_ADDR___S               4
#define LPASS_HDMITX_RDDMA_BASE2                  (0x170FD004)
#define   LPASS_HDMITX_RDDMA_BASE2___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE2__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_HDMITX_RDDMA_BASE2__BASE_ADDR___S               4
#define LPASS_HDMITX_RDDMA_BASE3                  (0x170FE004)
#define   LPASS_HDMITX_RDDMA_BASE3___RWC            QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE3__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_HDMITX_RDDMA_BASE3__BASE_ADDR___S               4

#define LPASS_HDMITX_RDDMA_BUFF_LENa(a)  (0x170FB008+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_BUFF_LENa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_BUFF_LENa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_BUFF_LENa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_BUFF_LENa___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BUFF_LENa___POR     0x00000000
#define   LPASS_HDMITX_RDDMA_BUFF_LENa__LENGTH___POR 0x00000
#define   LPASS_HDMITX_RDDMA_BUFF_LENa__LENGTH___M 0x000FFFFC
#define   LPASS_HDMITX_RDDMA_BUFF_LENa__LENGTH___S               2
#define   LPASS_HDMITX_RDDMA_BUFF_LENa___M       0x000FFFFC   
#define   LPASS_HDMITX_RDDMA_BUFF_LENa___S                     2
#define LPASS_HDMITX_RDDMA_BUFF_LEN0              (0x170FB008)
#define   LPASS_HDMITX_RDDMA_BUFF_LEN0___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BUFF_LEN0__LENGTH___M 0x000FFFFC
#define   LPASS_HDMITX_RDDMA_BUFF_LEN0__LENGTH___S               2
#define LPASS_HDMITX_RDDMA_BUFF_LEN1              (0x170FC008)
#define   LPASS_HDMITX_RDDMA_BUFF_LEN1___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BUFF_LEN1__LENGTH___M 0x000FFFFC
#define   LPASS_HDMITX_RDDMA_BUFF_LEN1__LENGTH___S               2
#define LPASS_HDMITX_RDDMA_BUFF_LEN2              (0x170FD008)
#define   LPASS_HDMITX_RDDMA_BUFF_LEN2___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BUFF_LEN2__LENGTH___M 0x000FFFFC
#define   LPASS_HDMITX_RDDMA_BUFF_LEN2__LENGTH___S               2
#define LPASS_HDMITX_RDDMA_BUFF_LEN3              (0x170FE008)
#define   LPASS_HDMITX_RDDMA_BUFF_LEN3___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BUFF_LEN3__LENGTH___M 0x000FFFFC
#define   LPASS_HDMITX_RDDMA_BUFF_LEN3__LENGTH___S               2

#define LPASS_HDMITX_RDDMA_CURR_ADDRa(a) (0x170FB00C+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa___RWC       QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa___POR    0x00000000
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa__ADDR___POR 0x00000000
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa__ADDR___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa__ADDR___S               0
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa___M      0xFFFFFFFF   
#define   LPASS_HDMITX_RDDMA_CURR_ADDRa___S                    0
#define LPASS_HDMITX_RDDMA_CURR_ADDR0             (0x170FB00C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR0___RWC       QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR0__ADDR___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_CURR_ADDR0__ADDR___S               0
#define LPASS_HDMITX_RDDMA_CURR_ADDR1             (0x170FC00C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR1___RWC       QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR1__ADDR___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_CURR_ADDR1__ADDR___S               0
#define LPASS_HDMITX_RDDMA_CURR_ADDR2             (0x170FD00C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR2___RWC       QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR2__ADDR___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_CURR_ADDR2__ADDR___S               0
#define LPASS_HDMITX_RDDMA_CURR_ADDR3             (0x170FE00C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR3___RWC       QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR3__ADDR___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_CURR_ADDR3__ADDR___S               0

#define LPASS_HDMITX_RDDMA_PER_LENa(a)   (0x170FB010+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_PER_LENa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_PER_LENa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_PER_LENa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_PER_LENa___RWC         QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_PER_LENa___POR      0x00000000
#define   LPASS_HDMITX_RDDMA_PER_LENa__LENGTH___POR 0x00000
#define   LPASS_HDMITX_RDDMA_PER_LENa__LENGTH___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_LENa__LENGTH___S               0
#define   LPASS_HDMITX_RDDMA_PER_LENa___M        0x000FFFFF   
#define   LPASS_HDMITX_RDDMA_PER_LENa___S                      0
#define LPASS_HDMITX_RDDMA_PER_LEN0               (0x170FB010)
#define   LPASS_HDMITX_RDDMA_PER_LEN0___RWC         QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_PER_LEN0__LENGTH___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_LEN0__LENGTH___S               0
#define LPASS_HDMITX_RDDMA_PER_LEN1               (0x170FC010)
#define   LPASS_HDMITX_RDDMA_PER_LEN1___RWC         QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_PER_LEN1__LENGTH___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_LEN1__LENGTH___S               0
#define LPASS_HDMITX_RDDMA_PER_LEN2               (0x170FD010)
#define   LPASS_HDMITX_RDDMA_PER_LEN2___RWC         QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_PER_LEN2__LENGTH___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_LEN2__LENGTH___S               0
#define LPASS_HDMITX_RDDMA_PER_LEN3               (0x170FE010)
#define   LPASS_HDMITX_RDDMA_PER_LEN3___RWC         QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_PER_LEN3__LENGTH___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_LEN3__LENGTH___S               0

#define LPASS_HDMITX_RDDMA_PER_CNTa(a)   (0x170FB014+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_PER_CNTa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_PER_CNTa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_PER_CNTa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_PER_CNTa___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER_CNTa___POR      0x00000000
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FORMAT_ERR___POR 0x0
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT___POR 0x00
#define   LPASS_HDMITX_RDDMA_PER_CNTa__PER_CNT___POR 0x00000
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FORMAT_ERR___M 0x04000000
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FORMAT_ERR___S              26
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT___S              20
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_0            0x00
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_1            0x01
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_2            0x02
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_3            0x03
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_4            0x04
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_5            0x05
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_6            0x06
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_7            0x07
#define   LPASS_HDMITX_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_8            0x08
#define   LPASS_HDMITX_RDDMA_PER_CNTa__PER_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_CNTa__PER_CNT___S               0
#define   LPASS_HDMITX_RDDMA_PER_CNTa___M        0x07FFFFFF   
#define   LPASS_HDMITX_RDDMA_PER_CNTa___S                      0
#define LPASS_HDMITX_RDDMA_PER_CNT0               (0x170FB014)
#define   LPASS_HDMITX_RDDMA_PER_CNT0___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER_CNT0__FORMAT_ERR___M 0x04000000
#define   LPASS_HDMITX_RDDMA_PER_CNT0__FORMAT_ERR___S              26
#define   LPASS_HDMITX_RDDMA_PER_CNT0__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_PER_CNT0__FIFO_WORDCNT___S              20
#define   LPASS_HDMITX_RDDMA_PER_CNT0__PER_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_CNT0__PER_CNT___S               0
#define LPASS_HDMITX_RDDMA_PER_CNT1               (0x170FC014)
#define   LPASS_HDMITX_RDDMA_PER_CNT1___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER_CNT1__FORMAT_ERR___M 0x04000000
#define   LPASS_HDMITX_RDDMA_PER_CNT1__FORMAT_ERR___S              26
#define   LPASS_HDMITX_RDDMA_PER_CNT1__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_PER_CNT1__FIFO_WORDCNT___S              20
#define   LPASS_HDMITX_RDDMA_PER_CNT1__PER_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_CNT1__PER_CNT___S               0
#define LPASS_HDMITX_RDDMA_PER_CNT2               (0x170FD014)
#define   LPASS_HDMITX_RDDMA_PER_CNT2___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER_CNT2__FORMAT_ERR___M 0x04000000
#define   LPASS_HDMITX_RDDMA_PER_CNT2__FORMAT_ERR___S              26
#define   LPASS_HDMITX_RDDMA_PER_CNT2__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_PER_CNT2__FIFO_WORDCNT___S              20
#define   LPASS_HDMITX_RDDMA_PER_CNT2__PER_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_CNT2__PER_CNT___S               0
#define LPASS_HDMITX_RDDMA_PER_CNT3               (0x170FE014)
#define   LPASS_HDMITX_RDDMA_PER_CNT3___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER_CNT3__FORMAT_ERR___M 0x04000000
#define   LPASS_HDMITX_RDDMA_PER_CNT3__FORMAT_ERR___S              26
#define   LPASS_HDMITX_RDDMA_PER_CNT3__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_PER_CNT3__FIFO_WORDCNT___S              20
#define   LPASS_HDMITX_RDDMA_PER_CNT3__PER_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_PER_CNT3__PER_CNT___S               0

#define LPASS_HDMITX_RDDMA_FRMa(a)       (0x170FB018+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_FRMa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_FRMa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_FRMa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_FRMa___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_FRMa___POR          0x00000000
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_EXP_CNT___POR 0x0
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_UPDATE___POR 0x0
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO___POR 0x00
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_CNT___POR 0x00000
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_EXP_CNT___S              27
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_UPDATE___M 0x04000000
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_UPDATE___S              26
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO___S              20
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_0            0x00
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_1            0x01
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_2            0x02
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_3            0x03
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_4            0x04
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_5            0x05
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_6            0x06
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_7            0x07
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_FIFO__ENUM_8            0x08
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_FRMa__FRAME_CNT___S               0
#define   LPASS_HDMITX_RDDMA_FRMa___M            0x7FFFFFFF   
#define   LPASS_HDMITX_RDDMA_FRMa___S                          0
#define LPASS_HDMITX_RDDMA_FRM0                   (0x170FB018)
#define   LPASS_HDMITX_RDDMA_FRM0___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_EXP_CNT___S              27
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_UPDATE___M 0x04000000
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_UPDATE___S              26
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_FIFO___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_FIFO___S              20
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_FRM0__FRAME_CNT___S               0
#define LPASS_HDMITX_RDDMA_FRM1                   (0x170FC018)
#define   LPASS_HDMITX_RDDMA_FRM1___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_EXP_CNT___S              27
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_UPDATE___M 0x04000000
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_UPDATE___S              26
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_FIFO___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_FIFO___S              20
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_FRM1__FRAME_CNT___S               0
#define LPASS_HDMITX_RDDMA_FRM2                   (0x170FD018)
#define   LPASS_HDMITX_RDDMA_FRM2___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_EXP_CNT___S              27
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_UPDATE___M 0x04000000
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_UPDATE___S              26
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_FIFO___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_FIFO___S              20
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_FRM2__FRAME_CNT___S               0
#define LPASS_HDMITX_RDDMA_FRM3                   (0x170FE018)
#define   LPASS_HDMITX_RDDMA_FRM3___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_EXP_CNT___S              27
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_UPDATE___M 0x04000000
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_UPDATE___S              26
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_FIFO___M 0x03F00000
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_FIFO___S              20
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_FRM3__FRAME_CNT___S               0

#define LPASS_HDMITX_RDDMA_FRMCLRa(a)    (0x170FB01C+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_FRMCLRa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_FRMCLRa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_FRMCLRa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_FRMCLRa___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_FRMCLRa___POR       0x00000000
#define   LPASS_HDMITX_RDDMA_FRMCLRa__FRAME_CLR___POR 0x0
#define   LPASS_HDMITX_RDDMA_FRMCLRa__FRAME_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_FRMCLRa__FRAME_CLR___S               0
#define   LPASS_HDMITX_RDDMA_FRMCLRa___M         0x00000001   
#define   LPASS_HDMITX_RDDMA_FRMCLRa___S                       0
#define LPASS_HDMITX_RDDMA_FRMCLR0                (0x170FB01C)
#define   LPASS_HDMITX_RDDMA_FRMCLR0___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_FRMCLR0__FRAME_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_FRMCLR0__FRAME_CLR___S               0
#define LPASS_HDMITX_RDDMA_FRMCLR1                (0x170FC01C)
#define   LPASS_HDMITX_RDDMA_FRMCLR1___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_FRMCLR1__FRAME_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_FRMCLR1__FRAME_CLR___S               0
#define LPASS_HDMITX_RDDMA_FRMCLR2                (0x170FD01C)
#define   LPASS_HDMITX_RDDMA_FRMCLR2___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_FRMCLR2__FRAME_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_FRMCLR2__FRAME_CLR___S               0
#define LPASS_HDMITX_RDDMA_FRMCLR3                (0x170FE01C)
#define   LPASS_HDMITX_RDDMA_FRMCLR3___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_FRMCLR3__FRAME_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_FRMCLR3__FRAME_CLR___S               0

#define LPASS_HDMITX_RDDMA_SET_BUFF_CNTa(a) (0x170FB020+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa___RWC    QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa___POR 0x00000000
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa__CNT___POR 0x00000
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa__CNT___S               0
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa___M   0x000FFFFF   
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNTa___S                 0
#define LPASS_HDMITX_RDDMA_SET_BUFF_CNT0          (0x170FB020)
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT0___RWC    QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT0__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT0__CNT___S               0
#define LPASS_HDMITX_RDDMA_SET_BUFF_CNT1          (0x170FC020)
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT1___RWC    QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT1__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT1__CNT___S               0
#define LPASS_HDMITX_RDDMA_SET_BUFF_CNT2          (0x170FD020)
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT2___RWC    QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT2__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT2__CNT___S               0
#define LPASS_HDMITX_RDDMA_SET_BUFF_CNT3          (0x170FE020)
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT3___RWC    QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT3__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_BUFF_CNT3__CNT___S               0

#define LPASS_HDMITX_RDDMA_SET_PER_CNTa(a) (0x170FB024+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa___RWC     QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa___POR  0x00000000
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa__CNT___POR 0x00000
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa__CNT___S               0
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa___M    0x000FFFFF   
#define   LPASS_HDMITX_RDDMA_SET_PER_CNTa___S                  0
#define LPASS_HDMITX_RDDMA_SET_PER_CNT0           (0x170FB024)
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT0___RWC     QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT0__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT0__CNT___S               0
#define LPASS_HDMITX_RDDMA_SET_PER_CNT1           (0x170FC024)
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT1___RWC     QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT1__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT1__CNT___S               0
#define LPASS_HDMITX_RDDMA_SET_PER_CNT2           (0x170FD024)
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT2___RWC     QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT2__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT2__CNT___S               0
#define LPASS_HDMITX_RDDMA_SET_PER_CNT3           (0x170FE024)
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT3___RWC     QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT3__CNT___M 0x000FFFFF
#define   LPASS_HDMITX_RDDMA_SET_PER_CNT3__CNT___S               0

#define LPASS_HDMITX_RDDMA_STC_LSBa(a)   (0x170FB028+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_STC_LSBa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_STC_LSBa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_STC_LSBa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_STC_LSBa___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_LSBa___POR      0x00000000
#define   LPASS_HDMITX_RDDMA_STC_LSBa__STC_LSB___POR 0x00000000
#define   LPASS_HDMITX_RDDMA_STC_LSBa__STC_LSB___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_STC_LSBa__STC_LSB___S               0
#define   LPASS_HDMITX_RDDMA_STC_LSBa___M        0xFFFFFFFF   
#define   LPASS_HDMITX_RDDMA_STC_LSBa___S                      0
#define LPASS_HDMITX_RDDMA_STC_LSB0               (0x170FB028)
#define   LPASS_HDMITX_RDDMA_STC_LSB0___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_LSB0__STC_LSB___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_STC_LSB0__STC_LSB___S               0
#define LPASS_HDMITX_RDDMA_STC_LSB1               (0x170FC028)
#define   LPASS_HDMITX_RDDMA_STC_LSB1___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_LSB1__STC_LSB___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_STC_LSB1__STC_LSB___S               0
#define LPASS_HDMITX_RDDMA_STC_LSB2               (0x170FD028)
#define   LPASS_HDMITX_RDDMA_STC_LSB2___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_LSB2__STC_LSB___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_STC_LSB2__STC_LSB___S               0
#define LPASS_HDMITX_RDDMA_STC_LSB3               (0x170FE028)
#define   LPASS_HDMITX_RDDMA_STC_LSB3___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_LSB3__STC_LSB___M 0xFFFFFFFF
#define   LPASS_HDMITX_RDDMA_STC_LSB3__STC_LSB___S               0

#define LPASS_HDMITX_RDDMA_STC_MSBa(a)   (0x170FB02C+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_STC_MSBa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_STC_MSBa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_STC_MSBa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_STC_MSBa___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_MSBa___POR      0x00000000
#define   LPASS_HDMITX_RDDMA_STC_MSBa__STC_MSB___POR 0x000000
#define   LPASS_HDMITX_RDDMA_STC_MSBa__STC_MSB___M 0x00FFFFFF
#define   LPASS_HDMITX_RDDMA_STC_MSBa__STC_MSB___S               0
#define   LPASS_HDMITX_RDDMA_STC_MSBa___M        0x00FFFFFF   
#define   LPASS_HDMITX_RDDMA_STC_MSBa___S                      0
#define LPASS_HDMITX_RDDMA_STC_MSB0               (0x170FB02C)
#define   LPASS_HDMITX_RDDMA_STC_MSB0___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_MSB0__STC_MSB___M 0x00FFFFFF
#define   LPASS_HDMITX_RDDMA_STC_MSB0__STC_MSB___S               0
#define LPASS_HDMITX_RDDMA_STC_MSB1               (0x170FC02C)
#define   LPASS_HDMITX_RDDMA_STC_MSB1___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_MSB1__STC_MSB___M 0x00FFFFFF
#define   LPASS_HDMITX_RDDMA_STC_MSB1__STC_MSB___S               0
#define LPASS_HDMITX_RDDMA_STC_MSB2               (0x170FD02C)
#define   LPASS_HDMITX_RDDMA_STC_MSB2___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_MSB2__STC_MSB___M 0x00FFFFFF
#define   LPASS_HDMITX_RDDMA_STC_MSB2__STC_MSB___S               0
#define LPASS_HDMITX_RDDMA_STC_MSB3               (0x170FE02C)
#define   LPASS_HDMITX_RDDMA_STC_MSB3___RWC         QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_STC_MSB3__STC_MSB___M 0x00FFFFFF
#define   LPASS_HDMITX_RDDMA_STC_MSB3__STC_MSB___S               0

#define LPASS_HDMITX_RDDMA_PERa(a)       (0x170FB030+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_PERa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_PERa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_PERa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_PERa___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PERa___POR          0x00000000
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_UPDATE___POR 0x0
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO___POR 0x00
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_UPDATE___M 0x00000040
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_UPDATE___S               6
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO___M 0x0000003F
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO___S               0
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_0            0x00
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_1            0x01
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_2            0x02
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_3            0x03
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_4            0x04
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_5            0x05
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_6            0x06
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_7            0x07
#define   LPASS_HDMITX_RDDMA_PERa__PERIOD_FIFO__ENUM_8            0x08
#define   LPASS_HDMITX_RDDMA_PERa___M            0x0000007F   
#define   LPASS_HDMITX_RDDMA_PERa___S                          0
#define LPASS_HDMITX_RDDMA_PER0                   (0x170FB030)
#define   LPASS_HDMITX_RDDMA_PER0___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER0__PERIOD_UPDATE___M 0x00000040
#define   LPASS_HDMITX_RDDMA_PER0__PERIOD_UPDATE___S               6
#define   LPASS_HDMITX_RDDMA_PER0__PERIOD_FIFO___M 0x0000003F
#define   LPASS_HDMITX_RDDMA_PER0__PERIOD_FIFO___S               0
#define LPASS_HDMITX_RDDMA_PER1                   (0x170FC030)
#define   LPASS_HDMITX_RDDMA_PER1___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER1__PERIOD_UPDATE___M 0x00000040
#define   LPASS_HDMITX_RDDMA_PER1__PERIOD_UPDATE___S               6
#define   LPASS_HDMITX_RDDMA_PER1__PERIOD_FIFO___M 0x0000003F
#define   LPASS_HDMITX_RDDMA_PER1__PERIOD_FIFO___S               0
#define LPASS_HDMITX_RDDMA_PER2                   (0x170FD030)
#define   LPASS_HDMITX_RDDMA_PER2___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER2__PERIOD_UPDATE___M 0x00000040
#define   LPASS_HDMITX_RDDMA_PER2__PERIOD_UPDATE___S               6
#define   LPASS_HDMITX_RDDMA_PER2__PERIOD_FIFO___M 0x0000003F
#define   LPASS_HDMITX_RDDMA_PER2__PERIOD_FIFO___S               0
#define LPASS_HDMITX_RDDMA_PER3                   (0x170FE030)
#define   LPASS_HDMITX_RDDMA_PER3___RWC             QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_PER3__PERIOD_UPDATE___M 0x00000040
#define   LPASS_HDMITX_RDDMA_PER3__PERIOD_UPDATE___S               6
#define   LPASS_HDMITX_RDDMA_PER3__PERIOD_FIFO___M 0x0000003F
#define   LPASS_HDMITX_RDDMA_PER3__PERIOD_FIFO___S               0

#define LPASS_HDMITX_RDDMA_PERCLRa(a)    (0x170FB034+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_PERCLRa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_PERCLRa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_PERCLRa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_PERCLRa___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_PERCLRa___POR       0x00000000
#define   LPASS_HDMITX_RDDMA_PERCLRa__PERIOD_CLR___POR 0x0
#define   LPASS_HDMITX_RDDMA_PERCLRa__PERIOD_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_PERCLRa__PERIOD_CLR___S               0
#define   LPASS_HDMITX_RDDMA_PERCLRa___M         0x00000001   
#define   LPASS_HDMITX_RDDMA_PERCLRa___S                       0
#define LPASS_HDMITX_RDDMA_PERCLR0                (0x170FB034)
#define   LPASS_HDMITX_RDDMA_PERCLR0___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_PERCLR0__PERIOD_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_PERCLR0__PERIOD_CLR___S               0
#define LPASS_HDMITX_RDDMA_PERCLR1                (0x170FC034)
#define   LPASS_HDMITX_RDDMA_PERCLR1___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_PERCLR1__PERIOD_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_PERCLR1__PERIOD_CLR___S               0
#define LPASS_HDMITX_RDDMA_PERCLR2                (0x170FD034)
#define   LPASS_HDMITX_RDDMA_PERCLR2___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_PERCLR2__PERIOD_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_PERCLR2__PERIOD_CLR___S               0
#define LPASS_HDMITX_RDDMA_PERCLR3                (0x170FE034)
#define   LPASS_HDMITX_RDDMA_PERCLR3___RWC          QCSR_REG_WO    
#define   LPASS_HDMITX_RDDMA_PERCLR3__PERIOD_CLR___M 0x00000001
#define   LPASS_HDMITX_RDDMA_PERCLR3__PERIOD_CLR___S               0

#define LPASS_HDMITX_RDDMA_BASE_MSBa(a)  (0x170FB038+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_BASE_MSBa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_BASE_MSBa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_BASE_MSBa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_BASE_MSBa___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE_MSBa___POR     0x00000000
#define   LPASS_HDMITX_RDDMA_BASE_MSBa__BASE_ADDR_MSB___POR 0x0
#define   LPASS_HDMITX_RDDMA_BASE_MSBa__BASE_ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_BASE_MSBa__BASE_ADDR_MSB___S               0
#define   LPASS_HDMITX_RDDMA_BASE_MSBa___M       0x0000000F   
#define   LPASS_HDMITX_RDDMA_BASE_MSBa___S                     0
#define LPASS_HDMITX_RDDMA_BASE_MSB0              (0x170FB038)
#define   LPASS_HDMITX_RDDMA_BASE_MSB0___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE_MSB0__BASE_ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_BASE_MSB0__BASE_ADDR_MSB___S               0
#define LPASS_HDMITX_RDDMA_BASE_MSB1              (0x170FC038)
#define   LPASS_HDMITX_RDDMA_BASE_MSB1___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE_MSB1__BASE_ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_BASE_MSB1__BASE_ADDR_MSB___S               0
#define LPASS_HDMITX_RDDMA_BASE_MSB2              (0x170FD038)
#define   LPASS_HDMITX_RDDMA_BASE_MSB2___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE_MSB2__BASE_ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_BASE_MSB2__BASE_ADDR_MSB___S               0
#define LPASS_HDMITX_RDDMA_BASE_MSB3              (0x170FE038)
#define   LPASS_HDMITX_RDDMA_BASE_MSB3___RWC        QCSR_REG_RW    
#define   LPASS_HDMITX_RDDMA_BASE_MSB3__BASE_ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_BASE_MSB3__BASE_ADDR_MSB___S               0

#define LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa(a) (0x170FB03C+0x1000*(a))
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa_aMIN 0    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa_aMAX 3    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa_ELEM 4    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa___RWC   QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa___POR 0x00000000
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa__ADDR_MSB___POR 0x0
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa__ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa__ADDR_MSB___S               0
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa___M  0x0000000F   
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSBa___S                0
#define LPASS_HDMITX_RDDMA_CURR_ADDR_MSB0         (0x170FB03C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB0___RWC   QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB0__ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB0__ADDR_MSB___S               0
#define LPASS_HDMITX_RDDMA_CURR_ADDR_MSB1         (0x170FC03C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB1___RWC   QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB1__ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB1__ADDR_MSB___S               0
#define LPASS_HDMITX_RDDMA_CURR_ADDR_MSB2         (0x170FD03C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB2___RWC   QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB2__ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB2__ADDR_MSB___S               0
#define LPASS_HDMITX_RDDMA_CURR_ADDR_MSB3         (0x170FE03C)
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB3___RWC   QCSR_REG_RO    
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB3__ADDR_MSB___M 0x0000000F
#define   LPASS_HDMITX_RDDMA_CURR_ADDR_MSB3__ADDR_MSB___S               0

#define LPASS_ATIMER_AVTIMER_HW_VERSION           (0x170FF000)
#define   LPASS_ATIMER_AVTIMER_HW_VERSION___RWC     QCSR_REG_RO    
#define   LPASS_ATIMER_AVTIMER_HW_VERSION___POR  0x20000002
#define   LPASS_ATIMER_AVTIMER_HW_VERSION__MAJOR___POR 0x2
#define   LPASS_ATIMER_AVTIMER_HW_VERSION__MINOR___POR 0x000
#define   LPASS_ATIMER_AVTIMER_HW_VERSION__STEP___POR 0x0002
#define   LPASS_ATIMER_AVTIMER_HW_VERSION__MAJOR___M 0xF0000000
#define   LPASS_ATIMER_AVTIMER_HW_VERSION__MAJOR___S              28
#define   LPASS_ATIMER_AVTIMER_HW_VERSION__MINOR___M 0x0FFF0000
#define   LPASS_ATIMER_AVTIMER_HW_VERSION__MINOR___S              16
#define   LPASS_ATIMER_AVTIMER_HW_VERSION__STEP___M 0x0000FFFF
#define   LPASS_ATIMER_AVTIMER_HW_VERSION__STEP___S               0
#define   LPASS_ATIMER_AVTIMER_HW_VERSION___M    0xFFFFFFFF   
#define   LPASS_ATIMER_AVTIMER_HW_VERSION___S                  0

#define LPASS_ATIMER_AVTIMER_CTL                  (0x170FF004)
#define   LPASS_ATIMER_AVTIMER_CTL___RWC            QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_CTL___POR         0x00000000
#define   LPASS_ATIMER_AVTIMER_CTL__TIMEOUT_EN___POR 0x0
#define   LPASS_ATIMER_AVTIMER_CTL__TIMER_RST___POR 0x0
#define   LPASS_ATIMER_AVTIMER_CTL__TIMER_EN___POR 0x0
#define   LPASS_ATIMER_AVTIMER_CTL__TIMEOUT_EN___M 0x00000200
#define   LPASS_ATIMER_AVTIMER_CTL__TIMEOUT_EN___S               9
#define   LPASS_ATIMER_AVTIMER_CTL__TIMER_RST___M 0x00000100
#define   LPASS_ATIMER_AVTIMER_CTL__TIMER_RST___S               8
#define   LPASS_ATIMER_AVTIMER_CTL__TIMER_EN___M 0x00000080
#define   LPASS_ATIMER_AVTIMER_CTL__TIMER_EN___S               7
#define   LPASS_ATIMER_AVTIMER_CTL___M           0x00000380   
#define   LPASS_ATIMER_AVTIMER_CTL___S                         7

#define LPASS_ATIMER_AVTIMER_RESMOD               (0x170FF008)
#define   LPASS_ATIMER_AVTIMER_RESMOD___RWC         QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_RESMOD___POR      0x00000000
#define   LPASS_ATIMER_AVTIMER_RESMOD__RESMOD___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_RESMOD__RESMOD___M 0xFFFFFFFF
#define   LPASS_ATIMER_AVTIMER_RESMOD__RESMOD___S               0
#define   LPASS_ATIMER_AVTIMER_RESMOD___M        0xFFFFFFFF   
#define   LPASS_ATIMER_AVTIMER_RESMOD___S                      0

#define LPASS_ATIMER_AVTIMER_TIMER_LSB            (0x170FF00C)
#define   LPASS_ATIMER_AVTIMER_TIMER_LSB___RWC      QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_TIMER_LSB___POR   0x00000000
#define   LPASS_ATIMER_AVTIMER_TIMER_LSB__TIMER_LSB_R___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_TIMER_LSB__TIMER_LSB_W___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_TIMER_LSB__TIMER_LSB_R___M 0xFFFFFFFF
#define   LPASS_ATIMER_AVTIMER_TIMER_LSB__TIMER_LSB_R___S               0
#define   LPASS_ATIMER_AVTIMER_TIMER_LSB__TIMER_LSB_W___M 0xFFFFFFFF
#define   LPASS_ATIMER_AVTIMER_TIMER_LSB__TIMER_LSB_W___S               0
#define   LPASS_ATIMER_AVTIMER_TIMER_LSB___M     0xFFFFFFFF   
#define   LPASS_ATIMER_AVTIMER_TIMER_LSB___S                   0

#define LPASS_ATIMER_AVTIMER_TIMER_MSB            (0x170FF010)
#define   LPASS_ATIMER_AVTIMER_TIMER_MSB___RWC      QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_TIMER_MSB___POR   0x00000000
#define   LPASS_ATIMER_AVTIMER_TIMER_MSB__TIMER_MSB_R___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_TIMER_MSB__TIMER_MSB_W___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_TIMER_MSB__TIMER_MSB_R___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_TIMER_MSB__TIMER_MSB_R___S               0
#define   LPASS_ATIMER_AVTIMER_TIMER_MSB__TIMER_MSB_W___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_TIMER_MSB__TIMER_MSB_W___S               0
#define   LPASS_ATIMER_AVTIMER_TIMER_MSB___M     0x00FFFFFF   
#define   LPASS_ATIMER_AVTIMER_TIMER_MSB___S                   0

#define LPASS_ATIMER_AVTIMER_INT0_LSB             (0x170FF014)
#define   LPASS_ATIMER_AVTIMER_INT0_LSB___RWC       QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_INT0_LSB___POR    0x00000000
#define   LPASS_ATIMER_AVTIMER_INT0_LSB__INT0_LSB___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_INT0_LSB__INT0_LSB___M 0xFFFFFFFF
#define   LPASS_ATIMER_AVTIMER_INT0_LSB__INT0_LSB___S               0
#define   LPASS_ATIMER_AVTIMER_INT0_LSB___M      0xFFFFFFFF   
#define   LPASS_ATIMER_AVTIMER_INT0_LSB___S                    0

#define LPASS_ATIMER_AVTIMER_INT0_MSB             (0x170FF018)
#define   LPASS_ATIMER_AVTIMER_INT0_MSB___RWC       QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_INT0_MSB___POR    0x00000000
#define   LPASS_ATIMER_AVTIMER_INT0_MSB__INT0_MSB___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_INT0_MSB__INT0_MSB___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_INT0_MSB__INT0_MSB___S               0
#define   LPASS_ATIMER_AVTIMER_INT0_MSB___M      0x00FFFFFF   
#define   LPASS_ATIMER_AVTIMER_INT0_MSB___S                    0

#define LPASS_ATIMER_AVTIMER_INT1_LSB             (0x170FF01C)
#define   LPASS_ATIMER_AVTIMER_INT1_LSB___RWC       QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_INT1_LSB___POR    0x00000000
#define   LPASS_ATIMER_AVTIMER_INT1_LSB__INT1_LSB___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_INT1_LSB__INT1_LSB___M 0xFFFFFFFF
#define   LPASS_ATIMER_AVTIMER_INT1_LSB__INT1_LSB___S               0
#define   LPASS_ATIMER_AVTIMER_INT1_LSB___M      0xFFFFFFFF   
#define   LPASS_ATIMER_AVTIMER_INT1_LSB___S                    0

#define LPASS_ATIMER_AVTIMER_INT1_MSB             (0x170FF020)
#define   LPASS_ATIMER_AVTIMER_INT1_MSB___RWC       QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_INT1_MSB___POR    0x00000000
#define   LPASS_ATIMER_AVTIMER_INT1_MSB__INT1_MSB___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_INT1_MSB__INT1_MSB___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_INT1_MSB__INT1_MSB___S               0
#define   LPASS_ATIMER_AVTIMER_INT1_MSB___M      0x00FFFFFF   
#define   LPASS_ATIMER_AVTIMER_INT1_MSB___S                    0

#define LPASS_ATIMER_AVTIMER_TIMEOUT_VAL          (0x170FF024)
#define   LPASS_ATIMER_AVTIMER_TIMEOUT_VAL___RWC    QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_TIMEOUT_VAL___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_TIMEOUT_VAL__TIMEOUT_VAL___POR 0x000
#define   LPASS_ATIMER_AVTIMER_TIMEOUT_VAL__TIMEOUT_VAL___M 0x00000FFF
#define   LPASS_ATIMER_AVTIMER_TIMEOUT_VAL__TIMEOUT_VAL___S               0
#define   LPASS_ATIMER_AVTIMER_TIMEOUT_VAL___M   0x00000FFF   
#define   LPASS_ATIMER_AVTIMER_TIMEOUT_VAL___S                 0

#define LPASS_ATIMER_AVTIMER_L0_VAL_NEXT          (0x170FF028)
#define   LPASS_ATIMER_AVTIMER_L0_VAL_NEXT___RWC    QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_L0_VAL_NEXT___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_L0_VAL_NEXT__L0_VAL_NEXT___POR 0x0000
#define   LPASS_ATIMER_AVTIMER_L0_VAL_NEXT__L0_VAL_NEXT___M 0x00001FFF
#define   LPASS_ATIMER_AVTIMER_L0_VAL_NEXT__L0_VAL_NEXT___S               0
#define   LPASS_ATIMER_AVTIMER_L0_VAL_NEXT___M   0x00001FFF   
#define   LPASS_ATIMER_AVTIMER_L0_VAL_NEXT___S                 0

#define LPASS_ATIMER_AVTIMER_M0_VAL_NEXT          (0x170FF02C)
#define   LPASS_ATIMER_AVTIMER_M0_VAL_NEXT___RWC    QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_M0_VAL_NEXT___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_M0_VAL_NEXT__M0_VAL_NEXT___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_M0_VAL_NEXT__M0_VAL_NEXT___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_M0_VAL_NEXT__M0_VAL_NEXT___S               0
#define   LPASS_ATIMER_AVTIMER_M0_VAL_NEXT___M   0x00FFFFFF   
#define   LPASS_ATIMER_AVTIMER_M0_VAL_NEXT___S                 0

#define LPASS_ATIMER_AVTIMER_N0_VAL_NEXT          (0x170FF030)
#define   LPASS_ATIMER_AVTIMER_N0_VAL_NEXT___RWC    QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_N0_VAL_NEXT___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_N0_VAL_NEXT__N0_VAL_NEXT___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_N0_VAL_NEXT__N0_VAL_NEXT___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_N0_VAL_NEXT__N0_VAL_NEXT___S               0
#define   LPASS_ATIMER_AVTIMER_N0_VAL_NEXT___M   0x00FFFFFF   
#define   LPASS_ATIMER_AVTIMER_N0_VAL_NEXT___S                 0

#define LPASS_ATIMER_AVTIMER_L0_VAL_CURR          (0x170FF034)
#define   LPASS_ATIMER_AVTIMER_L0_VAL_CURR___RWC    QCSR_REG_RO    
#define   LPASS_ATIMER_AVTIMER_L0_VAL_CURR___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_L0_VAL_CURR__L0_VAL_CURR___POR 0x0000
#define   LPASS_ATIMER_AVTIMER_L0_VAL_CURR__L0_VAL_CURR___M 0x00001FFF
#define   LPASS_ATIMER_AVTIMER_L0_VAL_CURR__L0_VAL_CURR___S               0
#define   LPASS_ATIMER_AVTIMER_L0_VAL_CURR___M   0x00001FFF   
#define   LPASS_ATIMER_AVTIMER_L0_VAL_CURR___S                 0

#define LPASS_ATIMER_AVTIMER_M0_VAL_CURR          (0x170FF038)
#define   LPASS_ATIMER_AVTIMER_M0_VAL_CURR___RWC    QCSR_REG_RO    
#define   LPASS_ATIMER_AVTIMER_M0_VAL_CURR___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_M0_VAL_CURR__M0_VAL_CURR___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_M0_VAL_CURR__M0_VAL_CURR___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_M0_VAL_CURR__M0_VAL_CURR___S               0
#define   LPASS_ATIMER_AVTIMER_M0_VAL_CURR___M   0x00FFFFFF   
#define   LPASS_ATIMER_AVTIMER_M0_VAL_CURR___S                 0

#define LPASS_ATIMER_AVTIMER_N0_VAL_CURR          (0x170FF03C)
#define   LPASS_ATIMER_AVTIMER_N0_VAL_CURR___RWC    QCSR_REG_RO    
#define   LPASS_ATIMER_AVTIMER_N0_VAL_CURR___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_N0_VAL_CURR__N0_VAL_CURR___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_N0_VAL_CURR__N0_VAL_CURR___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_N0_VAL_CURR__N0_VAL_CURR___S               0
#define   LPASS_ATIMER_AVTIMER_N0_VAL_CURR___M   0x00FFFFFF   
#define   LPASS_ATIMER_AVTIMER_N0_VAL_CURR___S                 0

#define LPASS_ATIMER_AVTIMER_MODE_CTL             (0x170FF040)
#define   LPASS_ATIMER_AVTIMER_MODE_CTL___RWC       QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_MODE_CTL___POR    0x00000000
#define   LPASS_ATIMER_AVTIMER_MODE_CTL__EN_QCOUNTER___POR 0x0
#define   LPASS_ATIMER_AVTIMER_MODE_CTL__MN_MODE___POR 0x0
#define   LPASS_ATIMER_AVTIMER_MODE_CTL__TIMER_2X_RATE___POR 0x0
#define   LPASS_ATIMER_AVTIMER_MODE_CTL__EN_QCOUNTER___M 0x00000004
#define   LPASS_ATIMER_AVTIMER_MODE_CTL__EN_QCOUNTER___S               2
#define   LPASS_ATIMER_AVTIMER_MODE_CTL__MN_MODE___M 0x00000002
#define   LPASS_ATIMER_AVTIMER_MODE_CTL__MN_MODE___S               1
#define   LPASS_ATIMER_AVTIMER_MODE_CTL__TIMER_2X_RATE___M 0x00000001
#define   LPASS_ATIMER_AVTIMER_MODE_CTL__TIMER_2X_RATE___S               0
#define   LPASS_ATIMER_AVTIMER_MODE_CTL___M      0x00000007   
#define   LPASS_ATIMER_AVTIMER_MODE_CTL___S                    0

#define LPASS_ATIMER_AVTIMER_LMN_DWT              (0x170FF044)
#define   LPASS_ATIMER_AVTIMER_LMN_DWT___RWC        QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_LMN_DWT___POR     0x00000000
#define   LPASS_ATIMER_AVTIMER_LMN_DWT__UPDATE_STATUS___POR 0x0
#define   LPASS_ATIMER_AVTIMER_LMN_DWT__UPDATE_EN___POR 0x0
#define   LPASS_ATIMER_AVTIMER_LMN_DWT__UPDATE_STATUS___M 0x00000010
#define   LPASS_ATIMER_AVTIMER_LMN_DWT__UPDATE_STATUS___S               4
#define   LPASS_ATIMER_AVTIMER_LMN_DWT__UPDATE_EN___M 0x0000000F
#define   LPASS_ATIMER_AVTIMER_LMN_DWT__UPDATE_EN___S               0
#define   LPASS_ATIMER_AVTIMER_LMN_DWT___M       0x0000001F   
#define   LPASS_ATIMER_AVTIMER_LMN_DWT___S                     0

#define LPASS_ATIMER_AVTIMER_LTIME_LSB            (0x170FF048)
#define   LPASS_ATIMER_AVTIMER_LTIME_LSB___RWC      QCSR_REG_RO    
#define   LPASS_ATIMER_AVTIMER_LTIME_LSB___POR   0x00000000
#define   LPASS_ATIMER_AVTIMER_LTIME_LSB__LTIME_LSB___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_LTIME_LSB__LTIME_LSB___M 0xFFFFFFFF
#define   LPASS_ATIMER_AVTIMER_LTIME_LSB__LTIME_LSB___S               0
#define   LPASS_ATIMER_AVTIMER_LTIME_LSB___M     0xFFFFFFFF   
#define   LPASS_ATIMER_AVTIMER_LTIME_LSB___S                   0

#define LPASS_ATIMER_AVTIMER_LTIME_MSB            (0x170FF04C)
#define   LPASS_ATIMER_AVTIMER_LTIME_MSB___RWC      QCSR_REG_RO    
#define   LPASS_ATIMER_AVTIMER_LTIME_MSB___POR   0x00000000
#define   LPASS_ATIMER_AVTIMER_LTIME_MSB__LTIME_MSB___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_LTIME_MSB__LTIME_MSB___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_LTIME_MSB__LTIME_MSB___S               0
#define   LPASS_ATIMER_AVTIMER_LTIME_MSB___M     0x00FFFFFF   
#define   LPASS_ATIMER_AVTIMER_LTIME_MSB___S                   0

#define LPASS_ATIMER_AVTIMER_EXT_STC_LSB          (0x170FF050)
#define   LPASS_ATIMER_AVTIMER_EXT_STC_LSB___RWC    QCSR_REG_RO    
#define   LPASS_ATIMER_AVTIMER_EXT_STC_LSB___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_EXT_STC_LSB__EXT_STC_LSB___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_EXT_STC_LSB__EXT_STC_LSB___M 0xFFFFFFFF
#define   LPASS_ATIMER_AVTIMER_EXT_STC_LSB__EXT_STC_LSB___S               0
#define   LPASS_ATIMER_AVTIMER_EXT_STC_LSB___M   0xFFFFFFFF   
#define   LPASS_ATIMER_AVTIMER_EXT_STC_LSB___S                 0

#define LPASS_ATIMER_AVTIMER_EXT_STC_MSB          (0x170FF054)
#define   LPASS_ATIMER_AVTIMER_EXT_STC_MSB___RWC    QCSR_REG_RO    
#define   LPASS_ATIMER_AVTIMER_EXT_STC_MSB___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_EXT_STC_MSB__EXT_STC_MSB___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_EXT_STC_MSB__EXT_STC_MSB___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_EXT_STC_MSB__EXT_STC_MSB___S               0
#define   LPASS_ATIMER_AVTIMER_EXT_STC_MSB___M   0x00FFFFFF   
#define   LPASS_ATIMER_AVTIMER_EXT_STC_MSB___S                 0

#define LPASS_ATIMER_AVTIMER_RTIME_LSB            (0x170FF058)
#define   LPASS_ATIMER_AVTIMER_RTIME_LSB___RWC      QCSR_REG_RO    
#define   LPASS_ATIMER_AVTIMER_RTIME_LSB___POR   0x00000000
#define   LPASS_ATIMER_AVTIMER_RTIME_LSB__RTIME_LSB___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_RTIME_LSB__RTIME_LSB___M 0xFFFFFFFF
#define   LPASS_ATIMER_AVTIMER_RTIME_LSB__RTIME_LSB___S               0
#define   LPASS_ATIMER_AVTIMER_RTIME_LSB___M     0xFFFFFFFF   
#define   LPASS_ATIMER_AVTIMER_RTIME_LSB___S                   0

#define LPASS_ATIMER_AVTIMER_RTIME_MSB            (0x170FF05C)
#define   LPASS_ATIMER_AVTIMER_RTIME_MSB___RWC      QCSR_REG_RO    
#define   LPASS_ATIMER_AVTIMER_RTIME_MSB___POR   0x00000000
#define   LPASS_ATIMER_AVTIMER_RTIME_MSB__RTIME_MSB___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_RTIME_MSB__RTIME_MSB___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_RTIME_MSB__RTIME_MSB___S               0
#define   LPASS_ATIMER_AVTIMER_RTIME_MSB___M     0x00FFFFFF   
#define   LPASS_ATIMER_AVTIMER_RTIME_MSB___S                   0

#define LPASS_ATIMER_AVTIMER_RTIME_CTL            (0x170FF060)
#define   LPASS_ATIMER_AVTIMER_RTIME_CTL___RWC      QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_RTIME_CTL___POR   0x00000000
#define   LPASS_ATIMER_AVTIMER_RTIME_CTL__RTIME_SEL___POR 0x0
#define   LPASS_ATIMER_AVTIMER_RTIME_CTL__RTIME_SEL___M 0x00000003
#define   LPASS_ATIMER_AVTIMER_RTIME_CTL__RTIME_SEL___S               0
#define   LPASS_ATIMER_AVTIMER_RTIME_CTL___M     0x00000003   
#define   LPASS_ATIMER_AVTIMER_RTIME_CTL___S                   0

#define LPASS_ATIMER_AVTIMER_TIME_CTL             (0x170FF064)
#define   LPASS_ATIMER_AVTIMER_TIME_CTL___RWC       QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_TIME_CTL___POR    0x00000000
#define   LPASS_ATIMER_AVTIMER_TIME_CTL__TIME_SAMPLE___POR 0x0
#define   LPASS_ATIMER_AVTIMER_TIME_CTL__TIME_SAMPLE___M 0x00000001
#define   LPASS_ATIMER_AVTIMER_TIME_CTL__TIME_SAMPLE___S               0
#define   LPASS_ATIMER_AVTIMER_TIME_CTL___M      0x00000001   
#define   LPASS_ATIMER_AVTIMER_TIME_CTL___S                    0

#define LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_NEXT  (0x170FF068)
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_NEXT___RWC QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_NEXT___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_NEXT__TIMER_LOAD_LSB_NEXT___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_NEXT__TIMER_LOAD_LSB_NEXT___M 0xFFFFFFFF
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_NEXT__TIMER_LOAD_LSB_NEXT___S               0
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_NEXT___M 0xFFFFFFFF   
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_NEXT___S               0

#define LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_NEXT  (0x170FF06C)
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_NEXT___RWC QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_NEXT___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_NEXT__TIMER_LOAD_MSB_NEXT___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_NEXT__TIMER_LOAD_MSB_NEXT___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_NEXT__TIMER_LOAD_MSB_NEXT___S               0
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_NEXT___M 0x00FFFFFF   
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_NEXT___S               0

#define LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_CURR  (0x170FF070)
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_CURR___RWC QCSR_REG_RO    
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_CURR___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_CURR__TIMER_LOAD_LSB_CURR___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_CURR__TIMER_LOAD_LSB_CURR___M 0xFFFFFFFF
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_CURR__TIMER_LOAD_LSB_CURR___S               0
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_CURR___M 0xFFFFFFFF   
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_LSB_CURR___S               0

#define LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_CURR  (0x170FF074)
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_CURR___RWC QCSR_REG_RO    
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_CURR___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_CURR__TIMER_LOAD_MSB_CURR___POR 0x000000
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_CURR__TIMER_LOAD_MSB_CURR___M 0x00FFFFFF
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_CURR__TIMER_LOAD_MSB_CURR___S               0
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_CURR___M 0x00FFFFFF   
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_MSB_CURR___S               0

#define LPASS_ATIMER_AVTIMER_TIMER_LOAD_DWT       (0x170FF078)
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_DWT___RWC QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_DWT___POR 0x00000000
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_DWT__UPDATE_STATUS___POR 0x0
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_DWT__UPDATE_EN___POR 0x0
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_DWT__UPDATE_STATUS___M 0x00000010
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_DWT__UPDATE_STATUS___S               4
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_DWT__UPDATE_EN___M 0x0000000F
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_DWT__UPDATE_EN___S               0
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_DWT___M 0x0000001F   
#define   LPASS_ATIMER_AVTIMER_TIMER_LOAD_DWT___S               0

#define LPASS_ATIMER_AVTIMER_INT1_ST              (0x170FF07C)
#define   LPASS_ATIMER_AVTIMER_INT1_ST___RWC        QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_INT1_ST___POR     0x00000000
#define   LPASS_ATIMER_AVTIMER_INT1_ST__INT1_ST___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT1_ST__INT1_CLR___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT1_ST__INT1_ST___M 0x00000001
#define   LPASS_ATIMER_AVTIMER_INT1_ST__INT1_ST___S               0
#define   LPASS_ATIMER_AVTIMER_INT1_ST__INT1_CLR___M 0x00000001
#define   LPASS_ATIMER_AVTIMER_INT1_ST__INT1_CLR___S               0
#define   LPASS_ATIMER_AVTIMER_INT1_ST___M       0x00000001   
#define   LPASS_ATIMER_AVTIMER_INT1_ST___S                     0

#define LPASS_ATIMER_AVTIMER_INT0_ST              (0x170FF080)
#define   LPASS_ATIMER_AVTIMER_INT0_ST___RWC        QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_INT0_ST___POR     0x00000000
#define   LPASS_ATIMER_AVTIMER_INT0_ST__INT0_ST___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT0_ST__INT0_CLR___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT0_ST__INT0_ST___M 0x00000001
#define   LPASS_ATIMER_AVTIMER_INT0_ST__INT0_ST___S               0
#define   LPASS_ATIMER_AVTIMER_INT0_ST__INT0_CLR___M 0x00000001
#define   LPASS_ATIMER_AVTIMER_INT0_ST__INT0_CLR___S               0
#define   LPASS_ATIMER_AVTIMER_INT0_ST___M       0x00000001   
#define   LPASS_ATIMER_AVTIMER_INT0_ST___S                     0

#define LPASS_ATIMER_AVTIMER_INT1_CTL             (0x170FF084)
#define   LPASS_ATIMER_AVTIMER_INT1_CTL___RWC       QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_INT1_CTL___POR    0x00000000
#define   LPASS_ATIMER_AVTIMER_INT1_CTL__INT1_MENR___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT1_CTL__INT1_MENW___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT1_CTL__INT1_ENR___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT1_CTL__INT1_ENW___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT1_CTL__INT1_MENR___M 0x00000010
#define   LPASS_ATIMER_AVTIMER_INT1_CTL__INT1_MENR___S               4
#define   LPASS_ATIMER_AVTIMER_INT1_CTL__INT1_MENW___M 0x00000010
#define   LPASS_ATIMER_AVTIMER_INT1_CTL__INT1_MENW___S               4
#define   LPASS_ATIMER_AVTIMER_INT1_CTL__INT1_ENR___M 0x00000001
#define   LPASS_ATIMER_AVTIMER_INT1_CTL__INT1_ENR___S               0
#define   LPASS_ATIMER_AVTIMER_INT1_CTL__INT1_ENW___M 0x00000001
#define   LPASS_ATIMER_AVTIMER_INT1_CTL__INT1_ENW___S               0
#define   LPASS_ATIMER_AVTIMER_INT1_CTL___M      0x00000011   
#define   LPASS_ATIMER_AVTIMER_INT1_CTL___S                    0

#define LPASS_ATIMER_AVTIMER_INT0_CTL             (0x170FF088)
#define   LPASS_ATIMER_AVTIMER_INT0_CTL___RWC       QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_INT0_CTL___POR    0x00000000
#define   LPASS_ATIMER_AVTIMER_INT0_CTL__INT0_MENR___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT0_CTL__INT0_MENW___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT0_CTL__INT0_ENR___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT0_CTL__INT0_ENW___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT0_CTL__INT0_MENR___M 0x00000010
#define   LPASS_ATIMER_AVTIMER_INT0_CTL__INT0_MENR___S               4
#define   LPASS_ATIMER_AVTIMER_INT0_CTL__INT0_MENW___M 0x00000010
#define   LPASS_ATIMER_AVTIMER_INT0_CTL__INT0_MENW___S               4
#define   LPASS_ATIMER_AVTIMER_INT0_CTL__INT0_ENR___M 0x00000001
#define   LPASS_ATIMER_AVTIMER_INT0_CTL__INT0_ENR___S               0
#define   LPASS_ATIMER_AVTIMER_INT0_CTL__INT0_ENW___M 0x00000001
#define   LPASS_ATIMER_AVTIMER_INT0_CTL__INT0_ENW___S               0
#define   LPASS_ATIMER_AVTIMER_INT0_CTL___M      0x00000011   
#define   LPASS_ATIMER_AVTIMER_INT0_CTL___S                    0

#define LPASS_ATIMER_AVTIMER_INT_ON               (0x170FF08C)
#define   LPASS_ATIMER_AVTIMER_INT_ON___RWC         QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_INT_ON___POR      0x00000000
#define   LPASS_ATIMER_AVTIMER_INT_ON__INT_ON_INPUT_STC___POR 0x0
#define   LPASS_ATIMER_AVTIMER_INT_ON__INT_ON_INPUT_STC___M 0x00000001
#define   LPASS_ATIMER_AVTIMER_INT_ON__INT_ON_INPUT_STC___S               0
#define   LPASS_ATIMER_AVTIMER_INT_ON___M        0x00000001   
#define   LPASS_ATIMER_AVTIMER_INT_ON___S                      0

#define LPASS_ATIMER_AVTIMER_TICK_DIV             (0x170FF090)
#define   LPASS_ATIMER_AVTIMER_TICK_DIV___RWC       QCSR_REG_RW    
#define   LPASS_ATIMER_AVTIMER_TICK_DIV___POR    0x00000000
#define   LPASS_ATIMER_AVTIMER_TICK_DIV__TICK_DIV___POR 0x0
#define   LPASS_ATIMER_AVTIMER_TICK_DIV__TICK_DIV___M 0x0000000F
#define   LPASS_ATIMER_AVTIMER_TICK_DIV__TICK_DIV___S               0
#define   LPASS_ATIMER_AVTIMER_TICK_DIV___M      0x0000000F   
#define   LPASS_ATIMER_AVTIMER_TICK_DIV___S                    0

#define LPASS_LPAIF_VERSION                       (0x17100000)
#define   LPASS_LPAIF_VERSION___RWC                 QCSR_REG_RO    
#define   LPASS_LPAIF_VERSION___POR              0x40010000
#define   LPASS_LPAIF_VERSION__MAJOR___POR       0x4
#define   LPASS_LPAIF_VERSION__MINOR___POR       0x1
#define   LPASS_LPAIF_VERSION__STEP___POR        0x0
#define   LPASS_LPAIF_VERSION__MAJOR___M         0xF0000000
#define   LPASS_LPAIF_VERSION__MAJOR___S                      28
#define   LPASS_LPAIF_VERSION__MINOR___M         0x0FFF0000
#define   LPASS_LPAIF_VERSION__MINOR___S                      16
#define   LPASS_LPAIF_VERSION__STEP___M          0x0000FFFF
#define   LPASS_LPAIF_VERSION__STEP___S                        0
#define   LPASS_LPAIF_VERSION___M                0xFFFFFFFF   
#define   LPASS_LPAIF_VERSION___S                              0

#define LPASS_LPAIF_HW_CONFIG                     (0x17100004)
#define   LPASS_LPAIF_HW_CONFIG___RWC               QCSR_REG_RO    
#define   LPASS_LPAIF_HW_CONFIG___POR            0x3EB5AD0A
#define   LPASS_LPAIF_HW_CONFIG__SIF_EN___POR    0x0
#define   LPASS_LPAIF_HW_CONFIG__SEC_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__PRI_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_LINES___POR 0x3
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_LINES___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_DIR___POR 0x2
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_LINES___POR 0x0
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_DIR___POR 0x0
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG__NUM_DMIC___POR  0x1
#define   LPASS_LPAIF_HW_CONFIG__DMIC_EN___POR   0x0
#define   LPASS_LPAIF_HW_CONFIG__SIF_EN___M      0x40000000
#define   LPASS_LPAIF_HW_CONFIG__SIF_EN___S                   30
#define   LPASS_LPAIF_HW_CONFIG__SEC_PCM_EN___M  0x20000000
#define   LPASS_LPAIF_HW_CONFIG__SEC_PCM_EN___S               29
#define   LPASS_LPAIF_HW_CONFIG__PRI_PCM_EN___M  0x10000000
#define   LPASS_LPAIF_HW_CONFIG__PRI_PCM_EN___S               28
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_LINES___M 0x0C000000
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_LINES___S              26
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_DIR___M 0x03000000
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_DIR___S              24
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_EN___M 0x00800000
#define   LPASS_LPAIF_HW_CONFIG__QUAD_I2S_EN___S              23
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_LINES___M 0x00600000
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_LINES___S              21
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_DIR___M 0x00180000
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_DIR___S              19
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_EN___M  0x00040000
#define   LPASS_LPAIF_HW_CONFIG__TER_I2S_EN___S               18
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_LINES___M 0x00030000
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_LINES___S              16
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_DIR___M 0x0000C000
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_DIR___S              14
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_EN___M  0x00002000
#define   LPASS_LPAIF_HW_CONFIG__SEC_I2S_EN___S               13
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_LINES___M 0x00001800
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_LINES___S              11
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_DIR___M 0x00000600
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_DIR___S               9
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_EN___M  0x00000100
#define   LPASS_LPAIF_HW_CONFIG__PRI_I2S_EN___S                8
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_LINES___M 0x000000C0
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_LINES___S               6
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_DIR___M 0x00000030
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_DIR___S               4
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_EN___M 0x00000008
#define   LPASS_LPAIF_HW_CONFIG__SPKR_I2S_EN___S               3
#define   LPASS_LPAIF_HW_CONFIG__NUM_DMIC___M    0x00000006
#define   LPASS_LPAIF_HW_CONFIG__NUM_DMIC___S                  1
#define   LPASS_LPAIF_HW_CONFIG__DMIC_EN___M     0x00000001
#define   LPASS_LPAIF_HW_CONFIG__DMIC_EN___S                   0
#define   LPASS_LPAIF_HW_CONFIG___M              0x7FFFFFFF   
#define   LPASS_LPAIF_HW_CONFIG___S                            0

#define LPASS_LPAIF_HW_CONFIG2                    (0x17100008)
#define   LPASS_LPAIF_HW_CONFIG2___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_HW_CONFIG2___POR           0x000003E3
#define   LPASS_LPAIF_HW_CONFIG2__QUAD_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__TER_PCM_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___POR 0x1
#define   LPASS_LPAIF_HW_CONFIG2__NUM_RDDMA___POR 0x4
#define   LPASS_LPAIF_HW_CONFIG2__NUM_WRDMA___POR 0x3
#define   LPASS_LPAIF_HW_CONFIG2__QUAD_PCM_EN___M 0x00000200
#define   LPASS_LPAIF_HW_CONFIG2__QUAD_PCM_EN___S               9
#define   LPASS_LPAIF_HW_CONFIG2__TER_PCM_EN___M 0x00000100
#define   LPASS_LPAIF_HW_CONFIG2__TER_PCM_EN___S               8
#define   LPASS_LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___M 0x00000080
#define   LPASS_LPAIF_HW_CONFIG2__SEC_RATE_DET_EN___S               7
#define   LPASS_LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___M 0x00000040
#define   LPASS_LPAIF_HW_CONFIG2__PRI_RATE_DET_EN___S               6
#define   LPASS_LPAIF_HW_CONFIG2__NUM_RDDMA___M  0x00000038
#define   LPASS_LPAIF_HW_CONFIG2__NUM_RDDMA___S                3
#define   LPASS_LPAIF_HW_CONFIG2__NUM_WRDMA___M  0x00000007
#define   LPASS_LPAIF_HW_CONFIG2__NUM_WRDMA___S                0
#define   LPASS_LPAIF_HW_CONFIG2___M             0x000003FF   
#define   LPASS_LPAIF_HW_CONFIG2___S                           0

#define LPASS_LPAIF_DEBUG_CTL                     (0x1710000C)
#define   LPASS_LPAIF_DEBUG_CTL___RWC               QCSR_REG_RW    
#define   LPASS_LPAIF_DEBUG_CTL___POR            0x00000000
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE___POR  0x0
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL___POR   0x00
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE___M    0x00000020
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE___S                  5
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE__OFF               0x0
#define   LPASS_LPAIF_DEBUG_CTL__TESTMODE__ON                0x1
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL___M     0x0000001F
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL___S                   0
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH0            0x00
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH1            0x01
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH2            0x02
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH3            0x03
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__RDDMA_CH4            0x04
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH0            0x05
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH1            0x06
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH2            0x07
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__WRDMA_CH3            0x08
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__PRI_MI2S            0x10
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__SEC_MI2S            0x11
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__TER_MI2S            0x12
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__QUA_MI2S            0x13
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__SPKR_I2S            0x14
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__MIXER             0x15
#define   LPASS_LPAIF_DEBUG_CTL__TESTSEL__DMIC              0x16
#define   LPASS_LPAIF_DEBUG_CTL___M              0x0000003F   
#define   LPASS_LPAIF_DEBUG_CTL___S                            0

#define LPASS_LPAIF_SPARE                         (0x17100100)
#define   LPASS_LPAIF_SPARE___RWC                   QCSR_REG_RW    
#define   LPASS_LPAIF_SPARE___POR                0x00000000
#define   LPASS_LPAIF_SPARE__SPARE___POR         0x00000000
#define   LPASS_LPAIF_SPARE__SPARE___M           0xFFFFFFFF
#define   LPASS_LPAIF_SPARE__SPARE___S                         0
#define   LPASS_LPAIF_SPARE___M                  0xFFFFFFFF   
#define   LPASS_LPAIF_SPARE___S                                0

#define LPASS_LPAIF_I2S_CTLa(a)          (0x17101000+0x1000*(a))
#define   LPASS_LPAIF_I2S_CTLa_aMIN 0    
#define   LPASS_LPAIF_I2S_CTLa_aMAX 4    
#define   LPASS_LPAIF_I2S_CTLa_ELEM 5    
#define   LPASS_LPAIF_I2S_CTLa___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CTLa___POR             0x000F0004
#define   LPASS_LPAIF_I2S_CTLa__RESET___POR      0x0
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE___POR 0x0
#define   LPASS_LPAIF_I2S_CTLa__LONG_RATE___POR  0x0F
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK___POR   0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN___POR    0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE___POR  0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO___POR  0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN___POR     0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE___POR   0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO___POR   0x0
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC___POR     0x1
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH___POR  0x0
#define   LPASS_LPAIF_I2S_CTLa__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTLa__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTLa__RESET__DISABLE               0x0
#define   LPASS_LPAIF_I2S_CTLa__RESET__ENABLE                0x1
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE__DISABLE             0x0
#define   LPASS_LPAIF_I2S_CTLa__EN_LONG_RATE__ENABLE             0x1
#define   LPASS_LPAIF_I2S_CTLa__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTLa__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK__DISABLE             0x0
#define   LPASS_LPAIF_I2S_CTLa__LOOPBACK__ENABLE             0x1
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN__DISABLE             0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_EN__ENABLE              0x1
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__NONE              0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__SD0               0x1
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__SD1               0x2
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__SD2               0x3
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__SD3               0x4
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__QUAD01             0x5
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__QUAD23             0x6
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__ENUM_6CH             0x7
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MODE__ENUM_8CH             0x8
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO__STEREO             0x0
#define   LPASS_LPAIF_I2S_CTLa__SPKR_MONO__MONO              0x1
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN__DISABLE              0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_EN__ENABLE               0x1
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__NONE               0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__SD0                0x1
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__SD1                0x2
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__SD2                0x3
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__SD3                0x4
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__QUAD01             0x5
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__QUAD23             0x6
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__ENUM_6CH             0x7
#define   LPASS_LPAIF_I2S_CTLa__MIC_MODE__ENUM_8CH             0x8
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO__STEREO             0x0
#define   LPASS_LPAIF_I2S_CTLa__MIC_MONO__MONO               0x1
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC__INT                  0x0
#define   LPASS_LPAIF_I2S_CTLa__WS_SRC__EXT                  0x1
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH___S                  0
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_16             0x0
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_24             0x1
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_32             0x2
#define   LPASS_LPAIF_I2S_CTLa__BIT_WIDTH__ENUM_25             0x3
#define   LPASS_LPAIF_I2S_CTLa___M               0x807FFFFF   
#define   LPASS_LPAIF_I2S_CTLa___S                             0
#define LPASS_LPAIF_I2S_CTL0                      (0x17101000)
#define   LPASS_LPAIF_I2S_CTL0___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CTL0__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL0__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL0__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL0__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL0__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL0__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL0__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL0__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL0__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL0__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL0__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL0__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL0__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL0__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL0__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL0__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL0__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL0__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL0__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL0__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL0__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL0__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL0__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL0__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_CTL1                      (0x17102000)
#define   LPASS_LPAIF_I2S_CTL1___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CTL1__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL1__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL1__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL1__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL1__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL1__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL1__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL1__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL1__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL1__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL1__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL1__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL1__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL1__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL1__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL1__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL1__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL1__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL1__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL1__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL1__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL1__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL1__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL1__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_CTL2                      (0x17103000)
#define   LPASS_LPAIF_I2S_CTL2___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CTL2__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL2__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL2__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL2__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL2__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL2__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL2__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL2__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL2__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL2__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL2__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL2__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL2__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL2__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL2__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL2__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL2__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL2__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL2__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL2__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL2__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL2__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL2__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL2__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_CTL3                      (0x17104000)
#define   LPASS_LPAIF_I2S_CTL3___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CTL3__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL3__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL3__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL3__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL3__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL3__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL3__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL3__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL3__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL3__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL3__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL3__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL3__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL3__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL3__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL3__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL3__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL3__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL3__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL3__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL3__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL3__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL3__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL3__BIT_WIDTH___S                  0
#define LPASS_LPAIF_I2S_CTL4                      (0x17105000)
#define   LPASS_LPAIF_I2S_CTL4___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CTL4__RESET___M        0x80000000
#define   LPASS_LPAIF_I2S_CTL4__RESET___S                     31
#define   LPASS_LPAIF_I2S_CTL4__EN_LONG_RATE___M 0x00400000
#define   LPASS_LPAIF_I2S_CTL4__EN_LONG_RATE___S              22
#define   LPASS_LPAIF_I2S_CTL4__LONG_RATE___M    0x003F0000
#define   LPASS_LPAIF_I2S_CTL4__LONG_RATE___S                 16
#define   LPASS_LPAIF_I2S_CTL4__LOOPBACK___M     0x00008000
#define   LPASS_LPAIF_I2S_CTL4__LOOPBACK___S                  15
#define   LPASS_LPAIF_I2S_CTL4__SPKR_EN___M      0x00004000
#define   LPASS_LPAIF_I2S_CTL4__SPKR_EN___S                   14
#define   LPASS_LPAIF_I2S_CTL4__SPKR_MODE___M    0x00003C00
#define   LPASS_LPAIF_I2S_CTL4__SPKR_MODE___S                 10
#define   LPASS_LPAIF_I2S_CTL4__SPKR_MONO___M    0x00000200
#define   LPASS_LPAIF_I2S_CTL4__SPKR_MONO___S                  9
#define   LPASS_LPAIF_I2S_CTL4__MIC_EN___M       0x00000100
#define   LPASS_LPAIF_I2S_CTL4__MIC_EN___S                     8
#define   LPASS_LPAIF_I2S_CTL4__MIC_MODE___M     0x000000F0
#define   LPASS_LPAIF_I2S_CTL4__MIC_MODE___S                   4
#define   LPASS_LPAIF_I2S_CTL4__MIC_MONO___M     0x00000008
#define   LPASS_LPAIF_I2S_CTL4__MIC_MONO___S                   3
#define   LPASS_LPAIF_I2S_CTL4__WS_SRC___M       0x00000004
#define   LPASS_LPAIF_I2S_CTL4__WS_SRC___S                     2
#define   LPASS_LPAIF_I2S_CTL4__BIT_WIDTH___M    0x00000003
#define   LPASS_LPAIF_I2S_CTL4__BIT_WIDTH___S                  0

#define LPASS_LPAIF_I2S_NPL_CTLa(a)      (0x17101004+0x1000*(a))
#define   LPASS_LPAIF_I2S_NPL_CTLa_aMIN 0    
#define   LPASS_LPAIF_I2S_NPL_CTLa_aMAX 4    
#define   LPASS_LPAIF_I2S_NPL_CTLa_ELEM 5    
#define   LPASS_LPAIF_I2S_NPL_CTLa___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_NPL_CTLa___POR         0x0000000C
#define   LPASS_LPAIF_I2S_NPL_CTLa__NPL_MSB_CAPTURE_DELAY___POR 0x0C
#define   LPASS_LPAIF_I2S_NPL_CTLa__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTLa__NPL_MSB_CAPTURE_DELAY___S               0
#define   LPASS_LPAIF_I2S_NPL_CTLa___M           0x0000001F   
#define   LPASS_LPAIF_I2S_NPL_CTLa___S                         0
#define LPASS_LPAIF_I2S_NPL_CTL0                  (0x17101004)
#define   LPASS_LPAIF_I2S_NPL_CTL0___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_NPL_CTL0__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTL0__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_I2S_NPL_CTL1                  (0x17102004)
#define   LPASS_LPAIF_I2S_NPL_CTL1___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_NPL_CTL1__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTL1__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_I2S_NPL_CTL2                  (0x17103004)
#define   LPASS_LPAIF_I2S_NPL_CTL2___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_NPL_CTL2__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTL2__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_I2S_NPL_CTL3                  (0x17104004)
#define   LPASS_LPAIF_I2S_NPL_CTL3___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_NPL_CTL3__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTL3__NPL_MSB_CAPTURE_DELAY___S               0
#define LPASS_LPAIF_I2S_NPL_CTL4                  (0x17105004)
#define   LPASS_LPAIF_I2S_NPL_CTL4___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_NPL_CTL4__NPL_MSB_CAPTURE_DELAY___M 0x0000001F
#define   LPASS_LPAIF_I2S_NPL_CTL4__NPL_MSB_CAPTURE_DELAY___S               0

#define LPASS_LPAIF_I2S_CHAR_CFGa(a)     (0x17101008+0x1000*(a))
#define   LPASS_LPAIF_I2S_CHAR_CFGa_aMIN 0    
#define   LPASS_LPAIF_I2S_CHAR_CFGa_aMAX 4    
#define   LPASS_LPAIF_I2S_CHAR_CFGa_ELEM 5    
#define   LPASS_LPAIF_I2S_CHAR_CFGa___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_CFGa___POR        0x000007C0
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE_IN_WS_CHECK___POR 0x1
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE_IN_DATA_LANE_CHECK___POR 0xF
#define   LPASS_LPAIF_I2S_CHAR_CFGa__CHAR_STATUS___POR 0x0
#define   LPASS_LPAIF_I2S_CHAR_CFGa__DIRECTION___POR 0x0
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE___POR 0x0
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE_IN_WS_CHECK___M 0x00000400
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE_IN_WS_CHECK___S              10
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE_IN_DATA_LANE_CHECK___M 0x000003C0
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE_IN_DATA_LANE_CHECK___S               6
#define   LPASS_LPAIF_I2S_CHAR_CFGa__CHAR_STATUS___M 0x0000003C
#define   LPASS_LPAIF_I2S_CHAR_CFGa__CHAR_STATUS___S               2
#define   LPASS_LPAIF_I2S_CHAR_CFGa__DIRECTION___M 0x00000002
#define   LPASS_LPAIF_I2S_CHAR_CFGa__DIRECTION___S               1
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE___M  0x00000001
#define   LPASS_LPAIF_I2S_CHAR_CFGa__ENABLE___S                0
#define   LPASS_LPAIF_I2S_CHAR_CFGa___M          0x000007FF   
#define   LPASS_LPAIF_I2S_CHAR_CFGa___S                        0
#define LPASS_LPAIF_I2S_CHAR_CFG0                 (0x17101008)
#define   LPASS_LPAIF_I2S_CHAR_CFG0___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_CFG0__ENABLE_IN_WS_CHECK___M 0x00000400
#define   LPASS_LPAIF_I2S_CHAR_CFG0__ENABLE_IN_WS_CHECK___S              10
#define   LPASS_LPAIF_I2S_CHAR_CFG0__ENABLE_IN_DATA_LANE_CHECK___M 0x000003C0
#define   LPASS_LPAIF_I2S_CHAR_CFG0__ENABLE_IN_DATA_LANE_CHECK___S               6
#define   LPASS_LPAIF_I2S_CHAR_CFG0__CHAR_STATUS___M 0x0000003C
#define   LPASS_LPAIF_I2S_CHAR_CFG0__CHAR_STATUS___S               2
#define   LPASS_LPAIF_I2S_CHAR_CFG0__DIRECTION___M 0x00000002
#define   LPASS_LPAIF_I2S_CHAR_CFG0__DIRECTION___S               1
#define   LPASS_LPAIF_I2S_CHAR_CFG0__ENABLE___M  0x00000001
#define   LPASS_LPAIF_I2S_CHAR_CFG0__ENABLE___S                0
#define LPASS_LPAIF_I2S_CHAR_CFG1                 (0x17102008)
#define   LPASS_LPAIF_I2S_CHAR_CFG1___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_CFG1__ENABLE_IN_WS_CHECK___M 0x00000400
#define   LPASS_LPAIF_I2S_CHAR_CFG1__ENABLE_IN_WS_CHECK___S              10
#define   LPASS_LPAIF_I2S_CHAR_CFG1__ENABLE_IN_DATA_LANE_CHECK___M 0x000003C0
#define   LPASS_LPAIF_I2S_CHAR_CFG1__ENABLE_IN_DATA_LANE_CHECK___S               6
#define   LPASS_LPAIF_I2S_CHAR_CFG1__CHAR_STATUS___M 0x0000003C
#define   LPASS_LPAIF_I2S_CHAR_CFG1__CHAR_STATUS___S               2
#define   LPASS_LPAIF_I2S_CHAR_CFG1__DIRECTION___M 0x00000002
#define   LPASS_LPAIF_I2S_CHAR_CFG1__DIRECTION___S               1
#define   LPASS_LPAIF_I2S_CHAR_CFG1__ENABLE___M  0x00000001
#define   LPASS_LPAIF_I2S_CHAR_CFG1__ENABLE___S                0
#define LPASS_LPAIF_I2S_CHAR_CFG2                 (0x17103008)
#define   LPASS_LPAIF_I2S_CHAR_CFG2___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_CFG2__ENABLE_IN_WS_CHECK___M 0x00000400
#define   LPASS_LPAIF_I2S_CHAR_CFG2__ENABLE_IN_WS_CHECK___S              10
#define   LPASS_LPAIF_I2S_CHAR_CFG2__ENABLE_IN_DATA_LANE_CHECK___M 0x000003C0
#define   LPASS_LPAIF_I2S_CHAR_CFG2__ENABLE_IN_DATA_LANE_CHECK___S               6
#define   LPASS_LPAIF_I2S_CHAR_CFG2__CHAR_STATUS___M 0x0000003C
#define   LPASS_LPAIF_I2S_CHAR_CFG2__CHAR_STATUS___S               2
#define   LPASS_LPAIF_I2S_CHAR_CFG2__DIRECTION___M 0x00000002
#define   LPASS_LPAIF_I2S_CHAR_CFG2__DIRECTION___S               1
#define   LPASS_LPAIF_I2S_CHAR_CFG2__ENABLE___M  0x00000001
#define   LPASS_LPAIF_I2S_CHAR_CFG2__ENABLE___S                0
#define LPASS_LPAIF_I2S_CHAR_CFG3                 (0x17104008)
#define   LPASS_LPAIF_I2S_CHAR_CFG3___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_CFG3__ENABLE_IN_WS_CHECK___M 0x00000400
#define   LPASS_LPAIF_I2S_CHAR_CFG3__ENABLE_IN_WS_CHECK___S              10
#define   LPASS_LPAIF_I2S_CHAR_CFG3__ENABLE_IN_DATA_LANE_CHECK___M 0x000003C0
#define   LPASS_LPAIF_I2S_CHAR_CFG3__ENABLE_IN_DATA_LANE_CHECK___S               6
#define   LPASS_LPAIF_I2S_CHAR_CFG3__CHAR_STATUS___M 0x0000003C
#define   LPASS_LPAIF_I2S_CHAR_CFG3__CHAR_STATUS___S               2
#define   LPASS_LPAIF_I2S_CHAR_CFG3__DIRECTION___M 0x00000002
#define   LPASS_LPAIF_I2S_CHAR_CFG3__DIRECTION___S               1
#define   LPASS_LPAIF_I2S_CHAR_CFG3__ENABLE___M  0x00000001
#define   LPASS_LPAIF_I2S_CHAR_CFG3__ENABLE___S                0
#define LPASS_LPAIF_I2S_CHAR_CFG4                 (0x17105008)
#define   LPASS_LPAIF_I2S_CHAR_CFG4___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_CFG4__ENABLE_IN_WS_CHECK___M 0x00000400
#define   LPASS_LPAIF_I2S_CHAR_CFG4__ENABLE_IN_WS_CHECK___S              10
#define   LPASS_LPAIF_I2S_CHAR_CFG4__ENABLE_IN_DATA_LANE_CHECK___M 0x000003C0
#define   LPASS_LPAIF_I2S_CHAR_CFG4__ENABLE_IN_DATA_LANE_CHECK___S               6
#define   LPASS_LPAIF_I2S_CHAR_CFG4__CHAR_STATUS___M 0x0000003C
#define   LPASS_LPAIF_I2S_CHAR_CFG4__CHAR_STATUS___S               2
#define   LPASS_LPAIF_I2S_CHAR_CFG4__DIRECTION___M 0x00000002
#define   LPASS_LPAIF_I2S_CHAR_CFG4__DIRECTION___S               1
#define   LPASS_LPAIF_I2S_CHAR_CFG4__ENABLE___M  0x00000001
#define   LPASS_LPAIF_I2S_CHAR_CFG4__ENABLE___S                0

#define LPASS_LPAIF_I2S_CHAR_DATAa(a)    (0x1710100C+0x1000*(a))
#define   LPASS_LPAIF_I2S_CHAR_DATAa_aMIN 0    
#define   LPASS_LPAIF_I2S_CHAR_DATAa_aMAX 4    
#define   LPASS_LPAIF_I2S_CHAR_DATAa_ELEM 5    
#define   LPASS_LPAIF_I2S_CHAR_DATAa___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_DATAa___POR       0x00000000
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP3___POR 0x00
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP2___POR 0x00
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP1___POR 0x00
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP0___POR 0x00
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP3___M 0xFF000000
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP3___S              24
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP2___M 0x00FF0000
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP2___S              16
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP1___M 0x0000FF00
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP1___S               8
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP0___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_DATAa__DOUT_DATA_DIN_EXP0___S               0
#define   LPASS_LPAIF_I2S_CHAR_DATAa___M         0xFFFFFFFF   
#define   LPASS_LPAIF_I2S_CHAR_DATAa___S                       0
#define LPASS_LPAIF_I2S_CHAR_DATA0                (0x1710100C)
#define   LPASS_LPAIF_I2S_CHAR_DATA0___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP3___M 0xFF000000
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP3___S              24
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP2___M 0x00FF0000
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP2___S              16
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP1___M 0x0000FF00
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP1___S               8
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP0___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_DATA0__DOUT_DATA_DIN_EXP0___S               0
#define LPASS_LPAIF_I2S_CHAR_DATA1                (0x1710200C)
#define   LPASS_LPAIF_I2S_CHAR_DATA1___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP3___M 0xFF000000
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP3___S              24
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP2___M 0x00FF0000
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP2___S              16
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP1___M 0x0000FF00
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP1___S               8
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP0___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_DATA1__DOUT_DATA_DIN_EXP0___S               0
#define LPASS_LPAIF_I2S_CHAR_DATA2                (0x1710300C)
#define   LPASS_LPAIF_I2S_CHAR_DATA2___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP3___M 0xFF000000
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP3___S              24
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP2___M 0x00FF0000
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP2___S              16
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP1___M 0x0000FF00
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP1___S               8
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP0___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_DATA2__DOUT_DATA_DIN_EXP0___S               0
#define LPASS_LPAIF_I2S_CHAR_DATA3                (0x1710400C)
#define   LPASS_LPAIF_I2S_CHAR_DATA3___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP3___M 0xFF000000
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP3___S              24
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP2___M 0x00FF0000
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP2___S              16
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP1___M 0x0000FF00
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP1___S               8
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP0___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_DATA3__DOUT_DATA_DIN_EXP0___S               0
#define LPASS_LPAIF_I2S_CHAR_DATA4                (0x1710500C)
#define   LPASS_LPAIF_I2S_CHAR_DATA4___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP3___M 0xFF000000
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP3___S              24
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP2___M 0x00FF0000
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP2___S              16
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP1___M 0x0000FF00
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP1___S               8
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP0___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_DATA4__DOUT_DATA_DIN_EXP0___S               0

#define LPASS_LPAIF_I2S_CHAR_WSa(a)      (0x17101010+0x1000*(a))
#define   LPASS_LPAIF_I2S_CHAR_WSa_aMIN 0    
#define   LPASS_LPAIF_I2S_CHAR_WSa_aMAX 4    
#define   LPASS_LPAIF_I2S_CHAR_WSa_ELEM 5    
#define   LPASS_LPAIF_I2S_CHAR_WSa___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_WSa___POR         0x00000000
#define   LPASS_LPAIF_I2S_CHAR_WSa__WS_OUT_WS_IN_EXP___POR 0x00
#define   LPASS_LPAIF_I2S_CHAR_WSa__WS_OUT_WS_IN_EXP___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WSa__WS_OUT_WS_IN_EXP___S               0
#define   LPASS_LPAIF_I2S_CHAR_WSa___M           0x000000FF   
#define   LPASS_LPAIF_I2S_CHAR_WSa___S                         0
#define LPASS_LPAIF_I2S_CHAR_WS0                  (0x17101010)
#define   LPASS_LPAIF_I2S_CHAR_WS0___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_WS0__WS_OUT_WS_IN_EXP___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WS0__WS_OUT_WS_IN_EXP___S               0
#define LPASS_LPAIF_I2S_CHAR_WS1                  (0x17102010)
#define   LPASS_LPAIF_I2S_CHAR_WS1___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_WS1__WS_OUT_WS_IN_EXP___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WS1__WS_OUT_WS_IN_EXP___S               0
#define LPASS_LPAIF_I2S_CHAR_WS2                  (0x17103010)
#define   LPASS_LPAIF_I2S_CHAR_WS2___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_WS2__WS_OUT_WS_IN_EXP___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WS2__WS_OUT_WS_IN_EXP___S               0
#define LPASS_LPAIF_I2S_CHAR_WS3                  (0x17104010)
#define   LPASS_LPAIF_I2S_CHAR_WS3___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_WS3__WS_OUT_WS_IN_EXP___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WS3__WS_OUT_WS_IN_EXP___S               0
#define LPASS_LPAIF_I2S_CHAR_WS4                  (0x17105010)
#define   LPASS_LPAIF_I2S_CHAR_WS4___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_I2S_CHAR_WS4__WS_OUT_WS_IN_EXP___M 0x000000FF
#define   LPASS_LPAIF_I2S_CHAR_WS4__WS_OUT_WS_IN_EXP___S               0

#define LPASS_LPAIF_PCM_CTLa(a)          (0x17101500+0x1000*(a))
#define   LPASS_LPAIF_PCM_CTLa_aMIN 0    
#define   LPASS_LPAIF_PCM_CTLa_aMAX 3    
#define   LPASS_LPAIF_PCM_CTLa_ELEM 4    
#define   LPASS_LPAIF_PCM_CTLa___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_CTLa___POR             0x00068000
#define   LPASS_LPAIF_PCM_CTLa__RESET___POR      0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX___POR  0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX___POR  0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE___POR     0x0
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN___POR 0x0
#define   LPASS_LPAIF_PCM_CTLa__CTRL_DATA_OE___POR 0x1
#define   LPASS_LPAIF_PCM_CTLa__RATE___POR       0x5
#define   LPASS_LPAIF_PCM_CTLa__LOOPBACK___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE___POR   0x0
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH___POR 0x0
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH___POR 0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTLa__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTLa__RESET__DISABLE               0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET__ENABLE                0x1
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET_RX__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__RESET_TX__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_RX__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE_TX__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTLa__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTLa__ENABLE__DISABLE              0x0
#define   LPASS_LPAIF_PCM_CTLa__ENABLE__ENABLE               0x1
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_CTLa__ONE_SLOT_SYNC_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_CTLa__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTLa__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTLa__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTLa__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_8                 0x0
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_16                0x1
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_32                0x2
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_64                0x3
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_128               0x4
#define   LPASS_LPAIF_PCM_CTLa__RATE__ENUM_256               0x5
#define   LPASS_LPAIF_PCM_CTLa__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTLa__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC__EXTERNAL             0x0
#define   LPASS_LPAIF_PCM_CTLa__SYNC_SRC__INTERNAL             0x1
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE__PCM                0x0
#define   LPASS_LPAIF_PCM_CTLa__AUX_MODE__AUX                0x1
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH__ENUM_8_BIT             0x0
#define   LPASS_LPAIF_PCM_CTLa__RPCM_WIDTH__ENUM_16_BIT             0x1
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH___S                10
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH__ENUM_8_BIT             0x0
#define   LPASS_LPAIF_PCM_CTLa__TPCM_WIDTH__ENUM_16_BIT             0x1
#define   LPASS_LPAIF_PCM_CTLa___M               0x9F0FFC00   
#define   LPASS_LPAIF_PCM_CTLa___S                            10
#define LPASS_LPAIF_PCM_CTL0                      (0x17101500)
#define   LPASS_LPAIF_PCM_CTL0___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_CTL0__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL0__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL0__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL0__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL0__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL0__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL0__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL0__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL0__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL0__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL0__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL0__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL0__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL0__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL0__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL0__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL0__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL0__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL0__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL0__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL0__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL0__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL0__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL0__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL0__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL0__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL0__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL0__TPCM_WIDTH___S                10
#define LPASS_LPAIF_PCM_CTL1                      (0x17102500)
#define   LPASS_LPAIF_PCM_CTL1___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_CTL1__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL1__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL1__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL1__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL1__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL1__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL1__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL1__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL1__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL1__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL1__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL1__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL1__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL1__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL1__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL1__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL1__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL1__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL1__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL1__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL1__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL1__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL1__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL1__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL1__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL1__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL1__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL1__TPCM_WIDTH___S                10
#define LPASS_LPAIF_PCM_CTL2                      (0x17103500)
#define   LPASS_LPAIF_PCM_CTL2___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_CTL2__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL2__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL2__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL2__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL2__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL2__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL2__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL2__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL2__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL2__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL2__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL2__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL2__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL2__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL2__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL2__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL2__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL2__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL2__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL2__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL2__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL2__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL2__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL2__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL2__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL2__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL2__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL2__TPCM_WIDTH___S                10
#define LPASS_LPAIF_PCM_CTL3                      (0x17104500)
#define   LPASS_LPAIF_PCM_CTL3___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_CTL3__RESET___M        0x80000000
#define   LPASS_LPAIF_PCM_CTL3__RESET___S                     31
#define   LPASS_LPAIF_PCM_CTL3__RESET_RX___M     0x10000000
#define   LPASS_LPAIF_PCM_CTL3__RESET_RX___S                  28
#define   LPASS_LPAIF_PCM_CTL3__RESET_TX___M     0x08000000
#define   LPASS_LPAIF_PCM_CTL3__RESET_TX___S                  27
#define   LPASS_LPAIF_PCM_CTL3__ENABLE_RX___M    0x04000000
#define   LPASS_LPAIF_PCM_CTL3__ENABLE_RX___S                 26
#define   LPASS_LPAIF_PCM_CTL3__ENABLE_TX___M    0x02000000
#define   LPASS_LPAIF_PCM_CTL3__ENABLE_TX___S                 25
#define   LPASS_LPAIF_PCM_CTL3__ENABLE___M       0x01000000
#define   LPASS_LPAIF_PCM_CTL3__ENABLE___S                    24
#define   LPASS_LPAIF_PCM_CTL3__ONE_SLOT_SYNC_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_CTL3__ONE_SLOT_SYNC_EN___S              19
#define   LPASS_LPAIF_PCM_CTL3__CTRL_DATA_OE___M 0x00040000
#define   LPASS_LPAIF_PCM_CTL3__CTRL_DATA_OE___S              18
#define   LPASS_LPAIF_PCM_CTL3__RATE___M         0x00038000
#define   LPASS_LPAIF_PCM_CTL3__RATE___S                      15
#define   LPASS_LPAIF_PCM_CTL3__LOOPBACK___M     0x00004000
#define   LPASS_LPAIF_PCM_CTL3__LOOPBACK___S                  14
#define   LPASS_LPAIF_PCM_CTL3__SYNC_SRC___M     0x00002000
#define   LPASS_LPAIF_PCM_CTL3__SYNC_SRC___S                  13
#define   LPASS_LPAIF_PCM_CTL3__AUX_MODE___M     0x00001000
#define   LPASS_LPAIF_PCM_CTL3__AUX_MODE___S                  12
#define   LPASS_LPAIF_PCM_CTL3__RPCM_WIDTH___M   0x00000800
#define   LPASS_LPAIF_PCM_CTL3__RPCM_WIDTH___S                11
#define   LPASS_LPAIF_PCM_CTL3__TPCM_WIDTH___M   0x00000400
#define   LPASS_LPAIF_PCM_CTL3__TPCM_WIDTH___S                10

#define LPASS_LPAIF_PCM_TDM_CTL_a(a)     (0x17101518+0x1000*(a))
#define   LPASS_LPAIF_PCM_TDM_CTL_a_aMIN 0    
#define   LPASS_LPAIF_PCM_TDM_CTL_a_aMAX 3    
#define   LPASS_LPAIF_PCM_TDM_CTL_a_ELEM 4    
#define   LPASS_LPAIF_PCM_TDM_CTL_a___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_CTL_a___POR        0x0203DF00
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___POR 0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___POR 0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___POR 0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___POR 0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___POR 0x1
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___POR 0x0F
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___POR 0x0F
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RATE___POR 0x100
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_TDM__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__ENABLE_DIFF_SAMPLE_WIDTH__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_2_CYCLE             0x0
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_1_CYCLE             0x1
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_SYNC_DELAY__DELAY_0_CYCLE             0x2
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_a__TDM_RATE___S               0
#define   LPASS_LPAIF_PCM_TDM_CTL_a___M          0x7E07FFFF   
#define   LPASS_LPAIF_PCM_TDM_CTL_a___S                        0
#define LPASS_LPAIF_PCM_TDM_CTL_0                 (0x17101518)
#define   LPASS_LPAIF_PCM_TDM_CTL_0___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_CTL_0__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_0__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_0__TDM_RATE___S               0
#define LPASS_LPAIF_PCM_TDM_CTL_1                 (0x17102518)
#define   LPASS_LPAIF_PCM_TDM_CTL_1___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_CTL_1__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_1__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_1__TDM_RATE___S               0
#define LPASS_LPAIF_PCM_TDM_CTL_2                 (0x17103518)
#define   LPASS_LPAIF_PCM_TDM_CTL_2___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_CTL_2__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_2__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_2__TDM_RATE___S               0
#define LPASS_LPAIF_PCM_TDM_CTL_3                 (0x17104518)
#define   LPASS_LPAIF_PCM_TDM_CTL_3___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_CTL_3__ENABLE_TDM___M 0x40000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__ENABLE_TDM___S              30
#define   LPASS_LPAIF_PCM_TDM_CTL_3__ENABLE_DIFF_SAMPLE_WIDTH___M 0x20000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__ENABLE_DIFF_SAMPLE_WIDTH___S              29
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_INV_TPCM_SYNC___M 0x10000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_INV_TPCM_SYNC___S              28
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_INV_RPCM_SYNC___M 0x08000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_INV_RPCM_SYNC___S              27
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_SYNC_DELAY___M 0x06000000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_SYNC_DELAY___S              25
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_TPCM_WIDTH___M 0x0007C000
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_TPCM_WIDTH___S              14
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_RPCM_WIDTH___M 0x00003E00
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_RPCM_WIDTH___S               9
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_RATE___M 0x000001FF
#define   LPASS_LPAIF_PCM_TDM_CTL_3__TDM_RATE___S               0

#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a(a) (0x1710151C+0x1000*(a))
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a_aMIN 0    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a_aMAX 3    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a_ELEM 4    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a___RWC  QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a___POR 0x000001EF
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___POR 0x0F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___POR 0x0F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a__TDM_RPCM_SAMPLE_WIDTH___S               0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a___M 0x000003FF   
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_a___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0        (0x1710151C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0___RWC  QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_0__TDM_RPCM_SAMPLE_WIDTH___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1        (0x1710251C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1___RWC  QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_1__TDM_RPCM_SAMPLE_WIDTH___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2        (0x1710351C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2___RWC  QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_2__TDM_RPCM_SAMPLE_WIDTH___S               0
#define LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3        (0x1710451C)
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3___RWC  QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3__TDM_TPCM_SAMPLE_WIDTH___M 0x000003E0
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3__TDM_TPCM_SAMPLE_WIDTH___S               5
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3__TDM_RPCM_SAMPLE_WIDTH___M 0x0000001F
#define   LPASS_LPAIF_PCM_TDM_SAMPLE_WIDTH_3__TDM_RPCM_SAMPLE_WIDTH___S               0

#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a(a) (0x17101520+0x1000*(a))
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a_aMIN 0    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a_aMAX 3    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a_ELEM 4    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a___POR  0x00000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN___POR 0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT31_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT30_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT29_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT28_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT27_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT26_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT25_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT24_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT23_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT22_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT21_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT20_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT19_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT18_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT17_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT16_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT15_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT14_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT13_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT12_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT11_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT10_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT9_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT8_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT7_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT6_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT5_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT4_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT3_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT2_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT1_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN___S               0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a__RPCM_SLOT0_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a___M    0xFFFFFFFF   
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_a___S                  0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0           (0x17101520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_0__RPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1           (0x17102520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_1__RPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2           (0x17103520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_2__RPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3           (0x17104520)
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_RPCM_SLOT_NUM_3__RPCM_SLOT0_EN___S               0

#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a(a) (0x17101524+0x1000*(a))
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a_aMIN 0    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a_aMAX 3    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a_ELEM 4    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a___POR  0x00000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN___POR 0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT31_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT30_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT29_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT28_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT27_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT26_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT25_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT24_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT23_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT22_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT21_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT20_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT19_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT18_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT17_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT16_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT15_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT14_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT13_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT12_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT11_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT10_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT9_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT8_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT7_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT6_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT5_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT4_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT3_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT2_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT1_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN___S               0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN__DISABLE             0x0
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a__TPCM_SLOT0_EN__ENABLE             0x1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a___M    0xFFFFFFFF   
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_a___S                  0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0           (0x17101524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_0__TPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1           (0x17102524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_1__TPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2           (0x17103524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_2__TPCM_SLOT0_EN___S               0
#define LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3           (0x17104524)
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT31_EN___M 0x80000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT31_EN___S              31
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT30_EN___M 0x40000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT30_EN___S              30
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT29_EN___M 0x20000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT29_EN___S              29
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT28_EN___M 0x10000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT28_EN___S              28
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT27_EN___M 0x08000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT27_EN___S              27
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT26_EN___M 0x04000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT26_EN___S              26
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT25_EN___M 0x02000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT25_EN___S              25
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT24_EN___M 0x01000000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT24_EN___S              24
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT23_EN___M 0x00800000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT23_EN___S              23
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT22_EN___M 0x00400000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT22_EN___S              22
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT21_EN___M 0x00200000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT21_EN___S              21
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT20_EN___M 0x00100000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT20_EN___S              20
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT19_EN___M 0x00080000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT19_EN___S              19
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT18_EN___M 0x00040000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT18_EN___S              18
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT17_EN___M 0x00020000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT17_EN___S              17
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT16_EN___M 0x00010000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT16_EN___S              16
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT15_EN___M 0x00008000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT15_EN___S              15
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT14_EN___M 0x00004000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT14_EN___S              14
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT13_EN___M 0x00002000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT13_EN___S              13
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT12_EN___M 0x00001000
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT12_EN___S              12
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT11_EN___M 0x00000800
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT11_EN___S              11
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT10_EN___M 0x00000400
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT10_EN___S              10
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT9_EN___M 0x00000200
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT9_EN___S               9
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT8_EN___M 0x00000100
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT8_EN___S               8
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT7_EN___M 0x00000080
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT7_EN___S               7
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT6_EN___M 0x00000040
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT6_EN___S               6
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT5_EN___M 0x00000020
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT5_EN___S               5
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT4_EN___M 0x00000010
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT4_EN___S               4
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT3_EN___M 0x00000008
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT3_EN___S               3
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT2_EN___M 0x00000004
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT2_EN___S               2
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT1_EN___M 0x00000002
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT1_EN___S               1
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT0_EN___M 0x00000001
#define   LPASS_LPAIF_PCM_TPCM_SLOT_NUM_3__TPCM_SLOT0_EN___S               0

#define LPASS_LPAIF_DMIC_CTL                      (0x17107000)
#define   LPASS_LPAIF_DMIC_CTL___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_DMIC_CTL___POR             0x00000000
#define   LPASS_LPAIF_DMIC_CTL__RESET___POR      0x0
#define   LPASS_LPAIF_DMIC_CTL__EN___POR         0x0
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE___POR  0x0
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH___POR  0x0
#define   LPASS_LPAIF_DMIC_CTL__RESET___M        0x80000000
#define   LPASS_LPAIF_DMIC_CTL__RESET___S                     31
#define   LPASS_LPAIF_DMIC_CTL__RESET__DISABLE               0x0
#define   LPASS_LPAIF_DMIC_CTL__RESET__ENABLE                0x1
#define   LPASS_LPAIF_DMIC_CTL__EN___M           0x00000010
#define   LPASS_LPAIF_DMIC_CTL__EN___S                         4
#define   LPASS_LPAIF_DMIC_CTL__EN__DISABLE                  0x0
#define   LPASS_LPAIF_DMIC_CTL__EN__ENABLE                   0x1
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE___M    0x0000000E
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE___S                  1
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__NONE              0x0
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__LEFT0             0x1
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__RIGHT0             0x2
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__LEFT1             0x3
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__RIGHT1             0x4
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__STEREO0             0x5
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__STEREO1             0x6
#define   LPASS_LPAIF_DMIC_CTL__DMIC_MODE__QUAD              0x7
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH___M    0x00000001
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH___S                  0
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH__ENUM_16             0x0
#define   LPASS_LPAIF_DMIC_CTL__BIT_WIDTH__ENUM_20             0x1
#define   LPASS_LPAIF_DMIC_CTL___M               0x8000001F   
#define   LPASS_LPAIF_DMIC_CTL___S                             0

#define LPASS_LPAIF_DMIC_VOL_CTLa(a)     (0x17107010+0x4*(a))
#define   LPASS_LPAIF_DMIC_VOL_CTLa_aMIN 0    
#define   LPASS_LPAIF_DMIC_VOL_CTLa_aMAX 1    
#define   LPASS_LPAIF_DMIC_VOL_CTLa_ELEM 2    
#define   LPASS_LPAIF_DMIC_VOL_CTLa___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_DMIC_VOL_CTLa___POR        0x0000FF00
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__MUTE_EN___POR 0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___POR 0xFF
#define   LPASS_LPAIF_DMIC_VOL_CTLa__GAIN___POR  0x00
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___M 0x00100000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS___S              20
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS__COMPLETE             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_STATUS__PENDING             0x1
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___M 0x00080000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN___S              19
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN__NO             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__UPDATE_GAIN__YES             0x1
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___M 0x00040000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP___S              18
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP__DC_BLOCK             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TX_HPF_BP__BYPASS_DC_BLOCK             0x1
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___M 0x00020000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP___S              17
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP__GAIN             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__DMIC_GAIN_BP__BYPASS_GAIN             0x1
#define   LPASS_LPAIF_DMIC_VOL_CTLa__MUTE_EN___M 0x00010000
#define   LPASS_LPAIF_DMIC_VOL_CTLa__MUTE_EN___S              16
#define   LPASS_LPAIF_DMIC_VOL_CTLa__MUTE_EN__NORMAL             0x0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___M 0x0000FF00
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL___S               8
#define   LPASS_LPAIF_DMIC_VOL_CTLa__TIMEOUT_VAL__DEFAULT            0xFF
#define   LPASS_LPAIF_DMIC_VOL_CTLa__GAIN___M    0x000000FF
#define   LPASS_LPAIF_DMIC_VOL_CTLa__GAIN___S                  0
#define   LPASS_LPAIF_DMIC_VOL_CTLa__GAIN__DEFAULT            0x00
#define   LPASS_LPAIF_DMIC_VOL_CTLa___M          0x001FFFFF   
#define   LPASS_LPAIF_DMIC_VOL_CTLa___S                        0
#define LPASS_LPAIF_DMIC_VOL_CTL0                 (0x17107010)
#define   LPASS_LPAIF_DMIC_VOL_CTL0___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_DMIC_VOL_CTL0__UPDATE_STATUS___M 0x00100000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__UPDATE_STATUS___S              20
#define   LPASS_LPAIF_DMIC_VOL_CTL0__UPDATE_GAIN___M 0x00080000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__UPDATE_GAIN___S              19
#define   LPASS_LPAIF_DMIC_VOL_CTL0__TX_HPF_BP___M 0x00040000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__TX_HPF_BP___S              18
#define   LPASS_LPAIF_DMIC_VOL_CTL0__DMIC_GAIN_BP___M 0x00020000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__DMIC_GAIN_BP___S              17
#define   LPASS_LPAIF_DMIC_VOL_CTL0__MUTE_EN___M 0x00010000
#define   LPASS_LPAIF_DMIC_VOL_CTL0__MUTE_EN___S              16
#define   LPASS_LPAIF_DMIC_VOL_CTL0__TIMEOUT_VAL___M 0x0000FF00
#define   LPASS_LPAIF_DMIC_VOL_CTL0__TIMEOUT_VAL___S               8
#define   LPASS_LPAIF_DMIC_VOL_CTL0__GAIN___M    0x000000FF
#define   LPASS_LPAIF_DMIC_VOL_CTL0__GAIN___S                  0
#define LPASS_LPAIF_DMIC_VOL_CTL1                 (0x17107014)
#define   LPASS_LPAIF_DMIC_VOL_CTL1___RWC           QCSR_REG_RW    
#define   LPASS_LPAIF_DMIC_VOL_CTL1__UPDATE_STATUS___M 0x00100000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__UPDATE_STATUS___S              20
#define   LPASS_LPAIF_DMIC_VOL_CTL1__UPDATE_GAIN___M 0x00080000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__UPDATE_GAIN___S              19
#define   LPASS_LPAIF_DMIC_VOL_CTL1__TX_HPF_BP___M 0x00040000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__TX_HPF_BP___S              18
#define   LPASS_LPAIF_DMIC_VOL_CTL1__DMIC_GAIN_BP___M 0x00020000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__DMIC_GAIN_BP___S              17
#define   LPASS_LPAIF_DMIC_VOL_CTL1__MUTE_EN___M 0x00010000
#define   LPASS_LPAIF_DMIC_VOL_CTL1__MUTE_EN___S              16
#define   LPASS_LPAIF_DMIC_VOL_CTL1__TIMEOUT_VAL___M 0x0000FF00
#define   LPASS_LPAIF_DMIC_VOL_CTL1__TIMEOUT_VAL___S               8
#define   LPASS_LPAIF_DMIC_VOL_CTL1__GAIN___M    0x000000FF
#define   LPASS_LPAIF_DMIC_VOL_CTL1__GAIN___S                  0

#define LPASS_LPAIF_WRDMA_LPBK_MIX                (0x17108000)
#define   LPASS_LPAIF_WRDMA_LPBK_MIX___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_LPBK_MIX___POR       0x0000000F
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___POR 0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___M 0x00000008
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3___S               3
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH3__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___M 0x00000004
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2___S               2
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH2__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___M 0x00000002
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1___S               1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH1__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0___S               0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0__BLOCK             0x0
#define   LPASS_LPAIF_WRDMA_LPBK_MIX__WRDMA_CH0__ALLOW             0x1
#define   LPASS_LPAIF_WRDMA_LPBK_MIX___M         0x0000000F   
#define   LPASS_LPAIF_WRDMA_LPBK_MIX___S                       0

#define LPASS_LPAIF_MIXER_CTL                     (0x17109000)
#define   LPASS_LPAIF_MIXER_CTL___RWC               QCSR_REG_RW    
#define   LPASS_LPAIF_MIXER_CTL___POR            0x00000000
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK___POR 0x0
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET___POR   0x0
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR___POR   0x0
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN___POR    0x0
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH___POR 0x0
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH___POR  0x0
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH___POR  0x0
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK___M 0x00000800
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK___S              11
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK__OFF             0x0
#define   LPASS_LPAIF_MIXER_CTL__DYNAMIC_CLOCK__ON             0x1
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET___M     0x00000400
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET___S                  10
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET__OK                 0x0
#define   LPASS_LPAIF_MIXER_CTL__OVR_DET__YES                0x1
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR___M     0x00000200
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR___S                   9
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR__NO                 0x0
#define   LPASS_LPAIF_MIXER_CTL__OVR_CLR__YES                0x1
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN___M      0x00000100
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN___S                    8
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN__DISABLE             0x0
#define   LPASS_LPAIF_MIXER_CTL__SAT_EN__ENABLE              0x1
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH___M   0x000000C0
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH___S                 6
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_8             0x0
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_16             0x1
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_24             0x2
#define   LPASS_LPAIF_MIXER_CTL__BIT_WIDTH__ENUM_32             0x3
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH___M    0x00000038
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH___S                  3
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__NONE              0x0
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH0             0x1
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH1             0x2
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH2             0x3
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH3             0x4
#define   LPASS_LPAIF_MIXER_CTL__PORT1_CH__RDDMA_CH4             0x5
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH___M    0x00000007
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH___S                  0
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__NONE              0x0
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH0             0x1
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH1             0x2
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH2             0x3
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH3             0x4
#define   LPASS_LPAIF_MIXER_CTL__PORT0_CH__RDDMA_CH4             0x5
#define   LPASS_LPAIF_MIXER_CTL___M              0x00000FFF   
#define   LPASS_LPAIF_MIXER_CTL___S                            0

#define LPASS_LPAIF_IRQ_ENa(a)           (0x1710A000+0x1000*(a))
#define   LPASS_LPAIF_IRQ_ENa_aMIN 0    
#define   LPASS_LPAIF_IRQ_ENa_aMAX 2    
#define   LPASS_LPAIF_IRQ_ENa_ELEM 3    
#define   LPASS_LPAIF_IRQ_ENa___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_IRQ_ENa___POR              0x00000000
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__FRM_REF___POR     0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_ENa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_ENa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_ENa__FRM_REF___M       0x08000000
#define   LPASS_LPAIF_IRQ_ENa__FRM_REF___S                    27
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_ENa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_ENa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_ENa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_ENa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_ENa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_ENa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_ENa___M                0xFFFFFFFF   
#define   LPASS_LPAIF_IRQ_ENa___S                              0
#define LPASS_LPAIF_IRQ_EN0                       (0x1710A000)
#define   LPASS_LPAIF_IRQ_EN0___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_IRQ_EN0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_EN0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_EN0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_EN0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_EN0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_EN0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_EN0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_EN0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_EN0__FRM_REF___M       0x08000000
#define   LPASS_LPAIF_IRQ_EN0__FRM_REF___S                    27
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_EN0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_EN0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_EN0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_EN0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_EN0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_EN0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_EN1                       (0x1710B000)
#define   LPASS_LPAIF_IRQ_EN1___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_IRQ_EN1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_EN1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_EN1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_EN1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_EN1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_EN1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_EN1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_EN1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_EN1__FRM_REF___M       0x08000000
#define   LPASS_LPAIF_IRQ_EN1__FRM_REF___S                    27
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_EN1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_EN1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_EN1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_EN1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_EN1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_EN1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_EN2                       (0x1710C000)
#define   LPASS_LPAIF_IRQ_EN2___RWC                 QCSR_REG_RW    
#define   LPASS_LPAIF_IRQ_EN2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_EN2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_EN2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_EN2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_EN2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_EN2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_EN2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_EN2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_EN2__FRM_REF___M       0x08000000
#define   LPASS_LPAIF_IRQ_EN2__FRM_REF___S                    27
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_EN2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_EN2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_EN2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_EN2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_EN2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_EN2__PER_RDDMA_CH0___S               0

#define LPASS_LPAIF_IRQ_STATa(a)         (0x1710A004+0x1000*(a))
#define   LPASS_LPAIF_IRQ_STATa_aMIN 0    
#define   LPASS_LPAIF_IRQ_STATa_aMAX 2    
#define   LPASS_LPAIF_IRQ_STATa_ELEM 3    
#define   LPASS_LPAIF_IRQ_STATa___RWC               QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_STATa___POR            0x00000000
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__FRM_REF___POR   0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_STATa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_STATa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_STATa__FRM_REF___M     0x08000000
#define   LPASS_LPAIF_IRQ_STATa__FRM_REF___S                  27
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_STATa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_STATa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_STATa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_STATa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_STATa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_STATa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_STATa___M              0xFFFFFFFF   
#define   LPASS_LPAIF_IRQ_STATa___S                            0
#define LPASS_LPAIF_IRQ_STAT0                     (0x1710A004)
#define   LPASS_LPAIF_IRQ_STAT0___RWC               QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_STAT0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_STAT0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_STAT0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_STAT0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_STAT0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_STAT0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_STAT0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_STAT0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_STAT0__FRM_REF___M     0x08000000
#define   LPASS_LPAIF_IRQ_STAT0__FRM_REF___S                  27
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_STAT0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_STAT0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_STAT0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_STAT0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_STAT0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_STAT1                     (0x1710B004)
#define   LPASS_LPAIF_IRQ_STAT1___RWC               QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_STAT1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_STAT1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_STAT1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_STAT1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_STAT1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_STAT1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_STAT1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_STAT1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_STAT1__FRM_REF___M     0x08000000
#define   LPASS_LPAIF_IRQ_STAT1__FRM_REF___S                  27
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_STAT1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_STAT1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_STAT1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_STAT1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_STAT1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_STAT2                     (0x1710C004)
#define   LPASS_LPAIF_IRQ_STAT2___RWC               QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_STAT2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_STAT2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_STAT2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_STAT2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_STAT2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_STAT2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_STAT2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_STAT2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_STAT2__FRM_REF___M     0x08000000
#define   LPASS_LPAIF_IRQ_STAT2__FRM_REF___S                  27
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_STAT2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_STAT2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_STAT2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_STAT2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_STAT2__PER_RDDMA_CH0___S               0

#define LPASS_LPAIF_IRQ_RAW_STATa(a)     (0x1710A008+0x1000*(a))
#define   LPASS_LPAIF_IRQ_RAW_STATa_aMIN 0    
#define   LPASS_LPAIF_IRQ_RAW_STATa_aMAX 2    
#define   LPASS_LPAIF_IRQ_RAW_STATa_ELEM 3    
#define   LPASS_LPAIF_IRQ_RAW_STATa___RWC           QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_RAW_STATa___POR        0x00000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__FRM_REF___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_RAW_STATa__FRM_REF___M 0x08000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__FRM_REF___S              27
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_RAW_STATa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_RAW_STATa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_RAW_STATa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_RAW_STATa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_RAW_STATa___M          0xFFFFFFFF   
#define   LPASS_LPAIF_IRQ_RAW_STATa___S                        0
#define LPASS_LPAIF_IRQ_RAW_STAT0                 (0x1710A008)
#define   LPASS_LPAIF_IRQ_RAW_STAT0___RWC           QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_RAW_STAT0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_RAW_STAT0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_RAW_STAT0__FRM_REF___M 0x08000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__FRM_REF___S              27
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_RAW_STAT0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_RAW_STAT0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_RAW_STAT0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_RAW_STAT1                 (0x1710B008)
#define   LPASS_LPAIF_IRQ_RAW_STAT1___RWC           QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_RAW_STAT1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_RAW_STAT1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_RAW_STAT1__FRM_REF___M 0x08000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__FRM_REF___S              27
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_RAW_STAT1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_RAW_STAT1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_RAW_STAT1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_RAW_STAT2                 (0x1710C008)
#define   LPASS_LPAIF_IRQ_RAW_STAT2___RWC           QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ_RAW_STAT2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_RAW_STAT2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_RAW_STAT2__FRM_REF___M 0x08000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__FRM_REF___S              27
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_RAW_STAT2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_RAW_STAT2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_RAW_STAT2__PER_RDDMA_CH0___S               0

#define LPASS_LPAIF_IRQ_CLEARa(a)        (0x1710A00C+0x1000*(a))
#define   LPASS_LPAIF_IRQ_CLEARa_aMIN 0    
#define   LPASS_LPAIF_IRQ_CLEARa_aMAX 2    
#define   LPASS_LPAIF_IRQ_CLEARa_ELEM 3    
#define   LPASS_LPAIF_IRQ_CLEARa___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_CLEARa___POR           0x00000000
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__FRM_REF___POR  0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_CLEARa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_CLEARa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_CLEARa__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_CLEARa__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_CLEARa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_CLEARa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_CLEARa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_CLEARa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_CLEARa___M             0xFFFFFFFF   
#define   LPASS_LPAIF_IRQ_CLEARa___S                           0
#define LPASS_LPAIF_IRQ_CLEAR0                    (0x1710A00C)
#define   LPASS_LPAIF_IRQ_CLEAR0___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_CLEAR0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_CLEAR0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_CLEAR0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_CLEAR0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_CLEAR0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_CLEAR0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_CLEAR0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_CLEAR0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_CLEAR0__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_CLEAR0__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_CLEAR0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_CLEAR0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_CLEAR0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_CLEAR0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_CLEAR1                    (0x1710B00C)
#define   LPASS_LPAIF_IRQ_CLEAR1___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_CLEAR1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_CLEAR1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_CLEAR1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_CLEAR1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_CLEAR1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_CLEAR1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_CLEAR1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_CLEAR1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_CLEAR1__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_CLEAR1__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_CLEAR1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_CLEAR1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_CLEAR1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_CLEAR1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_CLEAR2                    (0x1710C00C)
#define   LPASS_LPAIF_IRQ_CLEAR2___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_CLEAR2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_CLEAR2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_CLEAR2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_CLEAR2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_CLEAR2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_CLEAR2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_CLEAR2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_CLEAR2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_CLEAR2__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_CLEAR2__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_CLEAR2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_CLEAR2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_CLEAR2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_CLEAR2__PER_RDDMA_CH0___S               0

#define LPASS_LPAIF_IRQ_FORCEa(a)        (0x1710A010+0x1000*(a))
#define   LPASS_LPAIF_IRQ_FORCEa_aMIN 0    
#define   LPASS_LPAIF_IRQ_FORCEa_aMAX 2    
#define   LPASS_LPAIF_IRQ_FORCEa_ELEM 3    
#define   LPASS_LPAIF_IRQ_FORCEa___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_FORCEa___POR           0x00000000
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__FRM_REF___POR  0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___POR 0x0
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_FORCEa__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_FORCEa__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_FORCEa__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_FORCEa__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_FORCEa__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_FORCEa__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_FORCEa__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_FORCEa__PER_RDDMA_CH0___S               0
#define   LPASS_LPAIF_IRQ_FORCEa___M             0xFFFFFFFF   
#define   LPASS_LPAIF_IRQ_FORCEa___S                           0
#define LPASS_LPAIF_IRQ_FORCE0                    (0x1710A010)
#define   LPASS_LPAIF_IRQ_FORCE0___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_FORCE0__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_FORCE0__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_FORCE0__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_FORCE0__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_FORCE0__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_FORCE0__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_FORCE0__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_FORCE0__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_FORCE0__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_FORCE0__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_FORCE0__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_FORCE0__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_FORCE0__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_FORCE0__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_FORCE1                    (0x1710B010)
#define   LPASS_LPAIF_IRQ_FORCE1___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_FORCE1__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_FORCE1__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_FORCE1__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_FORCE1__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_FORCE1__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_FORCE1__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_FORCE1__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_FORCE1__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_FORCE1__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_FORCE1__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_FORCE1__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_FORCE1__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_FORCE1__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_FORCE1__PER_RDDMA_CH0___S               0
#define LPASS_LPAIF_IRQ_FORCE2                    (0x1710C010)
#define   LPASS_LPAIF_IRQ_FORCE2___RWC              QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ_FORCE2__SEC_RD_NO_RATE___M 0x80000000
#define   LPASS_LPAIF_IRQ_FORCE2__SEC_RD_NO_RATE___S              31
#define   LPASS_LPAIF_IRQ_FORCE2__SEC_RD_DIFF_RATE___M 0x40000000
#define   LPASS_LPAIF_IRQ_FORCE2__SEC_RD_DIFF_RATE___S              30
#define   LPASS_LPAIF_IRQ_FORCE2__PRI_RD_NO_RATE___M 0x20000000
#define   LPASS_LPAIF_IRQ_FORCE2__PRI_RD_NO_RATE___S              29
#define   LPASS_LPAIF_IRQ_FORCE2__PRI_RD_DIFF_RATE___M 0x10000000
#define   LPASS_LPAIF_IRQ_FORCE2__PRI_RD_DIFF_RATE___S              28
#define   LPASS_LPAIF_IRQ_FORCE2__FRM_REF___M    0x08000000
#define   LPASS_LPAIF_IRQ_FORCE2__FRM_REF___S                 27
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH3___M 0x04000000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH3___S              26
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH3___M 0x02000000
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH3___S              25
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH3___M 0x01000000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH3___S              24
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH2___M 0x00800000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH2___S              23
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH2___M 0x00400000
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH2___S              22
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH2___M 0x00200000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH2___S              21
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH1___M 0x00100000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH1___S              20
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH1___M 0x00080000
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH1___S              19
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH1___M 0x00040000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH1___S              18
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH0___M 0x00020000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_WRDMA_CH0___S              17
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH0___M 0x00010000
#define   LPASS_LPAIF_IRQ_FORCE2__OVR_WRDMA_CH0___S              16
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH0___M 0x00008000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_WRDMA_CH0___S              15
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH4___M 0x00004000
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH4___S              14
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH4___M 0x00002000
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH4___S              13
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH4___M 0x00001000
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH4___S              12
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH3___M 0x00000800
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH3___S              11
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH3___M 0x00000400
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH3___S              10
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH3___M 0x00000200
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH3___S               9
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH2___M 0x00000100
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH2___S               8
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH2___M 0x00000080
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH2___S               7
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH2___M 0x00000040
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH2___S               6
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH1___M 0x00000020
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH1___S               5
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH1___M 0x00000010
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH1___S               4
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH1___M 0x00000008
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH1___S               3
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH0___M 0x00000004
#define   LPASS_LPAIF_IRQ_FORCE2__ERR_RDDMA_CH0___S               2
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH0___M 0x00000002
#define   LPASS_LPAIF_IRQ_FORCE2__UNDR_RDDMA_CH0___S               1
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH0___M 0x00000001
#define   LPASS_LPAIF_IRQ_FORCE2__PER_RDDMA_CH0___S               0

#define LPASS_LPAIF_IRQ2_ENa(a)          (0x1710A014+0x1000*(a))
#define   LPASS_LPAIF_IRQ2_ENa_aMIN 0    
#define   LPASS_LPAIF_IRQ2_ENa_aMAX 2    
#define   LPASS_LPAIF_IRQ2_ENa_ELEM 3    
#define   LPASS_LPAIF_IRQ2_ENa___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_IRQ2_ENa___POR             0x00000000
#define   LPASS_LPAIF_IRQ2_ENa__UNDR_EXTERNAL___POR 0x0
#define   LPASS_LPAIF_IRQ2_ENa__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_ENa__UNDR_EXTERNAL___S               0
#define   LPASS_LPAIF_IRQ2_ENa___M               0x00000001   
#define   LPASS_LPAIF_IRQ2_ENa___S                             0
#define LPASS_LPAIF_IRQ2_EN0                      (0x1710A014)
#define   LPASS_LPAIF_IRQ2_EN0___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_IRQ2_EN0__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_EN0__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_EN1                      (0x1710B014)
#define   LPASS_LPAIF_IRQ2_EN1___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_IRQ2_EN1__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_EN1__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_EN2                      (0x1710C014)
#define   LPASS_LPAIF_IRQ2_EN2___RWC                QCSR_REG_RW    
#define   LPASS_LPAIF_IRQ2_EN2__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_EN2__UNDR_EXTERNAL___S               0

#define LPASS_LPAIF_IRQ2_STATa(a)        (0x1710A018+0x1000*(a))
#define   LPASS_LPAIF_IRQ2_STATa_aMIN 0    
#define   LPASS_LPAIF_IRQ2_STATa_aMAX 2    
#define   LPASS_LPAIF_IRQ2_STATa_ELEM 3    
#define   LPASS_LPAIF_IRQ2_STATa___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ2_STATa___POR           0x00000000
#define   LPASS_LPAIF_IRQ2_STATa__UNDR_EXTERNAL___POR 0x0
#define   LPASS_LPAIF_IRQ2_STATa__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_STATa__UNDR_EXTERNAL___S               0
#define   LPASS_LPAIF_IRQ2_STATa___M             0x00000001   
#define   LPASS_LPAIF_IRQ2_STATa___S                           0
#define LPASS_LPAIF_IRQ2_STAT0                    (0x1710A018)
#define   LPASS_LPAIF_IRQ2_STAT0___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ2_STAT0__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_STAT0__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_STAT1                    (0x1710B018)
#define   LPASS_LPAIF_IRQ2_STAT1___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ2_STAT1__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_STAT1__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_STAT2                    (0x1710C018)
#define   LPASS_LPAIF_IRQ2_STAT2___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ2_STAT2__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_STAT2__UNDR_EXTERNAL___S               0

#define LPASS_LPAIF_IRQ2_RAW_STATa(a)    (0x1710A01C+0x1000*(a))
#define   LPASS_LPAIF_IRQ2_RAW_STATa_aMIN 0    
#define   LPASS_LPAIF_IRQ2_RAW_STATa_aMAX 2    
#define   LPASS_LPAIF_IRQ2_RAW_STATa_ELEM 3    
#define   LPASS_LPAIF_IRQ2_RAW_STATa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ2_RAW_STATa___POR       0x00000000
#define   LPASS_LPAIF_IRQ2_RAW_STATa__UNDR_EXTERNAL___POR 0x0
#define   LPASS_LPAIF_IRQ2_RAW_STATa__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_RAW_STATa__UNDR_EXTERNAL___S               0
#define   LPASS_LPAIF_IRQ2_RAW_STATa___M         0x00000001   
#define   LPASS_LPAIF_IRQ2_RAW_STATa___S                       0
#define LPASS_LPAIF_IRQ2_RAW_STAT0                (0x1710A01C)
#define   LPASS_LPAIF_IRQ2_RAW_STAT0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_RAW_STAT0__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_RAW_STAT1                (0x1710B01C)
#define   LPASS_LPAIF_IRQ2_RAW_STAT1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_RAW_STAT1__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_RAW_STAT2                (0x1710C01C)
#define   LPASS_LPAIF_IRQ2_RAW_STAT2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_RAW_STAT2__UNDR_EXTERNAL___S               0

#define LPASS_LPAIF_IRQ2_CLEARa(a)       (0x1710A020+0x1000*(a))
#define   LPASS_LPAIF_IRQ2_CLEARa_aMIN 0    
#define   LPASS_LPAIF_IRQ2_CLEARa_aMAX 2    
#define   LPASS_LPAIF_IRQ2_CLEARa_ELEM 3    
#define   LPASS_LPAIF_IRQ2_CLEARa___RWC             QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ2_CLEARa___POR          0x00000000
#define   LPASS_LPAIF_IRQ2_CLEARa__UNDR_EXTERNAL___POR 0x0
#define   LPASS_LPAIF_IRQ2_CLEARa__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_CLEARa__UNDR_EXTERNAL___S               0
#define   LPASS_LPAIF_IRQ2_CLEARa___M            0x00000001   
#define   LPASS_LPAIF_IRQ2_CLEARa___S                          0
#define LPASS_LPAIF_IRQ2_CLEAR0                   (0x1710A020)
#define   LPASS_LPAIF_IRQ2_CLEAR0___RWC             QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ2_CLEAR0__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_CLEAR0__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_CLEAR1                   (0x1710B020)
#define   LPASS_LPAIF_IRQ2_CLEAR1___RWC             QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ2_CLEAR1__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_CLEAR1__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_CLEAR2                   (0x1710C020)
#define   LPASS_LPAIF_IRQ2_CLEAR2___RWC             QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ2_CLEAR2__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_CLEAR2__UNDR_EXTERNAL___S               0

#define LPASS_LPAIF_IRQ2_FORCEa(a)       (0x1710A024+0x1000*(a))
#define   LPASS_LPAIF_IRQ2_FORCEa_aMIN 0    
#define   LPASS_LPAIF_IRQ2_FORCEa_aMAX 2    
#define   LPASS_LPAIF_IRQ2_FORCEa_ELEM 3    
#define   LPASS_LPAIF_IRQ2_FORCEa___RWC             QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ2_FORCEa___POR          0x00000000
#define   LPASS_LPAIF_IRQ2_FORCEa__UNDR_EXTERNAL___POR 0x0
#define   LPASS_LPAIF_IRQ2_FORCEa__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_FORCEa__UNDR_EXTERNAL___S               0
#define   LPASS_LPAIF_IRQ2_FORCEa___M            0x00000001   
#define   LPASS_LPAIF_IRQ2_FORCEa___S                          0
#define LPASS_LPAIF_IRQ2_FORCE0                   (0x1710A024)
#define   LPASS_LPAIF_IRQ2_FORCE0___RWC             QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ2_FORCE0__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_FORCE0__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_FORCE1                   (0x1710B024)
#define   LPASS_LPAIF_IRQ2_FORCE1___RWC             QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ2_FORCE1__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_FORCE1__UNDR_EXTERNAL___S               0
#define LPASS_LPAIF_IRQ2_FORCE2                   (0x1710C024)
#define   LPASS_LPAIF_IRQ2_FORCE2___RWC             QCSR_REG_WO    
#define   LPASS_LPAIF_IRQ2_FORCE2__UNDR_EXTERNAL___M 0x00000001
#define   LPASS_LPAIF_IRQ2_FORCE2__UNDR_EXTERNAL___S               0

#define LPASS_LPAIF_RDDMA_CTLa(a)        (0x1710D000+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_CTLa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_CTLa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_CTLa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_CTLa___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_CTLa___POR           0x00040000
#define   LPASS_LPAIF_RDDMA_CTLa__RESET___POR    0x0
#define   LPASS_LPAIF_RDDMA_CTLa__DYNBURST_EN___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__BURST16_EN___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__BURST8_EN___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_NUM___POR 0x00
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___POR 0x1
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT___POR   0x0
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF___POR 0x0
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK___POR 0x00
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE___POR   0x0
#define   LPASS_LPAIF_RDDMA_CTLa__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTLa__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTLa__RESET__DISABLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__RESET__ENABLE              0x1
#define   LPASS_LPAIF_RDDMA_CTLa__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTLa__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTLa__DYNBURST_EN__DISABLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__DYNBURST_EN__ENABLE             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTLa__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTLa__BURST16_EN__DISABLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__BURST16_EN__ENABLE             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTLa__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTLa__BURST8_EN__DISABLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__BURST8_EN__ENABLE             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN__DISABLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__PADDING_EN__ENABLE             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK__OFF             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__DYNAMIC_CLOCK__ON             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN__SINGLE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__BURST_EN__INCR4             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__ONE                0x0
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__TWO                0x1
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__THREE              0x2
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__FOUR               0x3
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__SIX                0x5
#define   LPASS_LPAIF_RDDMA_CTLa__WPSCNT__EIGHT              0x7
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__NONE             0x0
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__PRI_SRC             0x1
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__SEC_SRC             0x2
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__TER_SRC             0x3
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__QUA_SRC             0x4
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__SPKR_I2S             0x5
#define   LPASS_LPAIF_RDDMA_CTLa__AUDIO_INTF__HDMI             0x6
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_1            0x00
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_2            0x01
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_3            0x02
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_4            0x03
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_5            0x04
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_6            0x05
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_7            0x06
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_8            0x07
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_9            0x08
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_10            0x09
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_11            0x0A
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_12            0x0B
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_13            0x0C
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_14            0x0D
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_15            0x0E
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_16            0x0F
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_17            0x10
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_18            0x11
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_19            0x12
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_20            0x13
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_21            0x14
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_22            0x15
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_23            0x16
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_24            0x17
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_25            0x18
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_26            0x19
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_27            0x1A
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_28            0x1B
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_29            0x1C
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_30            0x1D
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_31            0x1E
#define   LPASS_LPAIF_RDDMA_CTLa__FIFO_WATERMRK__ENUM_32            0x1F
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE___S                   0
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE__OFF                0x0
#define   LPASS_LPAIF_RDDMA_CTLa__ENABLE__ON                 0x1
#define   LPASS_LPAIF_RDDMA_CTLa___M             0x8FFFFC3F   
#define   LPASS_LPAIF_RDDMA_CTLa___S                           0
#define LPASS_LPAIF_RDDMA_CTL0                    (0x1710D000)
#define   LPASS_LPAIF_RDDMA_CTL0___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_CTL0__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL0__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL0__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTL0__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTL0__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTL0__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTL0__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTL0__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTL0__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTL0__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTL0__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTL0__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTL0__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTL0__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTL0__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTL0__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTL0__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTL0__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTL0__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTL0__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTL0__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTL0__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL0__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL0__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL1                    (0x1710E000)
#define   LPASS_LPAIF_RDDMA_CTL1___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_CTL1__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL1__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL1__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTL1__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTL1__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTL1__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTL1__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTL1__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTL1__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTL1__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTL1__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTL1__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTL1__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTL1__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTL1__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTL1__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTL1__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTL1__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTL1__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTL1__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTL1__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTL1__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL1__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL1__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL2                    (0x1710F000)
#define   LPASS_LPAIF_RDDMA_CTL2___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_CTL2__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL2__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL2__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTL2__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTL2__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTL2__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTL2__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTL2__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTL2__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTL2__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTL2__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTL2__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTL2__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTL2__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTL2__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTL2__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTL2__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTL2__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTL2__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTL2__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTL2__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTL2__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL2__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL2__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL3                    (0x17110000)
#define   LPASS_LPAIF_RDDMA_CTL3___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_CTL3__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL3__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL3__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTL3__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTL3__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTL3__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTL3__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTL3__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTL3__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTL3__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTL3__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTL3__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTL3__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTL3__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTL3__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTL3__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTL3__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTL3__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTL3__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTL3__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTL3__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTL3__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL3__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL3__ENABLE___S                   0
#define LPASS_LPAIF_RDDMA_CTL4                    (0x17111000)
#define   LPASS_LPAIF_RDDMA_CTL4___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_CTL4__RESET___M      0x80000000
#define   LPASS_LPAIF_RDDMA_CTL4__RESET___S                   31
#define   LPASS_LPAIF_RDDMA_CTL4__DYNBURST_EN___M 0x08000000
#define   LPASS_LPAIF_RDDMA_CTL4__DYNBURST_EN___S              27
#define   LPASS_LPAIF_RDDMA_CTL4__BURST16_EN___M 0x04000000
#define   LPASS_LPAIF_RDDMA_CTL4__BURST16_EN___S              26
#define   LPASS_LPAIF_RDDMA_CTL4__BURST8_EN___M  0x02000000
#define   LPASS_LPAIF_RDDMA_CTL4__BURST8_EN___S               25
#define   LPASS_LPAIF_RDDMA_CTL4__PADDING_NUM___M 0x01F00000
#define   LPASS_LPAIF_RDDMA_CTL4__PADDING_NUM___S              20
#define   LPASS_LPAIF_RDDMA_CTL4__PADDING_EN___M 0x00080000
#define   LPASS_LPAIF_RDDMA_CTL4__PADDING_EN___S              19
#define   LPASS_LPAIF_RDDMA_CTL4__DYNAMIC_CLOCK___M 0x00040000
#define   LPASS_LPAIF_RDDMA_CTL4__DYNAMIC_CLOCK___S              18
#define   LPASS_LPAIF_RDDMA_CTL4__BURST_EN___M   0x00020000
#define   LPASS_LPAIF_RDDMA_CTL4__BURST_EN___S                17
#define   LPASS_LPAIF_RDDMA_CTL4__WPSCNT___M     0x0001C000
#define   LPASS_LPAIF_RDDMA_CTL4__WPSCNT___S                  14
#define   LPASS_LPAIF_RDDMA_CTL4__AUDIO_INTF___M 0x00003C00
#define   LPASS_LPAIF_RDDMA_CTL4__AUDIO_INTF___S              10
#define   LPASS_LPAIF_RDDMA_CTL4__FIFO_WATERMRK___M 0x0000003E
#define   LPASS_LPAIF_RDDMA_CTL4__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_RDDMA_CTL4__ENABLE___M     0x00000001
#define   LPASS_LPAIF_RDDMA_CTL4__ENABLE___S                   0

#define LPASS_LPAIF_RDDMA_BASEa(a)       (0x1710D004+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_BASEa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_BASEa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_BASEa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_BASEa___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASEa___POR          0x00000000
#define   LPASS_LPAIF_RDDMA_BASEa__BASE_ADDR___POR 0x0000000
#define   LPASS_LPAIF_RDDMA_BASEa__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASEa__BASE_ADDR___S               4
#define   LPASS_LPAIF_RDDMA_BASEa___M            0xFFFFFFF0   
#define   LPASS_LPAIF_RDDMA_BASEa___S                          4
#define LPASS_LPAIF_RDDMA_BASE0                   (0x1710D004)
#define   LPASS_LPAIF_RDDMA_BASE0___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE0__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE0__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE1                   (0x1710E004)
#define   LPASS_LPAIF_RDDMA_BASE1___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE1__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE1__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE2                   (0x1710F004)
#define   LPASS_LPAIF_RDDMA_BASE2___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE2__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE2__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE3                   (0x17110004)
#define   LPASS_LPAIF_RDDMA_BASE3___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE3__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE3__BASE_ADDR___S               4
#define LPASS_LPAIF_RDDMA_BASE4                   (0x17111004)
#define   LPASS_LPAIF_RDDMA_BASE4___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE4__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_RDDMA_BASE4__BASE_ADDR___S               4

#define LPASS_LPAIF_RDDMA_BUFF_LENa(a)   (0x1710D008+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_BUFF_LENa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_BUFF_LENa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_BUFF_LENa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_BUFF_LENa___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BUFF_LENa___POR      0x00000000
#define   LPASS_LPAIF_RDDMA_BUFF_LENa__LENGTH___POR 0x00000
#define   LPASS_LPAIF_RDDMA_BUFF_LENa__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LENa__LENGTH___S               2
#define   LPASS_LPAIF_RDDMA_BUFF_LENa___M        0x000FFFFC   
#define   LPASS_LPAIF_RDDMA_BUFF_LENa___S                      2
#define LPASS_LPAIF_RDDMA_BUFF_LEN0               (0x1710D008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN0___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BUFF_LEN0__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN0__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN1               (0x1710E008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN1___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BUFF_LEN1__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN1__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN2               (0x1710F008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN2___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BUFF_LEN2__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN2__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN3               (0x17110008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN3___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BUFF_LEN3__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN3__LENGTH___S               2
#define LPASS_LPAIF_RDDMA_BUFF_LEN4               (0x17111008)
#define   LPASS_LPAIF_RDDMA_BUFF_LEN4___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BUFF_LEN4__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_RDDMA_BUFF_LEN4__LENGTH___S               2

#define LPASS_LPAIF_RDDMA_CURR_ADDRa(a)  (0x1710D00C+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa___POR     0x00000000
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa__ADDR___POR 0x00000000
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa__ADDR___S               0
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa___M       0xFFFFFFFF   
#define   LPASS_LPAIF_RDDMA_CURR_ADDRa___S                     0
#define LPASS_LPAIF_RDDMA_CURR_ADDR0              (0x1710D00C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR0___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR0__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR0__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR1              (0x1710E00C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR1___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR1__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR1__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR2              (0x1710F00C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR2___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR2__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR2__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR3              (0x1711000C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR3___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR3__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR3__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR4              (0x1711100C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR4___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR4__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_CURR_ADDR4__ADDR___S               0

#define LPASS_LPAIF_RDDMA_PER_LENa(a)    (0x1710D010+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_PER_LENa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_PER_LENa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_PER_LENa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_PER_LENa___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_PER_LENa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_PER_LENa__LENGTH___POR 0x00000
#define   LPASS_LPAIF_RDDMA_PER_LENa__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LENa__LENGTH___S               0
#define   LPASS_LPAIF_RDDMA_PER_LENa___M         0x000FFFFF   
#define   LPASS_LPAIF_RDDMA_PER_LENa___S                       0
#define LPASS_LPAIF_RDDMA_PER_LEN0                (0x1710D010)
#define   LPASS_LPAIF_RDDMA_PER_LEN0___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_PER_LEN0__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN0__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN1                (0x1710E010)
#define   LPASS_LPAIF_RDDMA_PER_LEN1___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_PER_LEN1__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN1__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN2                (0x1710F010)
#define   LPASS_LPAIF_RDDMA_PER_LEN2___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_PER_LEN2__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN2__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN3                (0x17110010)
#define   LPASS_LPAIF_RDDMA_PER_LEN3___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_PER_LEN3__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN3__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_PER_LEN4                (0x17111010)
#define   LPASS_LPAIF_RDDMA_PER_LEN4___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_PER_LEN4__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_LEN4__LENGTH___S               0

#define LPASS_LPAIF_RDDMA_PER_CNTa(a)    (0x1710D014+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_PER_CNTa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_PER_CNTa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_PER_CNTa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_PER_CNTa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER_CNTa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___POR 0x0
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___POR 0x00
#define   LPASS_LPAIF_RDDMA_PER_CNTa__PER_CNT___POR 0x00000
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_0            0x00
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_1            0x01
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_2            0x02
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_3            0x03
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_4            0x04
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_5            0x05
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_6            0x06
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_7            0x07
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_8            0x08
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_9            0x09
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_10            0x0A
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_11            0x0B
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_12            0x0C
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_13            0x0D
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_14            0x0E
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_15            0x0F
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_16            0x10
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_17            0x11
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_18            0x12
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_19            0x13
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_20            0x14
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_21            0x15
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_22            0x16
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_23            0x17
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_24            0x18
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_25            0x19
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_26            0x1A
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_27            0x1B
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_28            0x1C
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_29            0x1D
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_30            0x1E
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_31            0x1F
#define   LPASS_LPAIF_RDDMA_PER_CNTa__FIFO_WORDCNT__ENUM_32            0x20
#define   LPASS_LPAIF_RDDMA_PER_CNTa__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNTa__PER_CNT___S               0
#define   LPASS_LPAIF_RDDMA_PER_CNTa___M         0x43FFFFFF   
#define   LPASS_LPAIF_RDDMA_PER_CNTa___S                       0
#define LPASS_LPAIF_RDDMA_PER_CNT0                (0x1710D014)
#define   LPASS_LPAIF_RDDMA_PER_CNT0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER_CNT0__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNT0__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNT0__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT0__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT0__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT0__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT1                (0x1710E014)
#define   LPASS_LPAIF_RDDMA_PER_CNT1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER_CNT1__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNT1__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNT1__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT1__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT1__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT1__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT2                (0x1710F014)
#define   LPASS_LPAIF_RDDMA_PER_CNT2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER_CNT2__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNT2__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNT2__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT2__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT2__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT2__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT3                (0x17110014)
#define   LPASS_LPAIF_RDDMA_PER_CNT3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER_CNT3__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNT3__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNT3__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT3__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT3__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT3__PER_CNT___S               0
#define LPASS_LPAIF_RDDMA_PER_CNT4                (0x17111014)
#define   LPASS_LPAIF_RDDMA_PER_CNT4___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER_CNT4__FORMAT_ERR___M 0x40000000
#define   LPASS_LPAIF_RDDMA_PER_CNT4__FORMAT_ERR___S              30
#define   LPASS_LPAIF_RDDMA_PER_CNT4__FIFO_WORDCNT___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_PER_CNT4__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_RDDMA_PER_CNT4__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_PER_CNT4__PER_CNT___S               0

#define LPASS_LPAIF_RDDMA_FRMa(a)        (0x1710D018+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_FRMa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_FRMa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_FRMa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_FRMa___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRMa___POR           0x00000000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___POR 0x0
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_UPDATE___POR 0x0
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO___POR 0x00
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_CNT___POR 0x00000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_0            0x00
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_1            0x01
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_2            0x02
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_3            0x03
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_4            0x04
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_5            0x05
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_6            0x06
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_7            0x07
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_8            0x08
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_9            0x09
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_10            0x0A
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_11            0x0B
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_12            0x0C
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_13            0x0D
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_14            0x0E
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_15            0x0F
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_16            0x10
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_17            0x11
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_18            0x12
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_19            0x13
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_20            0x14
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_21            0x15
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_22            0x16
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_23            0x17
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_24            0x18
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_25            0x19
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_26            0x1A
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_27            0x1B
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_28            0x1C
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_29            0x1D
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_30            0x1E
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_31            0x1F
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_FIFO__ENUM_32            0x20
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRMa__FRAME_CNT___S                0
#define   LPASS_LPAIF_RDDMA_FRMa___M             0x7FFFFFFF   
#define   LPASS_LPAIF_RDDMA_FRMa___S                           0
#define LPASS_LPAIF_RDDMA_FRM0                    (0x1710D018)
#define   LPASS_LPAIF_RDDMA_FRM0___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM0__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM1                    (0x1710E018)
#define   LPASS_LPAIF_RDDMA_FRM1___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM1__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM2                    (0x1710F018)
#define   LPASS_LPAIF_RDDMA_FRM2___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM2__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM3                    (0x17110018)
#define   LPASS_LPAIF_RDDMA_FRM3___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM3__FRAME_CNT___S                0
#define LPASS_LPAIF_RDDMA_FRM4                    (0x17111018)
#define   LPASS_LPAIF_RDDMA_FRM4___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_EXP_CNT___M 0x78000000
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_EXP_CNT___S              27
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_UPDATE___M 0x04000000
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_UPDATE___S              26
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_FIFO___M 0x03F00000
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_FIFO___S              20
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_RDDMA_FRM4__FRAME_CNT___S                0

#define LPASS_LPAIF_RDDMA_FRM_EXTa(a)    (0x1710D040+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_FRM_EXTa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_FRM_EXTa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_FRM_EXTa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_FRM_EXTa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM_EXTa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO___POR 0x000
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO___S               0
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_0           0x000
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_1           0x001
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_2           0x002
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_3           0x003
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_4           0x004
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_5           0x005
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_6           0x006
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_7           0x007
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_8           0x008
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_9           0x009
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_10           0x00A
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_11           0x00B
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_12           0x00C
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_13           0x00D
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_14           0x00E
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_15           0x00F
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_16           0x010
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_17           0x011
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_18           0x012
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_19           0x013
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_20           0x014
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_21           0x015
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_22           0x016
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_23           0x017
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_24           0x018
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_25           0x019
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_26           0x01A
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_27           0x01B
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_28           0x01C
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_29           0x01D
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_30           0x01E
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_31           0x01F
#define   LPASS_LPAIF_RDDMA_FRM_EXTa__FRAME_FIFO__ENUM_32           0x020
#define   LPASS_LPAIF_RDDMA_FRM_EXTa___M         0x000003FF   
#define   LPASS_LPAIF_RDDMA_FRM_EXTa___S                       0
#define LPASS_LPAIF_RDDMA_FRM_EXT0                (0x1710D040)
#define   LPASS_LPAIF_RDDMA_FRM_EXT0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM_EXT0__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXT0__FRAME_FIFO___S               0
#define LPASS_LPAIF_RDDMA_FRM_EXT1                (0x1710E040)
#define   LPASS_LPAIF_RDDMA_FRM_EXT1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM_EXT1__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXT1__FRAME_FIFO___S               0
#define LPASS_LPAIF_RDDMA_FRM_EXT2                (0x1710F040)
#define   LPASS_LPAIF_RDDMA_FRM_EXT2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM_EXT2__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXT2__FRAME_FIFO___S               0
#define LPASS_LPAIF_RDDMA_FRM_EXT3                (0x17110040)
#define   LPASS_LPAIF_RDDMA_FRM_EXT3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM_EXT3__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXT3__FRAME_FIFO___S               0
#define LPASS_LPAIF_RDDMA_FRM_EXT4                (0x17111040)
#define   LPASS_LPAIF_RDDMA_FRM_EXT4___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_FRM_EXT4__FRAME_FIFO___M 0x000003FF
#define   LPASS_LPAIF_RDDMA_FRM_EXT4__FRAME_FIFO___S               0

#define LPASS_LPAIF_RDDMA_FRMCLRa(a)     (0x1710D01C+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_FRMCLRa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_FRMCLRa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_FRMCLRa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_FRMCLRa___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_FRMCLRa___POR        0x00000000
#define   LPASS_LPAIF_RDDMA_FRMCLRa__FRAME_CLR___POR 0x0
#define   LPASS_LPAIF_RDDMA_FRMCLRa__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLRa__FRAME_CLR___S               0
#define   LPASS_LPAIF_RDDMA_FRMCLRa___M          0x00000001   
#define   LPASS_LPAIF_RDDMA_FRMCLRa___S                        0
#define LPASS_LPAIF_RDDMA_FRMCLR0                 (0x1710D01C)
#define   LPASS_LPAIF_RDDMA_FRMCLR0___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_FRMCLR0__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR0__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR1                 (0x1710E01C)
#define   LPASS_LPAIF_RDDMA_FRMCLR1___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_FRMCLR1__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR1__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR2                 (0x1710F01C)
#define   LPASS_LPAIF_RDDMA_FRMCLR2___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_FRMCLR2__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR2__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR3                 (0x1711001C)
#define   LPASS_LPAIF_RDDMA_FRMCLR3___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_FRMCLR3__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR3__FRAME_CLR___S               0
#define LPASS_LPAIF_RDDMA_FRMCLR4                 (0x1711101C)
#define   LPASS_LPAIF_RDDMA_FRMCLR4___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_FRMCLR4__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_FRMCLR4__FRAME_CLR___S               0

#define LPASS_LPAIF_RDDMA_SET_BUFF_CNTa(a) (0x1710D020+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa___POR  0x00000000
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa__CNT___POR 0x00000
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa__CNT___S               0
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa___M    0x000FFFFF   
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNTa___S                  0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT0           (0x1710D020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT0___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT0__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT0__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT1           (0x1710E020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT1___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT1__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT1__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT2           (0x1710F020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT2___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT2__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT2__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT3           (0x17110020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT3___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT3__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT3__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_BUFF_CNT4           (0x17111020)
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT4___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT4__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_BUFF_CNT4__CNT___S               0

#define LPASS_LPAIF_RDDMA_SET_PER_CNTa(a) (0x1710D024+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa___POR   0x00000000
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa__CNT___POR 0x00000
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa__CNT___S               0
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa___M     0x000FFFFF   
#define   LPASS_LPAIF_RDDMA_SET_PER_CNTa___S                   0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT0            (0x1710D024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT0___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT0__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT0__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT1            (0x1710E024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT1___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT1__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT1__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT2            (0x1710F024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT2___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT2__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT2__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT3            (0x17110024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT3___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT3__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT3__CNT___S               0
#define LPASS_LPAIF_RDDMA_SET_PER_CNT4            (0x17111024)
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT4___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT4__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_RDDMA_SET_PER_CNT4__CNT___S               0

#define LPASS_LPAIF_RDDMA_STC_LSBa(a)    (0x1710D028+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_STC_LSBa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_STC_LSBa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_STC_LSBa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_STC_LSBa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_LSBa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_STC_LSBa__STC_LSB___POR 0x00000000
#define   LPASS_LPAIF_RDDMA_STC_LSBa__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSBa__STC_LSB___S               0
#define   LPASS_LPAIF_RDDMA_STC_LSBa___M         0xFFFFFFFF   
#define   LPASS_LPAIF_RDDMA_STC_LSBa___S                       0
#define LPASS_LPAIF_RDDMA_STC_LSB0                (0x1710D028)
#define   LPASS_LPAIF_RDDMA_STC_LSB0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_LSB0__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB0__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB1                (0x1710E028)
#define   LPASS_LPAIF_RDDMA_STC_LSB1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_LSB1__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB1__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB2                (0x1710F028)
#define   LPASS_LPAIF_RDDMA_STC_LSB2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_LSB2__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB2__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB3                (0x17110028)
#define   LPASS_LPAIF_RDDMA_STC_LSB3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_LSB3__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB3__STC_LSB___S               0
#define LPASS_LPAIF_RDDMA_STC_LSB4                (0x17111028)
#define   LPASS_LPAIF_RDDMA_STC_LSB4___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_LSB4__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_RDDMA_STC_LSB4__STC_LSB___S               0

#define LPASS_LPAIF_RDDMA_STC_MSBa(a)    (0x1710D02C+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_STC_MSBa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_STC_MSBa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_STC_MSBa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_STC_MSBa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_MSBa___POR       0x00000000
#define   LPASS_LPAIF_RDDMA_STC_MSBa__STC_MSB___POR 0x000000
#define   LPASS_LPAIF_RDDMA_STC_MSBa__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSBa__STC_MSB___S               0
#define   LPASS_LPAIF_RDDMA_STC_MSBa___M         0x00FFFFFF   
#define   LPASS_LPAIF_RDDMA_STC_MSBa___S                       0
#define LPASS_LPAIF_RDDMA_STC_MSB0                (0x1710D02C)
#define   LPASS_LPAIF_RDDMA_STC_MSB0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_MSB0__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB0__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB1                (0x1710E02C)
#define   LPASS_LPAIF_RDDMA_STC_MSB1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_MSB1__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB1__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB2                (0x1710F02C)
#define   LPASS_LPAIF_RDDMA_STC_MSB2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_MSB2__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB2__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB3                (0x1711002C)
#define   LPASS_LPAIF_RDDMA_STC_MSB3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_MSB3__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB3__STC_MSB___S               0
#define LPASS_LPAIF_RDDMA_STC_MSB4                (0x1711102C)
#define   LPASS_LPAIF_RDDMA_STC_MSB4___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_STC_MSB4__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_RDDMA_STC_MSB4__STC_MSB___S               0

#define LPASS_LPAIF_RDDMA_PERa(a)        (0x1710D030+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_PERa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_PERa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_PERa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_PERa___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PERa___POR           0x00000000
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_UPDATE___POR 0x0
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO___POR 0x00
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO___S               0
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_0            0x00
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_1            0x01
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_2            0x02
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_3            0x03
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_4            0x04
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_5            0x05
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_6            0x06
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_7            0x07
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_8            0x08
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_9            0x09
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_10            0x0A
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_11            0x0B
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_12            0x0C
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_13            0x0D
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_14            0x0E
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_15            0x0F
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_16            0x10
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_17            0x11
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_18            0x12
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_19            0x13
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_20            0x14
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_21            0x15
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_22            0x16
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_23            0x17
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_24            0x18
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_25            0x19
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_26            0x1A
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_27            0x1B
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_28            0x1C
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_29            0x1D
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_30            0x1E
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_31            0x1F
#define   LPASS_LPAIF_RDDMA_PERa__PERIOD_FIFO__ENUM_32            0x20
#define   LPASS_LPAIF_RDDMA_PERa___M             0x0000043F   
#define   LPASS_LPAIF_RDDMA_PERa___S                           0
#define LPASS_LPAIF_RDDMA_PER0                    (0x1710D030)
#define   LPASS_LPAIF_RDDMA_PER0___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER0__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PER0__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PER0__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PER0__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER1                    (0x1710E030)
#define   LPASS_LPAIF_RDDMA_PER1___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER1__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PER1__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PER1__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PER1__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER2                    (0x1710F030)
#define   LPASS_LPAIF_RDDMA_PER2___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER2__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PER2__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PER2__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PER2__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER3                    (0x17110030)
#define   LPASS_LPAIF_RDDMA_PER3___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER3__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PER3__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PER3__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PER3__PERIOD_FIFO___S               0
#define LPASS_LPAIF_RDDMA_PER4                    (0x17111030)
#define   LPASS_LPAIF_RDDMA_PER4___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_PER4__PERIOD_UPDATE___M 0x00000400
#define   LPASS_LPAIF_RDDMA_PER4__PERIOD_UPDATE___S              10
#define   LPASS_LPAIF_RDDMA_PER4__PERIOD_FIFO___M 0x0000003F
#define   LPASS_LPAIF_RDDMA_PER4__PERIOD_FIFO___S               0

#define LPASS_LPAIF_RDDMA_PERCLRa(a)     (0x1710D034+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_PERCLRa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_PERCLRa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_PERCLRa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_PERCLRa___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_PERCLRa___POR        0x00000000
#define   LPASS_LPAIF_RDDMA_PERCLRa__PERIOD_CLR___POR 0x0
#define   LPASS_LPAIF_RDDMA_PERCLRa__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLRa__PERIOD_CLR___S               0
#define   LPASS_LPAIF_RDDMA_PERCLRa___M          0x00000001   
#define   LPASS_LPAIF_RDDMA_PERCLRa___S                        0
#define LPASS_LPAIF_RDDMA_PERCLR0                 (0x1710D034)
#define   LPASS_LPAIF_RDDMA_PERCLR0___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_PERCLR0__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR0__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR1                 (0x1710E034)
#define   LPASS_LPAIF_RDDMA_PERCLR1___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_PERCLR1__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR1__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR2                 (0x1710F034)
#define   LPASS_LPAIF_RDDMA_PERCLR2___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_PERCLR2__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR2__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR3                 (0x17110034)
#define   LPASS_LPAIF_RDDMA_PERCLR3___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_PERCLR3__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR3__PERIOD_CLR___S               0
#define LPASS_LPAIF_RDDMA_PERCLR4                 (0x17111034)
#define   LPASS_LPAIF_RDDMA_PERCLR4___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_RDDMA_PERCLR4__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_RDDMA_PERCLR4__PERIOD_CLR___S               0

#define LPASS_LPAIF_RDDMA_BASE_EXTa(a)   (0x1710D038+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_BASE_EXTa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_BASE_EXTa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_BASE_EXTa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_BASE_EXTa___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE_EXTa___POR      0x00000000
#define   LPASS_LPAIF_RDDMA_BASE_EXTa__BASE_ADDR___POR 0x0
#define   LPASS_LPAIF_RDDMA_BASE_EXTa__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXTa__BASE_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_BASE_EXTa___M        0x0000000F   
#define   LPASS_LPAIF_RDDMA_BASE_EXTa___S                      0
#define LPASS_LPAIF_RDDMA_BASE_EXT0               (0x1710D038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT0___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE_EXT0__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT0__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT1               (0x1710E038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT1___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE_EXT1__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT1__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT2               (0x1710F038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT2___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE_EXT2__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT2__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT3               (0x17110038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT3___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE_EXT3__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT3__BASE_ADDR___S               0
#define LPASS_LPAIF_RDDMA_BASE_EXT4               (0x17111038)
#define   LPASS_LPAIF_RDDMA_BASE_EXT4___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_BASE_EXT4__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_BASE_EXT4__BASE_ADDR___S               0

#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa(a) (0x1710D03C+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa___POR 0x00000000
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa__ADDR___POR 0x0
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa__ADDR___S               0
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa___M   0x0000000F   
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXTa___S                 0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0          (0x1710D03C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT0__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1          (0x1710E03C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT1__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2          (0x1710F03C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT2__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3          (0x1711003C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT3__ADDR___S               0
#define LPASS_LPAIF_RDDMA_CURR_ADDR_EXT4          (0x1711103C)
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT4___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT4__ADDR___M 0x0000000F
#define   LPASS_LPAIF_RDDMA_CURR_ADDR_EXT4__ADDR___S               0

#define LPASS_LPAIF_RDDMA_RAM_START_ADDR0         (0x1710D044)
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0___RWC   QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0___POR 0x00000000
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0__START_ADDR___POR 0x000
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0__START_ADDR___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0__START_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0___M  0x000001FF   
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR0___S                0

#define LPASS_LPAIF_RDDMA_RAM_START_ADDR1         (0x1710E044)
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1___RWC   QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1___POR 0x00000066
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1__START_ADDR___POR 0x66
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1__START_ADDR___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1__START_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1___M  0x000001FF   
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR1___S                0

#define LPASS_LPAIF_RDDMA_RAM_START_ADDR2         (0x1710F044)
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2___RWC   QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2___POR 0x000000CC
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2__START_ADDR___POR 0x0CC
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2__START_ADDR___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2__START_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2___M  0x000001FF   
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR2___S                0

#define LPASS_LPAIF_RDDMA_RAM_START_ADDR3         (0x17110044)
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3___RWC   QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3___POR 0x00000132
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3__START_ADDR___POR 0x132
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3__START_ADDR___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3__START_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3___M  0x000001FF   
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR3___S                0

#define LPASS_LPAIF_RDDMA_RAM_START_ADDR4         (0x17111044)
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4___RWC   QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4___POR 0x00000198
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4__START_ADDR___POR 0x198
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4__START_ADDR___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4__START_ADDR___S               0
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4___M  0x000001FF   
#define   LPASS_LPAIF_RDDMA_RAM_START_ADDR4___S                0

#define LPASS_LPAIF_RDDMA_RAM_LENGTHa(a) (0x1710D048+0x1000*(a))
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa_aMIN 0    
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa_aMAX 4    
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa_ELEM 5    
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa___RWC       QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa___POR    0x00000066
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa__LENGTH___POR 0x66
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa__LENGTH___S               0
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa___M      0x000001FF   
#define   LPASS_LPAIF_RDDMA_RAM_LENGTHa___S                    0
#define LPASS_LPAIF_RDDMA_RAM_LENGTH0             (0x1710D048)
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH0___RWC       QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH0__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH0__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_RAM_LENGTH1             (0x1710E048)
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH1___RWC       QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH1__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH1__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_RAM_LENGTH2             (0x1710F048)
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH2___RWC       QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH2__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH2__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_RAM_LENGTH3             (0x17110048)
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH3___RWC       QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH3__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH3__LENGTH___S               0
#define LPASS_LPAIF_RDDMA_RAM_LENGTH4             (0x17111048)
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH4___RWC       QCSR_REG_RW    
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH4__LENGTH___M 0x000001FF
#define   LPASS_LPAIF_RDDMA_RAM_LENGTH4__LENGTH___S               0

#define LPASS_LPAIF_WRDMA_CTLa(a)        (0x17113000+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_CTLa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_CTLa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_CTLa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_CTLa___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_CTLa___POR           0x00100000
#define   LPASS_LPAIF_WRDMA_CTLa__RESET___POR    0x0
#define   LPASS_LPAIF_WRDMA_CTLa__BURST16_EN___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__BURST8_EN___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___POR 0x1
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT___POR   0x0
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK___POR 0x0
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE___POR   0x0
#define   LPASS_LPAIF_WRDMA_CTLa__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTLa__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTLa__RESET__DISABLE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__RESET__ENABLE              0x1
#define   LPASS_LPAIF_WRDMA_CTLa__BURST16_EN___M 0x00400000
#define   LPASS_LPAIF_WRDMA_CTLa__BURST16_EN___S              22
#define   LPASS_LPAIF_WRDMA_CTLa__BURST16_EN__DISABLE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__BURST16_EN__ENABLE             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__BURST8_EN___M  0x00200000
#define   LPASS_LPAIF_WRDMA_CTLa__BURST8_EN___S               21
#define   LPASS_LPAIF_WRDMA_CTLa__BURST8_EN__DISABLE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__BURST8_EN__ENABLE             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___M 0x00100000
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK___S              20
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK__OFF             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__DYNAMIC_CLOCK__ON             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN___M   0x00080000
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN___S                19
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN__SINGLE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__BURST_EN__INCR4             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT___M     0x00070000
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT___S                  16
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__ONE                0x0
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__TWO                0x1
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__THREE              0x2
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__FOUR               0x3
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__SIX                0x5
#define   LPASS_LPAIF_WRDMA_CTLa__WPSCNT__EIGHT              0x7
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF___M 0x0000F000
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF___S              12
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__NONE             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__PRI_SRC             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__SEC_SRC             0x2
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__TER_SRC             0x3
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__QUA_SRC             0x4
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__MIXOUT             0x6
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH0             0x9
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH1             0xA
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH2             0xB
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH3             0xC
#define   LPASS_LPAIF_WRDMA_CTLa__AUDIO_INTF__LOOPBACK_CH4             0xD
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_1             0x0
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_2             0x1
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_3             0x2
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_4             0x3
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_5             0x4
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_6             0x5
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_7             0x6
#define   LPASS_LPAIF_WRDMA_CTLa__FIFO_WATERMRK__ENUM_8             0x7
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE___S                   0
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE__OFF                0x0
#define   LPASS_LPAIF_WRDMA_CTLa__ENABLE__ON                 0x1
#define   LPASS_LPAIF_WRDMA_CTLa___M             0x807FF00F   
#define   LPASS_LPAIF_WRDMA_CTLa___S                           0
#define LPASS_LPAIF_WRDMA_CTL0                    (0x17113000)
#define   LPASS_LPAIF_WRDMA_CTL0___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_CTL0__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL0__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL0__BURST16_EN___M 0x00400000
#define   LPASS_LPAIF_WRDMA_CTL0__BURST16_EN___S              22
#define   LPASS_LPAIF_WRDMA_CTL0__BURST8_EN___M  0x00200000
#define   LPASS_LPAIF_WRDMA_CTL0__BURST8_EN___S               21
#define   LPASS_LPAIF_WRDMA_CTL0__DYNAMIC_CLOCK___M 0x00100000
#define   LPASS_LPAIF_WRDMA_CTL0__DYNAMIC_CLOCK___S              20
#define   LPASS_LPAIF_WRDMA_CTL0__BURST_EN___M   0x00080000
#define   LPASS_LPAIF_WRDMA_CTL0__BURST_EN___S                19
#define   LPASS_LPAIF_WRDMA_CTL0__WPSCNT___M     0x00070000
#define   LPASS_LPAIF_WRDMA_CTL0__WPSCNT___S                  16
#define   LPASS_LPAIF_WRDMA_CTL0__AUDIO_INTF___M 0x0000F000
#define   LPASS_LPAIF_WRDMA_CTL0__AUDIO_INTF___S              12
#define   LPASS_LPAIF_WRDMA_CTL0__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL0__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL0__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL0__ENABLE___S                   0
#define LPASS_LPAIF_WRDMA_CTL1                    (0x17114000)
#define   LPASS_LPAIF_WRDMA_CTL1___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_CTL1__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL1__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL1__BURST16_EN___M 0x00400000
#define   LPASS_LPAIF_WRDMA_CTL1__BURST16_EN___S              22
#define   LPASS_LPAIF_WRDMA_CTL1__BURST8_EN___M  0x00200000
#define   LPASS_LPAIF_WRDMA_CTL1__BURST8_EN___S               21
#define   LPASS_LPAIF_WRDMA_CTL1__DYNAMIC_CLOCK___M 0x00100000
#define   LPASS_LPAIF_WRDMA_CTL1__DYNAMIC_CLOCK___S              20
#define   LPASS_LPAIF_WRDMA_CTL1__BURST_EN___M   0x00080000
#define   LPASS_LPAIF_WRDMA_CTL1__BURST_EN___S                19
#define   LPASS_LPAIF_WRDMA_CTL1__WPSCNT___M     0x00070000
#define   LPASS_LPAIF_WRDMA_CTL1__WPSCNT___S                  16
#define   LPASS_LPAIF_WRDMA_CTL1__AUDIO_INTF___M 0x0000F000
#define   LPASS_LPAIF_WRDMA_CTL1__AUDIO_INTF___S              12
#define   LPASS_LPAIF_WRDMA_CTL1__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL1__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL1__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL1__ENABLE___S                   0
#define LPASS_LPAIF_WRDMA_CTL2                    (0x17115000)
#define   LPASS_LPAIF_WRDMA_CTL2___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_CTL2__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL2__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL2__BURST16_EN___M 0x00400000
#define   LPASS_LPAIF_WRDMA_CTL2__BURST16_EN___S              22
#define   LPASS_LPAIF_WRDMA_CTL2__BURST8_EN___M  0x00200000
#define   LPASS_LPAIF_WRDMA_CTL2__BURST8_EN___S               21
#define   LPASS_LPAIF_WRDMA_CTL2__DYNAMIC_CLOCK___M 0x00100000
#define   LPASS_LPAIF_WRDMA_CTL2__DYNAMIC_CLOCK___S              20
#define   LPASS_LPAIF_WRDMA_CTL2__BURST_EN___M   0x00080000
#define   LPASS_LPAIF_WRDMA_CTL2__BURST_EN___S                19
#define   LPASS_LPAIF_WRDMA_CTL2__WPSCNT___M     0x00070000
#define   LPASS_LPAIF_WRDMA_CTL2__WPSCNT___S                  16
#define   LPASS_LPAIF_WRDMA_CTL2__AUDIO_INTF___M 0x0000F000
#define   LPASS_LPAIF_WRDMA_CTL2__AUDIO_INTF___S              12
#define   LPASS_LPAIF_WRDMA_CTL2__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL2__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL2__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL2__ENABLE___S                   0
#define LPASS_LPAIF_WRDMA_CTL3                    (0x17116000)
#define   LPASS_LPAIF_WRDMA_CTL3___RWC              QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_CTL3__RESET___M      0x80000000
#define   LPASS_LPAIF_WRDMA_CTL3__RESET___S                   31
#define   LPASS_LPAIF_WRDMA_CTL3__BURST16_EN___M 0x00400000
#define   LPASS_LPAIF_WRDMA_CTL3__BURST16_EN___S              22
#define   LPASS_LPAIF_WRDMA_CTL3__BURST8_EN___M  0x00200000
#define   LPASS_LPAIF_WRDMA_CTL3__BURST8_EN___S               21
#define   LPASS_LPAIF_WRDMA_CTL3__DYNAMIC_CLOCK___M 0x00100000
#define   LPASS_LPAIF_WRDMA_CTL3__DYNAMIC_CLOCK___S              20
#define   LPASS_LPAIF_WRDMA_CTL3__BURST_EN___M   0x00080000
#define   LPASS_LPAIF_WRDMA_CTL3__BURST_EN___S                19
#define   LPASS_LPAIF_WRDMA_CTL3__WPSCNT___M     0x00070000
#define   LPASS_LPAIF_WRDMA_CTL3__WPSCNT___S                  16
#define   LPASS_LPAIF_WRDMA_CTL3__AUDIO_INTF___M 0x0000F000
#define   LPASS_LPAIF_WRDMA_CTL3__AUDIO_INTF___S              12
#define   LPASS_LPAIF_WRDMA_CTL3__FIFO_WATERMRK___M 0x0000000E
#define   LPASS_LPAIF_WRDMA_CTL3__FIFO_WATERMRK___S               1
#define   LPASS_LPAIF_WRDMA_CTL3__ENABLE___M     0x00000001
#define   LPASS_LPAIF_WRDMA_CTL3__ENABLE___S                   0

#define LPASS_LPAIF_WRDMA_BASEa(a)       (0x17113004+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_BASEa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_BASEa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_BASEa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_BASEa___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASEa___POR          0x00000000
#define   LPASS_LPAIF_WRDMA_BASEa__BASE_ADDR___POR 0x0000000
#define   LPASS_LPAIF_WRDMA_BASEa__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASEa__BASE_ADDR___S               4
#define   LPASS_LPAIF_WRDMA_BASEa___M            0xFFFFFFF0   
#define   LPASS_LPAIF_WRDMA_BASEa___S                          4
#define LPASS_LPAIF_WRDMA_BASE0                   (0x17113004)
#define   LPASS_LPAIF_WRDMA_BASE0___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE0__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE0__BASE_ADDR___S               4
#define LPASS_LPAIF_WRDMA_BASE1                   (0x17114004)
#define   LPASS_LPAIF_WRDMA_BASE1___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE1__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE1__BASE_ADDR___S               4
#define LPASS_LPAIF_WRDMA_BASE2                   (0x17115004)
#define   LPASS_LPAIF_WRDMA_BASE2___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE2__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE2__BASE_ADDR___S               4
#define LPASS_LPAIF_WRDMA_BASE3                   (0x17116004)
#define   LPASS_LPAIF_WRDMA_BASE3___RWC             QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE3__BASE_ADDR___M 0xFFFFFFF0
#define   LPASS_LPAIF_WRDMA_BASE3__BASE_ADDR___S               4

#define LPASS_LPAIF_WRDMA_BUFF_LENa(a)   (0x17113008+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_BUFF_LENa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_BUFF_LENa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_BUFF_LENa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_BUFF_LENa___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BUFF_LENa___POR      0x00000000
#define   LPASS_LPAIF_WRDMA_BUFF_LENa__LENGTH___POR 0x00000
#define   LPASS_LPAIF_WRDMA_BUFF_LENa__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LENa__LENGTH___S               2
#define   LPASS_LPAIF_WRDMA_BUFF_LENa___M        0x000FFFFC   
#define   LPASS_LPAIF_WRDMA_BUFF_LENa___S                      2
#define LPASS_LPAIF_WRDMA_BUFF_LEN0               (0x17113008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN0___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BUFF_LEN0__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN0__LENGTH___S               2
#define LPASS_LPAIF_WRDMA_BUFF_LEN1               (0x17114008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN1___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BUFF_LEN1__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN1__LENGTH___S               2
#define LPASS_LPAIF_WRDMA_BUFF_LEN2               (0x17115008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN2___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BUFF_LEN2__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN2__LENGTH___S               2
#define LPASS_LPAIF_WRDMA_BUFF_LEN3               (0x17116008)
#define   LPASS_LPAIF_WRDMA_BUFF_LEN3___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BUFF_LEN3__LENGTH___M 0x000FFFFC
#define   LPASS_LPAIF_WRDMA_BUFF_LEN3__LENGTH___S               2

#define LPASS_LPAIF_WRDMA_CURR_ADDRa(a)  (0x1711300C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa___POR     0x00000000
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa__ADDR___POR 0x00000000
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa__ADDR___S               0
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa___M       0xFFFFFFFF   
#define   LPASS_LPAIF_WRDMA_CURR_ADDRa___S                     0
#define LPASS_LPAIF_WRDMA_CURR_ADDR0              (0x1711300C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR0___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR0__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR0__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR1              (0x1711400C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR1___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR1__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR1__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR2              (0x1711500C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR2___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR2__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR2__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR3              (0x1711600C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR3___RWC        QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR3__ADDR___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_CURR_ADDR3__ADDR___S               0

#define LPASS_LPAIF_WRDMA_PER_LENa(a)    (0x17113010+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PER_LENa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_PER_LENa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_PER_LENa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_PER_LENa___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_PER_LENa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_PER_LENa__LENGTH___POR 0x00000
#define   LPASS_LPAIF_WRDMA_PER_LENa__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LENa__LENGTH___S               0
#define   LPASS_LPAIF_WRDMA_PER_LENa___M         0x000FFFFF   
#define   LPASS_LPAIF_WRDMA_PER_LENa___S                       0
#define LPASS_LPAIF_WRDMA_PER_LEN0                (0x17113010)
#define   LPASS_LPAIF_WRDMA_PER_LEN0___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_PER_LEN0__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN0__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_PER_LEN1                (0x17114010)
#define   LPASS_LPAIF_WRDMA_PER_LEN1___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_PER_LEN1__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN1__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_PER_LEN2                (0x17115010)
#define   LPASS_LPAIF_WRDMA_PER_LEN2___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_PER_LEN2__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN2__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_PER_LEN3                (0x17116010)
#define   LPASS_LPAIF_WRDMA_PER_LEN3___RWC          QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_PER_LEN3__LENGTH___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_LEN3__LENGTH___S               0

#define LPASS_LPAIF_WRDMA_PER_CNTa(a)    (0x17113014+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PER_CNTa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_PER_CNTa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_PER_CNTa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_PER_CNTa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNTa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___POR 0x0
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___POR 0x0
#define   LPASS_LPAIF_WRDMA_PER_CNTa__PER_CNT___POR 0x00000
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_0             0x0
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_1             0x1
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_2             0x2
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_3             0x3
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_4             0x4
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_5             0x5
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_6             0x6
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_7             0x7
#define   LPASS_LPAIF_WRDMA_PER_CNTa__FIFO_WORDCNT__ENUM_8             0x8
#define   LPASS_LPAIF_WRDMA_PER_CNTa__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNTa__PER_CNT___S               0
#define   LPASS_LPAIF_WRDMA_PER_CNTa___M         0x01FFFFFF   
#define   LPASS_LPAIF_WRDMA_PER_CNTa___S                       0
#define LPASS_LPAIF_WRDMA_PER_CNT0                (0x17113014)
#define   LPASS_LPAIF_WRDMA_PER_CNT0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT0__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT0__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT0__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT0__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT0__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT0__PER_CNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT1                (0x17114014)
#define   LPASS_LPAIF_WRDMA_PER_CNT1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT1__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT1__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT1__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT1__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT1__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT1__PER_CNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT2                (0x17115014)
#define   LPASS_LPAIF_WRDMA_PER_CNT2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT2__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT2__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT2__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT2__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT2__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT2__PER_CNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT3                (0x17116014)
#define   LPASS_LPAIF_WRDMA_PER_CNT3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT3__FORMAT_ERR___M 0x01000000
#define   LPASS_LPAIF_WRDMA_PER_CNT3__FORMAT_ERR___S              24
#define   LPASS_LPAIF_WRDMA_PER_CNT3__FIFO_WORDCNT___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_PER_CNT3__FIFO_WORDCNT___S              20
#define   LPASS_LPAIF_WRDMA_PER_CNT3__PER_CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_PER_CNT3__PER_CNT___S               0

#define LPASS_LPAIF_WRDMA_PER_CNT_EXTa(a) (0x17113040+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa___RWC      QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa___POR   0x00000000
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT___POR 0x000
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT___S               0
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_0           0x000
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_1           0x001
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_2           0x002
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_3           0x003
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_4           0x004
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_5           0x005
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_6           0x006
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_7           0x007
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa__FIFO_WORDCNT__ENUM_8           0x008
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa___M     0x00000FFF   
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXTa___S                   0
#define LPASS_LPAIF_WRDMA_PER_CNT_EXT0            (0x17113040)
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT0___RWC      QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT0__FIFO_WORDCNT___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT0__FIFO_WORDCNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT_EXT1            (0x17114040)
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT1___RWC      QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT1__FIFO_WORDCNT___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT1__FIFO_WORDCNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT_EXT2            (0x17115040)
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT2___RWC      QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT2__FIFO_WORDCNT___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT2__FIFO_WORDCNT___S               0
#define LPASS_LPAIF_WRDMA_PER_CNT_EXT3            (0x17116040)
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT3___RWC      QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT3__FIFO_WORDCNT___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_PER_CNT_EXT3__FIFO_WORDCNT___S               0

#define LPASS_LPAIF_WRDMA_FRMa(a)        (0x17113018+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_FRMa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_FRMa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_FRMa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_FRMa___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRMa___POR           0x00000000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___POR 0x0
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_UPDATE___POR 0x0
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO___POR 0x0
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_CNT___POR 0x00000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_0             0x0
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_1             0x1
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_2             0x2
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_3             0x3
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_4             0x4
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_5             0x5
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_6             0x6
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_7             0x7
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_FIFO__ENUM_8             0x8
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRMa__FRAME_CNT___S                0
#define   LPASS_LPAIF_WRDMA_FRMa___M             0x1FFFFFFF   
#define   LPASS_LPAIF_WRDMA_FRMa___S                           0
#define LPASS_LPAIF_WRDMA_FRM0                    (0x17113018)
#define   LPASS_LPAIF_WRDMA_FRM0___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM0__FRAME_CNT___S                0
#define LPASS_LPAIF_WRDMA_FRM1                    (0x17114018)
#define   LPASS_LPAIF_WRDMA_FRM1___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM1__FRAME_CNT___S                0
#define LPASS_LPAIF_WRDMA_FRM2                    (0x17115018)
#define   LPASS_LPAIF_WRDMA_FRM2___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM2__FRAME_CNT___S                0
#define LPASS_LPAIF_WRDMA_FRM3                    (0x17116018)
#define   LPASS_LPAIF_WRDMA_FRM3___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_EXP_CNT___M 0x1E000000
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_EXP_CNT___S              25
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_UPDATE___M 0x01000000
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_UPDATE___S              24
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_FIFO___M 0x00F00000
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_FIFO___S              20
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_CNT___M  0x000FFFFF
#define   LPASS_LPAIF_WRDMA_FRM3__FRAME_CNT___S                0

#define LPASS_LPAIF_WRDMA_FRM_EXTa(a)    (0x17113044+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_FRM_EXTa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_FRM_EXTa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_FRM_EXTa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_FRM_EXTa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM_EXTa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO___POR 0x000
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO___S               0
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_0           0x000
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_1           0x001
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_2           0x002
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_3           0x003
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_4           0x004
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_5           0x005
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_6           0x006
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_7           0x007
#define   LPASS_LPAIF_WRDMA_FRM_EXTa__FRAME_FIFO__ENUM_8           0x008
#define   LPASS_LPAIF_WRDMA_FRM_EXTa___M         0x00000FFF   
#define   LPASS_LPAIF_WRDMA_FRM_EXTa___S                       0
#define LPASS_LPAIF_WRDMA_FRM_EXT0                (0x17113044)
#define   LPASS_LPAIF_WRDMA_FRM_EXT0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM_EXT0__FRAME_FIFO___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXT0__FRAME_FIFO___S               0
#define LPASS_LPAIF_WRDMA_FRM_EXT1                (0x17114044)
#define   LPASS_LPAIF_WRDMA_FRM_EXT1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM_EXT1__FRAME_FIFO___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXT1__FRAME_FIFO___S               0
#define LPASS_LPAIF_WRDMA_FRM_EXT2                (0x17115044)
#define   LPASS_LPAIF_WRDMA_FRM_EXT2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM_EXT2__FRAME_FIFO___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXT2__FRAME_FIFO___S               0
#define LPASS_LPAIF_WRDMA_FRM_EXT3                (0x17116044)
#define   LPASS_LPAIF_WRDMA_FRM_EXT3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_FRM_EXT3__FRAME_FIFO___M 0x00000FFF
#define   LPASS_LPAIF_WRDMA_FRM_EXT3__FRAME_FIFO___S               0

#define LPASS_LPAIF_WRDMA_FRMCLRa(a)     (0x1711301C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_FRMCLRa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_FRMCLRa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_FRMCLRa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_FRMCLRa___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_FRMCLRa___POR        0x00000000
#define   LPASS_LPAIF_WRDMA_FRMCLRa__FRAME_CLR___POR 0x0
#define   LPASS_LPAIF_WRDMA_FRMCLRa__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLRa__FRAME_CLR___S               0
#define   LPASS_LPAIF_WRDMA_FRMCLRa___M          0x00000001   
#define   LPASS_LPAIF_WRDMA_FRMCLRa___S                        0
#define LPASS_LPAIF_WRDMA_FRMCLR0                 (0x1711301C)
#define   LPASS_LPAIF_WRDMA_FRMCLR0___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_FRMCLR0__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR0__FRAME_CLR___S               0
#define LPASS_LPAIF_WRDMA_FRMCLR1                 (0x1711401C)
#define   LPASS_LPAIF_WRDMA_FRMCLR1___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_FRMCLR1__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR1__FRAME_CLR___S               0
#define LPASS_LPAIF_WRDMA_FRMCLR2                 (0x1711501C)
#define   LPASS_LPAIF_WRDMA_FRMCLR2___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_FRMCLR2__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR2__FRAME_CLR___S               0
#define LPASS_LPAIF_WRDMA_FRMCLR3                 (0x1711601C)
#define   LPASS_LPAIF_WRDMA_FRMCLR3___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_FRMCLR3__FRAME_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_FRMCLR3__FRAME_CLR___S               0

#define LPASS_LPAIF_WRDMA_SET_BUFF_CNTa(a) (0x17113020+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa___POR  0x00000000
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa__CNT___POR 0x00000
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa__CNT___S               0
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa___M    0x000FFFFF   
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNTa___S                  0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT0           (0x17113020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT0___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT0__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT0__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT1           (0x17114020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT1___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT1__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT1__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT2           (0x17115020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT2___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT2__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT2__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_BUFF_CNT3           (0x17116020)
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT3___RWC     QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT3__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_BUFF_CNT3__CNT___S               0

#define LPASS_LPAIF_WRDMA_SET_PER_CNTa(a) (0x17113024+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa___POR   0x00000000
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa__CNT___POR 0x00000
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa__CNT___S               0
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa___M     0x000FFFFF   
#define   LPASS_LPAIF_WRDMA_SET_PER_CNTa___S                   0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT0            (0x17113024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT0___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT0__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT0__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT1            (0x17114024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT1___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT1__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT1__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT2            (0x17115024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT2___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT2__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT2__CNT___S               0
#define LPASS_LPAIF_WRDMA_SET_PER_CNT3            (0x17116024)
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT3___RWC      QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT3__CNT___M 0x000FFFFF
#define   LPASS_LPAIF_WRDMA_SET_PER_CNT3__CNT___S               0

#define LPASS_LPAIF_WRDMA_STC_LSBa(a)    (0x17113028+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_STC_LSBa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_STC_LSBa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_STC_LSBa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_STC_LSBa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_LSBa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_STC_LSBa__STC_LSB___POR 0x00000000
#define   LPASS_LPAIF_WRDMA_STC_LSBa__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSBa__STC_LSB___S               0
#define   LPASS_LPAIF_WRDMA_STC_LSBa___M         0xFFFFFFFF   
#define   LPASS_LPAIF_WRDMA_STC_LSBa___S                       0
#define LPASS_LPAIF_WRDMA_STC_LSB0                (0x17113028)
#define   LPASS_LPAIF_WRDMA_STC_LSB0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_LSB0__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB0__STC_LSB___S               0
#define LPASS_LPAIF_WRDMA_STC_LSB1                (0x17114028)
#define   LPASS_LPAIF_WRDMA_STC_LSB1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_LSB1__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB1__STC_LSB___S               0
#define LPASS_LPAIF_WRDMA_STC_LSB2                (0x17115028)
#define   LPASS_LPAIF_WRDMA_STC_LSB2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_LSB2__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB2__STC_LSB___S               0
#define LPASS_LPAIF_WRDMA_STC_LSB3                (0x17116028)
#define   LPASS_LPAIF_WRDMA_STC_LSB3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_LSB3__STC_LSB___M 0xFFFFFFFF
#define   LPASS_LPAIF_WRDMA_STC_LSB3__STC_LSB___S               0

#define LPASS_LPAIF_WRDMA_STC_MSBa(a)    (0x1711302C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_STC_MSBa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_STC_MSBa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_STC_MSBa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_STC_MSBa___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_MSBa___POR       0x00000000
#define   LPASS_LPAIF_WRDMA_STC_MSBa__STC_MSB___POR 0x000000
#define   LPASS_LPAIF_WRDMA_STC_MSBa__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSBa__STC_MSB___S               0
#define   LPASS_LPAIF_WRDMA_STC_MSBa___M         0x00FFFFFF   
#define   LPASS_LPAIF_WRDMA_STC_MSBa___S                       0
#define LPASS_LPAIF_WRDMA_STC_MSB0                (0x1711302C)
#define   LPASS_LPAIF_WRDMA_STC_MSB0___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_MSB0__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB0__STC_MSB___S               0
#define LPASS_LPAIF_WRDMA_STC_MSB1                (0x1711402C)
#define   LPASS_LPAIF_WRDMA_STC_MSB1___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_MSB1__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB1__STC_MSB___S               0
#define LPASS_LPAIF_WRDMA_STC_MSB2                (0x1711502C)
#define   LPASS_LPAIF_WRDMA_STC_MSB2___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_MSB2__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB2__STC_MSB___S               0
#define LPASS_LPAIF_WRDMA_STC_MSB3                (0x1711602C)
#define   LPASS_LPAIF_WRDMA_STC_MSB3___RWC          QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_STC_MSB3__STC_MSB___M 0x00FFFFFF
#define   LPASS_LPAIF_WRDMA_STC_MSB3__STC_MSB___S               0

#define LPASS_LPAIF_WRDMA_PERa(a)        (0x17113030+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PERa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_PERa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_PERa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_PERa___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PERa___POR           0x00000000
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_UPDATE___POR 0x0
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO___POR 0x0
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_UPDATE___M 0x00001000
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_UPDATE___S              12
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO___S               0
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_0             0x0
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_1             0x1
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_2             0x2
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_3             0x3
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_4             0x4
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_5             0x5
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_6             0x6
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_7             0x7
#define   LPASS_LPAIF_WRDMA_PERa__PERIOD_FIFO__ENUM_8             0x8
#define   LPASS_LPAIF_WRDMA_PERa___M             0x0000100F   
#define   LPASS_LPAIF_WRDMA_PERa___S                           0
#define LPASS_LPAIF_WRDMA_PER0                    (0x17113030)
#define   LPASS_LPAIF_WRDMA_PER0___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER0__PERIOD_UPDATE___M 0x00001000
#define   LPASS_LPAIF_WRDMA_PER0__PERIOD_UPDATE___S              12
#define   LPASS_LPAIF_WRDMA_PER0__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER0__PERIOD_FIFO___S               0
#define LPASS_LPAIF_WRDMA_PER1                    (0x17114030)
#define   LPASS_LPAIF_WRDMA_PER1___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER1__PERIOD_UPDATE___M 0x00001000
#define   LPASS_LPAIF_WRDMA_PER1__PERIOD_UPDATE___S              12
#define   LPASS_LPAIF_WRDMA_PER1__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER1__PERIOD_FIFO___S               0
#define LPASS_LPAIF_WRDMA_PER2                    (0x17115030)
#define   LPASS_LPAIF_WRDMA_PER2___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER2__PERIOD_UPDATE___M 0x00001000
#define   LPASS_LPAIF_WRDMA_PER2__PERIOD_UPDATE___S              12
#define   LPASS_LPAIF_WRDMA_PER2__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER2__PERIOD_FIFO___S               0
#define LPASS_LPAIF_WRDMA_PER3                    (0x17116030)
#define   LPASS_LPAIF_WRDMA_PER3___RWC              QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_PER3__PERIOD_UPDATE___M 0x00001000
#define   LPASS_LPAIF_WRDMA_PER3__PERIOD_UPDATE___S              12
#define   LPASS_LPAIF_WRDMA_PER3__PERIOD_FIFO___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_PER3__PERIOD_FIFO___S               0

#define LPASS_LPAIF_WRDMA_PERCLRa(a)     (0x17113034+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_PERCLRa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_PERCLRa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_PERCLRa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_PERCLRa___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_PERCLRa___POR        0x00000000
#define   LPASS_LPAIF_WRDMA_PERCLRa__PERIOD_CLR___POR 0x0
#define   LPASS_LPAIF_WRDMA_PERCLRa__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLRa__PERIOD_CLR___S               0
#define   LPASS_LPAIF_WRDMA_PERCLRa___M          0x00000001   
#define   LPASS_LPAIF_WRDMA_PERCLRa___S                        0
#define LPASS_LPAIF_WRDMA_PERCLR0                 (0x17113034)
#define   LPASS_LPAIF_WRDMA_PERCLR0___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_PERCLR0__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR0__PERIOD_CLR___S               0
#define LPASS_LPAIF_WRDMA_PERCLR1                 (0x17114034)
#define   LPASS_LPAIF_WRDMA_PERCLR1___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_PERCLR1__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR1__PERIOD_CLR___S               0
#define LPASS_LPAIF_WRDMA_PERCLR2                 (0x17115034)
#define   LPASS_LPAIF_WRDMA_PERCLR2___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_PERCLR2__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR2__PERIOD_CLR___S               0
#define LPASS_LPAIF_WRDMA_PERCLR3                 (0x17116034)
#define   LPASS_LPAIF_WRDMA_PERCLR3___RWC           QCSR_REG_WO    
#define   LPASS_LPAIF_WRDMA_PERCLR3__PERIOD_CLR___M 0x00000001
#define   LPASS_LPAIF_WRDMA_PERCLR3__PERIOD_CLR___S               0

#define LPASS_LPAIF_WRDMA_BASE_EXTa(a)   (0x17113038+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_BASE_EXTa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_BASE_EXTa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_BASE_EXTa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_BASE_EXTa___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE_EXTa___POR      0x00000000
#define   LPASS_LPAIF_WRDMA_BASE_EXTa__BASE_ADDR___POR 0x0
#define   LPASS_LPAIF_WRDMA_BASE_EXTa__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXTa__BASE_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_BASE_EXTa___M        0x0000000F   
#define   LPASS_LPAIF_WRDMA_BASE_EXTa___S                      0
#define LPASS_LPAIF_WRDMA_BASE_EXT0               (0x17113038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT0___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE_EXT0__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT0__BASE_ADDR___S               0
#define LPASS_LPAIF_WRDMA_BASE_EXT1               (0x17114038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT1___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE_EXT1__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT1__BASE_ADDR___S               0
#define LPASS_LPAIF_WRDMA_BASE_EXT2               (0x17115038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT2___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE_EXT2__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT2__BASE_ADDR___S               0
#define LPASS_LPAIF_WRDMA_BASE_EXT3               (0x17116038)
#define   LPASS_LPAIF_WRDMA_BASE_EXT3___RWC         QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_BASE_EXT3__BASE_ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_BASE_EXT3__BASE_ADDR___S               0

#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa(a) (0x1711303C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa___POR 0x00000000
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa__ADDR___POR 0x0
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa__ADDR___S               0
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa___M   0x0000000F   
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXTa___S                 0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0          (0x1711303C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT0__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1          (0x1711403C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT1__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2          (0x1711503C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT2__ADDR___S               0
#define LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3          (0x1711603C)
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3___RWC    QCSR_REG_RO    
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3__ADDR___M 0x0000000F
#define   LPASS_LPAIF_WRDMA_CURR_ADDR_EXT3__ADDR___S               0

#define LPASS_LPAIF_WRDMA_RAM_START_ADDR0         (0x17113048)
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0___RWC   QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0___POR 0x00000000
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0__START_ADDR___POR 0x000
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0__START_ADDR___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0__START_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0___M  0x000007FF   
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR0___S                0

#define LPASS_LPAIF_WRDMA_RAM_START_ADDR1         (0x17114048)
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1___RWC   QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1___POR 0x00000180
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1__START_ADDR___POR 0x180
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1__START_ADDR___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1__START_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1___M  0x000007FF   
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR1___S                0

#define LPASS_LPAIF_WRDMA_RAM_START_ADDR2         (0x17115048)
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2___RWC   QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2___POR 0x00000300
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2__START_ADDR___POR 0x300
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2__START_ADDR___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2__START_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2___M  0x000007FF   
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR2___S                0

#define LPASS_LPAIF_WRDMA_RAM_START_ADDR3         (0x17116048)
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3___RWC   QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3___POR 0x00000480
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3__START_ADDR___POR 0x480
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3__START_ADDR___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3__START_ADDR___S               0
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3___M  0x000007FF   
#define   LPASS_LPAIF_WRDMA_RAM_START_ADDR3___S                0

#define LPASS_LPAIF_WRDMA_RAM_LENGTHa(a) (0x1711304C+0x1000*(a))
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa_aMIN 0    
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa_aMAX 3    
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa_ELEM 4    
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa___RWC       QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa___POR    0x00000180
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa__LENGTH___POR 0x180
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa__LENGTH___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa__LENGTH___S               0
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa___M      0x000007FF   
#define   LPASS_LPAIF_WRDMA_RAM_LENGTHa___S                    0
#define LPASS_LPAIF_WRDMA_RAM_LENGTH0             (0x1711304C)
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH0___RWC       QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH0__LENGTH___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH0__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_RAM_LENGTH1             (0x1711404C)
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH1___RWC       QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH1__LENGTH___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH1__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_RAM_LENGTH2             (0x1711504C)
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH2___RWC       QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH2__LENGTH___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH2__LENGTH___S               0
#define LPASS_LPAIF_WRDMA_RAM_LENGTH3             (0x1711604C)
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH3___RWC       QCSR_REG_RW    
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH3__LENGTH___M 0x000007FF
#define   LPASS_LPAIF_WRDMA_RAM_LENGTH3__LENGTH___S               0

#define LPASS_LPAIF_PRI_RATE_DET_CONFIG           (0x17118000)
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG___POR  0x00000000
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET___POR 0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___POR 0x00
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___POR 0x00
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___POR 0x00
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___POR 0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___POR 0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__EN___POR 0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET___M 0x80000000
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET___S              31
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET__DISABLE             0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__RESET__ENABLE             0x1
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___M 0x7F800000
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_192K_1764K___S              23
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___M 0x007F8000
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_128K_441K___S              15
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___M 0x00007F80
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__VAR_32K_8K___S               7
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___M 0x00000070
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS___S               4
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__ONE_FS             0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__TWO_FS             0x1
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__THREE_FS             0x2
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__FOUR_FS             0x3
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__FIVE_FS             0x4
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__SIX_FS             0x5
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__SEVEN_FS             0x6
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__NUM_FS__EIGHT_FS             0x7
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___M 0x0000000E
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL___S               1
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__SPKR_I2S             0x0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__PRI_SRC             0x1
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__SEC_SRC             0x2
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__TER_SRC             0x3
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__SYNC_SEL__QUA_SRC             0x4
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__EN___M 0x00000001
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG__EN___S               0
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG___M    0xFFFFFFFF   
#define   LPASS_LPAIF_PRI_RATE_DET_CONFIG___S                  0

#define LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG   (0x17118004)
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG___RWC QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG___POR 0x00000000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___POR 0x0000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___POR 0x0000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___M 0xFFFF0000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___S              16
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___M 0x0000FFFF
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___S               0
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG___M 0xFFFFFFFF   
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET1_CONFIG___S               0

#define LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG   (0x17118008)
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG___RWC QCSR_REG_RW    
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG___POR 0x00000000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___POR 0x0000
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___M 0x0000FFFF
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___S               0
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG___M 0x0000FFFF   
#define   LPASS_LPAIF_PRI_RATE_DET_TARGET2_CONFIG___S               0

#define LPASS_LPAIF_PRI_RATE_BIN                  (0x1711800C)
#define   LPASS_LPAIF_PRI_RATE_BIN___RWC            QCSR_REG_RO    
#define   LPASS_LPAIF_PRI_RATE_BIN___POR         0x00000000
#define   LPASS_LPAIF_PRI_RATE_BIN__RATE_BIN___POR 0x0000
#define   LPASS_LPAIF_PRI_RATE_BIN__RATE_BIN___M 0x00007FFF
#define   LPASS_LPAIF_PRI_RATE_BIN__RATE_BIN___S               0
#define   LPASS_LPAIF_PRI_RATE_BIN___M           0x00007FFF   
#define   LPASS_LPAIF_PRI_RATE_BIN___S                         0

#define LPASS_LPAIF_PRI_STC_DIFF                  (0x17118010)
#define   LPASS_LPAIF_PRI_STC_DIFF___RWC            QCSR_REG_RO    
#define   LPASS_LPAIF_PRI_STC_DIFF___POR         0x00000000
#define   LPASS_LPAIF_PRI_STC_DIFF__STC_DIFF___POR 0x0000
#define   LPASS_LPAIF_PRI_STC_DIFF__STC_DIFF___M 0x0000FFFF
#define   LPASS_LPAIF_PRI_STC_DIFF__STC_DIFF___S               0
#define   LPASS_LPAIF_PRI_STC_DIFF___M           0x0000FFFF   
#define   LPASS_LPAIF_PRI_STC_DIFF___S                         0

#define LPASS_LPAIF_SEC_RATE_DET_CONFIG           (0x17119000)
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG___RWC     QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG___POR  0x00000000
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET___POR 0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___POR 0x00
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___POR 0x00
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___POR 0x00
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___POR 0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___POR 0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__EN___POR 0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET___M 0x80000000
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET___S              31
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET__DISABLE             0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__RESET__ENABLE             0x1
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___M 0x7F800000
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_192K_1764K___S              23
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___M 0x007F8000
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_128K_441K___S              15
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___M 0x00007F80
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__VAR_32K_8K___S               7
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___M 0x00000070
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS___S               4
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__ONE_FS             0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__TWO_FS             0x1
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__THREE_FS             0x2
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__FOUR_FS             0x3
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__FIVE_FS             0x4
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__SIX_FS             0x5
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__SEVEN_FS             0x6
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__NUM_FS__EIGHT_FS             0x7
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___M 0x0000000E
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL___S               1
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__SPKR_I2S             0x0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__PRI_SRC             0x1
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__SEC_SRC             0x2
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__TER_SRC             0x3
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__SYNC_SEL__QUA_SRC             0x4
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__EN___M 0x00000001
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG__EN___S               0
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG___M    0xFFFFFFFF   
#define   LPASS_LPAIF_SEC_RATE_DET_CONFIG___S                  0

#define LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG   (0x17119004)
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG___RWC QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG___POR 0x00000000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___POR 0x0000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___POR 0x0000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___M 0xFFFF0000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_128KHZ___S              16
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___M 0x0000FFFF
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG__TARGET_176P4KHZ___S               0
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG___M 0xFFFFFFFF   
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET1_CONFIG___S               0

#define LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG   (0x17119008)
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG___RWC QCSR_REG_RW    
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG___POR 0x00000000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___POR 0x0000
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___M 0x0000FFFF
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG__TARGET_192KHZ___S               0
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG___M 0x0000FFFF   
#define   LPASS_LPAIF_SEC_RATE_DET_TARGET2_CONFIG___S               0

#define LPASS_LPAIF_SEC_RATE_BIN                  (0x1711900C)
#define   LPASS_LPAIF_SEC_RATE_BIN___RWC            QCSR_REG_RO    
#define   LPASS_LPAIF_SEC_RATE_BIN___POR         0x00000000
#define   LPASS_LPAIF_SEC_RATE_BIN__RATE_BIN___POR 0x0000
#define   LPASS_LPAIF_SEC_RATE_BIN__RATE_BIN___M 0x00007FFF
#define   LPASS_LPAIF_SEC_RATE_BIN__RATE_BIN___S               0
#define   LPASS_LPAIF_SEC_RATE_BIN___M           0x00007FFF   
#define   LPASS_LPAIF_SEC_RATE_BIN___S                         0

#define LPASS_LPAIF_SEC_STC_DIFF                  (0x17119010)
#define   LPASS_LPAIF_SEC_STC_DIFF___RWC            QCSR_REG_RO    
#define   LPASS_LPAIF_SEC_STC_DIFF___POR         0x00000000
#define   LPASS_LPAIF_SEC_STC_DIFF__STC_DIFF___POR 0x0000
#define   LPASS_LPAIF_SEC_STC_DIFF__STC_DIFF___M 0x0000FFFF
#define   LPASS_LPAIF_SEC_STC_DIFF__STC_DIFF___S               0
#define   LPASS_LPAIF_SEC_STC_DIFF___M           0x0000FFFF   
#define   LPASS_LPAIF_SEC_STC_DIFF___S                         0

#define LPASS_LPAIF_PCM_I2S_SELa(a)      (0x1711A000+0x1000*(a))
#define   LPASS_LPAIF_PCM_I2S_SELa_aMIN 0    
#define   LPASS_LPAIF_PCM_I2S_SELa_aMAX 3    
#define   LPASS_LPAIF_PCM_I2S_SELa_ELEM 4    
#define   LPASS_LPAIF_PCM_I2S_SELa___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_I2S_SELa___POR         0x00000000
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL___POR    0x0
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL___S                    0
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL__I2S_SRC             0x0
#define   LPASS_LPAIF_PCM_I2S_SELa__SEL__PCM_SRC             0x1
#define   LPASS_LPAIF_PCM_I2S_SELa___M           0x00000001   
#define   LPASS_LPAIF_PCM_I2S_SELa___S                         0
#define LPASS_LPAIF_PCM_I2S_SEL0                  (0x1711A000)
#define   LPASS_LPAIF_PCM_I2S_SEL0___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_I2S_SEL0__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL0__SEL___S                    0
#define LPASS_LPAIF_PCM_I2S_SEL1                  (0x1711B000)
#define   LPASS_LPAIF_PCM_I2S_SEL1___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_I2S_SEL1__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL1__SEL___S                    0
#define LPASS_LPAIF_PCM_I2S_SEL2                  (0x1711C000)
#define   LPASS_LPAIF_PCM_I2S_SEL2___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_I2S_SEL2__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL2__SEL___S                    0
#define LPASS_LPAIF_PCM_I2S_SEL3                  (0x1711D000)
#define   LPASS_LPAIF_PCM_I2S_SEL3___RWC            QCSR_REG_RW    
#define   LPASS_LPAIF_PCM_I2S_SEL3__SEL___M      0x00000001
#define   LPASS_LPAIF_PCM_I2S_SEL3__SEL___S                    0

#define LPASS_TLBL_VERSION                        (0x17130000)
#define   LPASS_TLBL_VERSION___RWC                  QCSR_REG_RO    
#define   LPASS_TLBL_VERSION___POR               0x10000000
#define   LPASS_TLBL_VERSION__MAJOR___POR        0x1
#define   LPASS_TLBL_VERSION__MINOR___POR        0x0
#define   LPASS_TLBL_VERSION__STEP___POR         0x0
#define   LPASS_TLBL_VERSION__MAJOR___M          0xF0000000
#define   LPASS_TLBL_VERSION__MAJOR___S                       28
#define   LPASS_TLBL_VERSION__MINOR___M          0x0FFF0000
#define   LPASS_TLBL_VERSION__MINOR___S                       16
#define   LPASS_TLBL_VERSION__STEP___M           0x0000FFFF
#define   LPASS_TLBL_VERSION__STEP___S                         0
#define   LPASS_TLBL_VERSION___M                 0xFFFFFFFF   
#define   LPASS_TLBL_VERSION___S                               0

#define LPASS_TLBL_CFG                            (0x17130004)
#define   LPASS_TLBL_CFG___RWC                      QCSR_REG_RW    
#define   LPASS_TLBL_CFG___POR                   0x00000004
#define   LPASS_TLBL_CFG__SPARE___POR            0x0000000
#define   LPASS_TLBL_CFG__RD_DLY_CLKS___POR      0x4
#define   LPASS_TLBL_CFG__SPARE___M              0xFFFFFFF0
#define   LPASS_TLBL_CFG__SPARE___S                            4
#define   LPASS_TLBL_CFG__RD_DLY_CLKS___M        0x0000000F
#define   LPASS_TLBL_CFG__RD_DLY_CLKS___S                      0
#define   LPASS_TLBL_CFG___M                     0xFFFFFFFF   
#define   LPASS_TLBL_CFG___S                                   0

#define LPASS_TLBL_CB0_TRIGGER                    (0x17131000)
#define   LPASS_TLBL_CB0_TRIGGER___RWC              QCSR_REG_RW    
#define   LPASS_TLBL_CB0_TRIGGER___POR           0x00000000
#define   LPASS_TLBL_CB0_TRIGGER__SPARE___POR    0x00
#define   LPASS_TLBL_CB0_TRIGGER__CB0_RD_ADDR___POR 0x000000
#define   LPASS_TLBL_CB0_TRIGGER__SPARE___M      0xFF000000
#define   LPASS_TLBL_CB0_TRIGGER__SPARE___S                   24
#define   LPASS_TLBL_CB0_TRIGGER__CB0_RD_ADDR___M 0x00FFFFFF
#define   LPASS_TLBL_CB0_TRIGGER__CB0_RD_ADDR___S               0
#define   LPASS_TLBL_CB0_TRIGGER___M             0xFFFFFFFF   
#define   LPASS_TLBL_CB0_TRIGGER___S                           0

#define LPASS_TLBL_CB0_STATUS                     (0x17131004)
#define   LPASS_TLBL_CB0_STATUS___RWC               QCSR_REG_RW    
#define   LPASS_TLBL_CB0_STATUS___POR            0x00000000
#define   LPASS_TLBL_CB0_STATUS__SPARE_31TO24___POR 0x00
#define   LPASS_TLBL_CB0_STATUS__CB0_RESPONSE_LATENCY___POR 0x0000
#define   LPASS_TLBL_CB0_STATUS__SPARE_7TO1___POR 0x00
#define   LPASS_TLBL_CB0_STATUS__CB0_STATUS_ACK___POR 0x0
#define   LPASS_TLBL_CB0_STATUS__CB0_STATUS___POR 0x0
#define   LPASS_TLBL_CB0_STATUS__SPARE_31TO24___M 0xFF000000
#define   LPASS_TLBL_CB0_STATUS__SPARE_31TO24___S              24
#define   LPASS_TLBL_CB0_STATUS__CB0_RESPONSE_LATENCY___M 0x00FFFF00
#define   LPASS_TLBL_CB0_STATUS__CB0_RESPONSE_LATENCY___S               8
#define   LPASS_TLBL_CB0_STATUS__CB0_RESPONSE_LATENCY__LATENCY          0x0000
#define   LPASS_TLBL_CB0_STATUS__SPARE_7TO1___M  0x000000FE
#define   LPASS_TLBL_CB0_STATUS__SPARE_7TO1___S                1
#define   LPASS_TLBL_CB0_STATUS__CB0_STATUS_ACK___M 0x00000001
#define   LPASS_TLBL_CB0_STATUS__CB0_STATUS_ACK___S               0
#define   LPASS_TLBL_CB0_STATUS__CB0_STATUS_ACK__NO_EFFECT             0x0
#define   LPASS_TLBL_CB0_STATUS__CB0_STATUS_ACK__CLEAR_STATUS             0x1
#define   LPASS_TLBL_CB0_STATUS__CB0_STATUS___M  0x00000001
#define   LPASS_TLBL_CB0_STATUS__CB0_STATUS___S                0
#define   LPASS_TLBL_CB0_STATUS__CB0_STATUS__STATUS             0x0
#define   LPASS_TLBL_CB0_STATUS___M              0xFFFFFFFF   
#define   LPASS_TLBL_CB0_STATUS___S                            0

#define LPASS_TLBL_CB1_TRIGGER                    (0x17132000)
#define   LPASS_TLBL_CB1_TRIGGER___RWC              QCSR_REG_RW    
#define   LPASS_TLBL_CB1_TRIGGER___POR           0x00000000
#define   LPASS_TLBL_CB1_TRIGGER__SPARE___POR    0x00
#define   LPASS_TLBL_CB1_TRIGGER__CB1_RD_ADDR___POR 0x000000
#define   LPASS_TLBL_CB1_TRIGGER__SPARE___M      0xFF000000
#define   LPASS_TLBL_CB1_TRIGGER__SPARE___S                   24
#define   LPASS_TLBL_CB1_TRIGGER__CB1_RD_ADDR___M 0x00FFFFFF
#define   LPASS_TLBL_CB1_TRIGGER__CB1_RD_ADDR___S               0
#define   LPASS_TLBL_CB1_TRIGGER___M             0xFFFFFFFF   
#define   LPASS_TLBL_CB1_TRIGGER___S                           0

#define LPASS_TLBL_CB1_STATUS                     (0x17132004)
#define   LPASS_TLBL_CB1_STATUS___RWC               QCSR_REG_RW    
#define   LPASS_TLBL_CB1_STATUS___POR            0x00000000
#define   LPASS_TLBL_CB1_STATUS__SPARE_31TO24___POR 0x00
#define   LPASS_TLBL_CB1_STATUS__CB1_RESPONSE_LATENCY___POR 0x0000
#define   LPASS_TLBL_CB1_STATUS__SPARE_7TO1___POR 0x00
#define   LPASS_TLBL_CB1_STATUS__CB1_STATUS_ACK___POR 0x0
#define   LPASS_TLBL_CB1_STATUS__CB1_STATUS___POR 0x0
#define   LPASS_TLBL_CB1_STATUS__SPARE_31TO24___M 0xFF000000
#define   LPASS_TLBL_CB1_STATUS__SPARE_31TO24___S              24
#define   LPASS_TLBL_CB1_STATUS__CB1_RESPONSE_LATENCY___M 0x00FFFF00
#define   LPASS_TLBL_CB1_STATUS__CB1_RESPONSE_LATENCY___S               8
#define   LPASS_TLBL_CB1_STATUS__CB1_RESPONSE_LATENCY__LATENCY          0x0000
#define   LPASS_TLBL_CB1_STATUS__SPARE_7TO1___M  0x000000FE
#define   LPASS_TLBL_CB1_STATUS__SPARE_7TO1___S                1
#define   LPASS_TLBL_CB1_STATUS__CB1_STATUS_ACK___M 0x00000001
#define   LPASS_TLBL_CB1_STATUS__CB1_STATUS_ACK___S               0
#define   LPASS_TLBL_CB1_STATUS__CB1_STATUS_ACK__NO_EFFECT             0x0
#define   LPASS_TLBL_CB1_STATUS__CB1_STATUS_ACK__CLEAR_STATUS             0x1
#define   LPASS_TLBL_CB1_STATUS__CB1_STATUS___M  0x00000001
#define   LPASS_TLBL_CB1_STATUS__CB1_STATUS___S                0
#define   LPASS_TLBL_CB1_STATUS__CB1_STATUS__STATUS             0x0
#define   LPASS_TLBL_CB1_STATUS___M              0xFFFFFFFF   
#define   LPASS_TLBL_CB1_STATUS___S                            0

#define LPASS_TLBL_CB2_TRIGGER                    (0x17133000)
#define   LPASS_TLBL_CB2_TRIGGER___RWC              QCSR_REG_RW    
#define   LPASS_TLBL_CB2_TRIGGER___POR           0x00000000
#define   LPASS_TLBL_CB2_TRIGGER__SPARE___POR    0x00
#define   LPASS_TLBL_CB2_TRIGGER__CB2_RD_ADDR___POR 0x000000
#define   LPASS_TLBL_CB2_TRIGGER__SPARE___M      0xFF000000
#define   LPASS_TLBL_CB2_TRIGGER__SPARE___S                   24
#define   LPASS_TLBL_CB2_TRIGGER__CB2_RD_ADDR___M 0x00FFFFFF
#define   LPASS_TLBL_CB2_TRIGGER__CB2_RD_ADDR___S               0
#define   LPASS_TLBL_CB2_TRIGGER___M             0xFFFFFFFF   
#define   LPASS_TLBL_CB2_TRIGGER___S                           0

#define LPASS_TLBL_CB2_STATUS                     (0x17133004)
#define   LPASS_TLBL_CB2_STATUS___RWC               QCSR_REG_RW    
#define   LPASS_TLBL_CB2_STATUS___POR            0x00000000
#define   LPASS_TLBL_CB2_STATUS__SPARE_31TO24___POR 0x00
#define   LPASS_TLBL_CB2_STATUS__CB2_RESPONSE_LATENCY___POR 0x0000
#define   LPASS_TLBL_CB2_STATUS__SPARE_7TO1___POR 0x00
#define   LPASS_TLBL_CB2_STATUS__CB2_STATUS_ACK___POR 0x0
#define   LPASS_TLBL_CB2_STATUS__CB2_STATUS___POR 0x0
#define   LPASS_TLBL_CB2_STATUS__SPARE_31TO24___M 0xFF000000
#define   LPASS_TLBL_CB2_STATUS__SPARE_31TO24___S              24
#define   LPASS_TLBL_CB2_STATUS__CB2_RESPONSE_LATENCY___M 0x00FFFF00
#define   LPASS_TLBL_CB2_STATUS__CB2_RESPONSE_LATENCY___S               8
#define   LPASS_TLBL_CB2_STATUS__CB2_RESPONSE_LATENCY__LATENCY          0x0000
#define   LPASS_TLBL_CB2_STATUS__SPARE_7TO1___M  0x000000FE
#define   LPASS_TLBL_CB2_STATUS__SPARE_7TO1___S                1
#define   LPASS_TLBL_CB2_STATUS__CB2_STATUS_ACK___M 0x00000001
#define   LPASS_TLBL_CB2_STATUS__CB2_STATUS_ACK___S               0
#define   LPASS_TLBL_CB2_STATUS__CB2_STATUS_ACK__NO_EFFECT             0x0
#define   LPASS_TLBL_CB2_STATUS__CB2_STATUS_ACK__CLEAR_STATUS             0x1
#define   LPASS_TLBL_CB2_STATUS__CB2_STATUS___M  0x00000001
#define   LPASS_TLBL_CB2_STATUS__CB2_STATUS___S                0
#define   LPASS_TLBL_CB2_STATUS__CB2_STATUS__STATUS             0x0
#define   LPASS_TLBL_CB2_STATUS___M              0xFFFFFFFF   
#define   LPASS_TLBL_CB2_STATUS___S                            0

#define LPASS_TLBL_CB3_TRIGGER                    (0x17134000)
#define   LPASS_TLBL_CB3_TRIGGER___RWC              QCSR_REG_RW    
#define   LPASS_TLBL_CB3_TRIGGER___POR           0x00000000
#define   LPASS_TLBL_CB3_TRIGGER__SPARE___POR    0x00
#define   LPASS_TLBL_CB3_TRIGGER__CB3_RD_ADDR___POR 0x000000
#define   LPASS_TLBL_CB3_TRIGGER__SPARE___M      0xFF000000
#define   LPASS_TLBL_CB3_TRIGGER__SPARE___S                   24
#define   LPASS_TLBL_CB3_TRIGGER__CB3_RD_ADDR___M 0x00FFFFFF
#define   LPASS_TLBL_CB3_TRIGGER__CB3_RD_ADDR___S               0
#define   LPASS_TLBL_CB3_TRIGGER___M             0xFFFFFFFF   
#define   LPASS_TLBL_CB3_TRIGGER___S                           0

#define LPASS_TLBL_CB3_STATUS                     (0x17134004)
#define   LPASS_TLBL_CB3_STATUS___RWC               QCSR_REG_RW    
#define   LPASS_TLBL_CB3_STATUS___POR            0x00000000
#define   LPASS_TLBL_CB3_STATUS__SPARE_31TO24___POR 0x00
#define   LPASS_TLBL_CB3_STATUS__CB3_RESPONSE_LATENCY___POR 0x0000
#define   LPASS_TLBL_CB3_STATUS__SPARE_7TO1___POR 0x00
#define   LPASS_TLBL_CB3_STATUS__CB3_STATUS_ACK___POR 0x0
#define   LPASS_TLBL_CB3_STATUS__CB3_STATUS___POR 0x0
#define   LPASS_TLBL_CB3_STATUS__SPARE_31TO24___M 0xFF000000
#define   LPASS_TLBL_CB3_STATUS__SPARE_31TO24___S              24
#define   LPASS_TLBL_CB3_STATUS__CB3_RESPONSE_LATENCY___M 0x00FFFF00
#define   LPASS_TLBL_CB3_STATUS__CB3_RESPONSE_LATENCY___S               8
#define   LPASS_TLBL_CB3_STATUS__CB3_RESPONSE_LATENCY__LATENCY          0x0000
#define   LPASS_TLBL_CB3_STATUS__SPARE_7TO1___M  0x000000FE
#define   LPASS_TLBL_CB3_STATUS__SPARE_7TO1___S                1
#define   LPASS_TLBL_CB3_STATUS__CB3_STATUS_ACK___M 0x00000001
#define   LPASS_TLBL_CB3_STATUS__CB3_STATUS_ACK___S               0
#define   LPASS_TLBL_CB3_STATUS__CB3_STATUS_ACK__NO_EFFECT             0x0
#define   LPASS_TLBL_CB3_STATUS__CB3_STATUS_ACK__CLEAR_STATUS             0x1
#define   LPASS_TLBL_CB3_STATUS__CB3_STATUS___M  0x00000001
#define   LPASS_TLBL_CB3_STATUS__CB3_STATUS___S                0
#define   LPASS_TLBL_CB3_STATUS__CB3_STATUS__STATUS             0x0
#define   LPASS_TLBL_CB3_STATUS___M              0xFFFFFFFF   
#define   LPASS_TLBL_CB3_STATUS___S                            0

#define LPASS_RESAMPLER_HW_VERSION                (0x17138000)
#define   LPASS_RESAMPLER_HW_VERSION___RWC          QCSR_REG_RO    
#define   LPASS_RESAMPLER_HW_VERSION___POR       0x40000000
#define   LPASS_RESAMPLER_HW_VERSION__MAJOR___POR 0x4
#define   LPASS_RESAMPLER_HW_VERSION__MINOR___POR 0x000
#define   LPASS_RESAMPLER_HW_VERSION__STEP___POR 0x0000
#define   LPASS_RESAMPLER_HW_VERSION__MAJOR___M  0xF0000000
#define   LPASS_RESAMPLER_HW_VERSION__MAJOR___S               28
#define   LPASS_RESAMPLER_HW_VERSION__MINOR___M  0x0FFF0000
#define   LPASS_RESAMPLER_HW_VERSION__MINOR___S               16
#define   LPASS_RESAMPLER_HW_VERSION__STEP___M   0x0000FFFF
#define   LPASS_RESAMPLER_HW_VERSION__STEP___S                 0
#define   LPASS_RESAMPLER_HW_VERSION___M         0xFFFFFFFF   
#define   LPASS_RESAMPLER_HW_VERSION___S                       0

#define LPASS_RESAMPLER_CONTROL                   (0x17138004)
#define   LPASS_RESAMPLER_CONTROL___RWC             QCSR_REG_RW    
#define   LPASS_RESAMPLER_CONTROL___POR          0x00000003
#define   LPASS_RESAMPLER_CONTROL__DISABLE_MAC_ACCEL___POR 0x0
#define   LPASS_RESAMPLER_CONTROL__DISABLE_BURST_OF_16___POR 0x0
#define   LPASS_RESAMPLER_CONTROL__DISABLE_DUAL_CH___POR 0x0
#define   LPASS_RESAMPLER_CONTROL__DISABLE_SAMPLE_ERROR___POR 0x0
#define   LPASS_RESAMPLER_CONTROL__DISABLE_AHB_ERROR___POR 0x0
#define   LPASS_RESAMPLER_CONTROL__INT1_MASK___POR 0x1
#define   LPASS_RESAMPLER_CONTROL__INT0_MASK___POR 0x1
#define   LPASS_RESAMPLER_CONTROL__DISABLE_MAC_ACCEL___M 0x00000040
#define   LPASS_RESAMPLER_CONTROL__DISABLE_MAC_ACCEL___S               6
#define   LPASS_RESAMPLER_CONTROL__DISABLE_BURST_OF_16___M 0x00000020
#define   LPASS_RESAMPLER_CONTROL__DISABLE_BURST_OF_16___S               5
#define   LPASS_RESAMPLER_CONTROL__DISABLE_DUAL_CH___M 0x00000010
#define   LPASS_RESAMPLER_CONTROL__DISABLE_DUAL_CH___S               4
#define   LPASS_RESAMPLER_CONTROL__DISABLE_SAMPLE_ERROR___M 0x00000008
#define   LPASS_RESAMPLER_CONTROL__DISABLE_SAMPLE_ERROR___S               3
#define   LPASS_RESAMPLER_CONTROL__DISABLE_AHB_ERROR___M 0x00000004
#define   LPASS_RESAMPLER_CONTROL__DISABLE_AHB_ERROR___S               2
#define   LPASS_RESAMPLER_CONTROL__INT1_MASK___M 0x00000002
#define   LPASS_RESAMPLER_CONTROL__INT1_MASK___S               1
#define   LPASS_RESAMPLER_CONTROL__INT1_MASK__MASKS_THE_INTERRUPT             0x1
#define   LPASS_RESAMPLER_CONTROL__INT0_MASK___M 0x00000001
#define   LPASS_RESAMPLER_CONTROL__INT0_MASK___S               0
#define   LPASS_RESAMPLER_CONTROL__INT0_MASK__MASKS_THE_INTERRUPT             0x1
#define   LPASS_RESAMPLER_CONTROL___M            0x0000007F   
#define   LPASS_RESAMPLER_CONTROL___S                          0

#define LPASS_RESAMPLER_STATUS                    (0x17138008)
#define   LPASS_RESAMPLER_STATUS___RWC              QCSR_REG_RO    
#define   LPASS_RESAMPLER_STATUS___POR           0x00000000
#define   LPASS_RESAMPLER_STATUS__JOBS_IN_QUEUE___POR 0x0
#define   LPASS_RESAMPLER_STATUS__CURRENT_CHANNEL___POR 0x00
#define   LPASS_RESAMPLER_STATUS__P_JOB_PROC___POR 0x0
#define   LPASS_RESAMPLER_STATUS__CURRENT_JOB_ID___POR 0x0
#define   LPASS_RESAMPLER_STATUS__OP_STATUS___POR 0x0
#define   LPASS_RESAMPLER_STATUS__JOBS_IN_QUEUE___M 0x00007800
#define   LPASS_RESAMPLER_STATUS__JOBS_IN_QUEUE___S              11
#define   LPASS_RESAMPLER_STATUS__CURRENT_CHANNEL___M 0x000007C0
#define   LPASS_RESAMPLER_STATUS__CURRENT_CHANNEL___S               6
#define   LPASS_RESAMPLER_STATUS__P_JOB_PROC___M 0x00000020
#define   LPASS_RESAMPLER_STATUS__P_JOB_PROC___S               5
#define   LPASS_RESAMPLER_STATUS__CURRENT_JOB_ID___M 0x0000001E
#define   LPASS_RESAMPLER_STATUS__CURRENT_JOB_ID___S               1
#define   LPASS_RESAMPLER_STATUS__OP_STATUS___M  0x00000001
#define   LPASS_RESAMPLER_STATUS__OP_STATUS___S                0
#define   LPASS_RESAMPLER_STATUS__OP_STATUS__IDLE             0x0
#define   LPASS_RESAMPLER_STATUS__OP_STATUS__ACTIVE             0x1
#define   LPASS_RESAMPLER_STATUS___M             0x00007FFF   
#define   LPASS_RESAMPLER_STATUS___S                           0

#define LPASS_RESAMPLER_STREAM_CFG                (0x1713800C)
#define   LPASS_RESAMPLER_STREAM_CFG___RWC          QCSR_REG_RW    
#define   LPASS_RESAMPLER_STREAM_CFG___POR       0x00000000
#define   LPASS_RESAMPLER_STREAM_CFG__DYNAMIC_MODE___POR 0x0
#define   LPASS_RESAMPLER_STREAM_CFG__FORCE_INTERPOL___POR 0x0
#define   LPASS_RESAMPLER_STREAM_CFG__US_INTERP_MODE___POR 0x0
#define   LPASS_RESAMPLER_STREAM_CFG__FIRST_FRAME___POR 0x0
#define   LPASS_RESAMPLER_STREAM_CFG__DATA_WIDTH___POR 0x0
#define   LPASS_RESAMPLER_STREAM_CFG__DS_COEFF_ID___POR 0x0
#define   LPASS_RESAMPLER_STREAM_CFG__US_COEFF_ID___POR 0x0
#define   LPASS_RESAMPLER_STREAM_CFG__OPERATION___POR 0x0
#define   LPASS_RESAMPLER_STREAM_CFG__JOB_ID___POR 0x0
#define   LPASS_RESAMPLER_STREAM_CFG__NUM_OF_CHANNELS___POR 0x00
#define   LPASS_RESAMPLER_STREAM_CFG__SUBMIT_JOB___POR 0x0
#define   LPASS_RESAMPLER_STREAM_CFG__DYNAMIC_MODE___M 0x00400000
#define   LPASS_RESAMPLER_STREAM_CFG__DYNAMIC_MODE___S              22
#define   LPASS_RESAMPLER_STREAM_CFG__DYNAMIC_MODE__OFF             0x0
#define   LPASS_RESAMPLER_STREAM_CFG__DYNAMIC_MODE__ON             0x1
#define   LPASS_RESAMPLER_STREAM_CFG__FORCE_INTERPOL___M 0x00200000
#define   LPASS_RESAMPLER_STREAM_CFG__FORCE_INTERPOL___S              21
#define   LPASS_RESAMPLER_STREAM_CFG__FORCE_INTERPOL__OFF             0x0
#define   LPASS_RESAMPLER_STREAM_CFG__FORCE_INTERPOL__ON             0x1
#define   LPASS_RESAMPLER_STREAM_CFG__US_INTERP_MODE___M 0x00100000
#define   LPASS_RESAMPLER_STREAM_CFG__US_INTERP_MODE___S              20
#define   LPASS_RESAMPLER_STREAM_CFG__US_INTERP_MODE__LINEAR             0x0
#define   LPASS_RESAMPLER_STREAM_CFG__US_INTERP_MODE__QUADRATIC             0x1
#define   LPASS_RESAMPLER_STREAM_CFG__FIRST_FRAME___M 0x00080000
#define   LPASS_RESAMPLER_STREAM_CFG__FIRST_FRAME___S              19
#define   LPASS_RESAMPLER_STREAM_CFG__FIRST_FRAME__FIRST_FRAME             0x1
#define   LPASS_RESAMPLER_STREAM_CFG__DATA_WIDTH___M 0x00040000
#define   LPASS_RESAMPLER_STREAM_CFG__DATA_WIDTH___S              18
#define   LPASS_RESAMPLER_STREAM_CFG__DATA_WIDTH__D16             0x0
#define   LPASS_RESAMPLER_STREAM_CFG__DATA_WIDTH__D32             0x1
#define   LPASS_RESAMPLER_STREAM_CFG__DS_COEFF_ID___M 0x00038000
#define   LPASS_RESAMPLER_STREAM_CFG__DS_COEFF_ID___S              15
#define   LPASS_RESAMPLER_STREAM_CFG__DS_COEFF_ID__C0             0x0
#define   LPASS_RESAMPLER_STREAM_CFG__DS_COEFF_ID__C1             0x1
#define   LPASS_RESAMPLER_STREAM_CFG__US_COEFF_ID___M 0x00007000
#define   LPASS_RESAMPLER_STREAM_CFG__US_COEFF_ID___S              12
#define   LPASS_RESAMPLER_STREAM_CFG__US_COEFF_ID__C0             0x0
#define   LPASS_RESAMPLER_STREAM_CFG__US_COEFF_ID__C1             0x1
#define   LPASS_RESAMPLER_STREAM_CFG__OPERATION___M 0x00000C00
#define   LPASS_RESAMPLER_STREAM_CFG__OPERATION___S              10
#define   LPASS_RESAMPLER_STREAM_CFG__OPERATION__UPSAMPLING             0x1
#define   LPASS_RESAMPLER_STREAM_CFG__OPERATION__DOWNSAMPLING             0x2
#define   LPASS_RESAMPLER_STREAM_CFG__OPERATION__RESAMPLING             0x3
#define   LPASS_RESAMPLER_STREAM_CFG__JOB_ID___M 0x000003C0
#define   LPASS_RESAMPLER_STREAM_CFG__JOB_ID___S               6
#define   LPASS_RESAMPLER_STREAM_CFG__NUM_OF_CHANNELS___M 0x0000003E
#define   LPASS_RESAMPLER_STREAM_CFG__NUM_OF_CHANNELS___S               1
#define   LPASS_RESAMPLER_STREAM_CFG__SUBMIT_JOB___M 0x00000001
#define   LPASS_RESAMPLER_STREAM_CFG__SUBMIT_JOB___S               0
#define   LPASS_RESAMPLER_STREAM_CFG__SUBMIT_JOB__CANCEL             0x0
#define   LPASS_RESAMPLER_STREAM_CFG__SUBMIT_JOB__SUBMITT             0x1
#define   LPASS_RESAMPLER_STREAM_CFG___M         0x007FFFFF   
#define   LPASS_RESAMPLER_STREAM_CFG___S                       0

#define LPASS_RESAMPLER_STRUCTURE_PTR             (0x17138010)
#define   LPASS_RESAMPLER_STRUCTURE_PTR___RWC       QCSR_REG_RW    
#define   LPASS_RESAMPLER_STRUCTURE_PTR___POR    0x00000000
#define   LPASS_RESAMPLER_STRUCTURE_PTR__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_STRUCTURE_PTR__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_STRUCTURE_PTR__ADDRESS___S               0
#define   LPASS_RESAMPLER_STRUCTURE_PTR___M      0xFFFFFFFF   
#define   LPASS_RESAMPLER_STRUCTURE_PTR___S                    0

#define LPASS_RESAMPLER_STRUCTURE_PTR_MSB         (0x17138014)
#define   LPASS_RESAMPLER_STRUCTURE_PTR_MSB___RWC   QCSR_REG_RW    
#define   LPASS_RESAMPLER_STRUCTURE_PTR_MSB___POR 0x00000000
#define   LPASS_RESAMPLER_STRUCTURE_PTR_MSB__ADDRESS___POR 0x0
#define   LPASS_RESAMPLER_STRUCTURE_PTR_MSB__ADDRESS___M 0x0000000F
#define   LPASS_RESAMPLER_STRUCTURE_PTR_MSB__ADDRESS___S               0
#define   LPASS_RESAMPLER_STRUCTURE_PTR_MSB___M  0x0000000F   
#define   LPASS_RESAMPLER_STRUCTURE_PTR_MSB___S                0

#define LPASS_RESAMPLER_ACK                       (0x17138018)
#define   LPASS_RESAMPLER_ACK___RWC                 QCSR_REG_RO    
#define   LPASS_RESAMPLER_ACK___POR              0x00000000
#define   LPASS_RESAMPLER_ACK__VALID___POR       0x0
#define   LPASS_RESAMPLER_ACK__CANCEL_SUCCEEDED___POR 0x0
#define   LPASS_RESAMPLER_ACK__JOB_ID___POR      0x0
#define   LPASS_RESAMPLER_ACK__ACCEPT___POR      0x0
#define   LPASS_RESAMPLER_ACK__VALID___M         0x00000040
#define   LPASS_RESAMPLER_ACK__VALID___S                       6
#define   LPASS_RESAMPLER_ACK__CANCEL_SUCCEEDED___M 0x00000020
#define   LPASS_RESAMPLER_ACK__CANCEL_SUCCEEDED___S               5
#define   LPASS_RESAMPLER_ACK__CANCEL_SUCCEEDED__CANCEL_FAILED             0x0
#define   LPASS_RESAMPLER_ACK__CANCEL_SUCCEEDED__CANCEL_IS_DONE             0x1
#define   LPASS_RESAMPLER_ACK__JOB_ID___M        0x0000001E
#define   LPASS_RESAMPLER_ACK__JOB_ID___S                      1
#define   LPASS_RESAMPLER_ACK__ACCEPT___M        0x00000001
#define   LPASS_RESAMPLER_ACK__ACCEPT___S                      0
#define   LPASS_RESAMPLER_ACK__ACCEPT__REJECTED              0x0
#define   LPASS_RESAMPLER_ACK__ACCEPT__ACCEPTED              0x1
#define   LPASS_RESAMPLER_ACK___M                0x0000007F   
#define   LPASS_RESAMPLER_ACK___S                              0

#define LPASS_RESAMPLER_JOB_STATUS                (0x1713801C)
#define   LPASS_RESAMPLER_JOB_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_RESAMPLER_JOB_STATUS___POR       0x00000000
#define   LPASS_RESAMPLER_JOB_STATUS__JOB15___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB14___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB13___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB12___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB11___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB10___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB9___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB8___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB7___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB6___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB5___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB4___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB3___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB2___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB1___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB0___POR 0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB15___M  0xC0000000
#define   LPASS_RESAMPLER_JOB_STATUS__JOB15___S               30
#define   LPASS_RESAMPLER_JOB_STATUS__JOB15__NIL             0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB15__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB15__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB15__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB14___M  0x30000000
#define   LPASS_RESAMPLER_JOB_STATUS__JOB14___S               28
#define   LPASS_RESAMPLER_JOB_STATUS__JOB14__NIL             0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB14__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB14__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB14__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB13___M  0x0C000000
#define   LPASS_RESAMPLER_JOB_STATUS__JOB13___S               26
#define   LPASS_RESAMPLER_JOB_STATUS__JOB13__NIL             0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB13__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB13__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB13__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB12___M  0x03000000
#define   LPASS_RESAMPLER_JOB_STATUS__JOB12___S               24
#define   LPASS_RESAMPLER_JOB_STATUS__JOB12__NIL             0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB12__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB12__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB12__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB11___M  0x00C00000
#define   LPASS_RESAMPLER_JOB_STATUS__JOB11___S               22
#define   LPASS_RESAMPLER_JOB_STATUS__JOB11__NIL             0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB11__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB11__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB11__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB10___M  0x00300000
#define   LPASS_RESAMPLER_JOB_STATUS__JOB10___S               20
#define   LPASS_RESAMPLER_JOB_STATUS__JOB10__NIL             0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB10__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB10__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB10__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB9___M   0x000C0000
#define   LPASS_RESAMPLER_JOB_STATUS__JOB9___S                18
#define   LPASS_RESAMPLER_JOB_STATUS__JOB9__NIL              0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB9__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB9__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB9__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB8___M   0x00030000
#define   LPASS_RESAMPLER_JOB_STATUS__JOB8___S                16
#define   LPASS_RESAMPLER_JOB_STATUS__JOB8__NIL              0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB8__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB8__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB8__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB7___M   0x0000C000
#define   LPASS_RESAMPLER_JOB_STATUS__JOB7___S                14
#define   LPASS_RESAMPLER_JOB_STATUS__JOB7__NIL              0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB7__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB7__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB7__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB6___M   0x00003000
#define   LPASS_RESAMPLER_JOB_STATUS__JOB6___S                12
#define   LPASS_RESAMPLER_JOB_STATUS__JOB6__NIL              0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB6__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB6__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB6__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB5___M   0x00000C00
#define   LPASS_RESAMPLER_JOB_STATUS__JOB5___S                10
#define   LPASS_RESAMPLER_JOB_STATUS__JOB5__NIL              0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB5__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB5__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB5__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB4___M   0x00000300
#define   LPASS_RESAMPLER_JOB_STATUS__JOB4___S                 8
#define   LPASS_RESAMPLER_JOB_STATUS__JOB4__NIL              0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB4__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB4__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB4__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB3___M   0x000000C0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB3___S                 6
#define   LPASS_RESAMPLER_JOB_STATUS__JOB3__NIL              0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB3__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB3__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB3__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB2___M   0x00000030
#define   LPASS_RESAMPLER_JOB_STATUS__JOB2___S                 4
#define   LPASS_RESAMPLER_JOB_STATUS__JOB2__NIL              0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB2__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB2__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB2__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB1___M   0x0000000C
#define   LPASS_RESAMPLER_JOB_STATUS__JOB1___S                 2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB1__NIL              0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB1__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB1__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB1__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS__JOB0___M   0x00000003
#define   LPASS_RESAMPLER_JOB_STATUS__JOB0___S                 0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB0__NIL              0x0
#define   LPASS_RESAMPLER_JOB_STATUS__JOB0__DONE             0x1
#define   LPASS_RESAMPLER_JOB_STATUS__JOB0__AHB_ERROR             0x2
#define   LPASS_RESAMPLER_JOB_STATUS__JOB0__SAMPLE_COUNT_ERROR             0x3
#define   LPASS_RESAMPLER_JOB_STATUS___M         0xFFFFFFFF   
#define   LPASS_RESAMPLER_JOB_STATUS___S                       0

#define LPASS_RESAMPLER_JOB_CLEAR                 (0x17138020)
#define   LPASS_RESAMPLER_JOB_CLEAR___RWC           QCSR_REG_RW    
#define   LPASS_RESAMPLER_JOB_CLEAR___POR        0x00000000
#define   LPASS_RESAMPLER_JOB_CLEAR__CLEAR___POR 0x00000000
#define   LPASS_RESAMPLER_JOB_CLEAR__CLEAR___M   0xFFFFFFFF
#define   LPASS_RESAMPLER_JOB_CLEAR__CLEAR___S                 0
#define   LPASS_RESAMPLER_JOB_CLEAR___M          0xFFFFFFFF   
#define   LPASS_RESAMPLER_JOB_CLEAR___S                        0

#define LPASS_RESAMPLER_FRAME_SIZE                (0x17138024)
#define   LPASS_RESAMPLER_FRAME_SIZE___RWC          QCSR_REG_RW    
#define   LPASS_RESAMPLER_FRAME_SIZE___POR       0x00000000
#define   LPASS_RESAMPLER_FRAME_SIZE__OUTPUT_FRAME_SIZE___POR 0x0000
#define   LPASS_RESAMPLER_FRAME_SIZE__INPUT_FRAME_SIZE___POR 0x0000
#define   LPASS_RESAMPLER_FRAME_SIZE__OUTPUT_FRAME_SIZE___M 0x7FFF0000
#define   LPASS_RESAMPLER_FRAME_SIZE__OUTPUT_FRAME_SIZE___S              16
#define   LPASS_RESAMPLER_FRAME_SIZE__INPUT_FRAME_SIZE___M 0x00007FFF
#define   LPASS_RESAMPLER_FRAME_SIZE__INPUT_FRAME_SIZE___S               0
#define   LPASS_RESAMPLER_FRAME_SIZE___M         0x7FFF7FFF   
#define   LPASS_RESAMPLER_FRAME_SIZE___S                       0

#define LPASS_RESAMPLER_FILT_INDEX_PTRS_I         (0x17138028)
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_I___RWC   QCSR_REG_RW    
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_I___POR 0x00000000
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_I__UPSAMPLER_FLT_OPTR___POR 0x000
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_I__UPSAMPLER_FLT_FPTR___POR 0x000
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_I__UPSAMPLER_FLT_OPTR___M 0x00FFF000
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_I__UPSAMPLER_FLT_OPTR___S              12
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_I__UPSAMPLER_FLT_FPTR___M 0x00000FFF
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_I__UPSAMPLER_FLT_FPTR___S               0
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_I___M  0x00FFFFFF   
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_I___S                0

#define LPASS_RESAMPLER_FILT_INDEX_PTRS_II        (0x1713802C)
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_II___RWC  QCSR_REG_RW    
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_II___POR 0x00000000
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_II__DNSAMPLER_FLT_FPTR___POR 0x000
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_II__RESAMPLER_IPTR___POR 0x000
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_II__DNSAMPLER_FLT_FPTR___M 0x00FFF000
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_II__DNSAMPLER_FLT_FPTR___S              12
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_II__RESAMPLER_IPTR___M 0x00000FFF
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_II__RESAMPLER_IPTR___S               0
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_II___M 0x00FFFFFF   
#define   LPASS_RESAMPLER_FILT_INDEX_PTRS_II___S               0

#define LPASS_RESAMPLER_US_CUR_PHASE              (0x17138030)
#define   LPASS_RESAMPLER_US_CUR_PHASE___RWC        QCSR_REG_RW    
#define   LPASS_RESAMPLER_US_CUR_PHASE___POR     0x00000000
#define   LPASS_RESAMPLER_US_CUR_PHASE__INTPHASE___POR 0x00
#define   LPASS_RESAMPLER_US_CUR_PHASE__FRACPHASE___POR 0x00000
#define   LPASS_RESAMPLER_US_CUR_PHASE__INTPHASE___M 0x07F80000
#define   LPASS_RESAMPLER_US_CUR_PHASE__INTPHASE___S              19
#define   LPASS_RESAMPLER_US_CUR_PHASE__FRACPHASE___M 0x0007FFFF
#define   LPASS_RESAMPLER_US_CUR_PHASE__FRACPHASE___S               0
#define   LPASS_RESAMPLER_US_CUR_PHASE___M       0x07FFFFFF   
#define   LPASS_RESAMPLER_US_CUR_PHASE___S                     0

#define LPASS_RESAMPLER_US_FILTER_CONSTS          (0x17138034)
#define   LPASS_RESAMPLER_US_FILTER_CONSTS___RWC    QCSR_REG_RW    
#define   LPASS_RESAMPLER_US_FILTER_CONSTS___POR 0x00000000
#define   LPASS_RESAMPLER_US_FILTER_CONSTS__FRACCONST___POR 0x000000
#define   LPASS_RESAMPLER_US_FILTER_CONSTS__SHIFTCONST___POR 0x00
#define   LPASS_RESAMPLER_US_FILTER_CONSTS__FRACCONST___M 0x1FFFFFE0
#define   LPASS_RESAMPLER_US_FILTER_CONSTS__FRACCONST___S               5
#define   LPASS_RESAMPLER_US_FILTER_CONSTS__SHIFTCONST___M 0x0000001F
#define   LPASS_RESAMPLER_US_FILTER_CONSTS__SHIFTCONST___S               0
#define   LPASS_RESAMPLER_US_FILTER_CONSTS___M   0x1FFFFFFF   
#define   LPASS_RESAMPLER_US_FILTER_CONSTS___S                 0

#define LPASS_RESAMPLER_US_PHASE_STEP_SIZE        (0x17138038)
#define   LPASS_RESAMPLER_US_PHASE_STEP_SIZE___RWC  QCSR_REG_RW    
#define   LPASS_RESAMPLER_US_PHASE_STEP_SIZE___POR 0x00000000
#define   LPASS_RESAMPLER_US_PHASE_STEP_SIZE__INTPHASESTEPSIZE___POR 0x00
#define   LPASS_RESAMPLER_US_PHASE_STEP_SIZE__FRACPHASESTEPSIZE___POR 0x00000
#define   LPASS_RESAMPLER_US_PHASE_STEP_SIZE__INTPHASESTEPSIZE___M 0x07F80000
#define   LPASS_RESAMPLER_US_PHASE_STEP_SIZE__INTPHASESTEPSIZE___S              19
#define   LPASS_RESAMPLER_US_PHASE_STEP_SIZE__FRACPHASESTEPSIZE___M 0x0007FFFF
#define   LPASS_RESAMPLER_US_PHASE_STEP_SIZE__FRACPHASESTEPSIZE___S               0
#define   LPASS_RESAMPLER_US_PHASE_STEP_SIZE___M 0x07FFFFFF   
#define   LPASS_RESAMPLER_US_PHASE_STEP_SIZE___S               0

#define LPASS_RESAMPLER_US_OUTPUT_FREQ            (0x1713803C)
#define   LPASS_RESAMPLER_US_OUTPUT_FREQ___RWC      QCSR_REG_RW    
#define   LPASS_RESAMPLER_US_OUTPUT_FREQ___POR   0x00000000
#define   LPASS_RESAMPLER_US_OUTPUT_FREQ__OUTFREQ___POR 0x00000
#define   LPASS_RESAMPLER_US_OUTPUT_FREQ__OUTFREQ___M 0x0007FFFF
#define   LPASS_RESAMPLER_US_OUTPUT_FREQ__OUTFREQ___S               0
#define   LPASS_RESAMPLER_US_OUTPUT_FREQ___M     0x0007FFFF   
#define   LPASS_RESAMPLER_US_OUTPUT_FREQ___S                   0

#define LPASS_RESAMPLER_DS_CFG                    (0x17138040)
#define   LPASS_RESAMPLER_DS_CFG___RWC              QCSR_REG_RW    
#define   LPASS_RESAMPLER_DS_CFG___POR           0x00000000
#define   LPASS_RESAMPLER_DS_CFG__DS_FILT_MEM_SIZE___POR 0x000
#define   LPASS_RESAMPLER_DS_CFG__DS_STEP___POR  0x00
#define   LPASS_RESAMPLER_DS_CFG__DS_FACTOR___POR 0x00
#define   LPASS_RESAMPLER_DS_CFG__DS_FILT_MEM_SIZE___M 0x003FFC00
#define   LPASS_RESAMPLER_DS_CFG__DS_FILT_MEM_SIZE___S              10
#define   LPASS_RESAMPLER_DS_CFG__DS_STEP___M    0x000003E0
#define   LPASS_RESAMPLER_DS_CFG__DS_STEP___S                  5
#define   LPASS_RESAMPLER_DS_CFG__DS_FACTOR___M  0x0000001F
#define   LPASS_RESAMPLER_DS_CFG__DS_FACTOR___S                0
#define   LPASS_RESAMPLER_DS_CFG___M             0x003FFFFF   
#define   LPASS_RESAMPLER_DS_CFG___S                           0

#define LPASS_RESAMPLER_FILT_MEM_BASE_ADDR        (0x17138044)
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR___RWC  QCSR_REG_RW    
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR___POR 0x00000000
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR__ADDR___POR 0x00000000
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR__ADDR___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR__ADDR___S               0
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR___M 0xFFFFFFFF   
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR___S               0

#define LPASS_RESAMPLER_FILT_MEM_BASE_ADDR_MSB    (0x17138048)
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR_MSB___RWC QCSR_REG_RW    
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR_MSB___POR 0x00000000
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR_MSB__ADDR___POR 0x0
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR_MSB__ADDR___M 0x0000000F
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR_MSB__ADDR___S               0
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR_MSB___M 0x0000000F   
#define   LPASS_RESAMPLER_FILT_MEM_BASE_ADDR_MSB___S               0

#define LPASS_RESAMPLER_STREAM_PROCESS_COUNTER    (0x1713804C)
#define   LPASS_RESAMPLER_STREAM_PROCESS_COUNTER___RWC QCSR_REG_RO    
#define   LPASS_RESAMPLER_STREAM_PROCESS_COUNTER___POR 0x00000000
#define   LPASS_RESAMPLER_STREAM_PROCESS_COUNTER__CLKS___POR 0x00000000
#define   LPASS_RESAMPLER_STREAM_PROCESS_COUNTER__CLKS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_STREAM_PROCESS_COUNTER__CLKS___S               0
#define   LPASS_RESAMPLER_STREAM_PROCESS_COUNTER___M 0xFFFFFFFF   
#define   LPASS_RESAMPLER_STREAM_PROCESS_COUNTER___S               0

#define LPASS_RESAMPLER_STREAM_XFER_COUNTER       (0x17138050)
#define   LPASS_RESAMPLER_STREAM_XFER_COUNTER___RWC QCSR_REG_RO    
#define   LPASS_RESAMPLER_STREAM_XFER_COUNTER___POR 0x00000000
#define   LPASS_RESAMPLER_STREAM_XFER_COUNTER__CLKS___POR 0x00000000
#define   LPASS_RESAMPLER_STREAM_XFER_COUNTER__CLKS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_STREAM_XFER_COUNTER__CLKS___S               0
#define   LPASS_RESAMPLER_STREAM_XFER_COUNTER___M 0xFFFFFFFF   
#define   LPASS_RESAMPLER_STREAM_XFER_COUNTER___S               0

#define LPASS_RESAMPLER_STREAM_HALT_COUNTER       (0x17138054)
#define   LPASS_RESAMPLER_STREAM_HALT_COUNTER___RWC QCSR_REG_RO    
#define   LPASS_RESAMPLER_STREAM_HALT_COUNTER___POR 0x00000000
#define   LPASS_RESAMPLER_STREAM_HALT_COUNTER__CLKS___POR 0x00000000
#define   LPASS_RESAMPLER_STREAM_HALT_COUNTER__CLKS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_STREAM_HALT_COUNTER__CLKS___S               0
#define   LPASS_RESAMPLER_STREAM_HALT_COUNTER___M 0xFFFFFFFF   
#define   LPASS_RESAMPLER_STREAM_HALT_COUNTER___S               0

#define LPASS_RESAMPLER_CH7_0_IBUF_OFFSET         (0x17138058)
#define   LPASS_RESAMPLER_CH7_0_IBUF_OFFSET___RWC   QCSR_REG_RW    
#define   LPASS_RESAMPLER_CH7_0_IBUF_OFFSET___POR 0x00000000
#define   LPASS_RESAMPLER_CH7_0_IBUF_OFFSET__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_CH7_0_IBUF_OFFSET__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_CH7_0_IBUF_OFFSET__ADDRESS___S               0
#define   LPASS_RESAMPLER_CH7_0_IBUF_OFFSET___M  0xFFFFFFFF   
#define   LPASS_RESAMPLER_CH7_0_IBUF_OFFSET___S                0

#define LPASS_RESAMPLER_CH7_0_OBUF_OFFSET         (0x1713805C)
#define   LPASS_RESAMPLER_CH7_0_OBUF_OFFSET___RWC   QCSR_REG_RW    
#define   LPASS_RESAMPLER_CH7_0_OBUF_OFFSET___POR 0x00000000
#define   LPASS_RESAMPLER_CH7_0_OBUF_OFFSET__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_CH7_0_OBUF_OFFSET__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_CH7_0_OBUF_OFFSET__ADDRESS___S               0
#define   LPASS_RESAMPLER_CH7_0_OBUF_OFFSET___M  0xFFFFFFFF   
#define   LPASS_RESAMPLER_CH7_0_OBUF_OFFSET___S                0

#define LPASS_RESAMPLER_CH15_8_IBUF_OFFSET        (0x17138060)
#define   LPASS_RESAMPLER_CH15_8_IBUF_OFFSET___RWC  QCSR_REG_RW    
#define   LPASS_RESAMPLER_CH15_8_IBUF_OFFSET___POR 0x00000000
#define   LPASS_RESAMPLER_CH15_8_IBUF_OFFSET__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_CH15_8_IBUF_OFFSET__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_CH15_8_IBUF_OFFSET__ADDRESS___S               0
#define   LPASS_RESAMPLER_CH15_8_IBUF_OFFSET___M 0xFFFFFFFF   
#define   LPASS_RESAMPLER_CH15_8_IBUF_OFFSET___S               0

#define LPASS_RESAMPLER_CH15_8_OBUF_OFFSET        (0x17138064)
#define   LPASS_RESAMPLER_CH15_8_OBUF_OFFSET___RWC  QCSR_REG_RW    
#define   LPASS_RESAMPLER_CH15_8_OBUF_OFFSET___POR 0x00000000
#define   LPASS_RESAMPLER_CH15_8_OBUF_OFFSET__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_CH15_8_OBUF_OFFSET__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_CH15_8_OBUF_OFFSET__ADDRESS___S               0
#define   LPASS_RESAMPLER_CH15_8_OBUF_OFFSET___M 0xFFFFFFFF   
#define   LPASS_RESAMPLER_CH15_8_OBUF_OFFSET___S               0

#define LPASS_RESAMPLER_CH23_16_IBUF_OFFSET       (0x17138068)
#define   LPASS_RESAMPLER_CH23_16_IBUF_OFFSET___RWC QCSR_REG_RW    
#define   LPASS_RESAMPLER_CH23_16_IBUF_OFFSET___POR 0x00000000
#define   LPASS_RESAMPLER_CH23_16_IBUF_OFFSET__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_CH23_16_IBUF_OFFSET__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_CH23_16_IBUF_OFFSET__ADDRESS___S               0
#define   LPASS_RESAMPLER_CH23_16_IBUF_OFFSET___M 0xFFFFFFFF   
#define   LPASS_RESAMPLER_CH23_16_IBUF_OFFSET___S               0

#define LPASS_RESAMPLER_CH23_16_OBUF_OFFSET       (0x1713806C)
#define   LPASS_RESAMPLER_CH23_16_OBUF_OFFSET___RWC QCSR_REG_RW    
#define   LPASS_RESAMPLER_CH23_16_OBUF_OFFSET___POR 0x00000000
#define   LPASS_RESAMPLER_CH23_16_OBUF_OFFSET__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_CH23_16_OBUF_OFFSET__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_CH23_16_OBUF_OFFSET__ADDRESS___S               0
#define   LPASS_RESAMPLER_CH23_16_OBUF_OFFSET___M 0xFFFFFFFF   
#define   LPASS_RESAMPLER_CH23_16_OBUF_OFFSET___S               0

#define LPASS_RESAMPLER_CH31_24_IBUF_OFFSET       (0x17138070)
#define   LPASS_RESAMPLER_CH31_24_IBUF_OFFSET___RWC QCSR_REG_RW    
#define   LPASS_RESAMPLER_CH31_24_IBUF_OFFSET___POR 0x00000000
#define   LPASS_RESAMPLER_CH31_24_IBUF_OFFSET__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_CH31_24_IBUF_OFFSET__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_CH31_24_IBUF_OFFSET__ADDRESS___S               0
#define   LPASS_RESAMPLER_CH31_24_IBUF_OFFSET___M 0xFFFFFFFF   
#define   LPASS_RESAMPLER_CH31_24_IBUF_OFFSET___S               0

#define LPASS_RESAMPLER_CH31_24_OBUF_OFFSET       (0x17138074)
#define   LPASS_RESAMPLER_CH31_24_OBUF_OFFSET___RWC QCSR_REG_RW    
#define   LPASS_RESAMPLER_CH31_24_OBUF_OFFSET___POR 0x00000000
#define   LPASS_RESAMPLER_CH31_24_OBUF_OFFSET__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_CH31_24_OBUF_OFFSET__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_CH31_24_OBUF_OFFSET__ADDRESS___S               0
#define   LPASS_RESAMPLER_CH31_24_OBUF_OFFSET___M 0xFFFFFFFF   
#define   LPASS_RESAMPLER_CH31_24_OBUF_OFFSET___S               0

#define LPASS_RESAMPLER_CH0_IBUF_ADDR             (0x17138078)
#define   LPASS_RESAMPLER_CH0_IBUF_ADDR___RWC       QCSR_REG_RW    
#define   LPASS_RESAMPLER_CH0_IBUF_ADDR___POR    0x00000000
#define   LPASS_RESAMPLER_CH0_IBUF_ADDR__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_CH0_IBUF_ADDR__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_CH0_IBUF_ADDR__ADDRESS___S               0
#define   LPASS_RESAMPLER_CH0_IBUF_ADDR___M      0xFFFFFFFF   
#define   LPASS_RESAMPLER_CH0_IBUF_ADDR___S                    0

#define LPASS_RESAMPLER_CH0_OBUF_ADDR             (0x1713807C)
#define   LPASS_RESAMPLER_CH0_OBUF_ADDR___RWC       QCSR_REG_RW    
#define   LPASS_RESAMPLER_CH0_OBUF_ADDR___POR    0x00000000
#define   LPASS_RESAMPLER_CH0_OBUF_ADDR__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_CH0_OBUF_ADDR__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_CH0_OBUF_ADDR__ADDRESS___S               0
#define   LPASS_RESAMPLER_CH0_OBUF_ADDR___M      0xFFFFFFFF   
#define   LPASS_RESAMPLER_CH0_OBUF_ADDR___S                    0

#define LPASS_RESAMPLER_CH1_IBUF_ADDR             (0x17138080)
#define   LPASS_RESAMPLER_CH1_IBUF_ADDR___RWC       QCSR_REG_RW    
#define   LPASS_RESAMPLER_CH1_IBUF_ADDR___POR    0x00000000
#define   LPASS_RESAMPLER_CH1_IBUF_ADDR__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_CH1_IBUF_ADDR__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_CH1_IBUF_ADDR__ADDRESS___S               0
#define   LPASS_RESAMPLER_CH1_IBUF_ADDR___M      0xFFFFFFFF   
#define   LPASS_RESAMPLER_CH1_IBUF_ADDR___S                    0

#define LPASS_RESAMPLER_CH1_OBUF_ADDR             (0x17138084)
#define   LPASS_RESAMPLER_CH1_OBUF_ADDR___RWC       QCSR_REG_RW    
#define   LPASS_RESAMPLER_CH1_OBUF_ADDR___POR    0x00000000
#define   LPASS_RESAMPLER_CH1_OBUF_ADDR__ADDRESS___POR 0x00000000
#define   LPASS_RESAMPLER_CH1_OBUF_ADDR__ADDRESS___M 0xFFFFFFFF
#define   LPASS_RESAMPLER_CH1_OBUF_ADDR__ADDRESS___S               0
#define   LPASS_RESAMPLER_CH1_OBUF_ADDR___M      0xFFFFFFFF   
#define   LPASS_RESAMPLER_CH1_OBUF_ADDR___S                    0

#define LPASS_CORE_QOS_HW_VERSION                 (0x17140000)
#define   LPASS_CORE_QOS_HW_VERSION___RWC           QCSR_REG_RO    
#define   LPASS_CORE_QOS_HW_VERSION___POR        0x20000000
#define   LPASS_CORE_QOS_HW_VERSION__MAJOR___POR 0x2
#define   LPASS_CORE_QOS_HW_VERSION__MINOR___POR 0x0
#define   LPASS_CORE_QOS_HW_VERSION__STEP___POR  0x0
#define   LPASS_CORE_QOS_HW_VERSION__MAJOR___M   0xF0000000
#define   LPASS_CORE_QOS_HW_VERSION__MAJOR___S                28
#define   LPASS_CORE_QOS_HW_VERSION__MINOR___M   0x0FFF0000
#define   LPASS_CORE_QOS_HW_VERSION__MINOR___S                16
#define   LPASS_CORE_QOS_HW_VERSION__STEP___M    0x0000FFFF
#define   LPASS_CORE_QOS_HW_VERSION__STEP___S                  0
#define   LPASS_CORE_QOS_HW_VERSION___M          0xFFFFFFFF   
#define   LPASS_CORE_QOS_HW_VERSION___S                        0

#define LPASS_CORE_QOS_NOC_CGC                    (0x17140004)
#define   LPASS_CORE_QOS_NOC_CGC___RWC              QCSR_REG_RW    
#define   LPASS_CORE_QOS_NOC_CGC___POR           0x00000000
#define   LPASS_CORE_QOS_NOC_CGC__DEBUG___POR    0x0
#define   LPASS_CORE_QOS_NOC_CGC__DEBUG___M      0x00000010
#define   LPASS_CORE_QOS_NOC_CGC__DEBUG___S                    4
#define   LPASS_CORE_QOS_NOC_CGC___M             0x00000010   
#define   LPASS_CORE_QOS_NOC_CGC___S                           4

#define LPASS_CORE_QOS_WINDOW                     (0x17140100)
#define   LPASS_CORE_QOS_WINDOW___RWC               QCSR_REG_RW    
#define   LPASS_CORE_QOS_WINDOW___POR            0x00000000
#define   LPASS_CORE_QOS_WINDOW__ENABLE___POR    0x0
#define   LPASS_CORE_QOS_WINDOW__WINDOW___POR    0x0000000
#define   LPASS_CORE_QOS_WINDOW__ENABLE___M      0x80000000
#define   LPASS_CORE_QOS_WINDOW__ENABLE___S                   31
#define   LPASS_CORE_QOS_WINDOW__WINDOW___M      0x0FFFFFFF
#define   LPASS_CORE_QOS_WINDOW__WINDOW___S                    0
#define   LPASS_CORE_QOS_WINDOW___M              0x8FFFFFFF   
#define   LPASS_CORE_QOS_WINDOW___S                            0

#define LPASS_CORE_QOS_QTIMER_START               (0x17140104)
#define   LPASS_CORE_QOS_QTIMER_START___RWC         QCSR_REG_RO    
#define   LPASS_CORE_QOS_QTIMER_START___POR      0x00000000
#define   LPASS_CORE_QOS_QTIMER_START__MSB___POR 0x00000000
#define   LPASS_CORE_QOS_QTIMER_START__MSB___M   0xFFFFFFFF
#define   LPASS_CORE_QOS_QTIMER_START__MSB___S                 0
#define   LPASS_CORE_QOS_QTIMER_START___M        0xFFFFFFFF   
#define   LPASS_CORE_QOS_QTIMER_START___S                      0

#define LPASS_CORE_QOS_QTIMER_END                 (0x17140108)
#define   LPASS_CORE_QOS_QTIMER_END___RWC           QCSR_REG_RO    
#define   LPASS_CORE_QOS_QTIMER_END___POR        0x00000000
#define   LPASS_CORE_QOS_QTIMER_END__MSB___POR   0x00000000
#define   LPASS_CORE_QOS_QTIMER_END__MSB___M     0xFFFFFFFF
#define   LPASS_CORE_QOS_QTIMER_END__MSB___S                   0
#define   LPASS_CORE_QOS_QTIMER_END___M          0xFFFFFFFF   
#define   LPASS_CORE_QOS_QTIMER_END___S                        0

#define LPASS_CORE_QOS_TRANSACTION                (0x17140110)
#define   LPASS_CORE_QOS_TRANSACTION___RWC          QCSR_REG_RW    
#define   LPASS_CORE_QOS_TRANSACTION___POR       0x00000000
#define   LPASS_CORE_QOS_TRANSACTION__ADDR___POR 0x000000
#define   LPASS_CORE_QOS_TRANSACTION__WRITE_PHASE_LAT___POR 0x0
#define   LPASS_CORE_QOS_TRANSACTION__DATA_LATENCY___POR 0x0
#define   LPASS_CORE_QOS_TRANSACTION__ADEVICE___POR 0x0
#define   LPASS_CORE_QOS_TRANSACTION__AWRITE___POR 0x0
#define   LPASS_CORE_QOS_TRANSACTION__ADDR___M   0xFFFFFF00
#define   LPASS_CORE_QOS_TRANSACTION__ADDR___S                 8
#define   LPASS_CORE_QOS_TRANSACTION__WRITE_PHASE_LAT___M 0x00000008
#define   LPASS_CORE_QOS_TRANSACTION__WRITE_PHASE_LAT___S               3
#define   LPASS_CORE_QOS_TRANSACTION__DATA_LATENCY___M 0x00000004
#define   LPASS_CORE_QOS_TRANSACTION__DATA_LATENCY___S               2
#define   LPASS_CORE_QOS_TRANSACTION__ADEVICE___M 0x00000002
#define   LPASS_CORE_QOS_TRANSACTION__ADEVICE___S               1
#define   LPASS_CORE_QOS_TRANSACTION__AWRITE___M 0x00000001
#define   LPASS_CORE_QOS_TRANSACTION__AWRITE___S               0
#define   LPASS_CORE_QOS_TRANSACTION___M         0xFFFFFF0F   
#define   LPASS_CORE_QOS_TRANSACTION___S                       0

#define LPASS_CORE_QOS_TRANSACTION_MID            (0x17140250)
#define   LPASS_CORE_QOS_TRANSACTION_MID___RWC      QCSR_REG_RW    
#define   LPASS_CORE_QOS_TRANSACTION_MID___POR   0x00000000
#define   LPASS_CORE_QOS_TRANSACTION_MID__AMID_MASK___POR 0x00
#define   LPASS_CORE_QOS_TRANSACTION_MID__AMID___POR 0x00
#define   LPASS_CORE_QOS_TRANSACTION_MID__AMID_MASK___M 0x0000FF00
#define   LPASS_CORE_QOS_TRANSACTION_MID__AMID_MASK___S               8
#define   LPASS_CORE_QOS_TRANSACTION_MID__AMID___M 0x000000FF
#define   LPASS_CORE_QOS_TRANSACTION_MID__AMID___S               0
#define   LPASS_CORE_QOS_TRANSACTION_MID___M     0x0000FFFF   
#define   LPASS_CORE_QOS_TRANSACTION_MID___S                   0

#define LPASS_CORE_QOS_TRANSACTION_SID            (0x17140254)
#define   LPASS_CORE_QOS_TRANSACTION_SID___RWC      QCSR_REG_RW    
#define   LPASS_CORE_QOS_TRANSACTION_SID___POR   0x00000000
#define   LPASS_CORE_QOS_TRANSACTION_SID__ASID_MASK___POR 0x00
#define   LPASS_CORE_QOS_TRANSACTION_SID__ASID___POR 0x00
#define   LPASS_CORE_QOS_TRANSACTION_SID__ASID_MASK___M 0x00003F00
#define   LPASS_CORE_QOS_TRANSACTION_SID__ASID_MASK___S               8
#define   LPASS_CORE_QOS_TRANSACTION_SID__ASID___M 0x0000003F
#define   LPASS_CORE_QOS_TRANSACTION_SID__ASID___S               0
#define   LPASS_CORE_QOS_TRANSACTION_SID___M     0x00003F3F   
#define   LPASS_CORE_QOS_TRANSACTION_SID___S                   0

#define LPASS_CORE_QOS_MASKS                      (0x17140114)
#define   LPASS_CORE_QOS_MASKS___RWC                QCSR_REG_RW    
#define   LPASS_CORE_QOS_MASKS___POR             0x00000000
#define   LPASS_CORE_QOS_MASKS__ADDR_MASK___POR  0x000000
#define   LPASS_CORE_QOS_MASKS__ADDR_MASK___M    0xFFFFFF00
#define   LPASS_CORE_QOS_MASKS__ADDR_MASK___S                  8
#define   LPASS_CORE_QOS_MASKS___M               0xFFFFFF00   
#define   LPASS_CORE_QOS_MASKS___S                             8

#define LPASS_CORE_QOS_LAT_BUCKET0                (0x17140118)
#define   LPASS_CORE_QOS_LAT_BUCKET0___RWC          QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET0___POR       0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET0__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET0__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET0__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET0__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET0__COUNT___M  0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET0__COUNT___S                0
#define   LPASS_CORE_QOS_LAT_BUCKET0___M         0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET0___S                       0

#define LPASS_CORE_QOS_LAT_BUCKET1                (0x1714011C)
#define   LPASS_CORE_QOS_LAT_BUCKET1___RWC          QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET1___POR       0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET1__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET1__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET1__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET1__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET1__COUNT___M  0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET1__COUNT___S                0
#define   LPASS_CORE_QOS_LAT_BUCKET1___M         0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET1___S                       0

#define LPASS_CORE_QOS_LAT_BUCKET2                (0x17140120)
#define   LPASS_CORE_QOS_LAT_BUCKET2___RWC          QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET2___POR       0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET2__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET2__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET2__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET2__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET2__COUNT___M  0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET2__COUNT___S                0
#define   LPASS_CORE_QOS_LAT_BUCKET2___M         0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET2___S                       0

#define LPASS_CORE_QOS_LAT_BUCKET3                (0x17140124)
#define   LPASS_CORE_QOS_LAT_BUCKET3___RWC          QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET3___POR       0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET3__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET3__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET3__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET3__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET3__COUNT___M  0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET3__COUNT___S                0
#define   LPASS_CORE_QOS_LAT_BUCKET3___M         0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET3___S                       0

#define LPASS_CORE_QOS_LAT_BUCKET4                (0x17140128)
#define   LPASS_CORE_QOS_LAT_BUCKET4___RWC          QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET4___POR       0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET4__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET4__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET4__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET4__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET4__COUNT___M  0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET4__COUNT___S                0
#define   LPASS_CORE_QOS_LAT_BUCKET4___M         0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET4___S                       0

#define LPASS_CORE_QOS_LAT_BUCKET5                (0x1714012C)
#define   LPASS_CORE_QOS_LAT_BUCKET5___RWC          QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET5___POR       0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET5__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET5__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET5__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET5__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET5__COUNT___M  0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET5__COUNT___S                0
#define   LPASS_CORE_QOS_LAT_BUCKET5___M         0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET5___S                       0

#define LPASS_CORE_QOS_LAT_BUCKET6                (0x17140130)
#define   LPASS_CORE_QOS_LAT_BUCKET6___RWC          QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET6___POR       0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET6__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET6__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET6__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET6__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET6__COUNT___M  0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET6__COUNT___S                0
#define   LPASS_CORE_QOS_LAT_BUCKET6___M         0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET6___S                       0

#define LPASS_CORE_QOS_LAT_BUCKET7                (0x17140134)
#define   LPASS_CORE_QOS_LAT_BUCKET7___RWC          QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET7___POR       0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET7__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET7__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET7__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET7__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET7__COUNT___M  0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET7__COUNT___S                0
#define   LPASS_CORE_QOS_LAT_BUCKET7___M         0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET7___S                       0

#define LPASS_CORE_QOS_LAT_BUCKET8                (0x17140138)
#define   LPASS_CORE_QOS_LAT_BUCKET8___RWC          QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET8___POR       0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET8__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET8__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET8__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET8__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET8__COUNT___M  0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET8__COUNT___S                0
#define   LPASS_CORE_QOS_LAT_BUCKET8___M         0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET8___S                       0

#define LPASS_CORE_QOS_LAT_BUCKET9                (0x1714013C)
#define   LPASS_CORE_QOS_LAT_BUCKET9___RWC          QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET9___POR       0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET9__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET9__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET9__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET9__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET9__COUNT___M  0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET9__COUNT___S                0
#define   LPASS_CORE_QOS_LAT_BUCKET9___M         0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET9___S                       0

#define LPASS_CORE_QOS_LAT_BUCKET10               (0x17140140)
#define   LPASS_CORE_QOS_LAT_BUCKET10___RWC         QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET10___POR      0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET10__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET10__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET10__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET10__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET10__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET10__COUNT___S               0
#define   LPASS_CORE_QOS_LAT_BUCKET10___M        0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET10___S                      0

#define LPASS_CORE_QOS_LAT_BUCKET11               (0x17140144)
#define   LPASS_CORE_QOS_LAT_BUCKET11___RWC         QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET11___POR      0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET11__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET11__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET11__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET11__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET11__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET11__COUNT___S               0
#define   LPASS_CORE_QOS_LAT_BUCKET11___M        0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET11___S                      0

#define LPASS_CORE_QOS_LAT_BUCKET12               (0x17140148)
#define   LPASS_CORE_QOS_LAT_BUCKET12___RWC         QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET12___POR      0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET12__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET12__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET12__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET12__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET12__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET12__COUNT___S               0
#define   LPASS_CORE_QOS_LAT_BUCKET12___M        0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET12___S                      0

#define LPASS_CORE_QOS_LAT_BUCKET13               (0x1714014C)
#define   LPASS_CORE_QOS_LAT_BUCKET13___RWC         QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET13___POR      0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET13__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET13__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET13__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET13__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET13__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET13__COUNT___S               0
#define   LPASS_CORE_QOS_LAT_BUCKET13___M        0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET13___S                      0

#define LPASS_CORE_QOS_LAT_BUCKET14               (0x17140150)
#define   LPASS_CORE_QOS_LAT_BUCKET14___RWC         QCSR_REG_RW    
#define   LPASS_CORE_QOS_LAT_BUCKET14___POR      0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET14__THRESHOLD___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET14__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET14__THRESHOLD___M 0xFFFF0000
#define   LPASS_CORE_QOS_LAT_BUCKET14__THRESHOLD___S              16
#define   LPASS_CORE_QOS_LAT_BUCKET14__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET14__COUNT___S               0
#define   LPASS_CORE_QOS_LAT_BUCKET14___M        0xFFFFFFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET14___S                      0

#define LPASS_CORE_QOS_LAT_BUCKET15               (0x17140154)
#define   LPASS_CORE_QOS_LAT_BUCKET15___RWC         QCSR_REG_RO    
#define   LPASS_CORE_QOS_LAT_BUCKET15___POR      0x00000000
#define   LPASS_CORE_QOS_LAT_BUCKET15__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_LAT_BUCKET15__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_LAT_BUCKET15__COUNT___S               0
#define   LPASS_CORE_QOS_LAT_BUCKET15___M        0x0000FFFF   
#define   LPASS_CORE_QOS_LAT_BUCKET15___S                      0

#define LPASS_CORE_QOS_BW_BANDWIDTH               (0x17140168)
#define   LPASS_CORE_QOS_BW_BANDWIDTH___RWC         QCSR_REG_RO    
#define   LPASS_CORE_QOS_BW_BANDWIDTH___POR      0x00000000
#define   LPASS_CORE_QOS_BW_BANDWIDTH__BW___POR  0x00000
#define   LPASS_CORE_QOS_BW_BANDWIDTH__BW___M    0x000FFFFF
#define   LPASS_CORE_QOS_BW_BANDWIDTH__BW___S                  0
#define   LPASS_CORE_QOS_BW_BANDWIDTH___M        0x000FFFFF   
#define   LPASS_CORE_QOS_BW_BANDWIDTH___S                      0

#define LPASS_CORE_QOS_BURST_BUCKET0              (0x17140188)
#define   LPASS_CORE_QOS_BURST_BUCKET0___RWC        QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET0___POR     0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET0__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET0__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET0__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET0___M       0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET0___S                     0

#define LPASS_CORE_QOS_BURST_BUCKET1              (0x1714018C)
#define   LPASS_CORE_QOS_BURST_BUCKET1___RWC        QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET1___POR     0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET1__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET1__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET1__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET1___M       0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET1___S                     0

#define LPASS_CORE_QOS_BURST_BUCKET2              (0x17140190)
#define   LPASS_CORE_QOS_BURST_BUCKET2___RWC        QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET2___POR     0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET2__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET2__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET2__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET2___M       0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET2___S                     0

#define LPASS_CORE_QOS_BURST_BUCKET3              (0x17140194)
#define   LPASS_CORE_QOS_BURST_BUCKET3___RWC        QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET3___POR     0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET3__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET3__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET3__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET3___M       0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET3___S                     0

#define LPASS_CORE_QOS_BURST_BUCKET4              (0x17140198)
#define   LPASS_CORE_QOS_BURST_BUCKET4___RWC        QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET4___POR     0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET4__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET4__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET4__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET4___M       0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET4___S                     0

#define LPASS_CORE_QOS_BURST_BUCKET5              (0x1714019C)
#define   LPASS_CORE_QOS_BURST_BUCKET5___RWC        QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET5___POR     0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET5__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET5__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET5__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET5___M       0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET5___S                     0

#define LPASS_CORE_QOS_BURST_BUCKET6              (0x17140200)
#define   LPASS_CORE_QOS_BURST_BUCKET6___RWC        QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET6___POR     0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET6__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET6__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET6__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET6___M       0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET6___S                     0

#define LPASS_CORE_QOS_BURST_BUCKET7              (0x17140204)
#define   LPASS_CORE_QOS_BURST_BUCKET7___RWC        QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET7___POR     0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET7__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET7__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET7__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET7___M       0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET7___S                     0

#define LPASS_CORE_QOS_BURST_BUCKET8              (0x17140208)
#define   LPASS_CORE_QOS_BURST_BUCKET8___RWC        QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET8___POR     0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET8__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET8__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET8__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET8___M       0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET8___S                     0

#define LPASS_CORE_QOS_BURST_BUCKET9              (0x1714020C)
#define   LPASS_CORE_QOS_BURST_BUCKET9___RWC        QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET9___POR     0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET9__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET9__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET9__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET9___M       0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET9___S                     0

#define LPASS_CORE_QOS_BURST_BUCKET10             (0x17140210)
#define   LPASS_CORE_QOS_BURST_BUCKET10___RWC       QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET10___POR    0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET10__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET10__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET10__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET10___M      0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET10___S                    0

#define LPASS_CORE_QOS_BURST_BUCKET11             (0x17140214)
#define   LPASS_CORE_QOS_BURST_BUCKET11___RWC       QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET11___POR    0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET11__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET11__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET11__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET11___M      0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET11___S                    0

#define LPASS_CORE_QOS_BURST_BUCKET12             (0x17140218)
#define   LPASS_CORE_QOS_BURST_BUCKET12___RWC       QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET12___POR    0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET12__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET12__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET12__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET12___M      0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET12___S                    0

#define LPASS_CORE_QOS_BURST_BUCKET13             (0x1714021C)
#define   LPASS_CORE_QOS_BURST_BUCKET13___RWC       QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET13___POR    0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET13__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET13__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET13__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET13___M      0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET13___S                    0

#define LPASS_CORE_QOS_BURST_BUCKET14             (0x17140220)
#define   LPASS_CORE_QOS_BURST_BUCKET14___RWC       QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET14___POR    0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET14__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET14__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET14__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET14___M      0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET14___S                    0

#define LPASS_CORE_QOS_BURST_BUCKET15             (0x17140224)
#define   LPASS_CORE_QOS_BURST_BUCKET15___RWC       QCSR_REG_RO    
#define   LPASS_CORE_QOS_BURST_BUCKET15___POR    0x00000000
#define   LPASS_CORE_QOS_BURST_BUCKET15__COUNT___POR 0x0000
#define   LPASS_CORE_QOS_BURST_BUCKET15__COUNT___M 0x0000FFFF
#define   LPASS_CORE_QOS_BURST_BUCKET15__COUNT___S               0
#define   LPASS_CORE_QOS_BURST_BUCKET15___M      0x0000FFFF   
#define   LPASS_CORE_QOS_BURST_BUCKET15___S                    0

#define LPASS_CORE_QOS_OT_THRESHOLD               (0x17140248)
#define   LPASS_CORE_QOS_OT_THRESHOLD___RWC         QCSR_REG_RW    
#define   LPASS_CORE_QOS_OT_THRESHOLD___POR      0x00000000
#define   LPASS_CORE_QOS_OT_THRESHOLD__THRESHOLD2___POR 0x00
#define   LPASS_CORE_QOS_OT_THRESHOLD__THRESHOLD1___POR 0x00
#define   LPASS_CORE_QOS_OT_THRESHOLD__THRESHOLD0___POR 0x00
#define   LPASS_CORE_QOS_OT_THRESHOLD__THRESHOLD2___M 0x00FF0000
#define   LPASS_CORE_QOS_OT_THRESHOLD__THRESHOLD2___S              16
#define   LPASS_CORE_QOS_OT_THRESHOLD__THRESHOLD1___M 0x0000FF00
#define   LPASS_CORE_QOS_OT_THRESHOLD__THRESHOLD1___S               8
#define   LPASS_CORE_QOS_OT_THRESHOLD__THRESHOLD0___M 0x000000FF
#define   LPASS_CORE_QOS_OT_THRESHOLD__THRESHOLD0___S               0
#define   LPASS_CORE_QOS_OT_THRESHOLD___M        0x00FFFFFF   
#define   LPASS_CORE_QOS_OT_THRESHOLD___S                      0

#define LPASS_CORE_QOS_OT_LEVEL                   (0x1714024C)
#define   LPASS_CORE_QOS_OT_LEVEL___RWC             QCSR_REG_RW    
#define   LPASS_CORE_QOS_OT_LEVEL___POR          0x00000000
#define   LPASS_CORE_QOS_OT_LEVEL__BIN3___POR    0x0
#define   LPASS_CORE_QOS_OT_LEVEL__BIN2___POR    0x0
#define   LPASS_CORE_QOS_OT_LEVEL__BIN1___POR    0x0
#define   LPASS_CORE_QOS_OT_LEVEL__BIN0___POR    0x0
#define   LPASS_CORE_QOS_OT_LEVEL__RESULT___POR  0x0
#define   LPASS_CORE_QOS_OT_LEVEL__BIN3___M      0x00030000
#define   LPASS_CORE_QOS_OT_LEVEL__BIN3___S                   16
#define   LPASS_CORE_QOS_OT_LEVEL__BIN2___M      0x00003000
#define   LPASS_CORE_QOS_OT_LEVEL__BIN2___S                   12
#define   LPASS_CORE_QOS_OT_LEVEL__BIN1___M      0x00000300
#define   LPASS_CORE_QOS_OT_LEVEL__BIN1___S                    8
#define   LPASS_CORE_QOS_OT_LEVEL__BIN0___M      0x00000030
#define   LPASS_CORE_QOS_OT_LEVEL__BIN0___S                    4
#define   LPASS_CORE_QOS_OT_LEVEL__RESULT___M    0x00000003
#define   LPASS_CORE_QOS_OT_LEVEL__RESULT___S                  0
#define   LPASS_CORE_QOS_OT_LEVEL___M            0x00033333   
#define   LPASS_CORE_QOS_OT_LEVEL___S                          0

#define LPASS_CORE_QOS_PRIORITY_CONFIG0           (0x17140500)
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0___RWC     QCSR_REG_RW    
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0___POR  0x11111111
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL1_3___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL1_2___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL1_1___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL1_0___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL0_3___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL0_2___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL0_1___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL0_0___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL1_3___M 0x10000000
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL1_3___S              28
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL1_2___M 0x01000000
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL1_2___S              24
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL1_1___M 0x00100000
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL1_1___S              20
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL1_0___M 0x00010000
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL1_0___S              16
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL0_3___M 0x00001000
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL0_3___S              12
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL0_2___M 0x00000100
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL0_2___S               8
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL0_1___M 0x00000010
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL0_1___S               4
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL0_0___M 0x00000001
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0__MODE_SEL0_0___S               0
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0___M    0x11111111   
#define   LPASS_CORE_QOS_PRIORITY_CONFIG0___S                  0

#define LPASS_CORE_QOS_PRIORITY_CONFIG1           (0x17140504)
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1___RWC     QCSR_REG_RW    
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1___POR  0x11111111
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL3_3___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL3_2___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL3_1___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL3_0___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL2_3___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL2_2___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL2_1___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL2_0___POR 0x1
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL3_3___M 0x10000000
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL3_3___S              28
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL3_2___M 0x01000000
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL3_2___S              24
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL3_1___M 0x00100000
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL3_1___S              20
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL3_0___M 0x00010000
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL3_0___S              16
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL2_3___M 0x00001000
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL2_3___S              12
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL2_2___M 0x00000100
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL2_2___S               8
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL2_1___M 0x00000010
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL2_1___S               4
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL2_0___M 0x00000001
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1__MODE_SEL2_0___S               0
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1___M    0x11111111   
#define   LPASS_CORE_QOS_PRIORITY_CONFIG1___S                  0

#define LPASS_CORE_QOS_PRIORITY_CONFIG2           (0x17140508)
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2___RWC     QCSR_REG_RW    
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2___POR  0x00000000
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2__INCL_SID___POR 0x0
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2__INCL_REQ___POR 0x0
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2__INCL_DANGER___POR 0x0
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2__INCL_SID___M 0x00000100
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2__INCL_SID___S               8
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2__INCL_REQ___M 0x00000010
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2__INCL_REQ___S               4
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2__INCL_DANGER___M 0x00000001
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2__INCL_DANGER___S               0
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2___M    0x00000111   
#define   LPASS_CORE_QOS_PRIORITY_CONFIG2___S                  0

#define LPASS_CORE_QOS_DL_PRIORITY_LUT            (0x1714050C)
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT___RWC      QCSR_REG_RW    
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT___POR   0x00000000
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT__VAL_3___POR 0x0
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT__VAL_2___POR 0x0
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT__VAL_1___POR 0x0
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT__VAL_0___POR 0x0
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT__VAL_3___M 0x00007000
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT__VAL_3___S              12
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT__VAL_2___M 0x00000700
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT__VAL_2___S               8
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT__VAL_1___M 0x00000070
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT__VAL_1___S               4
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT__VAL_0___M 0x00000007
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT__VAL_0___S               0
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT___M     0x00007777   
#define   LPASS_CORE_QOS_DL_PRIORITY_LUT___S                   0

#define LPASS_CORE_QOS_SID_PRIORITY_LUT0          (0x17140510)
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0___RWC    QCSR_REG_RW    
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0___POR 0x00000000
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_7___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_6___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_5___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_4___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_3___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_2___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_1___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_0___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_7___M 0x70000000
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_7___S              28
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_6___M 0x07000000
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_6___S              24
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_5___M 0x00700000
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_5___S              20
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_4___M 0x00070000
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_4___S              16
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_3___M 0x00007000
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_3___S              12
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_2___M 0x00000700
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_2___S               8
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_1___M 0x00000070
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_1___S               4
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_0___M 0x00000007
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0__VAL_0___S               0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0___M   0x77777777   
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT0___S                 0

#define LPASS_CORE_QOS_SID_PRIORITY_LUT1          (0x17140514)
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1___RWC    QCSR_REG_RW    
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1___POR 0x00000000
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_15___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_14___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_13___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_12___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_11___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_10___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_9___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_8___POR 0x0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_15___M 0x70000000
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_15___S              28
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_14___M 0x07000000
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_14___S              24
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_13___M 0x00700000
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_13___S              20
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_12___M 0x00070000
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_12___S              16
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_11___M 0x00007000
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_11___S              12
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_10___M 0x00000700
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_10___S               8
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_9___M 0x00000070
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_9___S               4
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_8___M 0x00000007
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1__VAL_8___S               0
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1___M   0x77777777   
#define   LPASS_CORE_QOS_SID_PRIORITY_LUT1___S                 0

#define LPASS_CORE_QOS_SID_EN0                    (0x17140518)
#define   LPASS_CORE_QOS_SID_EN0___RWC              QCSR_REG_RW    
#define   LPASS_CORE_QOS_SID_EN0___POR           0x00000000
#define   LPASS_CORE_QOS_SID_EN0__VAL_7___POR    0x0
#define   LPASS_CORE_QOS_SID_EN0__VAL_6___POR    0x0
#define   LPASS_CORE_QOS_SID_EN0__VAL_5___POR    0x0
#define   LPASS_CORE_QOS_SID_EN0__VAL_4___POR    0x0
#define   LPASS_CORE_QOS_SID_EN0__VAL_3___POR    0x0
#define   LPASS_CORE_QOS_SID_EN0__VAL_2___POR    0x0
#define   LPASS_CORE_QOS_SID_EN0__VAL_1___POR    0x0
#define   LPASS_CORE_QOS_SID_EN0__VAL_0___POR    0x0
#define   LPASS_CORE_QOS_SID_EN0__VAL_7___M      0x10000000
#define   LPASS_CORE_QOS_SID_EN0__VAL_7___S                   28
#define   LPASS_CORE_QOS_SID_EN0__VAL_6___M      0x01000000
#define   LPASS_CORE_QOS_SID_EN0__VAL_6___S                   24
#define   LPASS_CORE_QOS_SID_EN0__VAL_5___M      0x00100000
#define   LPASS_CORE_QOS_SID_EN0__VAL_5___S                   20
#define   LPASS_CORE_QOS_SID_EN0__VAL_4___M      0x00010000
#define   LPASS_CORE_QOS_SID_EN0__VAL_4___S                   16
#define   LPASS_CORE_QOS_SID_EN0__VAL_3___M      0x00001000
#define   LPASS_CORE_QOS_SID_EN0__VAL_3___S                   12
#define   LPASS_CORE_QOS_SID_EN0__VAL_2___M      0x00000100
#define   LPASS_CORE_QOS_SID_EN0__VAL_2___S                    8
#define   LPASS_CORE_QOS_SID_EN0__VAL_1___M      0x00000010
#define   LPASS_CORE_QOS_SID_EN0__VAL_1___S                    4
#define   LPASS_CORE_QOS_SID_EN0__VAL_0___M      0x00000001
#define   LPASS_CORE_QOS_SID_EN0__VAL_0___S                    0
#define   LPASS_CORE_QOS_SID_EN0___M             0x11111111   
#define   LPASS_CORE_QOS_SID_EN0___S                           0

#define LPASS_CORE_QOS_SID_EN1                    (0x1714051C)
#define   LPASS_CORE_QOS_SID_EN1___RWC              QCSR_REG_RW    
#define   LPASS_CORE_QOS_SID_EN1___POR           0x00000000
#define   LPASS_CORE_QOS_SID_EN1__VAL_15___POR   0x0
#define   LPASS_CORE_QOS_SID_EN1__VAL_14___POR   0x0
#define   LPASS_CORE_QOS_SID_EN1__VAL_13___POR   0x0
#define   LPASS_CORE_QOS_SID_EN1__VAL_12___POR   0x0
#define   LPASS_CORE_QOS_SID_EN1__VAL_11___POR   0x0
#define   LPASS_CORE_QOS_SID_EN1__VAL_10___POR   0x0
#define   LPASS_CORE_QOS_SID_EN1__VAL_9___POR    0x0
#define   LPASS_CORE_QOS_SID_EN1__VAL_8___POR    0x0
#define   LPASS_CORE_QOS_SID_EN1__VAL_15___M     0x10000000
#define   LPASS_CORE_QOS_SID_EN1__VAL_15___S                  28
#define   LPASS_CORE_QOS_SID_EN1__VAL_14___M     0x01000000
#define   LPASS_CORE_QOS_SID_EN1__VAL_14___S                  24
#define   LPASS_CORE_QOS_SID_EN1__VAL_13___M     0x00100000
#define   LPASS_CORE_QOS_SID_EN1__VAL_13___S                  20
#define   LPASS_CORE_QOS_SID_EN1__VAL_12___M     0x00010000
#define   LPASS_CORE_QOS_SID_EN1__VAL_12___S                  16
#define   LPASS_CORE_QOS_SID_EN1__VAL_11___M     0x00001000
#define   LPASS_CORE_QOS_SID_EN1__VAL_11___S                  12
#define   LPASS_CORE_QOS_SID_EN1__VAL_10___M     0x00000100
#define   LPASS_CORE_QOS_SID_EN1__VAL_10___S                   8
#define   LPASS_CORE_QOS_SID_EN1__VAL_9___M      0x00000010
#define   LPASS_CORE_QOS_SID_EN1__VAL_9___S                    4
#define   LPASS_CORE_QOS_SID_EN1__VAL_8___M      0x00000001
#define   LPASS_CORE_QOS_SID_EN1__VAL_8___S                    0
#define   LPASS_CORE_QOS_SID_EN1___M             0x11111111   
#define   LPASS_CORE_QOS_SID_EN1___S                           0

#define LPASS_CORE_QOS_REQ_EN                     (0x17140520)
#define   LPASS_CORE_QOS_REQ_EN___RWC               QCSR_REG_RW    
#define   LPASS_CORE_QOS_REQ_EN___POR            0x00000000
#define   LPASS_CORE_QOS_REQ_EN__VAL_7___POR     0x0
#define   LPASS_CORE_QOS_REQ_EN__VAL_6___POR     0x0
#define   LPASS_CORE_QOS_REQ_EN__VAL_5___POR     0x0
#define   LPASS_CORE_QOS_REQ_EN__VAL_4___POR     0x0
#define   LPASS_CORE_QOS_REQ_EN__VAL_3___POR     0x0
#define   LPASS_CORE_QOS_REQ_EN__VAL_2___POR     0x0
#define   LPASS_CORE_QOS_REQ_EN__VAL_1___POR     0x0
#define   LPASS_CORE_QOS_REQ_EN__VAL_0___POR     0x0
#define   LPASS_CORE_QOS_REQ_EN__VAL_7___M       0x10000000
#define   LPASS_CORE_QOS_REQ_EN__VAL_7___S                    28
#define   LPASS_CORE_QOS_REQ_EN__VAL_6___M       0x01000000
#define   LPASS_CORE_QOS_REQ_EN__VAL_6___S                    24
#define   LPASS_CORE_QOS_REQ_EN__VAL_5___M       0x00100000
#define   LPASS_CORE_QOS_REQ_EN__VAL_5___S                    20
#define   LPASS_CORE_QOS_REQ_EN__VAL_4___M       0x00010000
#define   LPASS_CORE_QOS_REQ_EN__VAL_4___S                    16
#define   LPASS_CORE_QOS_REQ_EN__VAL_3___M       0x00001000
#define   LPASS_CORE_QOS_REQ_EN__VAL_3___S                    12
#define   LPASS_CORE_QOS_REQ_EN__VAL_2___M       0x00000100
#define   LPASS_CORE_QOS_REQ_EN__VAL_2___S                     8
#define   LPASS_CORE_QOS_REQ_EN__VAL_1___M       0x00000010
#define   LPASS_CORE_QOS_REQ_EN__VAL_1___S                     4
#define   LPASS_CORE_QOS_REQ_EN__VAL_0___M       0x00000001
#define   LPASS_CORE_QOS_REQ_EN__VAL_0___S                     0
#define   LPASS_CORE_QOS_REQ_EN___M              0x11111111   
#define   LPASS_CORE_QOS_REQ_EN___S                            0

#define LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT (0x17140524)
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT___RWC QCSR_REG_RW    
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT___POR 0x00000000
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_3___POR 0x0
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_2___POR 0x0
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_1___POR 0x0
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_0___POR 0x0
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_3___M 0x00001000
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_3___S              12
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_2___M 0x00000100
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_2___S               8
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_1___M 0x00000010
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_1___S               4
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_0___M 0x00000001
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT__VAL_0___S               0
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT___M 0x00001111   
#define   LPASS_CORE_QOS_DANGER_PRIORITY_ENABLE_LUT___S               0

#define LPASS_CORE_QOS_DANGER_THREAD              (0x17140530)
#define   LPASS_CORE_QOS_DANGER_THREAD___RWC        QCSR_REG_RW    
#define   LPASS_CORE_QOS_DANGER_THREAD___POR     0x00000000
#define   LPASS_CORE_QOS_DANGER_THREAD__THREAD3___POR 0x0
#define   LPASS_CORE_QOS_DANGER_THREAD__THREAD2___POR 0x0
#define   LPASS_CORE_QOS_DANGER_THREAD__THREAD1___POR 0x0
#define   LPASS_CORE_QOS_DANGER_THREAD__THREAD0___POR 0x0
#define   LPASS_CORE_QOS_DANGER_THREAD__THREAD3___M 0x00003000
#define   LPASS_CORE_QOS_DANGER_THREAD__THREAD3___S              12
#define   LPASS_CORE_QOS_DANGER_THREAD__THREAD2___M 0x00000300
#define   LPASS_CORE_QOS_DANGER_THREAD__THREAD2___S               8
#define   LPASS_CORE_QOS_DANGER_THREAD__THREAD1___M 0x00000030
#define   LPASS_CORE_QOS_DANGER_THREAD__THREAD1___S               4
#define   LPASS_CORE_QOS_DANGER_THREAD__THREAD0___M 0x00000003
#define   LPASS_CORE_QOS_DANGER_THREAD__THREAD0___S               0
#define   LPASS_CORE_QOS_DANGER_THREAD___M       0x00003333   
#define   LPASS_CORE_QOS_DANGER_THREAD___S                     0

#define LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN      (0x17141000)
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN___RWC QCSR_REG_RW    
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN___POR 0x00000000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__OT_EXTREME___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__OT_LEVEL___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT15___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT14___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT13___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT12___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT11___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT10___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT9___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT8___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT7___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT6___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT5___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT4___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT3___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT2___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT1___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT0___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__OT_EXTREME___M 0x00020000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__OT_EXTREME___S              17
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__OT_LEVEL___M 0x00010000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__OT_LEVEL___S              16
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT15___M 0x00008000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT15___S              15
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT14___M 0x00004000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT14___S              14
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT13___M 0x00002000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT13___S              13
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT12___M 0x00001000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT12___S              12
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT11___M 0x00000800
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT11___S              11
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT10___M 0x00000400
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT10___S              10
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT9___M 0x00000200
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT9___S               9
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT8___M 0x00000100
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT8___S               8
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT7___M 0x00000080
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT7___S               7
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT6___M 0x00000040
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT6___S               6
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT5___M 0x00000020
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT5___S               5
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT4___M 0x00000010
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT4___S               4
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT3___M 0x00000008
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT3___S               3
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT2___M 0x00000004
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT2___S               2
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT1___M 0x00000002
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT1___S               1
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT0___M 0x00000001
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN__LAT0___S               0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN___M 0x0003FFFF   
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_EN___S               0

#define LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS  (0x17141004)
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS___RWC QCSR_REG_RW    
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS___POR 0x00000000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_EXTREME_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_EXTREME_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_LEVEL_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_LEVEL_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT15_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT15_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT14_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT14_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT13_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT13_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT12_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT12_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT11_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT11_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT10_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT10_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT9_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT9_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT8_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT8_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT7_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT7_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT6_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT6_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT5_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT5_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT4_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT4_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT3_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT3_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT2_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT2_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT1_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT1_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT0_CLR___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT0_STA___POR 0x0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_EXTREME_CLR___M 0x00020000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_EXTREME_CLR___S              17
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_EXTREME_STA___M 0x00020000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_EXTREME_STA___S              17
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_LEVEL_CLR___M 0x00010000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_LEVEL_CLR___S              16
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_LEVEL_STA___M 0x00010000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__OT_LEVEL_STA___S              16
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT15_CLR___M 0x00008000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT15_CLR___S              15
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT15_STA___M 0x00008000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT15_STA___S              15
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT14_CLR___M 0x00004000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT14_CLR___S              14
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT14_STA___M 0x00004000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT14_STA___S              14
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT13_CLR___M 0x00002000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT13_CLR___S              13
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT13_STA___M 0x00002000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT13_STA___S              13
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT12_CLR___M 0x00001000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT12_CLR___S              12
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT12_STA___M 0x00001000
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT12_STA___S              12
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT11_CLR___M 0x00000800
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT11_CLR___S              11
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT11_STA___M 0x00000800
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT11_STA___S              11
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT10_CLR___M 0x00000400
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT10_CLR___S              10
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT10_STA___M 0x00000400
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT10_STA___S              10
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT9_CLR___M 0x00000200
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT9_CLR___S               9
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT9_STA___M 0x00000200
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT9_STA___S               9
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT8_CLR___M 0x00000100
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT8_CLR___S               8
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT8_STA___M 0x00000100
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT8_STA___S               8
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT7_CLR___M 0x00000080
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT7_CLR___S               7
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT7_STA___M 0x00000080
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT7_STA___S               7
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT6_CLR___M 0x00000040
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT6_CLR___S               6
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT6_STA___M 0x00000040
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT6_STA___S               6
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT5_CLR___M 0x00000020
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT5_CLR___S               5
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT5_STA___M 0x00000020
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT5_STA___S               5
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT4_CLR___M 0x00000010
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT4_CLR___S               4
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT4_STA___M 0x00000010
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT4_STA___S               4
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT3_CLR___M 0x00000008
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT3_CLR___S               3
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT3_STA___M 0x00000008
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT3_STA___S               3
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT2_CLR___M 0x00000004
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT2_CLR___S               2
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT2_STA___M 0x00000004
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT2_STA___S               2
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT1_CLR___M 0x00000002
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT1_CLR___S               1
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT1_STA___M 0x00000002
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT1_STA___S               1
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT0_CLR___M 0x00000001
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT0_CLR___S               0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT0_STA___M 0x00000001
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS__LAT0_STA___S               0
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS___M 0x0003FFFF   
#define   LPASS_CORE_QOS_Q6_DEBUG_INTERRUPT_STATUS___S               0

#define LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN    (0x17142000)
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN___RWC QCSR_REG_RW    
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN___POR 0x00000000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__OT_EXTREME___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__OT_LEVEL___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT15___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT14___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT13___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT12___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT11___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT10___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT9___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT8___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT7___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT6___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT5___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT4___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT3___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT2___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT1___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT0___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__OT_EXTREME___M 0x00020000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__OT_EXTREME___S              17
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__OT_LEVEL___M 0x00010000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__OT_LEVEL___S              16
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT15___M 0x00008000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT15___S              15
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT14___M 0x00004000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT14___S              14
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT13___M 0x00002000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT13___S              13
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT12___M 0x00001000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT12___S              12
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT11___M 0x00000800
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT11___S              11
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT10___M 0x00000400
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT10___S              10
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT9___M 0x00000200
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT9___S               9
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT8___M 0x00000100
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT8___S               8
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT7___M 0x00000080
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT7___S               7
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT6___M 0x00000040
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT6___S               6
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT5___M 0x00000020
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT5___S               5
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT4___M 0x00000010
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT4___S               4
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT3___M 0x00000008
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT3___S               3
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT2___M 0x00000004
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT2___S               2
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT1___M 0x00000002
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT1___S               1
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT0___M 0x00000001
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN__LAT0___S               0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN___M 0x0003FFFF   
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_EN___S               0

#define LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS (0x17142004)
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS___RWC QCSR_REG_RW    
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS___POR 0x00000000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_EXTREME_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_EXTREME_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_LEVEL_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_LEVEL_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT15_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT15_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT14_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT14_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT13_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT13_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT12_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT12_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT11_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT11_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT10_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT10_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT9_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT9_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT8_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT8_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT7_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT7_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT6_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT6_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT5_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT5_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT4_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT4_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT3_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT3_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT2_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT2_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT1_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT1_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT0_CLR___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT0_STA___POR 0x0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_EXTREME_CLR___M 0x00020000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_EXTREME_CLR___S              17
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_EXTREME_STA___M 0x00020000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_EXTREME_STA___S              17
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_LEVEL_CLR___M 0x00010000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_LEVEL_CLR___S              16
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_LEVEL_STA___M 0x00010000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__OT_LEVEL_STA___S              16
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT15_CLR___M 0x00008000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT15_CLR___S              15
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT15_STA___M 0x00008000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT15_STA___S              15
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT14_CLR___M 0x00004000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT14_CLR___S              14
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT14_STA___M 0x00004000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT14_STA___S              14
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT13_CLR___M 0x00002000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT13_CLR___S              13
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT13_STA___M 0x00002000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT13_STA___S              13
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT12_CLR___M 0x00001000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT12_CLR___S              12
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT12_STA___M 0x00001000
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT12_STA___S              12
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT11_CLR___M 0x00000800
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT11_CLR___S              11
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT11_STA___M 0x00000800
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT11_STA___S              11
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT10_CLR___M 0x00000400
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT10_CLR___S              10
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT10_STA___M 0x00000400
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT10_STA___S              10
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT9_CLR___M 0x00000200
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT9_CLR___S               9
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT9_STA___M 0x00000200
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT9_STA___S               9
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT8_CLR___M 0x00000100
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT8_CLR___S               8
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT8_STA___M 0x00000100
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT8_STA___S               8
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT7_CLR___M 0x00000080
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT7_CLR___S               7
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT7_STA___M 0x00000080
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT7_STA___S               7
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT6_CLR___M 0x00000040
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT6_CLR___S               6
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT6_STA___M 0x00000040
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT6_STA___S               6
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT5_CLR___M 0x00000020
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT5_CLR___S               5
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT5_STA___M 0x00000020
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT5_STA___S               5
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT4_CLR___M 0x00000010
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT4_CLR___S               4
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT4_STA___M 0x00000010
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT4_STA___S               4
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT3_CLR___M 0x00000008
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT3_CLR___S               3
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT3_STA___M 0x00000008
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT3_STA___S               3
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT2_CLR___M 0x00000004
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT2_CLR___S               2
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT2_STA___M 0x00000004
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT2_STA___S               2
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT1_CLR___M 0x00000002
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT1_CLR___S               1
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT1_STA___M 0x00000002
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT1_STA___S               1
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT0_CLR___M 0x00000001
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT0_CLR___S               0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT0_STA___M 0x00000001
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS__LAT0_STA___S               0
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS___M 0x0003FFFF   
#define   LPASS_CORE_QOS_APPS_DEBUG_INTERRUPT_STATUS___S               0

#define LPASS_AHBL_ABT_HW_VERSION                 (0x17143000)
#define   LPASS_AHBL_ABT_HW_VERSION___RWC           QCSR_REG_RO    
#define   LPASS_AHBL_ABT_HW_VERSION___POR        0x10000000
#define   LPASS_AHBL_ABT_HW_VERSION__MAJOR___POR 0x1
#define   LPASS_AHBL_ABT_HW_VERSION__MINOR___POR 0x000
#define   LPASS_AHBL_ABT_HW_VERSION__STEP___POR  0x0000
#define   LPASS_AHBL_ABT_HW_VERSION__MAJOR___M   0xF0000000
#define   LPASS_AHBL_ABT_HW_VERSION__MAJOR___S                28
#define   LPASS_AHBL_ABT_HW_VERSION__MINOR___M   0x0FFF0000
#define   LPASS_AHBL_ABT_HW_VERSION__MINOR___S                16
#define   LPASS_AHBL_ABT_HW_VERSION__STEP___M    0x0000FFFF
#define   LPASS_AHBL_ABT_HW_VERSION__STEP___S                  0
#define   LPASS_AHBL_ABT_HW_VERSION___M          0xFFFFFFFF   
#define   LPASS_AHBL_ABT_HW_VERSION___S                        0

#define LPASS_AHBL_ABT_INST_ID                    (0x17143004)
#define   LPASS_AHBL_ABT_INST_ID___RWC              QCSR_REG_RW    
#define   LPASS_AHBL_ABT_INST_ID___POR           0x00000000
#define   LPASS_AHBL_ABT_INST_ID__INSTID___POR   0x00000000
#define   LPASS_AHBL_ABT_INST_ID__INSTID___M     0xFFFFFFFF
#define   LPASS_AHBL_ABT_INST_ID__INSTID___S                   0
#define   LPASS_AHBL_ABT_INST_ID___M             0xFFFFFFFF   
#define   LPASS_AHBL_ABT_INST_ID___S                           0

#define LPASS_AHBL_ABT_NUM_SLAVES                 (0x17143008)
#define   LPASS_AHBL_ABT_NUM_SLAVES___RWC           QCSR_REG_RO    
#define   LPASS_AHBL_ABT_NUM_SLAVES___POR        0x00000001
#define   LPASS_AHBL_ABT_NUM_SLAVES__NUMSLAVES___POR 0x1
#define   LPASS_AHBL_ABT_NUM_SLAVES__NUMSLAVES___M 0x0000003F
#define   LPASS_AHBL_ABT_NUM_SLAVES__NUMSLAVES___S               0
#define   LPASS_AHBL_ABT_NUM_SLAVES___M          0x0000003F   
#define   LPASS_AHBL_ABT_NUM_SLAVES___S                        0

#define LPASS_AHBL_ABT_TIMER_LOADVAL              (0x1714300C)
#define   LPASS_AHBL_ABT_TIMER_LOADVAL___RWC        QCSR_REG_RW    
#define   LPASS_AHBL_ABT_TIMER_LOADVAL___POR     0x000000FF
#define   LPASS_AHBL_ABT_TIMER_LOADVAL__LOADVAL___POR 0xFF
#define   LPASS_AHBL_ABT_TIMER_LOADVAL__LOADVAL___M 0x000000FF
#define   LPASS_AHBL_ABT_TIMER_LOADVAL__LOADVAL___S               0
#define   LPASS_AHBL_ABT_TIMER_LOADVAL___M       0x000000FF   
#define   LPASS_AHBL_ABT_TIMER_LOADVAL___S                     0

#define LPASS_AHBL_ABT_TIMER_MODE                 (0x17143010)
#define   LPASS_AHBL_ABT_TIMER_MODE___RWC           QCSR_REG_RW    
#define   LPASS_AHBL_ABT_TIMER_MODE___POR        0x00000000
#define   LPASS_AHBL_ABT_TIMER_MODE__MODE___POR  0x0
#define   LPASS_AHBL_ABT_TIMER_MODE__MODE___M    0x00000001
#define   LPASS_AHBL_ABT_TIMER_MODE__MODE___S                  0
#define   LPASS_AHBL_ABT_TIMER_MODE___M          0x00000001   
#define   LPASS_AHBL_ABT_TIMER_MODE___S                        0

#define LPASS_AHBL_ABT_INTR_STATUS                (0x17143014)
#define   LPASS_AHBL_ABT_INTR_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_AHBL_ABT_INTR_STATUS___POR       0x00000000
#define   LPASS_AHBL_ABT_INTR_STATUS__INTRSTATUS___POR 0x0
#define   LPASS_AHBL_ABT_INTR_STATUS__INTRSTATUS___M 0x00000001
#define   LPASS_AHBL_ABT_INTR_STATUS__INTRSTATUS___S               0
#define   LPASS_AHBL_ABT_INTR_STATUS___M         0x00000001   
#define   LPASS_AHBL_ABT_INTR_STATUS___S                       0

#define LPASS_AHBL_ABT_INTR_CLEAR                 (0x17143018)
#define   LPASS_AHBL_ABT_INTR_CLEAR___RWC           QCSR_REG_WO    
#define   LPASS_AHBL_ABT_INTR_CLEAR___POR        0x00000000
#define   LPASS_AHBL_ABT_INTR_CLEAR__INTRCLEAR___POR 0x0
#define   LPASS_AHBL_ABT_INTR_CLEAR__INTRCLEAR___M 0x00000001
#define   LPASS_AHBL_ABT_INTR_CLEAR__INTRCLEAR___S               0
#define   LPASS_AHBL_ABT_INTR_CLEAR___M          0x00000001   
#define   LPASS_AHBL_ABT_INTR_CLEAR___S                        0

#define LPASS_AHBL_ABT_INTR_ENABLE                (0x1714301C)
#define   LPASS_AHBL_ABT_INTR_ENABLE___RWC          QCSR_REG_RW    
#define   LPASS_AHBL_ABT_INTR_ENABLE___POR       0x00000000
#define   LPASS_AHBL_ABT_INTR_ENABLE__INTRENABLE___POR 0x0
#define   LPASS_AHBL_ABT_INTR_ENABLE__INTRENABLE___M 0x00000001
#define   LPASS_AHBL_ABT_INTR_ENABLE__INTRENABLE___S               0
#define   LPASS_AHBL_ABT_INTR_ENABLE___M         0x00000001   
#define   LPASS_AHBL_ABT_INTR_ENABLE___S                       0

#define LPASS_AHBL_ABT_SYND_VALID                 (0x17143020)
#define   LPASS_AHBL_ABT_SYND_VALID___RWC           QCSR_REG_RO    
#define   LPASS_AHBL_ABT_SYND_VALID___POR        0x00000000
#define   LPASS_AHBL_ABT_SYND_VALID__SYNDVALID___POR 0x0
#define   LPASS_AHBL_ABT_SYND_VALID__SYNDVALID___M 0x00000001
#define   LPASS_AHBL_ABT_SYND_VALID__SYNDVALID___S               0
#define   LPASS_AHBL_ABT_SYND_VALID___M          0x00000001   
#define   LPASS_AHBL_ABT_SYND_VALID___S                        0

#define LPASS_AHBL_ABT_SYND_CLEAR                 (0x17143024)
#define   LPASS_AHBL_ABT_SYND_CLEAR___RWC           QCSR_REG_WO    
#define   LPASS_AHBL_ABT_SYND_CLEAR___POR        0x00000000
#define   LPASS_AHBL_ABT_SYND_CLEAR__SYNDCLEAR___POR 0x0
#define   LPASS_AHBL_ABT_SYND_CLEAR__SYNDCLEAR___M 0x00000001
#define   LPASS_AHBL_ABT_SYND_CLEAR__SYNDCLEAR___S               0
#define   LPASS_AHBL_ABT_SYND_CLEAR___M          0x00000001   
#define   LPASS_AHBL_ABT_SYND_CLEAR___S                        0

#define LPASS_AHBL_ABT_SYND_ID                    (0x17143028)
#define   LPASS_AHBL_ABT_SYND_ID___RWC              QCSR_REG_RO    
#define   LPASS_AHBL_ABT_SYND_ID___POR           0x00000000
#define   LPASS_AHBL_ABT_SYND_ID__BID___POR      0x0
#define   LPASS_AHBL_ABT_SYND_ID__PID___POR      0x00
#define   LPASS_AHBL_ABT_SYND_ID__MID___POR      0x00
#define   LPASS_AHBL_ABT_SYND_ID__BID___M        0x0000E000
#define   LPASS_AHBL_ABT_SYND_ID__BID___S                     13
#define   LPASS_AHBL_ABT_SYND_ID__PID___M        0x00001F00
#define   LPASS_AHBL_ABT_SYND_ID__PID___S                      8
#define   LPASS_AHBL_ABT_SYND_ID__MID___M        0x000000FF
#define   LPASS_AHBL_ABT_SYND_ID__MID___S                      0
#define   LPASS_AHBL_ABT_SYND_ID___M             0x0000FFFF   
#define   LPASS_AHBL_ABT_SYND_ID___S                           0

#define LPASS_AHBL_ABT_SYND_ADDR0                 (0x1714302C)
#define   LPASS_AHBL_ABT_SYND_ADDR0___RWC           QCSR_REG_RO    
#define   LPASS_AHBL_ABT_SYND_ADDR0___POR        0x00000000
#define   LPASS_AHBL_ABT_SYND_ADDR0__SYNDADDR0___POR 0x00000000
#define   LPASS_AHBL_ABT_SYND_ADDR0__SYNDADDR0___M 0xFFFFFFFF
#define   LPASS_AHBL_ABT_SYND_ADDR0__SYNDADDR0___S               0
#define   LPASS_AHBL_ABT_SYND_ADDR0___M          0xFFFFFFFF   
#define   LPASS_AHBL_ABT_SYND_ADDR0___S                        0

#define LPASS_AHBL_ABT_SYND_ADDR1                 (0x17143030)
#define   LPASS_AHBL_ABT_SYND_ADDR1___RWC           QCSR_REG_RO    
#define   LPASS_AHBL_ABT_SYND_ADDR1___POR        0x00000000
#define   LPASS_AHBL_ABT_SYND_ADDR1__SYNDADDR1___POR 0x00000000
#define   LPASS_AHBL_ABT_SYND_ADDR1__SYNDADDR1___M 0xFFFFFFFF
#define   LPASS_AHBL_ABT_SYND_ADDR1__SYNDADDR1___S               0
#define   LPASS_AHBL_ABT_SYND_ADDR1___M          0xFFFFFFFF   
#define   LPASS_AHBL_ABT_SYND_ADDR1___S                        0

#define LPASS_AHBL_ABT_SYND_HREADY                (0x17143034)
#define   LPASS_AHBL_ABT_SYND_HREADY___RWC          QCSR_REG_RO    
#define   LPASS_AHBL_ABT_SYND_HREADY___POR       0xFFFFFFFF
#define   LPASS_AHBL_ABT_SYND_HREADY__SYNDHREADY___POR 0xFFFFFFFF
#define   LPASS_AHBL_ABT_SYND_HREADY__SYNDHREADY___M 0xFFFFFFFF
#define   LPASS_AHBL_ABT_SYND_HREADY__SYNDHREADY___S               0
#define   LPASS_AHBL_ABT_SYND_HREADY___M         0xFFFFFFFF   
#define   LPASS_AHBL_ABT_SYND_HREADY___S                       0

#define LPASS_AUD_SB_BAM_CTRL                     (0x17184000)
#define   LPASS_AUD_SB_BAM_CTRL___RWC               QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_CTRL___POR            0x00020000
#define   LPASS_AUD_SB_BAM_CTRL__BAM_MESS_ONLY_CANCEL_WB___POR 0x0
#define   LPASS_AUD_SB_BAM_CTRL__CACHE_MISS_ERR_RESP_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_CTRL__LOCAL_CLK_GATING___POR 0x1
#define   LPASS_AUD_SB_BAM_CTRL__IBC_DISABLE___POR 0x0
#define   LPASS_AUD_SB_BAM_CTRL__BAM_CACHED_DESC_STORE___POR 0x0
#define   LPASS_AUD_SB_BAM_CTRL__BAM_DESC_CACHE_SEL___POR 0x0
#define   LPASS_AUD_SB_BAM_CTRL__BAM_TESTBUS_SEL___POR 0x00
#define   LPASS_AUD_SB_BAM_CTRL__BAM_EN_ACCUM___POR 0x0
#define   LPASS_AUD_SB_BAM_CTRL__BAM_EN___POR    0x0
#define   LPASS_AUD_SB_BAM_CTRL__BAM_SW_RST___POR 0x0
#define   LPASS_AUD_SB_BAM_CTRL__BAM_MESS_ONLY_CANCEL_WB___M 0x00100000
#define   LPASS_AUD_SB_BAM_CTRL__BAM_MESS_ONLY_CANCEL_WB___S              20
#define   LPASS_AUD_SB_BAM_CTRL__CACHE_MISS_ERR_RESP_EN___M 0x00080000
#define   LPASS_AUD_SB_BAM_CTRL__CACHE_MISS_ERR_RESP_EN___S              19
#define   LPASS_AUD_SB_BAM_CTRL__LOCAL_CLK_GATING___M 0x00060000
#define   LPASS_AUD_SB_BAM_CTRL__LOCAL_CLK_GATING___S              17
#define   LPASS_AUD_SB_BAM_CTRL__IBC_DISABLE___M 0x00010000
#define   LPASS_AUD_SB_BAM_CTRL__IBC_DISABLE___S              16
#define   LPASS_AUD_SB_BAM_CTRL__BAM_CACHED_DESC_STORE___M 0x00008000
#define   LPASS_AUD_SB_BAM_CTRL__BAM_CACHED_DESC_STORE___S              15
#define   LPASS_AUD_SB_BAM_CTRL__BAM_DESC_CACHE_SEL___M 0x00006000
#define   LPASS_AUD_SB_BAM_CTRL__BAM_DESC_CACHE_SEL___S              13
#define   LPASS_AUD_SB_BAM_CTRL__BAM_TESTBUS_SEL___M 0x00000FE0
#define   LPASS_AUD_SB_BAM_CTRL__BAM_TESTBUS_SEL___S               5
#define   LPASS_AUD_SB_BAM_CTRL__BAM_EN_ACCUM___M 0x00000010
#define   LPASS_AUD_SB_BAM_CTRL__BAM_EN_ACCUM___S               4
#define   LPASS_AUD_SB_BAM_CTRL__BAM_EN___M      0x00000002
#define   LPASS_AUD_SB_BAM_CTRL__BAM_EN___S                    1
#define   LPASS_AUD_SB_BAM_CTRL__BAM_SW_RST___M  0x00000001
#define   LPASS_AUD_SB_BAM_CTRL__BAM_SW_RST___S                0
#define   LPASS_AUD_SB_BAM_CTRL___M              0x001FEFF3   
#define   LPASS_AUD_SB_BAM_CTRL___S                            0

#define LPASS_AUD_SB_BAM_TIMER                    (0x17184040)
#define   LPASS_AUD_SB_BAM_TIMER___RWC              QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_TIMER___POR           0x00000000
#define   LPASS_AUD_SB_BAM_TIMER__TIMER___POR    0x0000
#define   LPASS_AUD_SB_BAM_TIMER__TIMER___M      0x0000FFFF
#define   LPASS_AUD_SB_BAM_TIMER__TIMER___S                    0
#define   LPASS_AUD_SB_BAM_TIMER___M             0x0000FFFF   
#define   LPASS_AUD_SB_BAM_TIMER___S                           0

#define LPASS_AUD_SB_BAM_TIMER_CTRL               (0x17184044)
#define   LPASS_AUD_SB_BAM_TIMER_CTRL___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_TIMER_CTRL___POR      0x00000000
#define   LPASS_AUD_SB_BAM_TIMER_CTRL__TIMER_RST___POR 0x0
#define   LPASS_AUD_SB_BAM_TIMER_CTRL__TIMER_RUN___POR 0x0
#define   LPASS_AUD_SB_BAM_TIMER_CTRL__TIMER_MODE___POR 0x0
#define   LPASS_AUD_SB_BAM_TIMER_CTRL__TIMER_TRSHLD___POR 0x0000
#define   LPASS_AUD_SB_BAM_TIMER_CTRL__TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_TIMER_CTRL__TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_TIMER_CTRL__TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_TIMER_CTRL__TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_TIMER_CTRL__TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_TIMER_CTRL__TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_TIMER_CTRL__TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_TIMER_CTRL__TIMER_TRSHLD___S               0
#define   LPASS_AUD_SB_BAM_TIMER_CTRL___M        0xE000FFFF   
#define   LPASS_AUD_SB_BAM_TIMER_CTRL___S                      0

#define LPASS_AUD_SB_BAM_DESC_CNT_TRSHLD          (0x17184008)
#define   LPASS_AUD_SB_BAM_DESC_CNT_TRSHLD___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_DESC_CNT_TRSHLD___POR 0x00000001
#define   LPASS_AUD_SB_BAM_DESC_CNT_TRSHLD__CNT_TRSHLD___POR 0x0001
#define   LPASS_AUD_SB_BAM_DESC_CNT_TRSHLD__CNT_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_DESC_CNT_TRSHLD__CNT_TRSHLD___S               0
#define   LPASS_AUD_SB_BAM_DESC_CNT_TRSHLD___M   0x0000FFFF   
#define   LPASS_AUD_SB_BAM_DESC_CNT_TRSHLD___S                 0

#define LPASS_AUD_SB_BAM_IRQ_STTS                 (0x17184014)
#define   LPASS_AUD_SB_BAM_IRQ_STTS___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_STTS___POR        0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_STTS__BAM_TIMER_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_STTS__BAM_EMPTY_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_STTS__BAM_ERROR_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_STTS__BAM_HRESP_ERR_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_STTS__BAM_TIMER_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_IRQ_STTS__BAM_TIMER_IRQ___S               4
#define   LPASS_AUD_SB_BAM_IRQ_STTS__BAM_EMPTY_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_IRQ_STTS__BAM_EMPTY_IRQ___S               3
#define   LPASS_AUD_SB_BAM_IRQ_STTS__BAM_ERROR_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_IRQ_STTS__BAM_ERROR_IRQ___S               2
#define   LPASS_AUD_SB_BAM_IRQ_STTS__BAM_HRESP_ERR_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_IRQ_STTS__BAM_HRESP_ERR_IRQ___S               1
#define   LPASS_AUD_SB_BAM_IRQ_STTS___M          0x0000001E   
#define   LPASS_AUD_SB_BAM_IRQ_STTS___S                        1

#define LPASS_AUD_SB_BAM_IRQ_CLR                  (0x17184018)
#define   LPASS_AUD_SB_BAM_IRQ_CLR___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_IRQ_CLR___POR         0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_CLR__BAM_TIMER_CLR___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_CLR__BAM_EMPTY_CLR___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_CLR__BAM_ERROR_CLR___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_CLR__BAM_HRESP_ERR_CLR___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_CLR__BAM_TIMER_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_IRQ_CLR__BAM_TIMER_CLR___S               4
#define   LPASS_AUD_SB_BAM_IRQ_CLR__BAM_EMPTY_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_IRQ_CLR__BAM_EMPTY_CLR___S               3
#define   LPASS_AUD_SB_BAM_IRQ_CLR__BAM_ERROR_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_IRQ_CLR__BAM_ERROR_CLR___S               2
#define   LPASS_AUD_SB_BAM_IRQ_CLR__BAM_HRESP_ERR_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_IRQ_CLR__BAM_HRESP_ERR_CLR___S               1
#define   LPASS_AUD_SB_BAM_IRQ_CLR___M           0x0000001E   
#define   LPASS_AUD_SB_BAM_IRQ_CLR___S                         1

#define LPASS_AUD_SB_BAM_IRQ_EN                   (0x1718401C)
#define   LPASS_AUD_SB_BAM_IRQ_EN___RWC             QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_IRQ_EN___POR          0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_EN__BAM_TIMER_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_EN__BAM_EMPTY_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_EN__BAM_ERROR_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_EN__BAM_HRESP_ERR_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_EN__BAM_TIMER_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_IRQ_EN__BAM_TIMER_EN___S               4
#define   LPASS_AUD_SB_BAM_IRQ_EN__BAM_EMPTY_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_IRQ_EN__BAM_EMPTY_EN___S               3
#define   LPASS_AUD_SB_BAM_IRQ_EN__BAM_ERROR_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_IRQ_EN__BAM_ERROR_EN___S               2
#define   LPASS_AUD_SB_BAM_IRQ_EN__BAM_HRESP_ERR_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_IRQ_EN__BAM_HRESP_ERR_EN___S               1
#define   LPASS_AUD_SB_BAM_IRQ_EN___M            0x0000001E   
#define   LPASS_AUD_SB_BAM_IRQ_EN___S                          1

#define LPASS_AUD_SB_BAM_CNFG_BITS                (0x1718407C)
#define   LPASS_AUD_SB_BAM_CNFG_BITS___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_CNFG_BITS___POR       0x00000000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__AOS_OVERFLOW_PRVNT___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__MULTIPLE_EVENTS_DESC_AVAIL_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__MULTIPLE_EVENTS_SIZE_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_ZLT_W_CD_SUPPORT___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_CD_ENABLE___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_AU_ACCUMED___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_PSM_P_HD_DATA___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_REG_P_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_DSC_AVL_P_RST___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_RETR_SVPNT___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_CSW_ACK_IDL___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_BLK_CSW___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_P_RES___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_SI_P_RES___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_AU_P_RES___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_PSM_P_RES___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_PSM_CSW_REQ___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_SB_CLK_REQ___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_IBC_DISABLE___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_NO_EXT_P_RST___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_FULL_PIPE___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_ADML_SYNC_BRIDGE___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_PIPE_CNFG___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_ADML_DEEP_CONS_FIFO___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_ADML_INCR4_EN_N___POR 0x0
#define   LPASS_AUD_SB_BAM_CNFG_BITS__AOS_OVERFLOW_PRVNT___M 0x80000000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__AOS_OVERFLOW_PRVNT___S              31
#define   LPASS_AUD_SB_BAM_CNFG_BITS__MULTIPLE_EVENTS_DESC_AVAIL_EN___M 0x40000000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__MULTIPLE_EVENTS_DESC_AVAIL_EN___S              30
#define   LPASS_AUD_SB_BAM_CNFG_BITS__MULTIPLE_EVENTS_SIZE_EN___M 0x20000000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__MULTIPLE_EVENTS_SIZE_EN___S              29
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_ZLT_W_CD_SUPPORT___M 0x10000000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_ZLT_W_CD_SUPPORT___S              28
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_CD_ENABLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_CD_ENABLE___S              27
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_AU_ACCUMED___M 0x04000000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_AU_ACCUMED___S              26
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_PSM_P_HD_DATA___M 0x02000000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_PSM_P_HD_DATA___S              25
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_REG_P_EN___M 0x01000000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_REG_P_EN___S              24
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_DSC_AVL_P_RST___M 0x00800000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_DSC_AVL_P_RST___S              23
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_RETR_SVPNT___M 0x00400000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_RETR_SVPNT___S              22
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_CSW_ACK_IDL___M 0x00200000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_CSW_ACK_IDL___S              21
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_BLK_CSW___M 0x00100000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_BLK_CSW___S              20
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_P_RES___M 0x00080000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_WB_P_RES___S              19
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_SI_P_RES___M 0x00040000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_SI_P_RES___S              18
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_AU_P_RES___M 0x00020000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_AU_P_RES___S              17
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_PSM_P_RES___M 0x00010000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_PSM_P_RES___S              16
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_PSM_CSW_REQ___M 0x00008000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_PSM_CSW_REQ___S              15
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_SB_CLK_REQ___M 0x00004000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_SB_CLK_REQ___S              14
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_IBC_DISABLE___M 0x00002000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_IBC_DISABLE___S              13
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_NO_EXT_P_RST___M 0x00001000
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_NO_EXT_P_RST___S              12
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_FULL_PIPE___M 0x00000800
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_FULL_PIPE___S              11
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_ADML_SYNC_BRIDGE___M 0x00000008
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_ADML_SYNC_BRIDGE___S               3
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_PIPE_CNFG___M 0x00000004
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_PIPE_CNFG___S               2
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_ADML_DEEP_CONS_FIFO___M 0x00000002
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_ADML_DEEP_CONS_FIFO___S               1
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_ADML_INCR4_EN_N___M 0x00000001
#define   LPASS_AUD_SB_BAM_CNFG_BITS__BAM_ADML_INCR4_EN_N___S               0
#define   LPASS_AUD_SB_BAM_CNFG_BITS___M         0xFFFFF80F   
#define   LPASS_AUD_SB_BAM_CNFG_BITS___S                       0

#define LPASS_AUD_SB_BAM_CNFG_BITS_2              (0x17184084)
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2___POR     0x0000000F
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2__SUP_GRP_LOCKER_RST_SUPPORT___POR 0x1
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2__ACTIVE_PIPE_RST_SUPPORT___POR 0x1
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2__NO_SW_OFFSET_REVERT_BACK___POR 0x1
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2__CNFG_NO_ACCEPT_AT_FIFO_FULL___POR 0x1
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2__SUP_GRP_LOCKER_RST_SUPPORT___M 0x00000008
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2__SUP_GRP_LOCKER_RST_SUPPORT___S               3
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2__ACTIVE_PIPE_RST_SUPPORT___M 0x00000004
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2__ACTIVE_PIPE_RST_SUPPORT___S               2
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2__NO_SW_OFFSET_REVERT_BACK___M 0x00000002
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2__NO_SW_OFFSET_REVERT_BACK___S               1
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2__CNFG_NO_ACCEPT_AT_FIFO_FULL___M 0x00000001
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2__CNFG_NO_ACCEPT_AT_FIFO_FULL___S               0
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2___M       0x0000000F   
#define   LPASS_AUD_SB_BAM_CNFG_BITS_2___S                     0

#define LPASS_AUD_SB_BAM_REVISION                 (0x17185000)
#define   LPASS_AUD_SB_BAM_REVISION___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_REVISION__INACTIV_TMR_BASE___M 0xFF000000
#define   LPASS_AUD_SB_BAM_REVISION__INACTIV_TMR_BASE___S              24
#define   LPASS_AUD_SB_BAM_REVISION__CMD_DESC_EN___M 0x00800000
#define   LPASS_AUD_SB_BAM_REVISION__CMD_DESC_EN___S              23
#define   LPASS_AUD_SB_BAM_REVISION__DESC_CACHE_DEPTH___M 0x00600000
#define   LPASS_AUD_SB_BAM_REVISION__DESC_CACHE_DEPTH___S              21
#define   LPASS_AUD_SB_BAM_REVISION__NUM_INACTIV_TMRS___M 0x00100000
#define   LPASS_AUD_SB_BAM_REVISION__NUM_INACTIV_TMRS___S              20
#define   LPASS_AUD_SB_BAM_REVISION__INACTIV_TMRS_EXST___M 0x00080000
#define   LPASS_AUD_SB_BAM_REVISION__INACTIV_TMRS_EXST___S              19
#define   LPASS_AUD_SB_BAM_REVISION__HIGH_FREQUENCY_BAM___M 0x00040000
#define   LPASS_AUD_SB_BAM_REVISION__HIGH_FREQUENCY_BAM___S              18
#define   LPASS_AUD_SB_BAM_REVISION__BAM_HAS_NO_BYPASS___M 0x00020000
#define   LPASS_AUD_SB_BAM_REVISION__BAM_HAS_NO_BYPASS___S              17
#define   LPASS_AUD_SB_BAM_REVISION__SECURED___M 0x00010000
#define   LPASS_AUD_SB_BAM_REVISION__SECURED___S              16
#define   LPASS_AUD_SB_BAM_REVISION__USE_VMIDMT___M 0x00008000
#define   LPASS_AUD_SB_BAM_REVISION__USE_VMIDMT___S              15
#define   LPASS_AUD_SB_BAM_REVISION__AXI_ACTIVE___M 0x00004000
#define   LPASS_AUD_SB_BAM_REVISION__AXI_ACTIVE___S              14
#define   LPASS_AUD_SB_BAM_REVISION__CE_BUFFER_SIZE___M 0x00003000
#define   LPASS_AUD_SB_BAM_REVISION__CE_BUFFER_SIZE___S              12
#define   LPASS_AUD_SB_BAM_REVISION__NUM_EES___M 0x00000F00
#define   LPASS_AUD_SB_BAM_REVISION__NUM_EES___S               8
#define   LPASS_AUD_SB_BAM_REVISION__REVISION___M 0x000000FF
#define   LPASS_AUD_SB_BAM_REVISION__REVISION___S               0
#define   LPASS_AUD_SB_BAM_REVISION___M          0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_REVISION___S                        0

#define LPASS_AUD_SB_BAM_SW_VERSION               (0x17185004)
#define   LPASS_AUD_SB_BAM_SW_VERSION___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_SW_VERSION___POR      0x10070004
#define   LPASS_AUD_SB_BAM_SW_VERSION__MAJOR___POR 0x1
#define   LPASS_AUD_SB_BAM_SW_VERSION__MINOR___POR 0x007
#define   LPASS_AUD_SB_BAM_SW_VERSION__STEP___POR 0x0004
#define   LPASS_AUD_SB_BAM_SW_VERSION__MAJOR___M 0xF0000000
#define   LPASS_AUD_SB_BAM_SW_VERSION__MAJOR___S              28
#define   LPASS_AUD_SB_BAM_SW_VERSION__MINOR___M 0x0FFF0000
#define   LPASS_AUD_SB_BAM_SW_VERSION__MINOR___S              16
#define   LPASS_AUD_SB_BAM_SW_VERSION__STEP___M  0x0000FFFF
#define   LPASS_AUD_SB_BAM_SW_VERSION__STEP___S                0
#define   LPASS_AUD_SB_BAM_SW_VERSION___M        0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_SW_VERSION___S                      0

#define LPASS_AUD_SB_BAM_NUM_PIPES                (0x17185008)
#define   LPASS_AUD_SB_BAM_NUM_PIPES___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_NUM_PIPES__BAM_NON_PIPE_GRP___M 0xFF000000
#define   LPASS_AUD_SB_BAM_NUM_PIPES__BAM_NON_PIPE_GRP___S              24
#define   LPASS_AUD_SB_BAM_NUM_PIPES__PERIPH_NON_PIPE_GRP___M 0x00FF0000
#define   LPASS_AUD_SB_BAM_NUM_PIPES__PERIPH_NON_PIPE_GRP___S              16
#define   LPASS_AUD_SB_BAM_NUM_PIPES__BAM_DATA_ADDR_BUS_WIDTH___M 0x0000C000
#define   LPASS_AUD_SB_BAM_NUM_PIPES__BAM_DATA_ADDR_BUS_WIDTH___S              14
#define   LPASS_AUD_SB_BAM_NUM_PIPES__BAM_NUM_PIPES___M 0x000000FF
#define   LPASS_AUD_SB_BAM_NUM_PIPES__BAM_NUM_PIPES___S               0
#define   LPASS_AUD_SB_BAM_NUM_PIPES___M         0xFFFFC0FF   
#define   LPASS_AUD_SB_BAM_NUM_PIPES___S                       0

#define LPASS_AUD_SB_BAM_TEST_BUS_SEL             (0x17185010)
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL___POR    0x00000000
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__SW_EVENTS_ZERO___POR 0x0
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__SW_EVENTS_SEL___POR 0x0
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__BAM_DATA_ERASE___POR 0x0
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__BAM_DATA_FLUSH___POR 0x0
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__BAM_CLK_ALWAYS_ON___POR 0x0
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__BAM_TESTBUS_SEL___POR 0x00
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__SW_EVENTS_ZERO___M 0x00200000
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__SW_EVENTS_ZERO___S              21
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__SW_EVENTS_SEL___M 0x00180000
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__SW_EVENTS_SEL___S              19
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__BAM_DATA_ERASE___M 0x00040000
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__BAM_DATA_ERASE___S              18
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__BAM_DATA_FLUSH___M 0x00020000
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__BAM_DATA_FLUSH___S              17
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__BAM_CLK_ALWAYS_ON___M 0x00010000
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__BAM_CLK_ALWAYS_ON___S              16
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__BAM_TESTBUS_SEL___M 0x0000007F
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL__BAM_TESTBUS_SEL___S               0
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL___M      0x003F007F   
#define   LPASS_AUD_SB_BAM_TEST_BUS_SEL___S                    0

#define LPASS_AUD_SB_BAM_TEST_BUS_REG             (0x17185014)
#define   LPASS_AUD_SB_BAM_TEST_BUS_REG___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_TEST_BUS_REG___POR    0x00000000
#define   LPASS_AUD_SB_BAM_TEST_BUS_REG__BAM_TESTBUS_REG___POR 0x00000000
#define   LPASS_AUD_SB_BAM_TEST_BUS_REG__BAM_TESTBUS_REG___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_TEST_BUS_REG__BAM_TESTBUS_REG___S               0
#define   LPASS_AUD_SB_BAM_TEST_BUS_REG___M      0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_TEST_BUS_REG___S                    0

#define LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS     (0x17185024)
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS___POR 0x00000000
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HVMID___POR 0x00
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_DIRECT_MODE___POR 0x0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HCID___POR 0x00
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HPROT___POR 0x0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HBURST___POR 0x0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HSIZE___POR 0x0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HWRITE___POR 0x0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HTRANS___POR 0x0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HVMID___M 0x007C0000
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HVMID___S              18
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_DIRECT_MODE___M 0x00020000
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_DIRECT_MODE___S              17
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HCID___M 0x0001F000
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HCID___S              12
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HPROT___M 0x00000F00
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HPROT___S               8
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HBURST___M 0x000000E0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HBURST___S               5
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HSIZE___M 0x00000018
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HSIZE___S               3
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HWRITE___M 0x00000004
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HWRITE___S               2
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HTRANS___M 0x00000003
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HTRANS___S               0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS___M 0x007FFFFF   
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_CTRLS___S               0

#define LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR      (0x17185028)
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR___POR 0x00000000
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR__BAM_ERR_ADDR___POR 0x00000000
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR__BAM_ERR_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR__BAM_ERR_ADDR___S               0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR___S               0

#define LPASS_AUD_SB_BAM_AHB_MASTER_ERR_DATA      (0x1718502C)
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_DATA___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_DATA___POR 0x00000000
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_DATA__BAM_ERR_DATA___POR 0x00000000
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_DATA__BAM_ERR_DATA___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_DATA__BAM_ERR_DATA___S               0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_DATA___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_DATA___S               0

#define LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_LSB  (0x17185100)
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_LSB___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_LSB___POR 0x00000000
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_LSB__BAM_ERR_ADDR___POR 0x00000000
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_LSB__BAM_ERR_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_LSB__BAM_ERR_ADDR___S               0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_LSB___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_LSB___S               0

#define LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_MSB  (0x17185104)
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_MSB___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_MSB___POR 0x00000000
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_MSB__BAM_ERR_ADDR___POR 0x0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_MSB__BAM_ERR_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_MSB__BAM_ERR_ADDR___S               0
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_MSB___M 0x0000000F   
#define   LPASS_AUD_SB_BAM_AHB_MASTER_ERR_ADDR_MSB___S               0

#define LPASS_AUD_SB_BAM_TRUST_REG                (0x17186000)
#define   LPASS_AUD_SB_BAM_TRUST_REG___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_TRUST_REG___POR       0x00000000
#define   LPASS_AUD_SB_BAM_TRUST_REG__LOCK_EE_CTRL___POR 0x0
#define   LPASS_AUD_SB_BAM_TRUST_REG__BAM_VMID___POR 0x00
#define   LPASS_AUD_SB_BAM_TRUST_REG__BAM_RST_BLOCK___POR 0x0
#define   LPASS_AUD_SB_BAM_TRUST_REG__BAM_EE___POR 0x0
#define   LPASS_AUD_SB_BAM_TRUST_REG__LOCK_EE_CTRL___M 0x00002000
#define   LPASS_AUD_SB_BAM_TRUST_REG__LOCK_EE_CTRL___S              13
#define   LPASS_AUD_SB_BAM_TRUST_REG__BAM_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_TRUST_REG__BAM_VMID___S               8
#define   LPASS_AUD_SB_BAM_TRUST_REG__BAM_RST_BLOCK___M 0x00000080
#define   LPASS_AUD_SB_BAM_TRUST_REG__BAM_RST_BLOCK___S               7
#define   LPASS_AUD_SB_BAM_TRUST_REG__BAM_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_TRUST_REG__BAM_EE___S               0
#define   LPASS_AUD_SB_BAM_TRUST_REG___M         0x00003F87   
#define   LPASS_AUD_SB_BAM_TRUST_REG___S                       0

#define LPASS_AUD_SB_BAM_P_TRUST_REGn(n) (0x17186020+0x4*(n))
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn___POR    0x00000000
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn__BAM_P_VMID___POR 0x00
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn__BAM_P_SUP_GROUP___POR 0x00
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn__BAM_P_EE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn__BAM_P_EE___S               0
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn___M      0x00001FFF   
#define   LPASS_AUD_SB_BAM_P_TRUST_REGn___S                    0
#define LPASS_AUD_SB_BAM_P_TRUST_REG0             (0x17186020)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG0___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG0__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG0__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG0__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG0__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG0__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG0__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG1             (0x17186024)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG1___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG1__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG1__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG1__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG1__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG1__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG1__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG2             (0x17186028)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG2___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG2__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG2__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG2__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG2__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG2__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG2__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG3             (0x1718602C)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG3___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG3__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG3__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG3__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG3__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG3__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG3__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG4             (0x17186030)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG4___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG4__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG4__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG4__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG4__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG4__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG4__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG5             (0x17186034)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG5___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG5__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG5__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG5__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG5__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG5__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG5__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG6             (0x17186038)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG6___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG6__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG6__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG6__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG6__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG6__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG6__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG7             (0x1718603C)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG7___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG7__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG7__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG7__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG7__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG7__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG7__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG8             (0x17186040)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG8___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG8__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG8__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG8__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG8__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG8__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG8__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG9             (0x17186044)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG9___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG9__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG9__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG9__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG9__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG9__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG9__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG10            (0x17186048)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG10___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG10__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG10__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG10__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG10__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG10__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG10__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG11            (0x1718604C)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG11___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG11__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG11__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG11__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG11__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG11__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG11__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG12            (0x17186050)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG12___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG12__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG12__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG12__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG12__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG12__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG12__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG13            (0x17186054)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG13___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG13__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG13__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG13__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG13__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG13__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG13__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG14            (0x17186058)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG14___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG14__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG14__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG14__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG14__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG14__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG14__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG15            (0x1718605C)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG15___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG15__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG15__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG15__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG15__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG15__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG15__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG16            (0x17186060)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG16___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG16__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG16__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG16__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG16__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG16__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG16__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG17            (0x17186064)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG17___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG17__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG17__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG17__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG17__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG17__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG17__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG18            (0x17186068)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG18___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG18__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG18__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG18__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG18__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG18__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG18__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG19            (0x1718606C)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG19___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG19__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG19__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG19__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG19__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG19__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG19__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG20            (0x17186070)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG20___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG20__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG20__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG20__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG20__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG20__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG20__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG21            (0x17186074)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG21___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG21__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG21__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG21__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG21__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG21__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG21__BAM_P_EE___S               0
#define LPASS_AUD_SB_BAM_P_TRUST_REG22            (0x17186078)
#define   LPASS_AUD_SB_BAM_P_TRUST_REG22___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TRUST_REG22__BAM_P_VMID___M 0x00001F00
#define   LPASS_AUD_SB_BAM_P_TRUST_REG22__BAM_P_VMID___S               8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG22__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_AUD_SB_BAM_P_TRUST_REG22__BAM_P_SUP_GROUP___S               3
#define   LPASS_AUD_SB_BAM_P_TRUST_REG22__BAM_P_EE___M 0x00000007
#define   LPASS_AUD_SB_BAM_P_TRUST_REG22__BAM_P_EE___S               0

#define LPASS_AUD_SB_BAM_IRQ_SRCS_EEn(n) (0x17187000+0x1000*(n))
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn_nMIN 0    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn_nMAX 3    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn_ELEM 4    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn___POR    0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn__BAM_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn__P_IRQ___POR 0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn__BAM_IRQ___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn__BAM_IRQ___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn__P_IRQ___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn__P_IRQ___S               0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn___M      0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EEn___S                    0
#define LPASS_AUD_SB_BAM_IRQ_SRCS_EE0             (0x17187000)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE0___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE0__BAM_IRQ___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE0__BAM_IRQ___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE0__P_IRQ___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE0__P_IRQ___S               0
#define LPASS_AUD_SB_BAM_IRQ_SRCS_EE1             (0x17188000)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE1___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE1__BAM_IRQ___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE1__BAM_IRQ___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE1__P_IRQ___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE1__P_IRQ___S               0
#define LPASS_AUD_SB_BAM_IRQ_SRCS_EE2             (0x17189000)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE2___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE2__BAM_IRQ___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE2__BAM_IRQ___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE2__P_IRQ___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE2__P_IRQ___S               0
#define LPASS_AUD_SB_BAM_IRQ_SRCS_EE3             (0x1718A000)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE3___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE3__BAM_IRQ___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE3__BAM_IRQ___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE3__P_IRQ___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_EE3__P_IRQ___S               0

#define LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn(n) (0x17187004+0x1000*(n))
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn_nMIN 0    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn_nMAX 3    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn_ELEM 4    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn__BAM_IRQ_MSK___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn__P_IRQ_MSK___POR 0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn__BAM_IRQ_MSK___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn__BAM_IRQ_MSK___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn__BAM_IRQ_MSK__DISABLE_BAM_INTERRUPT             0x0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn__BAM_IRQ_MSK__ENABLE_BAM_INTERRUPT             0x1
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn__P_IRQ_MSK___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn__P_IRQ_MSK___S               0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn__P_IRQ_MSK__DISABLE_PIPE_INTERRUPT      0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn__P_IRQ_MSK__ENABLE_PIPE_INTERRUPT      0x00000001
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn___M  0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EEn___S                0
#define LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE0         (0x17187004)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE0___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE0__BAM_IRQ_MSK___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE0__BAM_IRQ_MSK___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE0__P_IRQ_MSK___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE0__P_IRQ_MSK___S               0
#define LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE1         (0x17188004)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE1___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE1__BAM_IRQ_MSK___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE1__BAM_IRQ_MSK___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE1__P_IRQ_MSK___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE1__P_IRQ_MSK___S               0
#define LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE2         (0x17189004)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE2___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE2__BAM_IRQ_MSK___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE2__BAM_IRQ_MSK___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE2__P_IRQ_MSK___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE2__P_IRQ_MSK___S               0
#define LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE3         (0x1718A004)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE3___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE3__BAM_IRQ_MSK___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE3__BAM_IRQ_MSK___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE3__P_IRQ_MSK___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK_EE3__P_IRQ_MSK___S               0

#define LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn(n) (0x17187008+0x1000*(n))
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn_nMIN 0    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn_nMAX 3    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn_ELEM 4    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn__BAM_IRQ_UNMASKED___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn__P_IRQ_UNMASKED___POR 0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn__BAM_IRQ_UNMASKED___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn__BAM_IRQ_UNMASKED___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn__P_IRQ_UNMASKED___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn__P_IRQ_UNMASKED___S               0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EEn___S               0
#define LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE0    (0x17187008)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE0___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE0__BAM_IRQ_UNMASKED___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE0__BAM_IRQ_UNMASKED___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE0__P_IRQ_UNMASKED___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE0__P_IRQ_UNMASKED___S               0
#define LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE1    (0x17188008)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE1___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE1__BAM_IRQ_UNMASKED___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE1__BAM_IRQ_UNMASKED___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE1__P_IRQ_UNMASKED___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE1__P_IRQ_UNMASKED___S               0
#define LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE2    (0x17189008)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE2___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE2__BAM_IRQ_UNMASKED___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE2__BAM_IRQ_UNMASKED___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE2__P_IRQ_UNMASKED___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE2__P_IRQ_UNMASKED___S               0
#define LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE3    (0x1718A008)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE3___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE3__BAM_IRQ_UNMASKED___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE3__BAM_IRQ_UNMASKED___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE3__P_IRQ_UNMASKED___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED_EE3__P_IRQ_UNMASKED___S               0

#define LPASS_AUD_SB_BAM_PIPE_ATTR_EEn(n) (0x1718700C+0x1000*(n))
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn_nMIN 0    
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn_nMAX 3    
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn_ELEM 4    
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn___POR   0x00000000
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn__BAM_ENABLED___POR 0x0
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn__P_ATTR___POR 0x00000000
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn__BAM_ENABLED___M 0x80000000
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn__BAM_ENABLED___S              31
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn__P_ATTR___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn__P_ATTR___S               0
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn___M     0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EEn___S                   0
#define LPASS_AUD_SB_BAM_PIPE_ATTR_EE0            (0x1718700C)
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE0___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE0__BAM_ENABLED___M 0x80000000
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE0__BAM_ENABLED___S              31
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE0__P_ATTR___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE0__P_ATTR___S               0
#define LPASS_AUD_SB_BAM_PIPE_ATTR_EE1            (0x1718800C)
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE1___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE1__BAM_ENABLED___M 0x80000000
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE1__BAM_ENABLED___S              31
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE1__P_ATTR___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE1__P_ATTR___S               0
#define LPASS_AUD_SB_BAM_PIPE_ATTR_EE2            (0x1718900C)
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE2___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE2__BAM_ENABLED___M 0x80000000
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE2__BAM_ENABLED___S              31
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE2__P_ATTR___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE2__P_ATTR___S               0
#define LPASS_AUD_SB_BAM_PIPE_ATTR_EE3            (0x1718A00C)
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE3___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE3__BAM_ENABLED___M 0x80000000
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE3__BAM_ENABLED___S              31
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE3__P_ATTR___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_PIPE_ATTR_EE3__P_ATTR___S               0

#define LPASS_AUD_SB_BAM_IRQ_SRCS                 (0x17187010)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS___POR        0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS__BAM_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS__P_IRQ___POR 0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS__BAM_IRQ___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS__BAM_IRQ___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS__P_IRQ___M   0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS__P_IRQ___S                 0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS___M          0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_IRQ_SRCS___S                        0

#define LPASS_AUD_SB_BAM_IRQ_SRCS_MSK             (0x17187014)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK___POR    0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK__BAM_IRQ_MSK___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK__P_IRQ_MSK___POR 0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK__BAM_IRQ_MSK___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK__BAM_IRQ_MSK___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK__BAM_IRQ_MSK__DISABLE_BAM_INTERRUPT             0x0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK__BAM_IRQ_MSK__ENABLE_BAM_INTERRUPT             0x1
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK__P_IRQ_MSK___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK__P_IRQ_MSK___S               0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK__P_IRQ_MSK__DISABLE_PIPE_INTERRUPT      0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK__P_IRQ_MSK__ENABLE_PIPE_INTERRUPT      0x00000001
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK___M      0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_MSK___S                    0

#define LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED        (0x17187018)
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED___POR 0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED__BAM_IRQ_UNMASKED___POR 0x0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED__P_IRQ_UNMASKED___POR 0x00000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED__BAM_IRQ_UNMASKED___M 0x80000000
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED__BAM_IRQ_UNMASKED___S              31
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED__P_IRQ_UNMASKED___M 0x7FFFFFFF
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED__P_IRQ_UNMASKED___S               0
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_IRQ_SRCS_UNMASKED___S               0

#define LPASS_AUD_SB_BAM_P_CTRLn(n)      (0x17197000+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_CTRLn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_CTRLn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_CTRLn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_CTRLn___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRLn___POR         0x00000000
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_LOCK_GROUP___POR 0x00
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_WRITE_NWD___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_PREFETCH_LIMIT___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_AUTO_EOB_SEL___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_AUTO_EOB___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_SYS_MODE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_SYS_STRM___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_DIRECTION___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_EN___POR   0x0
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_EN___M     0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRLn__P_EN___S                   1
#define   LPASS_AUD_SB_BAM_P_CTRLn___M           0x001F0FFA   
#define   LPASS_AUD_SB_BAM_P_CTRLn___S                         1
#define LPASS_AUD_SB_BAM_P_CTRL0                  (0x17197000)
#define   LPASS_AUD_SB_BAM_P_CTRL0___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_EN___M     0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL0__P_EN___S                   1
#define LPASS_AUD_SB_BAM_P_CTRL1                  (0x17198000)
#define   LPASS_AUD_SB_BAM_P_CTRL1___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_EN___M     0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL1__P_EN___S                   1
#define LPASS_AUD_SB_BAM_P_CTRL2                  (0x17199000)
#define   LPASS_AUD_SB_BAM_P_CTRL2___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_EN___M     0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL2__P_EN___S                   1
#define LPASS_AUD_SB_BAM_P_CTRL3                  (0x1719A000)
#define   LPASS_AUD_SB_BAM_P_CTRL3___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_EN___M     0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL3__P_EN___S                   1
#define LPASS_AUD_SB_BAM_P_CTRL4                  (0x1719B000)
#define   LPASS_AUD_SB_BAM_P_CTRL4___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_EN___M     0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL4__P_EN___S                   1
#define LPASS_AUD_SB_BAM_P_CTRL5                  (0x1719C000)
#define   LPASS_AUD_SB_BAM_P_CTRL5___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_EN___M     0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL5__P_EN___S                   1
#define LPASS_AUD_SB_BAM_P_CTRL6                  (0x1719D000)
#define   LPASS_AUD_SB_BAM_P_CTRL6___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_EN___M     0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL6__P_EN___S                   1
#define LPASS_AUD_SB_BAM_P_CTRL7                  (0x1719E000)
#define   LPASS_AUD_SB_BAM_P_CTRL7___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_EN___M     0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL7__P_EN___S                   1
#define LPASS_AUD_SB_BAM_P_CTRL8                  (0x1719F000)
#define   LPASS_AUD_SB_BAM_P_CTRL8___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_EN___M     0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL8__P_EN___S                   1
#define LPASS_AUD_SB_BAM_P_CTRL9                  (0x171A0000)
#define   LPASS_AUD_SB_BAM_P_CTRL9___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_EN___M     0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL9__P_EN___S                   1
#define LPASS_AUD_SB_BAM_P_CTRL10                 (0x171A1000)
#define   LPASS_AUD_SB_BAM_P_CTRL10___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL10__P_EN___S                  1
#define LPASS_AUD_SB_BAM_P_CTRL11                 (0x171A2000)
#define   LPASS_AUD_SB_BAM_P_CTRL11___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL11__P_EN___S                  1
#define LPASS_AUD_SB_BAM_P_CTRL12                 (0x171A3000)
#define   LPASS_AUD_SB_BAM_P_CTRL12___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL12__P_EN___S                  1
#define LPASS_AUD_SB_BAM_P_CTRL13                 (0x171A4000)
#define   LPASS_AUD_SB_BAM_P_CTRL13___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL13__P_EN___S                  1
#define LPASS_AUD_SB_BAM_P_CTRL14                 (0x171A5000)
#define   LPASS_AUD_SB_BAM_P_CTRL14___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL14__P_EN___S                  1
#define LPASS_AUD_SB_BAM_P_CTRL15                 (0x171A6000)
#define   LPASS_AUD_SB_BAM_P_CTRL15___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL15__P_EN___S                  1
#define LPASS_AUD_SB_BAM_P_CTRL16                 (0x171A7000)
#define   LPASS_AUD_SB_BAM_P_CTRL16___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL16__P_EN___S                  1
#define LPASS_AUD_SB_BAM_P_CTRL17                 (0x171A8000)
#define   LPASS_AUD_SB_BAM_P_CTRL17___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL17__P_EN___S                  1
#define LPASS_AUD_SB_BAM_P_CTRL18                 (0x171A9000)
#define   LPASS_AUD_SB_BAM_P_CTRL18___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL18__P_EN___S                  1
#define LPASS_AUD_SB_BAM_P_CTRL19                 (0x171AA000)
#define   LPASS_AUD_SB_BAM_P_CTRL19___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL19__P_EN___S                  1
#define LPASS_AUD_SB_BAM_P_CTRL20                 (0x171AB000)
#define   LPASS_AUD_SB_BAM_P_CTRL20___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL20__P_EN___S                  1
#define LPASS_AUD_SB_BAM_P_CTRL21                 (0x171AC000)
#define   LPASS_AUD_SB_BAM_P_CTRL21___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL21__P_EN___S                  1
#define LPASS_AUD_SB_BAM_P_CTRL22                 (0x171AD000)
#define   LPASS_AUD_SB_BAM_P_CTRL22___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_LOCK_GROUP___S              16
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_WRITE_NWD___M 0x00000800
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_WRITE_NWD___S              11
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_PREFETCH_LIMIT___S               9
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_AUTO_EOB_SEL___S               7
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_AUTO_EOB___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_AUTO_EOB___S               6
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_SYS_MODE___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_SYS_MODE___S               5
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_SYS_STRM___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_SYS_STRM___S               4
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_DIRECTION___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_DIRECTION___S               3
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_EN___M    0x00000002
#define   LPASS_AUD_SB_BAM_P_CTRL22__P_EN___S                  1

#define LPASS_AUD_SB_BAM_P_RSTn(n)       (0x17197004+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_RSTn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_RSTn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_RSTn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_RSTn___RWC             QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RSTn___POR          0x00000000
#define   LPASS_AUD_SB_BAM_P_RSTn__P_SW_RST___POR 0x0
#define   LPASS_AUD_SB_BAM_P_RSTn__P_SW_RST___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_RSTn__P_SW_RST___S                0
#define   LPASS_AUD_SB_BAM_P_RSTn___M            0x00000001   
#define   LPASS_AUD_SB_BAM_P_RSTn___S                          0
#define LPASS_AUD_SB_BAM_P_RST0                   (0x17197004)
#define   LPASS_AUD_SB_BAM_P_RST0___RWC             QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST0__P_SW_RST___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_RST0__P_SW_RST___S                0
#define LPASS_AUD_SB_BAM_P_RST1                   (0x17198004)
#define   LPASS_AUD_SB_BAM_P_RST1___RWC             QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST1__P_SW_RST___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_RST1__P_SW_RST___S                0
#define LPASS_AUD_SB_BAM_P_RST2                   (0x17199004)
#define   LPASS_AUD_SB_BAM_P_RST2___RWC             QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST2__P_SW_RST___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_RST2__P_SW_RST___S                0
#define LPASS_AUD_SB_BAM_P_RST3                   (0x1719A004)
#define   LPASS_AUD_SB_BAM_P_RST3___RWC             QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST3__P_SW_RST___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_RST3__P_SW_RST___S                0
#define LPASS_AUD_SB_BAM_P_RST4                   (0x1719B004)
#define   LPASS_AUD_SB_BAM_P_RST4___RWC             QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST4__P_SW_RST___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_RST4__P_SW_RST___S                0
#define LPASS_AUD_SB_BAM_P_RST5                   (0x1719C004)
#define   LPASS_AUD_SB_BAM_P_RST5___RWC             QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST5__P_SW_RST___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_RST5__P_SW_RST___S                0
#define LPASS_AUD_SB_BAM_P_RST6                   (0x1719D004)
#define   LPASS_AUD_SB_BAM_P_RST6___RWC             QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST6__P_SW_RST___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_RST6__P_SW_RST___S                0
#define LPASS_AUD_SB_BAM_P_RST7                   (0x1719E004)
#define   LPASS_AUD_SB_BAM_P_RST7___RWC             QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST7__P_SW_RST___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_RST7__P_SW_RST___S                0
#define LPASS_AUD_SB_BAM_P_RST8                   (0x1719F004)
#define   LPASS_AUD_SB_BAM_P_RST8___RWC             QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST8__P_SW_RST___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_RST8__P_SW_RST___S                0
#define LPASS_AUD_SB_BAM_P_RST9                   (0x171A0004)
#define   LPASS_AUD_SB_BAM_P_RST9___RWC             QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST9__P_SW_RST___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_RST9__P_SW_RST___S                0
#define LPASS_AUD_SB_BAM_P_RST10                  (0x171A1004)
#define   LPASS_AUD_SB_BAM_P_RST10___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST10__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST10__P_SW_RST___S               0
#define LPASS_AUD_SB_BAM_P_RST11                  (0x171A2004)
#define   LPASS_AUD_SB_BAM_P_RST11___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST11__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST11__P_SW_RST___S               0
#define LPASS_AUD_SB_BAM_P_RST12                  (0x171A3004)
#define   LPASS_AUD_SB_BAM_P_RST12___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST12__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST12__P_SW_RST___S               0
#define LPASS_AUD_SB_BAM_P_RST13                  (0x171A4004)
#define   LPASS_AUD_SB_BAM_P_RST13___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST13__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST13__P_SW_RST___S               0
#define LPASS_AUD_SB_BAM_P_RST14                  (0x171A5004)
#define   LPASS_AUD_SB_BAM_P_RST14___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST14__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST14__P_SW_RST___S               0
#define LPASS_AUD_SB_BAM_P_RST15                  (0x171A6004)
#define   LPASS_AUD_SB_BAM_P_RST15___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST15__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST15__P_SW_RST___S               0
#define LPASS_AUD_SB_BAM_P_RST16                  (0x171A7004)
#define   LPASS_AUD_SB_BAM_P_RST16___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST16__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST16__P_SW_RST___S               0
#define LPASS_AUD_SB_BAM_P_RST17                  (0x171A8004)
#define   LPASS_AUD_SB_BAM_P_RST17___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST17__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST17__P_SW_RST___S               0
#define LPASS_AUD_SB_BAM_P_RST18                  (0x171A9004)
#define   LPASS_AUD_SB_BAM_P_RST18___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST18__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST18__P_SW_RST___S               0
#define LPASS_AUD_SB_BAM_P_RST19                  (0x171AA004)
#define   LPASS_AUD_SB_BAM_P_RST19___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST19__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST19__P_SW_RST___S               0
#define LPASS_AUD_SB_BAM_P_RST20                  (0x171AB004)
#define   LPASS_AUD_SB_BAM_P_RST20___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST20__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST20__P_SW_RST___S               0
#define LPASS_AUD_SB_BAM_P_RST21                  (0x171AC004)
#define   LPASS_AUD_SB_BAM_P_RST21___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST21__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST21__P_SW_RST___S               0
#define LPASS_AUD_SB_BAM_P_RST22                  (0x171AD004)
#define   LPASS_AUD_SB_BAM_P_RST22___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_RST22__P_SW_RST___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_RST22__P_SW_RST___S               0

#define LPASS_AUD_SB_BAM_P_HALTn(n)      (0x17197008+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_HALTn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_HALTn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_HALTn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_HALTn___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALTn___POR         0x00000008
#define   LPASS_AUD_SB_BAM_P_HALTn__P_FORCE_DESC_FIFO_FULL___POR 0x0
#define   LPASS_AUD_SB_BAM_P_HALTn__P_PIPE_EMPTY___POR 0x1
#define   LPASS_AUD_SB_BAM_P_HALTn__P_LAST_DESC_ZLT___POR 0x0
#define   LPASS_AUD_SB_BAM_P_HALTn__P_PROD_HALTED___POR 0x0
#define   LPASS_AUD_SB_BAM_P_HALTn__P_HALT___POR 0x0
#define   LPASS_AUD_SB_BAM_P_HALTn__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALTn__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALTn__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALTn__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALTn__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALTn__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALTn__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALTn__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALTn__P_HALT___M   0x00000001
#define   LPASS_AUD_SB_BAM_P_HALTn__P_HALT___S                 0
#define   LPASS_AUD_SB_BAM_P_HALTn___M           0x0000001F   
#define   LPASS_AUD_SB_BAM_P_HALTn___S                         0
#define LPASS_AUD_SB_BAM_P_HALT0                  (0x17197008)
#define   LPASS_AUD_SB_BAM_P_HALT0___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT0__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT0__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT0__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT0__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT0__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT0__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT0__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT0__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT0__P_HALT___M   0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT0__P_HALT___S                 0
#define LPASS_AUD_SB_BAM_P_HALT1                  (0x17198008)
#define   LPASS_AUD_SB_BAM_P_HALT1___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT1__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT1__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT1__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT1__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT1__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT1__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT1__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT1__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT1__P_HALT___M   0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT1__P_HALT___S                 0
#define LPASS_AUD_SB_BAM_P_HALT2                  (0x17199008)
#define   LPASS_AUD_SB_BAM_P_HALT2___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT2__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT2__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT2__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT2__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT2__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT2__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT2__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT2__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT2__P_HALT___M   0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT2__P_HALT___S                 0
#define LPASS_AUD_SB_BAM_P_HALT3                  (0x1719A008)
#define   LPASS_AUD_SB_BAM_P_HALT3___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT3__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT3__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT3__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT3__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT3__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT3__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT3__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT3__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT3__P_HALT___M   0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT3__P_HALT___S                 0
#define LPASS_AUD_SB_BAM_P_HALT4                  (0x1719B008)
#define   LPASS_AUD_SB_BAM_P_HALT4___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT4__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT4__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT4__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT4__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT4__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT4__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT4__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT4__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT4__P_HALT___M   0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT4__P_HALT___S                 0
#define LPASS_AUD_SB_BAM_P_HALT5                  (0x1719C008)
#define   LPASS_AUD_SB_BAM_P_HALT5___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT5__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT5__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT5__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT5__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT5__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT5__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT5__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT5__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT5__P_HALT___M   0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT5__P_HALT___S                 0
#define LPASS_AUD_SB_BAM_P_HALT6                  (0x1719D008)
#define   LPASS_AUD_SB_BAM_P_HALT6___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT6__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT6__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT6__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT6__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT6__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT6__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT6__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT6__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT6__P_HALT___M   0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT6__P_HALT___S                 0
#define LPASS_AUD_SB_BAM_P_HALT7                  (0x1719E008)
#define   LPASS_AUD_SB_BAM_P_HALT7___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT7__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT7__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT7__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT7__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT7__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT7__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT7__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT7__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT7__P_HALT___M   0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT7__P_HALT___S                 0
#define LPASS_AUD_SB_BAM_P_HALT8                  (0x1719F008)
#define   LPASS_AUD_SB_BAM_P_HALT8___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT8__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT8__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT8__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT8__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT8__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT8__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT8__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT8__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT8__P_HALT___M   0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT8__P_HALT___S                 0
#define LPASS_AUD_SB_BAM_P_HALT9                  (0x171A0008)
#define   LPASS_AUD_SB_BAM_P_HALT9___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT9__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT9__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT9__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT9__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT9__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT9__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT9__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT9__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT9__P_HALT___M   0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT9__P_HALT___S                 0
#define LPASS_AUD_SB_BAM_P_HALT10                 (0x171A1008)
#define   LPASS_AUD_SB_BAM_P_HALT10___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT10__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT10__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT10__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT10__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT10__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT10__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT10__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT10__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT10__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT10__P_HALT___S                0
#define LPASS_AUD_SB_BAM_P_HALT11                 (0x171A2008)
#define   LPASS_AUD_SB_BAM_P_HALT11___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT11__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT11__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT11__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT11__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT11__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT11__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT11__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT11__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT11__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT11__P_HALT___S                0
#define LPASS_AUD_SB_BAM_P_HALT12                 (0x171A3008)
#define   LPASS_AUD_SB_BAM_P_HALT12___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT12__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT12__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT12__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT12__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT12__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT12__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT12__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT12__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT12__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT12__P_HALT___S                0
#define LPASS_AUD_SB_BAM_P_HALT13                 (0x171A4008)
#define   LPASS_AUD_SB_BAM_P_HALT13___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT13__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT13__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT13__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT13__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT13__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT13__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT13__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT13__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT13__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT13__P_HALT___S                0
#define LPASS_AUD_SB_BAM_P_HALT14                 (0x171A5008)
#define   LPASS_AUD_SB_BAM_P_HALT14___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT14__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT14__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT14__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT14__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT14__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT14__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT14__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT14__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT14__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT14__P_HALT___S                0
#define LPASS_AUD_SB_BAM_P_HALT15                 (0x171A6008)
#define   LPASS_AUD_SB_BAM_P_HALT15___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT15__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT15__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT15__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT15__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT15__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT15__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT15__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT15__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT15__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT15__P_HALT___S                0
#define LPASS_AUD_SB_BAM_P_HALT16                 (0x171A7008)
#define   LPASS_AUD_SB_BAM_P_HALT16___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT16__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT16__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT16__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT16__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT16__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT16__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT16__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT16__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT16__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT16__P_HALT___S                0
#define LPASS_AUD_SB_BAM_P_HALT17                 (0x171A8008)
#define   LPASS_AUD_SB_BAM_P_HALT17___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT17__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT17__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT17__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT17__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT17__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT17__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT17__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT17__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT17__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT17__P_HALT___S                0
#define LPASS_AUD_SB_BAM_P_HALT18                 (0x171A9008)
#define   LPASS_AUD_SB_BAM_P_HALT18___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT18__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT18__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT18__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT18__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT18__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT18__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT18__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT18__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT18__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT18__P_HALT___S                0
#define LPASS_AUD_SB_BAM_P_HALT19                 (0x171AA008)
#define   LPASS_AUD_SB_BAM_P_HALT19___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT19__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT19__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT19__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT19__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT19__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT19__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT19__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT19__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT19__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT19__P_HALT___S                0
#define LPASS_AUD_SB_BAM_P_HALT20                 (0x171AB008)
#define   LPASS_AUD_SB_BAM_P_HALT20___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT20__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT20__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT20__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT20__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT20__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT20__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT20__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT20__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT20__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT20__P_HALT___S                0
#define LPASS_AUD_SB_BAM_P_HALT21                 (0x171AC008)
#define   LPASS_AUD_SB_BAM_P_HALT21___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT21__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT21__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT21__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT21__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT21__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT21__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT21__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT21__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT21__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT21__P_HALT___S                0
#define LPASS_AUD_SB_BAM_P_HALT22                 (0x171AD008)
#define   LPASS_AUD_SB_BAM_P_HALT22___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_HALT22__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_HALT22__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_AUD_SB_BAM_P_HALT22__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_HALT22__P_PIPE_EMPTY___S               3
#define   LPASS_AUD_SB_BAM_P_HALT22__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_HALT22__P_LAST_DESC_ZLT___S               2
#define   LPASS_AUD_SB_BAM_P_HALT22__P_PROD_HALTED___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_HALT22__P_PROD_HALTED___S               1
#define   LPASS_AUD_SB_BAM_P_HALT22__P_HALT___M  0x00000001
#define   LPASS_AUD_SB_BAM_P_HALT22__P_HALT___S                0

#define LPASS_AUD_SB_BAM_P_IRQ_STTSn(n)  (0x17197010+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn___POR     0x00000000
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_HRESP_ERR_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_PIPE_RST_ERROR_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_TRNSFR_END_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_ERR_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_OUT_OF_DESC_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_WAKE_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_TIMER_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_PRCSD_DESC_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn__P_PRCSD_DESC_IRQ___S               0
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn___M       0x000000FF   
#define   LPASS_AUD_SB_BAM_P_IRQ_STTSn___S                     0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS0              (0x17197010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS0__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS1              (0x17198010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS1__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS2              (0x17199010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS2__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS3              (0x1719A010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS3__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS4              (0x1719B010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS4__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS5              (0x1719C010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS5__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS6              (0x1719D010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS6__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS7              (0x1719E010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS7__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS8              (0x1719F010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS8__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS9              (0x171A0010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS9__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS10             (0x171A1010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS10__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS11             (0x171A2010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS11__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS12             (0x171A3010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS12__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS13             (0x171A4010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS13__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS14             (0x171A5010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS14__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS15             (0x171A6010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS15__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS16             (0x171A7010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS16__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS17             (0x171A8010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS17__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS18             (0x171A9010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS18__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS19             (0x171AA010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS19__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS20             (0x171AB010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS20__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS21             (0x171AC010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS21__P_PRCSD_DESC_IRQ___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_STTS22             (0x171AD010)
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_HRESP_ERR_IRQ___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_TRNSFR_END_IRQ___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_ERR_IRQ___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_ERR_IRQ___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_WAKE_IRQ___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_WAKE_IRQ___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_TIMER_IRQ___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_TIMER_IRQ___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_STTS22__P_PRCSD_DESC_IRQ___S               0

#define LPASS_AUD_SB_BAM_P_IRQ_CLRn(n)   (0x17197014+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn___RWC         QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn___POR      0x00000000
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_HRESP_ERR_CLR___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_PIPE_RST_ERROR_CLR___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_TRNSFR_END_CLR___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_ERR_CLR___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_OUT_OF_DESC_CLR___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_WAKE_CLR___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_TIMER_CLR___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_PRCSD_DESC_CLR___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn__P_PRCSD_DESC_CLR___S               0
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn___M        0x000000FF   
#define   LPASS_AUD_SB_BAM_P_IRQ_CLRn___S                      0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR0               (0x17197014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0___RWC         QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR0__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR1               (0x17198014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1___RWC         QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR1__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR2               (0x17199014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2___RWC         QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR2__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR3               (0x1719A014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3___RWC         QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR3__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR4               (0x1719B014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4___RWC         QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR4__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR5               (0x1719C014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5___RWC         QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR5__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR6               (0x1719D014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6___RWC         QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR6__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR7               (0x1719E014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7___RWC         QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR7__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR8               (0x1719F014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8___RWC         QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR8__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR9               (0x171A0014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9___RWC         QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR9__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR10              (0x171A1014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR10__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR11              (0x171A2014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR11__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR12              (0x171A3014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR12__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR13              (0x171A4014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR13__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR14              (0x171A5014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR14__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR15              (0x171A6014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR15__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR16              (0x171A7014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR16__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR17              (0x171A8014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR17__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR18              (0x171A9014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR18__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR19              (0x171AA014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR19__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR20              (0x171AB014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR20__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR21              (0x171AC014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR21__P_PRCSD_DESC_CLR___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_CLR22              (0x171AD014)
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_HRESP_ERR_CLR___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_TRNSFR_END_CLR___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_ERR_CLR___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_ERR_CLR___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_WAKE_CLR___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_WAKE_CLR___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_TIMER_CLR___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_TIMER_CLR___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_CLR22__P_PRCSD_DESC_CLR___S               0

#define LPASS_AUD_SB_BAM_P_IRQ_ENn(n)    (0x17197018+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn___POR       0x00000000
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_HRESP_ERR_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_PIPE_RST_ERROR_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_TRNSFR_END_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_ERR_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_OUT_OF_DESC_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_WAKE_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_TIMER_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_PRCSD_DESC_EN___POR 0x0
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn__P_PRCSD_DESC_EN___S               0
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn___M         0x000000FF   
#define   LPASS_AUD_SB_BAM_P_IRQ_ENn___S                       0
#define LPASS_AUD_SB_BAM_P_IRQ_EN0                (0x17197018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN0__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN1                (0x17198018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN1__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN2                (0x17199018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN2__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN3                (0x1719A018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN3__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN4                (0x1719B018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN4__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN5                (0x1719C018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN5__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN6                (0x1719D018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN6__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN7                (0x1719E018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN7__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN8                (0x1719F018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN8__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN9                (0x171A0018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN9__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN10               (0x171A1018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN10__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN11               (0x171A2018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN11__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN12               (0x171A3018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN12__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN13               (0x171A4018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN13__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN14               (0x171A5018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN14__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN15               (0x171A6018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN15__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN16               (0x171A7018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN16__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN17               (0x171A8018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN17__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN18               (0x171A9018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN18__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN19               (0x171AA018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN19__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN20               (0x171AB018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN20__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN21               (0x171AC018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN21__P_PRCSD_DESC_EN___S               0
#define LPASS_AUD_SB_BAM_P_IRQ_EN22               (0x171AD018)
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_HRESP_ERR_EN___S               7
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_TRNSFR_END_EN___S               5
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_ERR_EN___M 0x00000010
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_ERR_EN___S               4
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_OUT_OF_DESC_EN___S               3
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_WAKE_EN___M 0x00000004
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_WAKE_EN___S               2
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_TIMER_EN___M 0x00000002
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_TIMER_EN___S               1
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_AUD_SB_BAM_P_IRQ_EN22__P_PRCSD_DESC_EN___S               0

#define LPASS_AUD_SB_BAM_P_TIMERn(n)     (0x1719701C+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_TIMERn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_TIMERn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_TIMERn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_TIMERn___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMERn___POR        0x00000000
#define   LPASS_AUD_SB_BAM_P_TIMERn__P_TIMER___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_TIMERn__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMERn__P_TIMER___S               0
#define   LPASS_AUD_SB_BAM_P_TIMERn___M          0x0000FFFF   
#define   LPASS_AUD_SB_BAM_P_TIMERn___S                        0
#define LPASS_AUD_SB_BAM_P_TIMER0                 (0x1719701C)
#define   LPASS_AUD_SB_BAM_P_TIMER0___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER0__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER0__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER1                 (0x1719801C)
#define   LPASS_AUD_SB_BAM_P_TIMER1___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER1__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER1__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER2                 (0x1719901C)
#define   LPASS_AUD_SB_BAM_P_TIMER2___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER2__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER2__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER3                 (0x1719A01C)
#define   LPASS_AUD_SB_BAM_P_TIMER3___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER3__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER3__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER4                 (0x1719B01C)
#define   LPASS_AUD_SB_BAM_P_TIMER4___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER4__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER4__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER5                 (0x1719C01C)
#define   LPASS_AUD_SB_BAM_P_TIMER5___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER5__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER5__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER6                 (0x1719D01C)
#define   LPASS_AUD_SB_BAM_P_TIMER6___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER6__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER6__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER7                 (0x1719E01C)
#define   LPASS_AUD_SB_BAM_P_TIMER7___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER7__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER7__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER8                 (0x1719F01C)
#define   LPASS_AUD_SB_BAM_P_TIMER8___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER8__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER8__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER9                 (0x171A001C)
#define   LPASS_AUD_SB_BAM_P_TIMER9___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER9__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER9__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER10                (0x171A101C)
#define   LPASS_AUD_SB_BAM_P_TIMER10___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER10__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER10__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER11                (0x171A201C)
#define   LPASS_AUD_SB_BAM_P_TIMER11___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER11__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER11__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER12                (0x171A301C)
#define   LPASS_AUD_SB_BAM_P_TIMER12___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER12__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER12__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER13                (0x171A401C)
#define   LPASS_AUD_SB_BAM_P_TIMER13___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER13__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER13__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER14                (0x171A501C)
#define   LPASS_AUD_SB_BAM_P_TIMER14___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER14__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER14__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER15                (0x171A601C)
#define   LPASS_AUD_SB_BAM_P_TIMER15___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER15__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER15__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER16                (0x171A701C)
#define   LPASS_AUD_SB_BAM_P_TIMER16___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER16__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER16__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER17                (0x171A801C)
#define   LPASS_AUD_SB_BAM_P_TIMER17___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER17__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER17__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER18                (0x171A901C)
#define   LPASS_AUD_SB_BAM_P_TIMER18___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER18__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER18__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER19                (0x171AA01C)
#define   LPASS_AUD_SB_BAM_P_TIMER19___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER19__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER19__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER20                (0x171AB01C)
#define   LPASS_AUD_SB_BAM_P_TIMER20___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER20__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER20__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER21                (0x171AC01C)
#define   LPASS_AUD_SB_BAM_P_TIMER21___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER21__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER21__P_TIMER___S               0
#define LPASS_AUD_SB_BAM_P_TIMER22                (0x171AD01C)
#define   LPASS_AUD_SB_BAM_P_TIMER22___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_TIMER22__P_TIMER___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER22__P_TIMER___S               0

#define LPASS_AUD_SB_BAM_P_TIMER_CTRLn(n) (0x17197020+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn___POR   0x00000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn__P_TIMER_RST___POR 0x0
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn__P_TIMER_RUN___POR 0x0
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn__P_TIMER_MODE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn__P_TIMER_TRSHLD___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn__P_TIMER_TRSHLD___S               0
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn___M     0xE000FFFF   
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRLn___S                   0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL0            (0x17197020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL0___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL0__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL0__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL0__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL0__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL0__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL0__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL0__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL0__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL1            (0x17198020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL1___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL1__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL1__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL1__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL1__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL1__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL1__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL1__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL1__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL2            (0x17199020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL2___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL2__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL2__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL2__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL2__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL2__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL2__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL2__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL2__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL3            (0x1719A020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL3___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL3__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL3__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL3__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL3__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL3__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL3__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL3__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL3__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL4            (0x1719B020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL4___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL4__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL4__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL4__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL4__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL4__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL4__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL4__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL4__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL5            (0x1719C020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL5___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL5__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL5__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL5__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL5__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL5__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL5__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL5__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL5__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL6            (0x1719D020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL6___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL6__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL6__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL6__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL6__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL6__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL6__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL6__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL6__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL7            (0x1719E020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL7___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL7__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL7__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL7__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL7__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL7__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL7__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL7__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL7__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL8            (0x1719F020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL8___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL8__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL8__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL8__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL8__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL8__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL8__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL8__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL8__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL9            (0x171A0020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL9___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL9__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL9__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL9__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL9__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL9__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL9__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL9__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL9__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL10           (0x171A1020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL10___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL10__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL10__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL10__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL10__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL10__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL10__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL10__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL10__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL11           (0x171A2020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL11___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL11__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL11__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL11__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL11__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL11__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL11__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL11__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL11__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL12           (0x171A3020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL12___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL12__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL12__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL12__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL12__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL12__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL12__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL12__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL12__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL13           (0x171A4020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL13___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL13__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL13__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL13__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL13__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL13__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL13__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL13__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL13__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL14           (0x171A5020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL14___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL14__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL14__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL14__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL14__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL14__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL14__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL14__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL14__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL15           (0x171A6020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL15___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL15__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL15__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL15__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL15__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL15__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL15__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL15__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL15__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL16           (0x171A7020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL16___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL16__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL16__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL16__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL16__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL16__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL16__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL16__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL16__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL17           (0x171A8020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL17___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL17__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL17__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL17__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL17__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL17__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL17__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL17__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL17__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL18           (0x171A9020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL18___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL18__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL18__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL18__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL18__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL18__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL18__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL18__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL18__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL19           (0x171AA020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL19___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL19__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL19__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL19__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL19__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL19__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL19__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL19__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL19__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL20           (0x171AB020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL20___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL20__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL20__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL20__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL20__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL20__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL20__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL20__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL20__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL21           (0x171AC020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL21___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL21__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL21__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL21__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL21__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL21__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL21__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL21__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL21__P_TIMER_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_TIMER_CTRL22           (0x171AD020)
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL22___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL22__P_TIMER_RST___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL22__P_TIMER_RST___S              31
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL22__P_TIMER_RUN___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL22__P_TIMER_RUN___S              30
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL22__P_TIMER_MODE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL22__P_TIMER_MODE___S              29
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL22__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_TIMER_CTRL22__P_TIMER_TRSHLD___S               0

#define LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn(n) (0x17197024+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn___POR  0x00000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn__BAM_P_SB_UPDATED___POR 0x0
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn__BAM_P_TOGGLE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn__BAM_P_CTRL___POR 0x0
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn__BAM_P_BYTES_FREE___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn__BAM_P_BYTES_FREE___S               0
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn___M    0x011FFFFF   
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBNDn___S                  0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND0           (0x17197024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND0___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND0__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND0__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND0__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND0__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND0__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND0__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND0__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND0__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND1           (0x17198024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND1___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND1__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND1__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND1__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND1__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND1__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND1__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND1__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND1__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND2           (0x17199024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND2___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND2__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND2__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND2__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND2__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND2__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND2__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND2__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND2__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND3           (0x1719A024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND3___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND3__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND3__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND3__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND3__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND3__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND3__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND3__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND3__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND4           (0x1719B024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND4___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND4__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND4__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND4__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND4__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND4__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND4__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND4__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND4__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND5           (0x1719C024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND5___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND5__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND5__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND5__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND5__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND5__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND5__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND5__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND5__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND6           (0x1719D024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND6___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND6__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND6__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND6__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND6__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND6__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND6__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND6__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND6__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND7           (0x1719E024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND7___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND7__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND7__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND7__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND7__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND7__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND7__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND7__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND7__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND8           (0x1719F024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND8___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND8__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND8__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND8__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND8__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND8__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND8__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND8__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND8__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND9           (0x171A0024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND9___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND9__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND9__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND9__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND9__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND9__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND9__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND9__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND9__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND10          (0x171A1024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND10___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND10__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND10__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND10__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND10__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND10__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND10__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND10__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND10__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND11          (0x171A2024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND11___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND11__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND11__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND11__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND11__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND11__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND11__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND11__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND11__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND12          (0x171A3024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND12___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND12__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND12__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND12__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND12__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND12__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND12__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND12__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND12__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND13          (0x171A4024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND13___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND13__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND13__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND13__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND13__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND13__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND13__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND13__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND13__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND14          (0x171A5024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND14___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND14__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND14__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND14__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND14__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND14__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND14__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND14__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND14__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND15          (0x171A6024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND15___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND15__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND15__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND15__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND15__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND15__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND15__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND15__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND15__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND16          (0x171A7024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND16___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND16__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND16__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND16__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND16__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND16__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND16__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND16__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND16__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND17          (0x171A8024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND17___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND17__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND17__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND17__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND17__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND17__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND17__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND17__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND17__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND18          (0x171A9024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND18___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND18__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND18__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND18__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND18__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND18__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND18__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND18__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND18__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND19          (0x171AA024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND19___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND19__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND19__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND19__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND19__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND19__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND19__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND19__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND19__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND20          (0x171AB024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND20___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND20__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND20__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND20__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND20__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND20__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND20__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND20__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND20__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND21          (0x171AC024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND21___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND21__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND21__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND21__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND21__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND21__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND21__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND21__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND21__BAM_P_BYTES_FREE___S               0
#define LPASS_AUD_SB_BAM_P_PRDCR_SDBND22          (0x171AD024)
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND22___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND22__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND22__BAM_P_SB_UPDATED___S              24
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND22__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND22__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND22__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND22__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND22__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PRDCR_SDBND22__BAM_P_BYTES_FREE___S               0

#define LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn(n) (0x17197028+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn___POR  0x00000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_ON_SUCCESS_CTRL___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_ON_SUCCESS_TOGGLE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_SB_UPDATED___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_NWD_TOGGLE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_NWD_TOGGLE_R___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_WAIT_4_ACK___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_TOGGLE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_TOGGLE_R___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_TOGGLE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_CTRL___POR 0x0
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_BYTES_AVAIL___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn__BAM_P_BYTES_AVAIL___S               0
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn___M    0x7FFFFFFF   
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBNDn___S                  0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND0           (0x17197028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND0__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND1           (0x17198028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND1__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND2           (0x17199028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND2__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND3           (0x1719A028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND3__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND4           (0x1719B028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND4__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND5           (0x1719C028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND5__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND6           (0x1719D028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND6__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND7           (0x1719E028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND7__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND8           (0x1719F028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND8__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND9           (0x171A0028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND9__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND10          (0x171A1028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND10__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND11          (0x171A2028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND11__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND12          (0x171A3028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND12__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND13          (0x171A4028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND13__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND14          (0x171A5028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND14__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND15          (0x171A6028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND15__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND16          (0x171A7028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND16__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND17          (0x171A8028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND17__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND18          (0x171A9028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND18__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND19          (0x171AA028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND19__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND20          (0x171AB028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND20__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND21          (0x171AC028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND21__BAM_P_BYTES_AVAIL___S               0
#define LPASS_AUD_SB_BAM_P_CNSMR_SDBND22          (0x171AD028)
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_SB_UPDATED___S              26
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_TOGGLE___S              20
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_CTRL___M 0x000F0000
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_CTRL___S              16
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_CNSMR_SDBND22__BAM_P_BYTES_AVAIL___S               0

#define LPASS_AUD_SB_BAM_P_SW_OFSTSn(n)  (0x17197800+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn___POR     0x00000000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn__SW_OFST_IN_DESC___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn__SW_DESC_OFST___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn__SW_DESC_OFST___S               0
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn___M       0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_SW_OFSTSn___S                     0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS0              (0x17197800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS0___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS0__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS0__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS0__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS0__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS1              (0x17198800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS1___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS1__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS1__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS1__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS1__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS2              (0x17199800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS2___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS2__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS2__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS2__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS2__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS3              (0x1719A800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS3___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS3__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS3__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS3__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS3__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS4              (0x1719B800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS4___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS4__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS4__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS4__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS4__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS5              (0x1719C800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS5___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS5__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS5__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS5__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS5__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS6              (0x1719D800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS6___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS6__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS6__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS6__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS6__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS7              (0x1719E800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS7___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS7__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS7__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS7__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS7__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS8              (0x1719F800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS8___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS8__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS8__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS8__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS8__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS9              (0x171A0800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS9___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS9__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS9__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS9__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS9__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS10             (0x171A1800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS10___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS10__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS10__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS10__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS10__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS11             (0x171A2800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS11___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS11__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS11__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS11__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS11__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS12             (0x171A3800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS12___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS12__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS12__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS12__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS12__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS13             (0x171A4800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS13___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS13__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS13__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS13__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS13__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS14             (0x171A5800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS14___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS14__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS14__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS14__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS14__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS15             (0x171A6800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS15___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS15__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS15__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS15__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS15__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS16             (0x171A7800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS16___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS16__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS16__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS16__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS16__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS17             (0x171A8800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS17___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS17__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS17__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS17__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS17__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS18             (0x171A9800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS18___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS18__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS18__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS18__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS18__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS19             (0x171AA800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS19___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS19__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS19__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS19__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS19__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS20             (0x171AB800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS20___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS20__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS20__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS20__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS20__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS21             (0x171AC800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS21___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS21__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS21__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS21__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS21__SW_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SW_OFSTS22             (0x171AD800)
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS22___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS22__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS22__SW_OFST_IN_DESC___S              16
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS22__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SW_OFSTS22__SW_DESC_OFST___S               0

#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n(n) (0x17197804+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n__AU_PSM_ACCUMED___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n__AU_ACKED___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n__AU_ACKED___S               0
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_n___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_0       (0x17197804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_0___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_0__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_0__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_0__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_0__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_1       (0x17198804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_1___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_1__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_1__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_1__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_1__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_2       (0x17199804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_2___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_2__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_2__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_2__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_2__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_3       (0x1719A804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_3___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_3__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_3__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_3__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_3__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_4       (0x1719B804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_4___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_4__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_4__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_4__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_4__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_5       (0x1719C804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_5___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_5__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_5__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_5__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_5__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_6       (0x1719D804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_6___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_6__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_6__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_6__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_6__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_7       (0x1719E804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_7___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_7__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_7__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_7__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_7__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_8       (0x1719F804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_8___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_8__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_8__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_8__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_8__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_9       (0x171A0804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_9___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_9__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_9__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_9__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_9__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_10      (0x171A1804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_10__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_10__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_10__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_10__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_11      (0x171A2804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_11__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_11__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_11__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_11__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_12      (0x171A3804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_12__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_12__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_12__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_12__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_13      (0x171A4804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_13__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_13__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_13__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_13__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_14      (0x171A5804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_14__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_14__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_14__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_14__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_15      (0x171A6804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_15__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_15__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_15__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_15__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_16      (0x171A7804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_16__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_16__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_16__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_16__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_17      (0x171A8804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_17__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_17__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_17__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_17__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_18      (0x171A9804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_18__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_18__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_18__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_18__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_19      (0x171AA804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_19__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_19__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_19__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_19__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_20      (0x171AB804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_20__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_20__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_20__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_20__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_21      (0x171AC804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_21__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_21__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_21__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_21__AU_ACKED___S               0
#define LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_22      (0x171AD804)
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_22__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_22__AU_PSM_ACCUMED___S              16
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_22__AU_ACKED___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_AU_PSM_CNTXT_1_22__AU_ACKED___S               0

#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n(n) (0x17197808+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_VALID___POR 0x0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_IRQ___POR 0x0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_IRQ_DONE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_GENERAL_BITS___POR 0x0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_CONS_STATE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_PROD_SYS_STATE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_PROD_B2B_STATE___POR 0x0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_SIZE___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_SIZE___S               0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n___M   0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_n___S                 0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0          (0x17197808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1          (0x17198808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2          (0x17199808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3          (0x1719A808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4          (0x1719B808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5          (0x1719C808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6          (0x1719D808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7          (0x1719E808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8          (0x1719F808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9          (0x171A0808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10         (0x171A1808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11         (0x171A2808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12         (0x171A3808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13         (0x171A4808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_13__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14         (0x171A5808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_14__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15         (0x171A6808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_15__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16         (0x171A7808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_16__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17         (0x171A8808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_17__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18         (0x171A9808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_18__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19         (0x171AA808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_19__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20         (0x171AB808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_20__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21         (0x171AC808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_21__PSM_DESC_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22         (0x171AD808)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_DESC_VALID___M 0x80000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_DESC_VALID___S              31
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_DESC_IRQ___S              30
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_GENERAL_BITS___S              25
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_CONS_STATE___S              22
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_PROD_SYS_STATE___S              19
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_PROD_B2B_STATE___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_2_22__PSM_DESC_SIZE___S               0

#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_n(n) (0x1719780C+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_n_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_n_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_n_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_n___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_n___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_n__PSM_DESC_ADDR___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_n__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_n__PSM_DESC_ADDR___S               0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_n___M   0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_n___S                 0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_0          (0x1719780C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_0___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_0__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_0__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_1          (0x1719880C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_1___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_1__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_1__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_2          (0x1719980C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_2___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_2__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_2__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_3          (0x1719A80C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_3___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_3__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_3__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_4          (0x1719B80C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_4___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_4__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_4__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_5          (0x1719C80C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_5___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_5__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_5__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_6          (0x1719D80C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_6___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_6__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_6__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_7          (0x1719E80C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_7___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_7__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_7__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_8          (0x1719F80C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_8___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_8__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_8__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_9          (0x171A080C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_9___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_9__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_9__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_10         (0x171A180C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_10___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_10__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_10__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_11         (0x171A280C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_11___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_11__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_11__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_12         (0x171A380C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_12___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_12__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_12__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_13         (0x171A480C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_13___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_13__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_13__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_14         (0x171A580C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_14___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_14__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_14__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_15         (0x171A680C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_15___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_15__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_15__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_16         (0x171A780C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_16___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_16__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_16__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_17         (0x171A880C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_17___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_17__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_17__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_18         (0x171A980C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_18___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_18__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_18__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_19         (0x171AA80C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_19___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_19__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_19__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_20         (0x171AB80C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_20___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_20__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_20__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_21         (0x171AC80C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_21___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_21__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_21__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_22         (0x171AD80C)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_22___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_22__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_22__PSM_DESC_ADDR___S               0

#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n(n) (0x17197810+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n__PSM_DESC_OFST___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n__PSM_SAVED_ACCUMED_SIZE___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n__PSM_SAVED_ACCUMED_SIZE___S               0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n___M   0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_n___S                 0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_0          (0x17197810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_0___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_0__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_0__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_0__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_0__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_1          (0x17198810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_1___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_1__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_1__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_1__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_1__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_2          (0x17199810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_2___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_2__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_2__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_2__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_2__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_3          (0x1719A810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_3___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_3__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_3__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_3__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_3__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_4          (0x1719B810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_4___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_4__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_4__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_4__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_4__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_5          (0x1719C810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_5___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_5__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_5__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_5__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_5__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_6          (0x1719D810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_6___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_6__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_6__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_6__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_6__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_7          (0x1719E810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_7___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_7__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_7__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_7__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_7__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_8          (0x1719F810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_8___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_8__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_8__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_8__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_8__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_9          (0x171A0810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_9___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_9__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_9__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_9__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_9__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_10         (0x171A1810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_10___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_10__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_10__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_10__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_10__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_11         (0x171A2810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_11___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_11__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_11__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_11__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_11__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_12         (0x171A3810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_12___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_12__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_12__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_12__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_12__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_13         (0x171A4810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_13___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_13__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_13__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_13__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_13__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_14         (0x171A5810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_14___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_14__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_14__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_14__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_14__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_15         (0x171A6810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_15___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_15__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_15__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_15__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_15__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_16         (0x171A7810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_16___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_16__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_16__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_16__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_16__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_17         (0x171A8810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_17___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_17__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_17__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_17__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_17__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_18         (0x171A9810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_18___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_18__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_18__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_18__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_18__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_19         (0x171AA810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_19___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_19__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_19__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_19__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_19__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_20         (0x171AB810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_20___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_20__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_20__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_20__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_20__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_21         (0x171AC810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_21___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_21__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_21__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_21__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_21__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_22         (0x171AD810)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_22___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_22__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_22__PSM_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_22__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_4_22__PSM_SAVED_ACCUMED_SIZE___S               0

#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n(n) (0x17197814+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n__PSM_BLOCK_BYTE_CNT___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n__PSM_OFST_IN_DESC___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n__PSM_OFST_IN_DESC___S               0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n___M   0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_n___S                 0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_0          (0x17197814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_0___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_0__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_0__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_0__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_0__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_1          (0x17198814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_1___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_1__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_1__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_1__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_1__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_2          (0x17199814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_2___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_2__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_2__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_2__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_2__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_3          (0x1719A814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_3___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_3__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_3__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_3__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_3__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_4          (0x1719B814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_4___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_4__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_4__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_4__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_4__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_5          (0x1719C814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_5___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_5__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_5__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_5__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_5__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_6          (0x1719D814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_6___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_6__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_6__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_6__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_6__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_7          (0x1719E814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_7___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_7__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_7__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_7__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_7__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_8          (0x1719F814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_8___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_8__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_8__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_8__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_8__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_9          (0x171A0814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_9___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_9__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_9__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_9__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_9__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_10         (0x171A1814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_10___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_10__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_10__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_10__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_10__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_11         (0x171A2814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_11___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_11__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_11__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_11__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_11__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_12         (0x171A3814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_12___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_12__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_12__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_12__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_12__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_13         (0x171A4814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_13___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_13__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_13__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_13__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_13__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_14         (0x171A5814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_14___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_14__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_14__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_14__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_14__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_15         (0x171A6814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_15___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_15__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_15__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_15__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_15__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_16         (0x171A7814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_16___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_16__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_16__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_16__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_16__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_17         (0x171A8814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_17___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_17__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_17__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_17__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_17__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_18         (0x171A9814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_18___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_18__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_18__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_18__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_18__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_19         (0x171AA814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_19___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_19__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_19__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_19__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_19__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_20         (0x171AB814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_20___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_20__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_20__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_20__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_20__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_21         (0x171AC814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_21___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_21__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_21__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_21__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_21__PSM_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_22         (0x171AD814)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_22___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_22__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_22__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_22__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_5_22__PSM_OFST_IN_DESC___S               0

#define LPASS_AUD_SB_BAM_P_EVNT_REGn(n)  (0x17197818+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn___POR     0x00000000
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn__P_BYTES_CONSUMED___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn__P_DESC_FIFO_PEER_OFST___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn__P_DESC_FIFO_PEER_OFST___S               0
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn___M       0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_EVNT_REGn___S                     0
#define LPASS_AUD_SB_BAM_P_EVNT_REG0              (0x17197818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG0___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG0__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG0__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG0__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG0__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG1              (0x17198818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG1___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG1__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG1__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG1__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG1__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG2              (0x17199818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG2___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG2__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG2__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG2__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG2__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG3              (0x1719A818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG3___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG3__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG3__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG3__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG3__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG4              (0x1719B818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG4___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG4__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG4__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG4__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG4__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG5              (0x1719C818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG5___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG5__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG5__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG5__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG5__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG6              (0x1719D818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG6___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG6__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG6__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG6__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG6__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG7              (0x1719E818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG7___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG7__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG7__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG7__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG7__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG8              (0x1719F818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG8___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG8__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG8__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG8__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG8__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG9              (0x171A0818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG9___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG9__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG9__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG9__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG9__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG10             (0x171A1818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG10___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG10__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG10__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG10__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG10__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG11             (0x171A2818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG11___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG11__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG11__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG11__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG11__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG12             (0x171A3818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG12___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG12__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG12__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG12__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG12__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG13             (0x171A4818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG13___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG13__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG13__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG13__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG13__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG14             (0x171A5818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG14___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG14__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG14__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG14__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG14__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG15             (0x171A6818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG15___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG15__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG15__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG15__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG15__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG16             (0x171A7818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG16___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG16__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG16__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG16__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG16__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG17             (0x171A8818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG17___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG17__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG17__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG17__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG17__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG18             (0x171A9818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG18___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG18__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG18__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG18__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG18__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG19             (0x171AA818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG19___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG19__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG19__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG19__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG19__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG20             (0x171AB818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG20___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG20__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG20__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG20__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG20__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG21             (0x171AC818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG21___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG21__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG21__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG21__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG21__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_REG22             (0x171AD818)
#define   LPASS_AUD_SB_BAM_P_EVNT_REG22___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_REG22__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_EVNT_REG22__P_BYTES_CONSUMED___S              16
#define   LPASS_AUD_SB_BAM_P_EVNT_REG22__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_REG22__P_DESC_FIFO_PEER_OFST___S               0

#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDRn(n) (0x1719781C+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDRn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDRn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDRn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDRn___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDRn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDRn__P_DESC_FIFO_ADDR___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDRn__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDRn__P_DESC_FIFO_ADDR___S               0
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDRn___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDRn___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR0        (0x1719781C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR0___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR0__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR0__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR1        (0x1719881C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR1___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR1__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR1__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR2        (0x1719981C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR2___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR2__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR2__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR3        (0x1719A81C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR3___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR3__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR3__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR4        (0x1719B81C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR4___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR4__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR4__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR5        (0x1719C81C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR5___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR5__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR5__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR6        (0x1719D81C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR6___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR6__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR6__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR7        (0x1719E81C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR7___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR7__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR7__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR8        (0x1719F81C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR8___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR8__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR8__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR9        (0x171A081C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR9___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR9__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR9__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR10       (0x171A181C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR10__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR10__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR11       (0x171A281C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR11__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR11__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR12       (0x171A381C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR12__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR12__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR13       (0x171A481C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR13__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR13__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR14       (0x171A581C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR14__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR14__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR15       (0x171A681C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR15__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR15__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR16       (0x171A781C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR16__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR16__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR17       (0x171A881C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR17__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR17__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR18       (0x171A981C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR18__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR18__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR19       (0x171AA81C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR19__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR19__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR20       (0x171AB81C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR20__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR20__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR21       (0x171AC81C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR21__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR21__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR22       (0x171AD81C)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR22__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR22__P_DESC_FIFO_ADDR___S               0

#define LPASS_AUD_SB_BAM_P_FIFO_SIZESn(n) (0x17197820+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn___POR   0x00000000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn__P_DATA_FIFO_SIZE___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn__P_DESC_FIFO_SIZE___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn__P_DESC_FIFO_SIZE___S               0
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn___M     0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZESn___S                   0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES0            (0x17197820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES0___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES0__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES0__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES0__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES0__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES1            (0x17198820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES1___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES1__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES1__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES1__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES1__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES2            (0x17199820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES2___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES2__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES2__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES2__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES2__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES3            (0x1719A820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES3___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES3__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES3__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES3__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES3__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES4            (0x1719B820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES4___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES4__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES4__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES4__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES4__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES5            (0x1719C820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES5___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES5__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES5__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES5__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES5__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES6            (0x1719D820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES6___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES6__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES6__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES6__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES6__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES7            (0x1719E820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES7___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES7__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES7__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES7__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES7__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES8            (0x1719F820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES8___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES8__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES8__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES8__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES8__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES9            (0x171A0820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES9___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES9__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES9__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES9__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES9__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES10           (0x171A1820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES10___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES10__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES10__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES10__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES10__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES11           (0x171A2820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES11___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES11__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES11__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES11__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES11__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES12           (0x171A3820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES12___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES12__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES12__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES12__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES12__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES13           (0x171A4820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES13___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES13__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES13__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES13__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES13__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES14           (0x171A5820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES14___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES14__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES14__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES14__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES14__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES15           (0x171A6820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES15___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES15__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES15__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES15__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES15__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES16           (0x171A7820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES16___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES16__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES16__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES16__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES16__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES17           (0x171A8820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES17___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES17__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES17__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES17__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES17__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES18           (0x171A9820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES18___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES18__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES18__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES18__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES18__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES19           (0x171AA820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES19___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES19__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES19__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES19__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES19__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES20           (0x171AB820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES20___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES20__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES20__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES20__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES20__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES21           (0x171AC820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES21___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES21__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES21__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES21__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES21__P_DESC_FIFO_SIZE___S               0
#define LPASS_AUD_SB_BAM_P_FIFO_SIZES22           (0x171AD820)
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES22___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES22__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES22__P_DATA_FIFO_SIZE___S              16
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES22__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_FIFO_SIZES22__P_DESC_FIFO_SIZE___S               0

#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDRn(n) (0x17197824+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDRn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDRn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDRn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDRn___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDRn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDRn__P_DATA_FIFO_ADDR___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDRn__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDRn__P_DATA_FIFO_ADDR___S               0
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDRn___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDRn___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR0        (0x17197824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR0___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR0__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR0__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR1        (0x17198824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR1___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR1__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR1__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR2        (0x17199824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR2___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR2__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR2__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR3        (0x1719A824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR3___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR3__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR3__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR4        (0x1719B824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR4___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR4__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR4__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR5        (0x1719C824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR5___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR5__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR5__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR6        (0x1719D824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR6___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR6__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR6__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR7        (0x1719E824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR7___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR7__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR7__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR8        (0x1719F824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR8___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR8__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR8__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR9        (0x171A0824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR9___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR9__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR9__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR10       (0x171A1824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR10__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR10__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR11       (0x171A2824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR11__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR11__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR12       (0x171A3824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR12__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR12__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR13       (0x171A4824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR13__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR13__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR14       (0x171A5824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR14__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR14__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR15       (0x171A6824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR15__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR15__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR16       (0x171A7824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR16__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR16__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR17       (0x171A8824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR17__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR17__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR18       (0x171A9824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR18__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR18__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR19       (0x171AA824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR19__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR19__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR20       (0x171AB824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR20__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR20__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR21       (0x171AC824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR21__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR21__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR22       (0x171AD824)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR22__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR22__P_DATA_FIFO_ADDR___S               0

#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLDn(n) (0x17197828+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLDn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLDn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLDn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLDn___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLDn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLDn__P_TRSHLD___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLDn__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLDn__P_TRSHLD___S               0
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLDn___M 0x0000FFFF   
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLDn___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD0       (0x17197828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD0___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD0__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD0__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD1       (0x17198828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD1___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD1__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD1__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD2       (0x17199828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD2___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD2__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD2__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD3       (0x1719A828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD3___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD3__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD3__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD4       (0x1719B828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD4___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD4__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD4__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD5       (0x1719C828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD5___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD5__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD5__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD6       (0x1719D828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD6___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD6__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD6__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD7       (0x1719E828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD7___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD7__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD7__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD8       (0x1719F828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD8___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD8__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD8__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD9       (0x171A0828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD9___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD9__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD9__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD10      (0x171A1828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD10__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD10__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD11      (0x171A2828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD11__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD11__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD12      (0x171A3828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD12__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD12__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD13      (0x171A4828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD13__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD13__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD14      (0x171A5828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD14__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD14__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD15      (0x171A6828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD15__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD15__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD16      (0x171A7828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD16__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD16__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD17      (0x171A8828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD17__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD17__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD18      (0x171A9828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD18__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD18__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD19      (0x171AA828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD19__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD19__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD20      (0x171AB828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD20__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD20__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD21      (0x171AC828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD21__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD21__P_TRSHLD___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD22      (0x171AD828)
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD22__P_TRSHLD___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_GEN_TRSHLD22__P_TRSHLD___S               0

#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDRn(n) (0x1719782C+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDRn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDRn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDRn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDRn___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDRn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDRn__P_EVNT_DEST_ADDR___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDRn__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDRn__P_EVNT_DEST_ADDR___S               0
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDRn___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDRn___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR0        (0x1719782C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR0___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR0__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR0__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR1        (0x1719882C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR1___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR1__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR1__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR2        (0x1719982C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR2___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR2__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR2__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR3        (0x1719A82C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR3___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR3__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR3__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR4        (0x1719B82C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR4___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR4__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR4__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR5        (0x1719C82C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR5___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR5__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR5__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR6        (0x1719D82C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR6___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR6__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR6__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR7        (0x1719E82C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR7___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR7__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR7__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR8        (0x1719F82C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR8___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR8__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR8__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR9        (0x171A082C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR9___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR9__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR9__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR10       (0x171A182C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR10__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR10__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR11       (0x171A282C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR11__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR11__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR12       (0x171A382C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR12__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR12__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR13       (0x171A482C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR13__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR13__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR14       (0x171A582C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR14__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR14__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR15       (0x171A682C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR15__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR15__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR16       (0x171A782C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR16__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR16__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR17       (0x171A882C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR17__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR17__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR18       (0x171A982C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR18__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR18__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR19       (0x171AA82C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR19__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR19__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR20       (0x171AB82C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR20__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR20__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR21       (0x171AC82C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR21__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR21__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR22       (0x171AD82C)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR22__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR22__P_EVNT_DEST_ADDR___S               0

#define LPASS_AUD_SB_BAM_P_DF_CNTXT_n(n) (0x17197830+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n___POR    0x00000000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n__WB_ACCUMULATED___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n__DF_DESC_OFST___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n__DF_DESC_OFST___S               0
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n___M      0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_n___S                    0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_0             (0x17197830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_0___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_0__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_0__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_0__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_0__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_1             (0x17198830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_1___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_1__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_1__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_1__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_1__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_2             (0x17199830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_2___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_2__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_2__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_2__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_2__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_3             (0x1719A830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_3___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_3__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_3__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_3__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_3__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_4             (0x1719B830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_4___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_4__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_4__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_4__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_4__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_5             (0x1719C830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_5___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_5__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_5__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_5__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_5__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_6             (0x1719D830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_6___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_6__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_6__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_6__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_6__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_7             (0x1719E830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_7___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_7__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_7__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_7__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_7__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_8             (0x1719F830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_8___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_8__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_8__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_8__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_8__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_9             (0x171A0830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_9___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_9__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_9__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_9__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_9__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_10            (0x171A1830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_10___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_10__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_10__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_10__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_10__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_11            (0x171A2830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_11___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_11__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_11__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_11__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_11__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_12            (0x171A3830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_12___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_12__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_12__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_12__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_12__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_13            (0x171A4830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_13___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_13__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_13__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_13__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_13__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_14            (0x171A5830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_14___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_14__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_14__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_14__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_14__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_15            (0x171A6830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_15___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_15__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_15__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_15__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_15__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_16            (0x171A7830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_16___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_16__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_16__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_16__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_16__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_17            (0x171A8830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_17___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_17__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_17__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_17__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_17__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_18            (0x171A9830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_18___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_18__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_18__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_18__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_18__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_19            (0x171AA830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_19___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_19__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_19__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_19__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_19__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_20            (0x171AB830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_20___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_20__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_20__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_20__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_20__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_21            (0x171AC830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_21___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_21__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_21__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_21__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_21__DF_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_DF_CNTXT_22            (0x171AD830)
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_22___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_22__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_22__WB_ACCUMULATED___S              16
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_22__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_DF_CNTXT_22__DF_DESC_OFST___S               0

#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_n(n) (0x17197834+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n___POR  0x00000000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n__RETR_DESC_OFST___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n__RETR_OFST_IN_DESC___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n__RETR_OFST_IN_DESC___S               0
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n___M    0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_n___S                  0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_0           (0x17197834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_0___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_0__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_0__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_0__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_0__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_1           (0x17198834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_1___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_1__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_1__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_1__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_1__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_2           (0x17199834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_2___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_2__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_2__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_2__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_2__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_3           (0x1719A834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_3___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_3__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_3__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_3__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_3__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_4           (0x1719B834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_4___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_4__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_4__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_4__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_4__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_5           (0x1719C834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_5___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_5__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_5__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_5__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_5__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_6           (0x1719D834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_6___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_6__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_6__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_6__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_6__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_7           (0x1719E834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_7___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_7__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_7__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_7__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_7__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_8           (0x1719F834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_8___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_8__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_8__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_8__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_8__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_9           (0x171A0834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_9___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_9__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_9__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_9__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_9__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_10          (0x171A1834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_10___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_10__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_10__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_10__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_10__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_11          (0x171A2834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_11___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_11__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_11__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_11__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_11__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_12          (0x171A3834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_12___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_12__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_12__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_12__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_12__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_13          (0x171A4834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_13___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_13__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_13__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_13__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_13__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_14          (0x171A5834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_14___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_14__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_14__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_14__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_14__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_15          (0x171A6834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_15___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_15__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_15__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_15__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_15__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_16          (0x171A7834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_16___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_16__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_16__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_16__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_16__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_17          (0x171A8834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_17___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_17__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_17__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_17__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_17__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_18          (0x171A9834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_18___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_18__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_18__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_18__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_18__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_19          (0x171AA834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_19___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_19__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_19__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_19__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_19__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_20          (0x171AB834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_20___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_20__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_20__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_20__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_20__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_21          (0x171AC834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_21___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_21__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_21__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_21__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_21__RETR_OFST_IN_DESC___S               0
#define LPASS_AUD_SB_BAM_P_RETR_CNTXT_22          (0x171AD834)
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_22___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_22__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_22__RETR_DESC_OFST___S              16
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_22__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_RETR_CNTXT_22__RETR_OFST_IN_DESC___S               0

#define LPASS_AUD_SB_BAM_P_SI_CNTXT_n(n) (0x17197838+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_n_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_n_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_n_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_n___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_n___POR    0x00000000
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_n__SI_DESC_OFST___POR 0x0000
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_n__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_n__SI_DESC_OFST___S               0
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_n___M      0x0000FFFF   
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_n___S                    0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_0             (0x17197838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_0___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_0__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_0__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_1             (0x17198838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_1___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_1__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_1__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_2             (0x17199838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_2___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_2__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_2__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_3             (0x1719A838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_3___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_3__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_3__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_4             (0x1719B838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_4___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_4__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_4__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_5             (0x1719C838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_5___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_5__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_5__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_6             (0x1719D838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_6___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_6__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_6__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_7             (0x1719E838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_7___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_7__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_7__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_8             (0x1719F838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_8___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_8__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_8__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_9             (0x171A0838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_9___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_9__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_9__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_10            (0x171A1838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_10___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_10__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_10__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_11            (0x171A2838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_11___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_11__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_11__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_12            (0x171A3838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_12___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_12__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_12__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_13            (0x171A4838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_13___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_13__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_13__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_14            (0x171A5838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_14___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_14__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_14__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_15            (0x171A6838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_15___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_15__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_15__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_16            (0x171A7838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_16___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_16__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_16__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_17            (0x171A8838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_17___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_17__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_17__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_18            (0x171A9838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_18___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_18__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_18__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_19            (0x171AA838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_19___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_19__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_19__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_20            (0x171AB838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_20___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_20__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_20__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_21            (0x171AC838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_21___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_21__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_21__SI_DESC_OFST___S               0
#define LPASS_AUD_SB_BAM_P_SI_CNTXT_22            (0x171AD838)
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_22___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_22__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_AUD_SB_BAM_P_SI_CNTXT_22__SI_DESC_OFST___S               0

#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSBn(n) (0x17197900+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSBn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSBn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSBn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSBn___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSBn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSBn__PSM_DESC_ADDR___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSBn__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSBn__PSM_DESC_ADDR___S               0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSBn___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSBn___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB0       (0x17197900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB0___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB0__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB0__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB1       (0x17198900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB1___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB1__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB1__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB2       (0x17199900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB2___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB2__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB2__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB3       (0x1719A900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB3___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB3__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB3__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB4       (0x1719B900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB4___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB4__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB4__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB5       (0x1719C900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB5___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB5__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB5__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB6       (0x1719D900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB6___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB6__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB6__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB7       (0x1719E900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB7___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB7__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB7__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB8       (0x1719F900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB8___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB8__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB8__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB9       (0x171A0900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB9___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB9__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB9__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB10      (0x171A1900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB10__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB10__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB11      (0x171A2900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB11__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB11__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB12      (0x171A3900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB12__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB12__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB13      (0x171A4900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB13__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB13__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB14      (0x171A5900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB14__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB14__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB15      (0x171A6900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB15__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB15__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB16      (0x171A7900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB16__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB16__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB17      (0x171A8900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB17__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB17__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB18      (0x171A9900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB18__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB18__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB19      (0x171AA900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB19__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB19__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB20      (0x171AB900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB20__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB20__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB21      (0x171AC900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB21__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB21__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB22      (0x171AD900)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB22__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_LSB22__PSM_DESC_ADDR___S               0

#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSBn(n) (0x17197904+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSBn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSBn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSBn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSBn___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSBn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSBn__PSM_DESC_ADDR___POR 0x0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSBn__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSBn__PSM_DESC_ADDR___S               0
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSBn___M 0x0000000F   
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSBn___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB0       (0x17197904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB0___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB0__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB0__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB1       (0x17198904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB1___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB1__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB1__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB2       (0x17199904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB2___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB2__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB2__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB3       (0x1719A904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB3___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB3__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB3__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB4       (0x1719B904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB4___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB4__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB4__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB5       (0x1719C904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB5___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB5__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB5__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB6       (0x1719D904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB6___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB6__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB6__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB7       (0x1719E904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB7___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB7__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB7__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB8       (0x1719F904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB8___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB8__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB8__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB9       (0x171A0904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB9___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB9__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB9__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB10      (0x171A1904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB10__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB10__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB11      (0x171A2904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB11__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB11__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB12      (0x171A3904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB12__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB12__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB13      (0x171A4904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB13__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB13__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB14      (0x171A5904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB14__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB14__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB15      (0x171A6904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB15__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB15__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB16      (0x171A7904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB16__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB16__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB17      (0x171A8904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB17__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB17__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB18      (0x171A9904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB18__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB18__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB19      (0x171AA904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB19__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB19__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB20      (0x171AB904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB20__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB20__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB21      (0x171AC904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB21__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB21__PSM_DESC_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB22      (0x171AD904)
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB22__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_PSM_CNTXT_3_MSB22__PSM_DESC_ADDR___S               0

#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSBn(n) (0x17197910+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSBn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSBn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSBn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSBn___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSBn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSBn__P_DESC_FIFO_ADDR___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSBn__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSBn__P_DESC_FIFO_ADDR___S               0
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSBn___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSBn___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB0    (0x17197910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB0___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB0__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB0__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB1    (0x17198910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB1___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB1__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB1__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB2    (0x17199910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB2___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB2__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB2__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB3    (0x1719A910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB3___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB3__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB3__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB4    (0x1719B910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB4___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB4__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB4__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB5    (0x1719C910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB5___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB5__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB5__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB6    (0x1719D910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB6___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB6__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB6__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB7    (0x1719E910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB7___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB7__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB7__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB8    (0x1719F910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB8___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB8__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB8__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB9    (0x171A0910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB9___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB9__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB9__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB10   (0x171A1910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB10__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB10__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB11   (0x171A2910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB11__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB11__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB12   (0x171A3910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB12__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB12__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB13   (0x171A4910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB13__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB13__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB14   (0x171A5910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB14__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB14__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB15   (0x171A6910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB15__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB15__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB16   (0x171A7910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB16__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB16__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB17   (0x171A8910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB17__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB17__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB18   (0x171A9910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB18__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB18__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB19   (0x171AA910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB19__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB19__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB20   (0x171AB910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB20__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB20__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB21   (0x171AC910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB21__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB21__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB22   (0x171AD910)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB22__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_LSB22__P_DESC_FIFO_ADDR___S               0

#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSBn(n) (0x17197914+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSBn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSBn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSBn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSBn___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSBn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSBn__P_DESC_FIFO_ADDR___POR 0x0
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSBn__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSBn__P_DESC_FIFO_ADDR___S               0
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSBn___M 0x0000000F   
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSBn___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB0    (0x17197914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB0___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB0__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB0__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB1    (0x17198914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB1___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB1__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB1__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB2    (0x17199914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB2___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB2__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB2__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB3    (0x1719A914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB3___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB3__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB3__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB4    (0x1719B914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB4___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB4__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB4__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB5    (0x1719C914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB5___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB5__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB5__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB6    (0x1719D914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB6___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB6__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB6__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB7    (0x1719E914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB7___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB7__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB7__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB8    (0x1719F914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB8___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB8__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB8__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB9    (0x171A0914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB9___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB9__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB9__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB10   (0x171A1914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB10__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB10__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB11   (0x171A2914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB11__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB11__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB12   (0x171A3914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB12__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB12__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB13   (0x171A4914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB13__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB13__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB14   (0x171A5914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB14__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB14__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB15   (0x171A6914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB15__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB15__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB16   (0x171A7914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB16__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB16__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB17   (0x171A8914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB17__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB17__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB18   (0x171A9914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB18__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB18__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB19   (0x171AA914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB19__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB19__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB20   (0x171AB914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB20__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB20__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB21   (0x171AC914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB21__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB21__P_DESC_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB22   (0x171AD914)
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB22__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DESC_FIFO_ADDR_MSB22__P_DESC_FIFO_ADDR___S               0

#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSBn(n) (0x17197920+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSBn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSBn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSBn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSBn___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSBn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSBn__P_DATA_FIFO_ADDR___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSBn__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSBn__P_DATA_FIFO_ADDR___S               0
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSBn___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSBn___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB0    (0x17197920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB0___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB0__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB0__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB1    (0x17198920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB1___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB1__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB1__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB2    (0x17199920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB2___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB2__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB2__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB3    (0x1719A920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB3___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB3__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB3__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB4    (0x1719B920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB4___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB4__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB4__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB5    (0x1719C920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB5___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB5__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB5__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB6    (0x1719D920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB6___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB6__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB6__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB7    (0x1719E920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB7___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB7__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB7__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB8    (0x1719F920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB8___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB8__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB8__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB9    (0x171A0920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB9___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB9__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB9__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB10   (0x171A1920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB10__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB10__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB11   (0x171A2920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB11__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB11__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB12   (0x171A3920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB12__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB12__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB13   (0x171A4920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB13__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB13__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB14   (0x171A5920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB14__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB14__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB15   (0x171A6920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB15__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB15__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB16   (0x171A7920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB16__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB16__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB17   (0x171A8920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB17__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB17__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB18   (0x171A9920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB18__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB18__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB19   (0x171AA920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB19__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB19__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB20   (0x171AB920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB20__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB20__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB21   (0x171AC920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB21__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB21__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB22   (0x171AD920)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB22__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_LSB22__P_DATA_FIFO_ADDR___S               0

#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSBn(n) (0x17197924+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSBn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSBn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSBn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSBn___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSBn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSBn__P_DATA_FIFO_ADDR___POR 0x0
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSBn__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSBn__P_DATA_FIFO_ADDR___S               0
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSBn___M 0x0000000F   
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSBn___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB0    (0x17197924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB0___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB0__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB0__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB1    (0x17198924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB1___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB1__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB1__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB2    (0x17199924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB2___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB2__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB2__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB3    (0x1719A924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB3___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB3__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB3__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB4    (0x1719B924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB4___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB4__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB4__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB5    (0x1719C924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB5___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB5__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB5__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB6    (0x1719D924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB6___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB6__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB6__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB7    (0x1719E924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB7___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB7__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB7__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB8    (0x1719F924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB8___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB8__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB8__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB9    (0x171A0924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB9___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB9__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB9__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB10   (0x171A1924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB10__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB10__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB11   (0x171A2924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB11__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB11__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB12   (0x171A3924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB12__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB12__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB13   (0x171A4924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB13__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB13__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB14   (0x171A5924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB14__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB14__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB15   (0x171A6924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB15__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB15__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB16   (0x171A7924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB16__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB16__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB17   (0x171A8924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB17__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB17__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB18   (0x171A9924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB18__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB18__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB19   (0x171AA924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB19__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB19__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB20   (0x171AB924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB20__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB20__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB21   (0x171AC924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB21__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB21__P_DATA_FIFO_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB22   (0x171AD924)
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB22__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_DATA_FIFO_ADDR_MSB22__P_DATA_FIFO_ADDR___S               0

#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSBn(n) (0x17197930+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSBn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSBn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSBn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSBn___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSBn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSBn__P_EVNT_DEST_ADDR___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSBn__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSBn__P_EVNT_DEST_ADDR___S               0
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSBn___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSBn___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB0    (0x17197930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB0___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB0__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB0__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB1    (0x17198930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB1___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB1__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB1__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB2    (0x17199930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB2___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB2__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB2__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB3    (0x1719A930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB3___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB3__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB3__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB4    (0x1719B930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB4___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB4__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB4__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB5    (0x1719C930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB5___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB5__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB5__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB6    (0x1719D930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB6___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB6__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB6__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB7    (0x1719E930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB7___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB7__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB7__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB8    (0x1719F930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB8___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB8__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB8__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB9    (0x171A0930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB9___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB9__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB9__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB10   (0x171A1930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB10__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB10__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB11   (0x171A2930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB11__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB11__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB12   (0x171A3930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB12__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB12__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB13   (0x171A4930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB13__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB13__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB14   (0x171A5930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB14__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB14__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB15   (0x171A6930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB15__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB15__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB16   (0x171A7930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB16__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB16__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB17   (0x171A8930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB17__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB17__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB18   (0x171A9930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB18__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB18__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB19   (0x171AA930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB19__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB19__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB20   (0x171AB930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB20__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB20__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB21   (0x171AC930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB21__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB21__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB22   (0x171AD930)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB22__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_LSB22__P_EVNT_DEST_ADDR___S               0

#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSBn(n) (0x17197934+0x1000*(n))
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSBn_nMIN 0    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSBn_nMAX 22   
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSBn_ELEM 23   
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSBn___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSBn___POR 0x00000000
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSBn__P_EVNT_DEST_ADDR___POR 0x0
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSBn__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSBn__P_EVNT_DEST_ADDR___S               0
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSBn___M 0x0000000F   
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSBn___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB0    (0x17197934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB0___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB0__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB0__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB1    (0x17198934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB1___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB1__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB1__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB2    (0x17199934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB2___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB2__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB2__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB3    (0x1719A934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB3___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB3__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB3__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB4    (0x1719B934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB4___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB4__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB4__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB5    (0x1719C934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB5___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB5__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB5__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB6    (0x1719D934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB6___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB6__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB6__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB7    (0x1719E934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB7___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB7__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB7__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB8    (0x1719F934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB8___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB8__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB8__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB9    (0x171A0934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB9___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB9__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB9__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB10   (0x171A1934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB10___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB10__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB10__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB11   (0x171A2934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB11___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB11__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB11__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB12   (0x171A3934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB12___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB12__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB12__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB13   (0x171A4934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB13___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB13__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB13__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB14   (0x171A5934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB14___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB14__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB14__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB15   (0x171A6934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB15___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB15__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB15__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB16   (0x171A7934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB16___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB16__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB16__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB17   (0x171A8934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB17___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB17__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB17__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB18   (0x171A9934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB18___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB18__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB18__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB19   (0x171AA934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB19___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB19__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB19__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB20   (0x171AB934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB20___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB20__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB20__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB21   (0x171AC934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB21___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB21__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB21__P_EVNT_DEST_ADDR___S               0
#define LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB22   (0x171AD934)
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB22___RWC QCSR_REG_RW    
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB22__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_AUD_SB_BAM_P_EVNT_DEST_ADDR_MSB22__P_EVNT_DEST_ADDR___S               0

#define LPASS_AUD_SB_COMP_HW_VERSION              (0x171C0000)
#define   LPASS_AUD_SB_COMP_HW_VERSION___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_COMP_HW_VERSION___POR     0x02010000
#define   LPASS_AUD_SB_COMP_HW_VERSION__MAJOR___POR 0x2
#define   LPASS_AUD_SB_COMP_HW_VERSION__MINOR___POR 0x1
#define   LPASS_AUD_SB_COMP_HW_VERSION__STEP___POR 0x0
#define   LPASS_AUD_SB_COMP_HW_VERSION__MAJOR___M 0xFF000000
#define   LPASS_AUD_SB_COMP_HW_VERSION__MAJOR___S              24
#define   LPASS_AUD_SB_COMP_HW_VERSION__MINOR___M 0x00FF0000
#define   LPASS_AUD_SB_COMP_HW_VERSION__MINOR___S              16
#define   LPASS_AUD_SB_COMP_HW_VERSION__STEP___M 0x0000FFFF
#define   LPASS_AUD_SB_COMP_HW_VERSION__STEP___S               0
#define   LPASS_AUD_SB_COMP_HW_VERSION___M       0xFFFFFFFF   
#define   LPASS_AUD_SB_COMP_HW_VERSION___S                     0

#define LPASS_AUD_SB_COMP_CFG                     (0x171C0004)
#define   LPASS_AUD_SB_COMP_CFG___RWC               QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_CFG___POR            0x00000000
#define   LPASS_AUD_SB_COMP_CFG__NO_NEGEDGE_RET_SUPPORT___POR 0x0
#define   LPASS_AUD_SB_COMP_CFG__ALLOW_RET_TO_NEGEDGE_NO_CLK_PAUSE___POR 0x0
#define   LPASS_AUD_SB_COMP_CFG__SELECT_RET_TO_NEGEDGE___POR 0x0
#define   LPASS_AUD_SB_COMP_CFG__INT_FRM_CGC_IDLE_LOW___POR 0x0
#define   LPASS_AUD_SB_COMP_CFG__RET_EN___POR    0x0
#define   LPASS_AUD_SB_COMP_CFG__ENABLE___POR    0x0
#define   LPASS_AUD_SB_COMP_CFG__NO_NEGEDGE_RET_SUPPORT___M 0x00000020
#define   LPASS_AUD_SB_COMP_CFG__NO_NEGEDGE_RET_SUPPORT___S               5
#define   LPASS_AUD_SB_COMP_CFG__ALLOW_RET_TO_NEGEDGE_NO_CLK_PAUSE___M 0x00000010
#define   LPASS_AUD_SB_COMP_CFG__ALLOW_RET_TO_NEGEDGE_NO_CLK_PAUSE___S               4
#define   LPASS_AUD_SB_COMP_CFG__SELECT_RET_TO_NEGEDGE___M 0x00000008
#define   LPASS_AUD_SB_COMP_CFG__SELECT_RET_TO_NEGEDGE___S               3
#define   LPASS_AUD_SB_COMP_CFG__INT_FRM_CGC_IDLE_LOW___M 0x00000004
#define   LPASS_AUD_SB_COMP_CFG__INT_FRM_CGC_IDLE_LOW___S               2
#define   LPASS_AUD_SB_COMP_CFG__RET_EN___M      0x00000002
#define   LPASS_AUD_SB_COMP_CFG__RET_EN___S                    1
#define   LPASS_AUD_SB_COMP_CFG__ENABLE___M      0x00000001
#define   LPASS_AUD_SB_COMP_CFG__ENABLE___S                    0
#define   LPASS_AUD_SB_COMP_CFG___M              0x0000003F   
#define   LPASS_AUD_SB_COMP_CFG___S                            0

#define LPASS_AUD_SB_SW_RESET                     (0x171C0008)
#define   LPASS_AUD_SB_SW_RESET___RWC               QCSR_REG_RW    
#define   LPASS_AUD_SB_SW_RESET___POR            0x00000000
#define   LPASS_AUD_SB_SW_RESET__SW_RESET_ACK___POR 0x0
#define   LPASS_AUD_SB_SW_RESET__SW_RESET___POR  0x0
#define   LPASS_AUD_SB_SW_RESET__SW_RESET_ACK___M 0x00000002
#define   LPASS_AUD_SB_SW_RESET__SW_RESET_ACK___S               1
#define   LPASS_AUD_SB_SW_RESET__SW_RESET___M    0x00000001
#define   LPASS_AUD_SB_SW_RESET__SW_RESET___S                  0
#define   LPASS_AUD_SB_SW_RESET___M              0x00000003   
#define   LPASS_AUD_SB_SW_RESET___S                            0

#define LPASS_AUD_SB_COMP_POWER_CFG               (0x171C000C)
#define   LPASS_AUD_SB_COMP_POWER_CFG___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_POWER_CFG___POR      0x00000000
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_PGD_PORTS_CGC___POR 0x000000
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_PGD_CGC___POR 0x0
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_NGD2_CGC___POR 0x0
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_NGD1_CGC___POR 0x0
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_INTF_CGC___POR 0x0
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_FRM_CGC___POR 0x0
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_MGR_CGC___POR 0x0
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_PGD_PORTS_CGC___M 0xFFFFFF00
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_PGD_PORTS_CGC___S               8
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_PGD_CGC___M 0x00000020
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_PGD_CGC___S               5
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_NGD2_CGC___M 0x00000010
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_NGD2_CGC___S               4
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_NGD1_CGC___M 0x00000008
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_NGD1_CGC___S               3
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_INTF_CGC___M 0x00000004
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_INTF_CGC___S               2
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_FRM_CGC___M 0x00000002
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_FRM_CGC___S               1
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_MGR_CGC___M 0x00000001
#define   LPASS_AUD_SB_COMP_POWER_CFG__ENABLE_MGR_CGC___S               0
#define   LPASS_AUD_SB_COMP_POWER_CFG___M        0xFFFFFF3F   
#define   LPASS_AUD_SB_COMP_POWER_CFG___S                      0

#define LPASS_AUD_SB_COMP_FEATURE_CFG             (0x171C0010)
#define   LPASS_AUD_SB_COMP_FEATURE_CFG___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_FEATURE_CFG___POR    0x00000000
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_RESERVED___POR 0x0000000
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_PHASE_SHIFT___POR 0x0
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__DISABLE_FRAMER_CLK_WHEN_COMP_DISABLED___POR 0x0
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_ALWAYS_LOGICAL_OR___POR 0x0
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_LEGACY_FRAMER_HANDOVER___POR 0x0
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_B___POR 0x0
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_A___POR 0x0
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_RESERVED___M 0xFFFFFFC0
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_RESERVED___S               6
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_PHASE_SHIFT___M 0x00000020
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_PHASE_SHIFT___S               5
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__DISABLE_FRAMER_CLK_WHEN_COMP_DISABLED___M 0x00000010
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__DISABLE_FRAMER_CLK_WHEN_COMP_DISABLED___S               4
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_ALWAYS_LOGICAL_OR___M 0x00000008
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_ALWAYS_LOGICAL_OR___S               3
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_LEGACY_FRAMER_HANDOVER___M 0x00000004
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_LEGACY_FRAMER_HANDOVER___S               2
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_B___M 0x00000002
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_B___S               1
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_A___M 0x00000001
#define   LPASS_AUD_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_A___S               0
#define   LPASS_AUD_SB_COMP_FEATURE_CFG___M      0xFFFFFFFF   
#define   LPASS_AUD_SB_COMP_FEATURE_CFG___S                    0

#define LPASS_AUD_SB_COMP_STATUS                  (0x171C0020)
#define   LPASS_AUD_SB_COMP_STATUS___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_COMP_STATUS___POR         0x00000001
#define   LPASS_AUD_SB_COMP_STATUS__NUM_OF_LANES_PARAM___POR 0x1
#define   LPASS_AUD_SB_COMP_STATUS__NUM_OF_LANES_PARAM___M 0x00000007
#define   LPASS_AUD_SB_COMP_STATUS__NUM_OF_LANES_PARAM___S               0
#define   LPASS_AUD_SB_COMP_STATUS___M           0x00000007   
#define   LPASS_AUD_SB_COMP_STATUS___S                         0

#define LPASS_AUD_SB_COMP_PARAMS                  (0x171C0024)
#define   LPASS_AUD_SB_COMP_PARAMS___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_PARAMS___POR         0x00000040
#define   LPASS_AUD_SB_COMP_PARAMS__SW_CFG_EA_PC___POR 0x0000
#define   LPASS_AUD_SB_COMP_PARAMS__NUM_OF_NACKS_RETRANS___POR 0x1
#define   LPASS_AUD_SB_COMP_PARAMS__EN_ENDLESS_NACK_RETRANS___POR 0x0
#define   LPASS_AUD_SB_COMP_PARAMS__USE_PARTIAL_CLR_INFO_MASK___POR 0x0
#define   LPASS_AUD_SB_COMP_PARAMS__USE_CLK_PAUSE_HCGC___POR 0x0
#define   LPASS_AUD_SB_COMP_PARAMS__USE_SW_CFG_EA_PC___POR 0x0
#define   LPASS_AUD_SB_COMP_PARAMS__DT_RSVD_REPLY_VAL___POR 0x0
#define   LPASS_AUD_SB_COMP_PARAMS__DT_RSVD_REPLY___POR 0x0
#define   LPASS_AUD_SB_COMP_PARAMS__SW_CFG_EA_PC___M 0xFFFF0000
#define   LPASS_AUD_SB_COMP_PARAMS__SW_CFG_EA_PC___S              16
#define   LPASS_AUD_SB_COMP_PARAMS__NUM_OF_NACKS_RETRANS___M 0x000003C0
#define   LPASS_AUD_SB_COMP_PARAMS__NUM_OF_NACKS_RETRANS___S               6
#define   LPASS_AUD_SB_COMP_PARAMS__EN_ENDLESS_NACK_RETRANS___M 0x00000020
#define   LPASS_AUD_SB_COMP_PARAMS__EN_ENDLESS_NACK_RETRANS___S               5
#define   LPASS_AUD_SB_COMP_PARAMS__USE_PARTIAL_CLR_INFO_MASK___M 0x00000010
#define   LPASS_AUD_SB_COMP_PARAMS__USE_PARTIAL_CLR_INFO_MASK___S               4
#define   LPASS_AUD_SB_COMP_PARAMS__USE_CLK_PAUSE_HCGC___M 0x00000008
#define   LPASS_AUD_SB_COMP_PARAMS__USE_CLK_PAUSE_HCGC___S               3
#define   LPASS_AUD_SB_COMP_PARAMS__USE_SW_CFG_EA_PC___M 0x00000004
#define   LPASS_AUD_SB_COMP_PARAMS__USE_SW_CFG_EA_PC___S               2
#define   LPASS_AUD_SB_COMP_PARAMS__DT_RSVD_REPLY_VAL___M 0x00000002
#define   LPASS_AUD_SB_COMP_PARAMS__DT_RSVD_REPLY_VAL___S               1
#define   LPASS_AUD_SB_COMP_PARAMS__DT_RSVD_REPLY___M 0x00000001
#define   LPASS_AUD_SB_COMP_PARAMS__DT_RSVD_REPLY___S               0
#define   LPASS_AUD_SB_COMP_PARAMS___M           0xFFFF03FF   
#define   LPASS_AUD_SB_COMP_PARAMS___S                         0

#define LPASS_AUD_SB_COMP_CHAR_CFG                (0x171C0028)
#define   LPASS_AUD_SB_COMP_CHAR_CFG___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_CHAR_CFG___POR       0x00000000
#define   LPASS_AUD_SB_COMP_CHAR_CFG__DATA_IN_LANE_SEL___POR 0x0
#define   LPASS_AUD_SB_COMP_CHAR_CFG__CHAR_MODE___POR 0x0
#define   LPASS_AUD_SB_COMP_CHAR_CFG__CHAR_STATUS___POR 0x0
#define   LPASS_AUD_SB_COMP_CHAR_CFG__DIRECTION___POR 0x0
#define   LPASS_AUD_SB_COMP_CHAR_CFG__ENABLE___POR 0x0
#define   LPASS_AUD_SB_COMP_CHAR_CFG__DATA_IN_LANE_SEL___M 0x00070000
#define   LPASS_AUD_SB_COMP_CHAR_CFG__DATA_IN_LANE_SEL___S              16
#define   LPASS_AUD_SB_COMP_CHAR_CFG__CHAR_MODE___M 0x0000F000
#define   LPASS_AUD_SB_COMP_CHAR_CFG__CHAR_MODE___S              12
#define   LPASS_AUD_SB_COMP_CHAR_CFG__CHAR_STATUS___M 0x00000F00
#define   LPASS_AUD_SB_COMP_CHAR_CFG__CHAR_STATUS___S               8
#define   LPASS_AUD_SB_COMP_CHAR_CFG__DIRECTION___M 0x00000010
#define   LPASS_AUD_SB_COMP_CHAR_CFG__DIRECTION___S               4
#define   LPASS_AUD_SB_COMP_CHAR_CFG__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_COMP_CHAR_CFG__ENABLE___S               0
#define   LPASS_AUD_SB_COMP_CHAR_CFG___M         0x0007FF11   
#define   LPASS_AUD_SB_COMP_CHAR_CFG___S                       0

#define LPASS_AUD_SB_COMP_CHAR_DATA_n(n) (0x171C002C+0x4*(n))
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n_nMIN 0    
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n_nMAX 1    
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n_ELEM 2    
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n___POR    0x00000000
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n__DIN_ACTUAL___POR 0x00
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n__DOUT_DATA_DIN_EXP___POR 0x00
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n__DIN_ACTUAL___M 0x0000FF00
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n__DIN_ACTUAL___S               8
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n__DOUT_DATA_DIN_EXP___M 0x000000FF
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n__DOUT_DATA_DIN_EXP___S               0
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n___M      0x0000FFFF   
#define   LPASS_AUD_SB_COMP_CHAR_DATA_n___S                    0
#define LPASS_AUD_SB_COMP_CHAR_DATA_0             (0x171C002C)
#define   LPASS_AUD_SB_COMP_CHAR_DATA_0___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_CHAR_DATA_0__DIN_ACTUAL___M 0x0000FF00
#define   LPASS_AUD_SB_COMP_CHAR_DATA_0__DIN_ACTUAL___S               8
#define   LPASS_AUD_SB_COMP_CHAR_DATA_0__DOUT_DATA_DIN_EXP___M 0x000000FF
#define   LPASS_AUD_SB_COMP_CHAR_DATA_0__DOUT_DATA_DIN_EXP___S               0
#define LPASS_AUD_SB_COMP_CHAR_DATA_1             (0x171C0030)
#define   LPASS_AUD_SB_COMP_CHAR_DATA_1___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_CHAR_DATA_1__DIN_ACTUAL___M 0x0000FF00
#define   LPASS_AUD_SB_COMP_CHAR_DATA_1__DIN_ACTUAL___S               8
#define   LPASS_AUD_SB_COMP_CHAR_DATA_1__DOUT_DATA_DIN_EXP___M 0x000000FF
#define   LPASS_AUD_SB_COMP_CHAR_DATA_1__DOUT_DATA_DIN_EXP___S               0

#define LPASS_AUD_SB_COMP_PRT_LOGGER_CFG          (0x171C0034)
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG___POR 0x00000000
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER_SF_RES_EN___POR 0x0
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_SEL___POR 0x00
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_CONT_SAMP_EN___POR 0x0
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_TB_EN___POR 0x0
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_EN___POR 0x0
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_SEL___POR 0x00
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_CONT_SAMP_EN___POR 0x0
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_TB_EN___POR 0x0
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_EN___POR 0x0
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_SEL___POR 0x00
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_CONT_SAMP_EN___POR 0x0
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_TB_EN___POR 0x0
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_EN___POR 0x0
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER_SF_RES_EN___M 0x01000000
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER_SF_RES_EN___S              24
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_SEL___M 0x00F80000
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_SEL___S              19
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_CONT_SAMP_EN___M 0x00040000
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_CONT_SAMP_EN___S              18
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_TB_EN___M 0x00020000
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_TB_EN___S              17
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_EN___M 0x00010000
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_EN___S              16
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_SEL___M 0x0000F800
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_SEL___S              11
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_CONT_SAMP_EN___M 0x00000400
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_CONT_SAMP_EN___S              10
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_TB_EN___M 0x00000200
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_TB_EN___S               9
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_EN___M 0x00000100
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_EN___S               8
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_SEL___M 0x000000F8
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_SEL___S               3
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_CONT_SAMP_EN___M 0x00000004
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_CONT_SAMP_EN___S               2
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_TB_EN___M 0x00000002
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_TB_EN___S               1
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_EN___M 0x00000001
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_EN___S               0
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG___M   0x01FFFFFF   
#define   LPASS_AUD_SB_COMP_PRT_LOGGER_CFG___S                 0

#define LPASS_AUD_SB_MGR_CFG                      (0x171C0200)
#define   LPASS_AUD_SB_MGR_CFG___RWC                QCSR_REG_RW    
#define   LPASS_AUD_SB_MGR_CFG___POR             0x00000000
#define   LPASS_AUD_SB_MGR_CFG__TX_MSGQ_EN_LOW___POR 0x0
#define   LPASS_AUD_SB_MGR_CFG__TX_MSGQ_EN_HIGH___POR 0x0
#define   LPASS_AUD_SB_MGR_CFG__RX_MSGQ_EN___POR 0x0
#define   LPASS_AUD_SB_MGR_CFG__ENABLE___POR     0x0
#define   LPASS_AUD_SB_MGR_CFG__TX_MSGQ_EN_LOW___M 0x00000008
#define   LPASS_AUD_SB_MGR_CFG__TX_MSGQ_EN_LOW___S               3
#define   LPASS_AUD_SB_MGR_CFG__TX_MSGQ_EN_HIGH___M 0x00000004
#define   LPASS_AUD_SB_MGR_CFG__TX_MSGQ_EN_HIGH___S               2
#define   LPASS_AUD_SB_MGR_CFG__RX_MSGQ_EN___M   0x00000002
#define   LPASS_AUD_SB_MGR_CFG__RX_MSGQ_EN___S                 1
#define   LPASS_AUD_SB_MGR_CFG__ENABLE___M       0x00000001
#define   LPASS_AUD_SB_MGR_CFG__ENABLE___S                     0
#define   LPASS_AUD_SB_MGR_CFG___M               0x0000000F   
#define   LPASS_AUD_SB_MGR_CFG___S                             0

#define LPASS_AUD_SB_MGR_STATUS                   (0x171C0204)
#define   LPASS_AUD_SB_MGR_STATUS___RWC             QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_STATUS__NACKED_TX_MSG_MC___M 0x00FE0000
#define   LPASS_AUD_SB_MGR_STATUS__NACKED_TX_MSG_MC___S              17
#define   LPASS_AUD_SB_MGR_STATUS__ACKED_TX_MSG_MC___M 0x0001FC00
#define   LPASS_AUD_SB_MGR_STATUS__ACKED_TX_MSG_MC___S              10
#define   LPASS_AUD_SB_MGR_STATUS__ERROR___M     0x00000300
#define   LPASS_AUD_SB_MGR_STATUS__ERROR___S                   8
#define   LPASS_AUD_SB_MGR_STATUS__PIPE_NUM_OFFSET___M 0x000000FC
#define   LPASS_AUD_SB_MGR_STATUS__PIPE_NUM_OFFSET___S               2
#define   LPASS_AUD_SB_MGR_STATUS__ENUMERATED___M 0x00000002
#define   LPASS_AUD_SB_MGR_STATUS__ENUMERATED___S               1
#define   LPASS_AUD_SB_MGR_STATUS__TX_MSG_BUFFER_BUSY___M 0x00000001
#define   LPASS_AUD_SB_MGR_STATUS__TX_MSG_BUFFER_BUSY___S               0
#define   LPASS_AUD_SB_MGR_STATUS___M            0x00FFFFFF   
#define   LPASS_AUD_SB_MGR_STATUS___S                          0

#define LPASS_AUD_SB_MGR_RX_MSGQ_CFG              (0x171C0208)
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG___POR     0x00000000
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG__TIME_OUT_VAL___POR 0x0000
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG__TRANS_SIZE___POR 0x00
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG__BLOCK_SIZE___POR 0x00
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG__TIME_OUT_VAL___M 0xFFFF0000
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG__TIME_OUT_VAL___S              16
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG__TRANS_SIZE___M 0x0000FF00
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG__TRANS_SIZE___S               8
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG__BLOCK_SIZE___M 0x000000FF
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG__BLOCK_SIZE___S               0
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG___M       0xFFFFFFFF   
#define   LPASS_AUD_SB_MGR_RX_MSGQ_CFG___S                     0

#define LPASS_AUD_SB_MGR_INT_EN                   (0x171C0210)
#define   LPASS_AUD_SB_MGR_INT_EN___RWC             QCSR_REG_RW    
#define   LPASS_AUD_SB_MGR_INT_EN___POR          0x00000000
#define   LPASS_AUD_SB_MGR_INT_EN__TX_MSG_SENT___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_EN__RX_MSG_RCVD___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_EN__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_EN__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_EN__INVALID_TX_MSG___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_EN__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_EN__TX_MSG_NACKED___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_EN__RECONFIG_DONE___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_EN__TX_MSG_SENT___M 0x80000000
#define   LPASS_AUD_SB_MGR_INT_EN__TX_MSG_SENT___S              31
#define   LPASS_AUD_SB_MGR_INT_EN__RX_MSG_RCVD___M 0x40000000
#define   LPASS_AUD_SB_MGR_INT_EN__RX_MSG_RCVD___S              30
#define   LPASS_AUD_SB_MGR_INT_EN__DEV_ERR___M   0x20000000
#define   LPASS_AUD_SB_MGR_INT_EN__DEV_ERR___S                29
#define   LPASS_AUD_SB_MGR_INT_EN__IE_VE_CHANGE___M 0x10000000
#define   LPASS_AUD_SB_MGR_INT_EN__IE_VE_CHANGE___S              28
#define   LPASS_AUD_SB_MGR_INT_EN__INVALID_TX_MSG___M 0x08000000
#define   LPASS_AUD_SB_MGR_INT_EN__INVALID_TX_MSG___S              27
#define   LPASS_AUD_SB_MGR_INT_EN__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_AUD_SB_MGR_INT_EN__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_AUD_SB_MGR_INT_EN__TX_MSG_NACKED___M 0x02000000
#define   LPASS_AUD_SB_MGR_INT_EN__TX_MSG_NACKED___S              25
#define   LPASS_AUD_SB_MGR_INT_EN__RECONFIG_DONE___M 0x01000000
#define   LPASS_AUD_SB_MGR_INT_EN__RECONFIG_DONE___S              24
#define   LPASS_AUD_SB_MGR_INT_EN___M            0xFF000000   
#define   LPASS_AUD_SB_MGR_INT_EN___S                         24

#define LPASS_AUD_SB_MGR_INT_STATUS               (0x171C0214)
#define   LPASS_AUD_SB_MGR_INT_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_INT_STATUS___POR      0x00000000
#define   LPASS_AUD_SB_MGR_INT_STATUS__TX_MSG_SENT___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_STATUS__RX_MSG_RCVD___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_STATUS__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_STATUS__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_STATUS__INVALID_TX_MSG___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_STATUS__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_STATUS__TX_MSG_NACKED___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_STATUS__RECONFIG_DONE___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_STATUS__TX_MSG_SENT___M 0x80000000
#define   LPASS_AUD_SB_MGR_INT_STATUS__TX_MSG_SENT___S              31
#define   LPASS_AUD_SB_MGR_INT_STATUS__RX_MSG_RCVD___M 0x40000000
#define   LPASS_AUD_SB_MGR_INT_STATUS__RX_MSG_RCVD___S              30
#define   LPASS_AUD_SB_MGR_INT_STATUS__DEV_ERR___M 0x20000000
#define   LPASS_AUD_SB_MGR_INT_STATUS__DEV_ERR___S              29
#define   LPASS_AUD_SB_MGR_INT_STATUS__IE_VE_CHANGE___M 0x10000000
#define   LPASS_AUD_SB_MGR_INT_STATUS__IE_VE_CHANGE___S              28
#define   LPASS_AUD_SB_MGR_INT_STATUS__INVALID_TX_MSG___M 0x08000000
#define   LPASS_AUD_SB_MGR_INT_STATUS__INVALID_TX_MSG___S              27
#define   LPASS_AUD_SB_MGR_INT_STATUS__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_AUD_SB_MGR_INT_STATUS__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_AUD_SB_MGR_INT_STATUS__TX_MSG_NACKED___M 0x02000000
#define   LPASS_AUD_SB_MGR_INT_STATUS__TX_MSG_NACKED___S              25
#define   LPASS_AUD_SB_MGR_INT_STATUS__RECONFIG_DONE___M 0x01000000
#define   LPASS_AUD_SB_MGR_INT_STATUS__RECONFIG_DONE___S              24
#define   LPASS_AUD_SB_MGR_INT_STATUS___M        0xFF000000   
#define   LPASS_AUD_SB_MGR_INT_STATUS___S                     24

#define LPASS_AUD_SB_MGR_INT_CLR                  (0x171C0218)
#define   LPASS_AUD_SB_MGR_INT_CLR___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_MGR_INT_CLR___POR         0x00000000
#define   LPASS_AUD_SB_MGR_INT_CLR__TX_MSG_SENT___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_CLR__RX_MSG_RCVD___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_CLR__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_CLR__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_CLR__INVALID_TX_MSG___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_CLR__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_CLR__TX_MSG_NACKED___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_CLR__RECONFIG_DONE___POR 0x0
#define   LPASS_AUD_SB_MGR_INT_CLR__TX_MSG_SENT___M 0x80000000
#define   LPASS_AUD_SB_MGR_INT_CLR__TX_MSG_SENT___S              31
#define   LPASS_AUD_SB_MGR_INT_CLR__RX_MSG_RCVD___M 0x40000000
#define   LPASS_AUD_SB_MGR_INT_CLR__RX_MSG_RCVD___S              30
#define   LPASS_AUD_SB_MGR_INT_CLR__DEV_ERR___M  0x20000000
#define   LPASS_AUD_SB_MGR_INT_CLR__DEV_ERR___S               29
#define   LPASS_AUD_SB_MGR_INT_CLR__IE_VE_CHANGE___M 0x10000000
#define   LPASS_AUD_SB_MGR_INT_CLR__IE_VE_CHANGE___S              28
#define   LPASS_AUD_SB_MGR_INT_CLR__INVALID_TX_MSG___M 0x08000000
#define   LPASS_AUD_SB_MGR_INT_CLR__INVALID_TX_MSG___S              27
#define   LPASS_AUD_SB_MGR_INT_CLR__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_AUD_SB_MGR_INT_CLR__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_AUD_SB_MGR_INT_CLR__TX_MSG_NACKED___M 0x02000000
#define   LPASS_AUD_SB_MGR_INT_CLR__TX_MSG_NACKED___S              25
#define   LPASS_AUD_SB_MGR_INT_CLR__RECONFIG_DONE___M 0x01000000
#define   LPASS_AUD_SB_MGR_INT_CLR__RECONFIG_DONE___S              24
#define   LPASS_AUD_SB_MGR_INT_CLR___M           0xFF000000   
#define   LPASS_AUD_SB_MGR_INT_CLR___S                        24

#define LPASS_AUD_SB_MGR_TX_MSGn(n)      (0x171C0230+0x4*(n))
#define   LPASS_AUD_SB_MGR_TX_MSGn_nMIN 0    
#define   LPASS_AUD_SB_MGR_TX_MSGn_nMAX 9    
#define   LPASS_AUD_SB_MGR_TX_MSGn_ELEM 10   
#define   LPASS_AUD_SB_MGR_TX_MSGn___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_MGR_TX_MSGn___POR         0x00000000
#define   LPASS_AUD_SB_MGR_TX_MSGn__MSGVAL___POR 0x00000000
#define   LPASS_AUD_SB_MGR_TX_MSGn__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_TX_MSGn__MSGVAL___S                 0
#define   LPASS_AUD_SB_MGR_TX_MSGn___M           0xFFFFFFFF   
#define   LPASS_AUD_SB_MGR_TX_MSGn___S                         0
#define LPASS_AUD_SB_MGR_TX_MSG0                  (0x171C0230)
#define   LPASS_AUD_SB_MGR_TX_MSG0___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_MGR_TX_MSG0__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_TX_MSG0__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_TX_MSG1                  (0x171C0234)
#define   LPASS_AUD_SB_MGR_TX_MSG1___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_MGR_TX_MSG1__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_TX_MSG1__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_TX_MSG2                  (0x171C0238)
#define   LPASS_AUD_SB_MGR_TX_MSG2___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_MGR_TX_MSG2__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_TX_MSG2__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_TX_MSG3                  (0x171C023C)
#define   LPASS_AUD_SB_MGR_TX_MSG3___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_MGR_TX_MSG3__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_TX_MSG3__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_TX_MSG4                  (0x171C0240)
#define   LPASS_AUD_SB_MGR_TX_MSG4___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_MGR_TX_MSG4__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_TX_MSG4__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_TX_MSG5                  (0x171C0244)
#define   LPASS_AUD_SB_MGR_TX_MSG5___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_MGR_TX_MSG5__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_TX_MSG5__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_TX_MSG6                  (0x171C0248)
#define   LPASS_AUD_SB_MGR_TX_MSG6___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_MGR_TX_MSG6__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_TX_MSG6__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_TX_MSG7                  (0x171C024C)
#define   LPASS_AUD_SB_MGR_TX_MSG7___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_MGR_TX_MSG7__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_TX_MSG7__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_TX_MSG8                  (0x171C0250)
#define   LPASS_AUD_SB_MGR_TX_MSG8___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_MGR_TX_MSG8__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_TX_MSG8__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_TX_MSG9                  (0x171C0254)
#define   LPASS_AUD_SB_MGR_TX_MSG9___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_MGR_TX_MSG9__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_TX_MSG9__MSGVAL___S                 0

#define LPASS_AUD_SB_MGR_RX_MSGn(n)      (0x171C0270+0x4*(n))
#define   LPASS_AUD_SB_MGR_RX_MSGn_nMIN 0    
#define   LPASS_AUD_SB_MGR_RX_MSGn_nMAX 9    
#define   LPASS_AUD_SB_MGR_RX_MSGn_ELEM 10   
#define   LPASS_AUD_SB_MGR_RX_MSGn___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_RX_MSGn___POR         0x00000000
#define   LPASS_AUD_SB_MGR_RX_MSGn__MSGVAL___POR 0x00000000
#define   LPASS_AUD_SB_MGR_RX_MSGn__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_RX_MSGn__MSGVAL___S                 0
#define   LPASS_AUD_SB_MGR_RX_MSGn___M           0xFFFFFFFF   
#define   LPASS_AUD_SB_MGR_RX_MSGn___S                         0
#define LPASS_AUD_SB_MGR_RX_MSG0                  (0x171C0270)
#define   LPASS_AUD_SB_MGR_RX_MSG0___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_RX_MSG0__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_RX_MSG0__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_RX_MSG1                  (0x171C0274)
#define   LPASS_AUD_SB_MGR_RX_MSG1___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_RX_MSG1__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_RX_MSG1__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_RX_MSG2                  (0x171C0278)
#define   LPASS_AUD_SB_MGR_RX_MSG2___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_RX_MSG2__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_RX_MSG2__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_RX_MSG3                  (0x171C027C)
#define   LPASS_AUD_SB_MGR_RX_MSG3___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_RX_MSG3__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_RX_MSG3__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_RX_MSG4                  (0x171C0280)
#define   LPASS_AUD_SB_MGR_RX_MSG4___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_RX_MSG4__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_RX_MSG4__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_RX_MSG5                  (0x171C0284)
#define   LPASS_AUD_SB_MGR_RX_MSG5___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_RX_MSG5__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_RX_MSG5__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_RX_MSG6                  (0x171C0288)
#define   LPASS_AUD_SB_MGR_RX_MSG6___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_RX_MSG6__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_RX_MSG6__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_RX_MSG7                  (0x171C028C)
#define   LPASS_AUD_SB_MGR_RX_MSG7___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_RX_MSG7__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_RX_MSG7__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_RX_MSG8                  (0x171C0290)
#define   LPASS_AUD_SB_MGR_RX_MSG8___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_RX_MSG8__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_RX_MSG8__MSGVAL___S                 0
#define LPASS_AUD_SB_MGR_RX_MSG9                  (0x171C0294)
#define   LPASS_AUD_SB_MGR_RX_MSG9___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_RX_MSG9__MSGVAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_RX_MSG9__MSGVAL___S                 0

#define LPASS_AUD_SB_MGR_IE_STATUS                (0x171C02F0)
#define   LPASS_AUD_SB_MGR_IE_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_IE_STATUS___POR       0xFF010000
#define   LPASS_AUD_SB_MGR_IE_STATUS__DEV_CLASS_CODE___POR 0xFF
#define   LPASS_AUD_SB_MGR_IE_STATUS__DEV_CLASS_VER___POR 0x01
#define   LPASS_AUD_SB_MGR_IE_STATUS__EX_ERROR___POR 0x0
#define   LPASS_AUD_SB_MGR_IE_STATUS__RECONFIG_OBJ___POR 0x0
#define   LPASS_AUD_SB_MGR_IE_STATUS__UNSPRTD_MSG___POR 0x0
#define   LPASS_AUD_SB_MGR_IE_STATUS__DEV_CLASS_CODE___M 0xFF000000
#define   LPASS_AUD_SB_MGR_IE_STATUS__DEV_CLASS_CODE___S              24
#define   LPASS_AUD_SB_MGR_IE_STATUS__DEV_CLASS_VER___M 0x00FF0000
#define   LPASS_AUD_SB_MGR_IE_STATUS__DEV_CLASS_VER___S              16
#define   LPASS_AUD_SB_MGR_IE_STATUS__EX_ERROR___M 0x00000008
#define   LPASS_AUD_SB_MGR_IE_STATUS__EX_ERROR___S               3
#define   LPASS_AUD_SB_MGR_IE_STATUS__RECONFIG_OBJ___M 0x00000004
#define   LPASS_AUD_SB_MGR_IE_STATUS__RECONFIG_OBJ___S               2
#define   LPASS_AUD_SB_MGR_IE_STATUS__UNSPRTD_MSG___M 0x00000001
#define   LPASS_AUD_SB_MGR_IE_STATUS__UNSPRTD_MSG___S               0
#define   LPASS_AUD_SB_MGR_IE_STATUS___M         0xFFFF000D   
#define   LPASS_AUD_SB_MGR_IE_STATUS___S                       0

#define LPASS_AUD_SB_MGR_VE_STATUS                (0x171C0300)
#define   LPASS_AUD_SB_MGR_VE_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_MGR_VE_STATUS___POR       0x00000000
#define   LPASS_AUD_SB_MGR_VE_STATUS__VE_VAL___POR 0x00000000
#define   LPASS_AUD_SB_MGR_VE_STATUS__VE_VAL___M 0xFFFFFFFF
#define   LPASS_AUD_SB_MGR_VE_STATUS__VE_VAL___S               0
#define   LPASS_AUD_SB_MGR_VE_STATUS___M         0xFFFFFFFF   
#define   LPASS_AUD_SB_MGR_VE_STATUS___S                       0

#define LPASS_AUD_SB_FRM_CFG                      (0x171C0400)
#define   LPASS_AUD_SB_FRM_CFG___RWC                QCSR_REG_RW    
#define   LPASS_AUD_SB_FRM_CFG___POR             0x00000000
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_0___POR  0x0
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_1___POR  0x0
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_2___POR  0x0
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_3___POR  0x0
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_4___POR  0x0
#define   LPASS_AUD_SB_FRM_CFG__DRIFTFREE_CDIV_EN___POR 0x0
#define   LPASS_AUD_SB_FRM_CFG__SEL_INTFB_CAPTURE_CLK___POR 0x0
#define   LPASS_AUD_SB_FRM_CFG__CDL_TIMEOUT___POR 0x0
#define   LPASS_AUD_SB_FRM_CFG__CLK_QUALITY___POR 0x0
#define   LPASS_AUD_SB_FRM_CFG__INTERNAL_WAKEUP_EN___POR 0x0
#define   LPASS_AUD_SB_FRM_CFG__REFERENCE_CLK_CG___POR 0x0
#define   LPASS_AUD_SB_FRM_CFG__BOOT_ROOT_FREQ___POR 0x0
#define   LPASS_AUD_SB_FRM_CFG__BOOT_CLOCK_GEAR___POR 0x0
#define   LPASS_AUD_SB_FRM_CFG__BOOT_SUBFRAME_MODE___POR 0x00
#define   LPASS_AUD_SB_FRM_CFG__BOOT_AS_ACTIVE_FRAMER___POR 0x0
#define   LPASS_AUD_SB_FRM_CFG__ENABLE___POR     0x0
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_0___M    0x80000000
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_0___S                 31
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_1___M    0x40000000
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_1___S                 30
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_2___M    0x20000000
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_2___S                 29
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_3___M    0x10000000
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_3___S                 28
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_4___M    0x08000000
#define   LPASS_AUD_SB_FRM_CFG__CNF_BIT_4___S                 27
#define   LPASS_AUD_SB_FRM_CFG__DRIFTFREE_CDIV_EN___M 0x04000000
#define   LPASS_AUD_SB_FRM_CFG__DRIFTFREE_CDIV_EN___S              26
#define   LPASS_AUD_SB_FRM_CFG__SEL_INTFB_CAPTURE_CLK___M 0x02000000
#define   LPASS_AUD_SB_FRM_CFG__SEL_INTFB_CAPTURE_CLK___S              25
#define   LPASS_AUD_SB_FRM_CFG__CDL_TIMEOUT___M  0x01C00000
#define   LPASS_AUD_SB_FRM_CFG__CDL_TIMEOUT___S               22
#define   LPASS_AUD_SB_FRM_CFG__CLK_QUALITY___M  0x00300000
#define   LPASS_AUD_SB_FRM_CFG__CLK_QUALITY___S               20
#define   LPASS_AUD_SB_FRM_CFG__INTERNAL_WAKEUP_EN___M 0x00080000
#define   LPASS_AUD_SB_FRM_CFG__INTERNAL_WAKEUP_EN___S              19
#define   LPASS_AUD_SB_FRM_CFG__REFERENCE_CLK_CG___M 0x00078000
#define   LPASS_AUD_SB_FRM_CFG__REFERENCE_CLK_CG___S              15
#define   LPASS_AUD_SB_FRM_CFG__BOOT_ROOT_FREQ___M 0x00007800
#define   LPASS_AUD_SB_FRM_CFG__BOOT_ROOT_FREQ___S              11
#define   LPASS_AUD_SB_FRM_CFG__BOOT_CLOCK_GEAR___M 0x00000780
#define   LPASS_AUD_SB_FRM_CFG__BOOT_CLOCK_GEAR___S               7
#define   LPASS_AUD_SB_FRM_CFG__BOOT_SUBFRAME_MODE___M 0x0000007C
#define   LPASS_AUD_SB_FRM_CFG__BOOT_SUBFRAME_MODE___S               2
#define   LPASS_AUD_SB_FRM_CFG__BOOT_AS_ACTIVE_FRAMER___M 0x00000002
#define   LPASS_AUD_SB_FRM_CFG__BOOT_AS_ACTIVE_FRAMER___S               1
#define   LPASS_AUD_SB_FRM_CFG__ENABLE___M       0x00000001
#define   LPASS_AUD_SB_FRM_CFG__ENABLE___S                     0
#define   LPASS_AUD_SB_FRM_CFG___M               0xFFFFFFFF   
#define   LPASS_AUD_SB_FRM_CFG___S                             0

#define LPASS_AUD_SB_FRM_STATUS                   (0x171C0404)
#define   LPASS_AUD_SB_FRM_STATUS___RWC             QCSR_REG_RO    
#define   LPASS_AUD_SB_FRM_STATUS___POR          0x00000000
#define   LPASS_AUD_SB_FRM_STATUS__DEV_LA___POR  0x00
#define   LPASS_AUD_SB_FRM_STATUS__ENUMERATED___POR 0x0
#define   LPASS_AUD_SB_FRM_STATUS__IDLE_MODE___POR 0x0
#define   LPASS_AUD_SB_FRM_STATUS__ACTIVE_FRAMER___POR 0x0
#define   LPASS_AUD_SB_FRM_STATUS__CUR_ROOT_FREQUENCY___POR 0x0
#define   LPASS_AUD_SB_FRM_STATUS__CUR_CLOCK_GEAR___POR 0x0
#define   LPASS_AUD_SB_FRM_STATUS__ERROR___POR   0x0
#define   LPASS_AUD_SB_FRM_STATUS__CUR_SUBFRAME_MODE___POR 0x00
#define   LPASS_AUD_SB_FRM_STATUS__FRAMER_BOOTED___POR 0x0
#define   LPASS_AUD_SB_FRM_STATUS__DEV_LA___M    0x07F80000
#define   LPASS_AUD_SB_FRM_STATUS__DEV_LA___S                 19
#define   LPASS_AUD_SB_FRM_STATUS__ENUMERATED___M 0x00040000
#define   LPASS_AUD_SB_FRM_STATUS__ENUMERATED___S              18
#define   LPASS_AUD_SB_FRM_STATUS__IDLE_MODE___M 0x00020000
#define   LPASS_AUD_SB_FRM_STATUS__IDLE_MODE___S              17
#define   LPASS_AUD_SB_FRM_STATUS__ACTIVE_FRAMER___M 0x00010000
#define   LPASS_AUD_SB_FRM_STATUS__ACTIVE_FRAMER___S              16
#define   LPASS_AUD_SB_FRM_STATUS__CUR_ROOT_FREQUENCY___M 0x0000F000
#define   LPASS_AUD_SB_FRM_STATUS__CUR_ROOT_FREQUENCY___S              12
#define   LPASS_AUD_SB_FRM_STATUS__CUR_CLOCK_GEAR___M 0x00000F00
#define   LPASS_AUD_SB_FRM_STATUS__CUR_CLOCK_GEAR___S               8
#define   LPASS_AUD_SB_FRM_STATUS__ERROR___M     0x000000C0
#define   LPASS_AUD_SB_FRM_STATUS__ERROR___S                   6
#define   LPASS_AUD_SB_FRM_STATUS__CUR_SUBFRAME_MODE___M 0x0000003E
#define   LPASS_AUD_SB_FRM_STATUS__CUR_SUBFRAME_MODE___S               1
#define   LPASS_AUD_SB_FRM_STATUS__FRAMER_BOOTED___M 0x00000001
#define   LPASS_AUD_SB_FRM_STATUS__FRAMER_BOOTED___S               0
#define   LPASS_AUD_SB_FRM_STATUS___M            0x07FFFFFF   
#define   LPASS_AUD_SB_FRM_STATUS___S                          0

#define LPASS_AUD_SB_FRM_INT_EN                   (0x171C0410)
#define   LPASS_AUD_SB_FRM_INT_EN___RWC             QCSR_REG_RW    
#define   LPASS_AUD_SB_FRM_INT_EN___POR          0x00000000
#define   LPASS_AUD_SB_FRM_INT_EN__CHANGED_ROOT_FREQUENCY___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_EN__DATA_LINE_TOGGLE___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_EN__CDL_TIMEDOUT___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_EN__IDLE_MODE_EXITED___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_EN__FRAMER_BOOT_COMPLETE___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_EN__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_EN__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_EN__CHANGED_ROOT_FREQUENCY___M 0x00000040
#define   LPASS_AUD_SB_FRM_INT_EN__CHANGED_ROOT_FREQUENCY___S               6
#define   LPASS_AUD_SB_FRM_INT_EN__DATA_LINE_TOGGLE___M 0x00000020
#define   LPASS_AUD_SB_FRM_INT_EN__DATA_LINE_TOGGLE___S               5
#define   LPASS_AUD_SB_FRM_INT_EN__CDL_TIMEDOUT___M 0x00000010
#define   LPASS_AUD_SB_FRM_INT_EN__CDL_TIMEDOUT___S               4
#define   LPASS_AUD_SB_FRM_INT_EN__IDLE_MODE_EXITED___M 0x00000008
#define   LPASS_AUD_SB_FRM_INT_EN__IDLE_MODE_EXITED___S               3
#define   LPASS_AUD_SB_FRM_INT_EN__FRAMER_BOOT_COMPLETE___M 0x00000004
#define   LPASS_AUD_SB_FRM_INT_EN__FRAMER_BOOT_COMPLETE___S               2
#define   LPASS_AUD_SB_FRM_INT_EN__IE_VE_CHANGE___M 0x00000002
#define   LPASS_AUD_SB_FRM_INT_EN__IE_VE_CHANGE___S               1
#define   LPASS_AUD_SB_FRM_INT_EN__DEV_ERR___M   0x00000001
#define   LPASS_AUD_SB_FRM_INT_EN__DEV_ERR___S                 0
#define   LPASS_AUD_SB_FRM_INT_EN___M            0x0000007F   
#define   LPASS_AUD_SB_FRM_INT_EN___S                          0

#define LPASS_AUD_SB_FRM_INT_STATUS               (0x171C0414)
#define   LPASS_AUD_SB_FRM_INT_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_FRM_INT_STATUS___POR      0x00000000
#define   LPASS_AUD_SB_FRM_INT_STATUS__CHANGED_ROOT_FREQUENCY___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_STATUS__DATA_LINE_TOGGLE___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_STATUS__CDL_TIMEDOUT___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_STATUS__IDLE_MODE_EXITED___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_STATUS__FRAMER_BOOT_COMPLETE___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_STATUS__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_STATUS__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_STATUS__CHANGED_ROOT_FREQUENCY___M 0x00000040
#define   LPASS_AUD_SB_FRM_INT_STATUS__CHANGED_ROOT_FREQUENCY___S               6
#define   LPASS_AUD_SB_FRM_INT_STATUS__DATA_LINE_TOGGLE___M 0x00000020
#define   LPASS_AUD_SB_FRM_INT_STATUS__DATA_LINE_TOGGLE___S               5
#define   LPASS_AUD_SB_FRM_INT_STATUS__CDL_TIMEDOUT___M 0x00000010
#define   LPASS_AUD_SB_FRM_INT_STATUS__CDL_TIMEDOUT___S               4
#define   LPASS_AUD_SB_FRM_INT_STATUS__IDLE_MODE_EXITED___M 0x00000008
#define   LPASS_AUD_SB_FRM_INT_STATUS__IDLE_MODE_EXITED___S               3
#define   LPASS_AUD_SB_FRM_INT_STATUS__FRAMER_BOOT_COMPLETE___M 0x00000004
#define   LPASS_AUD_SB_FRM_INT_STATUS__FRAMER_BOOT_COMPLETE___S               2
#define   LPASS_AUD_SB_FRM_INT_STATUS__IE_VE_CHANGE___M 0x00000002
#define   LPASS_AUD_SB_FRM_INT_STATUS__IE_VE_CHANGE___S               1
#define   LPASS_AUD_SB_FRM_INT_STATUS__DEV_ERR___M 0x00000001
#define   LPASS_AUD_SB_FRM_INT_STATUS__DEV_ERR___S               0
#define   LPASS_AUD_SB_FRM_INT_STATUS___M        0x0000007F   
#define   LPASS_AUD_SB_FRM_INT_STATUS___S                      0

#define LPASS_AUD_SB_FRM_INT_CLR                  (0x171C0418)
#define   LPASS_AUD_SB_FRM_INT_CLR___RWC            QCSR_REG_WO    
#define   LPASS_AUD_SB_FRM_INT_CLR___POR         0x00000000
#define   LPASS_AUD_SB_FRM_INT_CLR__CHANGED_ROOT_FREQUENCY___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_CLR__DATA_LINE_TOGGLE___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_CLR__CDL_TIMEDOUT___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_CLR__IDLE_MODE_EXITED___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_CLR__FRAMER_BOOT_COMPLETE___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_CLR__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_CLR__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_FRM_INT_CLR__CHANGED_ROOT_FREQUENCY___M 0x00000040
#define   LPASS_AUD_SB_FRM_INT_CLR__CHANGED_ROOT_FREQUENCY___S               6
#define   LPASS_AUD_SB_FRM_INT_CLR__DATA_LINE_TOGGLE___M 0x00000020
#define   LPASS_AUD_SB_FRM_INT_CLR__DATA_LINE_TOGGLE___S               5
#define   LPASS_AUD_SB_FRM_INT_CLR__CDL_TIMEDOUT___M 0x00000010
#define   LPASS_AUD_SB_FRM_INT_CLR__CDL_TIMEDOUT___S               4
#define   LPASS_AUD_SB_FRM_INT_CLR__IDLE_MODE_EXITED___M 0x00000008
#define   LPASS_AUD_SB_FRM_INT_CLR__IDLE_MODE_EXITED___S               3
#define   LPASS_AUD_SB_FRM_INT_CLR__FRAMER_BOOT_COMPLETE___M 0x00000004
#define   LPASS_AUD_SB_FRM_INT_CLR__FRAMER_BOOT_COMPLETE___S               2
#define   LPASS_AUD_SB_FRM_INT_CLR__IE_VE_CHANGE___M 0x00000002
#define   LPASS_AUD_SB_FRM_INT_CLR__IE_VE_CHANGE___S               1
#define   LPASS_AUD_SB_FRM_INT_CLR__DEV_ERR___M  0x00000001
#define   LPASS_AUD_SB_FRM_INT_CLR__DEV_ERR___S                0
#define   LPASS_AUD_SB_FRM_INT_CLR___M           0x0000007F   
#define   LPASS_AUD_SB_FRM_INT_CLR___S                         0

#define LPASS_AUD_SB_FRM_WAKEUP                   (0x171C041C)
#define   LPASS_AUD_SB_FRM_WAKEUP___RWC             QCSR_REG_WO    
#define   LPASS_AUD_SB_FRM_WAKEUP___POR          0x00000000
#define   LPASS_AUD_SB_FRM_WAKEUP__WAKEUP_NOW___POR 0x0
#define   LPASS_AUD_SB_FRM_WAKEUP__WAKEUP_NOW___M 0x00000001
#define   LPASS_AUD_SB_FRM_WAKEUP__WAKEUP_NOW___S               0
#define   LPASS_AUD_SB_FRM_WAKEUP___M            0x00000001   
#define   LPASS_AUD_SB_FRM_WAKEUP___S                          0

#define LPASS_AUD_SB_FRM_CLKCTL_DONE              (0x171C0420)
#define   LPASS_AUD_SB_FRM_CLKCTL_DONE___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_FRM_CLKCTL_DONE___POR     0x00000000
#define   LPASS_AUD_SB_FRM_CLKCTL_DONE__CLKCTL_DONE___POR 0x0
#define   LPASS_AUD_SB_FRM_CLKCTL_DONE__CLKCTL_DONE___M 0x00000001
#define   LPASS_AUD_SB_FRM_CLKCTL_DONE__CLKCTL_DONE___S               0
#define   LPASS_AUD_SB_FRM_CLKCTL_DONE___M       0x00000001   
#define   LPASS_AUD_SB_FRM_CLKCTL_DONE___S                     0

#define LPASS_AUD_SB_FRM_IE_STATUS                (0x171C0430)
#define   LPASS_AUD_SB_FRM_IE_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_FRM_IE_STATUS___POR       0xFE010000
#define   LPASS_AUD_SB_FRM_IE_STATUS__DEV_CLASS_CODE___POR 0xFE
#define   LPASS_AUD_SB_FRM_IE_STATUS__DEV_CLASS_VER___POR 0x01
#define   LPASS_AUD_SB_FRM_IE_STATUS__QUAL___POR 0x0
#define   LPASS_AUD_SB_FRM_IE_STATUS__GC_TX_COL___POR 0x0
#define   LPASS_AUD_SB_FRM_IE_STATUS__FI_TX_COL___POR 0x0
#define   LPASS_AUD_SB_FRM_IE_STATUS__FS_TX_COL___POR 0x0
#define   LPASS_AUD_SB_FRM_IE_STATUS__ACTIVE_FRAMER___POR 0x0
#define   LPASS_AUD_SB_FRM_IE_STATUS__EX_ERROR___POR 0x0
#define   LPASS_AUD_SB_FRM_IE_STATUS__RECONFIG_OBJ___POR 0x0
#define   LPASS_AUD_SB_FRM_IE_STATUS__UNSPRTD_MSG___POR 0x0
#define   LPASS_AUD_SB_FRM_IE_STATUS__DEV_CLASS_CODE___M 0xFF000000
#define   LPASS_AUD_SB_FRM_IE_STATUS__DEV_CLASS_CODE___S              24
#define   LPASS_AUD_SB_FRM_IE_STATUS__DEV_CLASS_VER___M 0x00FF0000
#define   LPASS_AUD_SB_FRM_IE_STATUS__DEV_CLASS_VER___S              16
#define   LPASS_AUD_SB_FRM_IE_STATUS__QUAL___M   0x00000300
#define   LPASS_AUD_SB_FRM_IE_STATUS__QUAL___S                 8
#define   LPASS_AUD_SB_FRM_IE_STATUS__GC_TX_COL___M 0x00000080
#define   LPASS_AUD_SB_FRM_IE_STATUS__GC_TX_COL___S               7
#define   LPASS_AUD_SB_FRM_IE_STATUS__FI_TX_COL___M 0x00000040
#define   LPASS_AUD_SB_FRM_IE_STATUS__FI_TX_COL___S               6
#define   LPASS_AUD_SB_FRM_IE_STATUS__FS_TX_COL___M 0x00000020
#define   LPASS_AUD_SB_FRM_IE_STATUS__FS_TX_COL___S               5
#define   LPASS_AUD_SB_FRM_IE_STATUS__ACTIVE_FRAMER___M 0x00000010
#define   LPASS_AUD_SB_FRM_IE_STATUS__ACTIVE_FRAMER___S               4
#define   LPASS_AUD_SB_FRM_IE_STATUS__EX_ERROR___M 0x00000008
#define   LPASS_AUD_SB_FRM_IE_STATUS__EX_ERROR___S               3
#define   LPASS_AUD_SB_FRM_IE_STATUS__RECONFIG_OBJ___M 0x00000004
#define   LPASS_AUD_SB_FRM_IE_STATUS__RECONFIG_OBJ___S               2
#define   LPASS_AUD_SB_FRM_IE_STATUS__UNSPRTD_MSG___M 0x00000001
#define   LPASS_AUD_SB_FRM_IE_STATUS__UNSPRTD_MSG___S               0
#define   LPASS_AUD_SB_FRM_IE_STATUS___M         0xFFFF03FD   
#define   LPASS_AUD_SB_FRM_IE_STATUS___S                       0

#define LPASS_AUD_SB_FRM_VE_STATUS                (0x171C0440)
#define   LPASS_AUD_SB_FRM_VE_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_FRM_VE_STATUS___POR       0x00000000
#define   LPASS_AUD_SB_FRM_VE_STATUS__VE_VAL___POR 0x00000000
#define   LPASS_AUD_SB_FRM_VE_STATUS__VE_VAL___M 0xFFFFFFFF
#define   LPASS_AUD_SB_FRM_VE_STATUS__VE_VAL___S               0
#define   LPASS_AUD_SB_FRM_VE_STATUS___M         0xFFFFFFFF   
#define   LPASS_AUD_SB_FRM_VE_STATUS___S                       0

#define LPASS_AUD_SB_INTF_CFG                     (0x171C0600)
#define   LPASS_AUD_SB_INTF_CFG___RWC               QCSR_REG_RW    
#define   LPASS_AUD_SB_INTF_CFG___POR            0x00000000
#define   LPASS_AUD_SB_INTF_CFG__NEXT_PARAM_FIX_ENABLE___POR 0x0
#define   LPASS_AUD_SB_INTF_CFG__ENABLE___POR    0x0
#define   LPASS_AUD_SB_INTF_CFG__NEXT_PARAM_FIX_ENABLE___M 0x00000002
#define   LPASS_AUD_SB_INTF_CFG__NEXT_PARAM_FIX_ENABLE___S               1
#define   LPASS_AUD_SB_INTF_CFG__ENABLE___M      0x00000001
#define   LPASS_AUD_SB_INTF_CFG__ENABLE___S                    0
#define   LPASS_AUD_SB_INTF_CFG___M              0x00000003   
#define   LPASS_AUD_SB_INTF_CFG___S                            0

#define LPASS_AUD_SB_INTF_STATUS                  (0x171C0604)
#define   LPASS_AUD_SB_INTF_STATUS___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_INTF_STATUS___POR         0x00000000
#define   LPASS_AUD_SB_INTF_STATUS__MESSAGE_SYNC_ACQUIRED___POR 0x0
#define   LPASS_AUD_SB_INTF_STATUS__SUPERFRAME_SYNC_ACQUIRED___POR 0x0
#define   LPASS_AUD_SB_INTF_STATUS__FRAME_SYNC_ACQUIRED___POR 0x0
#define   LPASS_AUD_SB_INTF_STATUS__DEV_LA___POR 0x00
#define   LPASS_AUD_SB_INTF_STATUS__ENUMERATED___POR 0x0
#define   LPASS_AUD_SB_INTF_STATUS__ERROR___POR  0x0
#define   LPASS_AUD_SB_INTF_STATUS__MESSAGE_SYNC_ACQUIRED___M 0x00002000
#define   LPASS_AUD_SB_INTF_STATUS__MESSAGE_SYNC_ACQUIRED___S              13
#define   LPASS_AUD_SB_INTF_STATUS__SUPERFRAME_SYNC_ACQUIRED___M 0x00001000
#define   LPASS_AUD_SB_INTF_STATUS__SUPERFRAME_SYNC_ACQUIRED___S              12
#define   LPASS_AUD_SB_INTF_STATUS__FRAME_SYNC_ACQUIRED___M 0x00000800
#define   LPASS_AUD_SB_INTF_STATUS__FRAME_SYNC_ACQUIRED___S              11
#define   LPASS_AUD_SB_INTF_STATUS__DEV_LA___M   0x000007F8
#define   LPASS_AUD_SB_INTF_STATUS__DEV_LA___S                 3
#define   LPASS_AUD_SB_INTF_STATUS__ENUMERATED___M 0x00000004
#define   LPASS_AUD_SB_INTF_STATUS__ENUMERATED___S               2
#define   LPASS_AUD_SB_INTF_STATUS__ERROR___M    0x00000003
#define   LPASS_AUD_SB_INTF_STATUS__ERROR___S                  0
#define   LPASS_AUD_SB_INTF_STATUS___M           0x00003FFF   
#define   LPASS_AUD_SB_INTF_STATUS___S                         0

#define LPASS_AUD_SB_INTF_INT_EN                  (0x171C0610)
#define   LPASS_AUD_SB_INTF_INT_EN___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_INTF_INT_EN___POR         0x00000000
#define   LPASS_AUD_SB_INTF_INT_EN__NO_DATA_LINE_ACTIVITY___POR 0x0
#define   LPASS_AUD_SB_INTF_INT_EN__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_INTF_INT_EN__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_INTF_INT_EN__NO_DATA_LINE_ACTIVITY___M 0x00000004
#define   LPASS_AUD_SB_INTF_INT_EN__NO_DATA_LINE_ACTIVITY___S               2
#define   LPASS_AUD_SB_INTF_INT_EN__IE_VE_CHANGE___M 0x00000002
#define   LPASS_AUD_SB_INTF_INT_EN__IE_VE_CHANGE___S               1
#define   LPASS_AUD_SB_INTF_INT_EN__DEV_ERR___M  0x00000001
#define   LPASS_AUD_SB_INTF_INT_EN__DEV_ERR___S                0
#define   LPASS_AUD_SB_INTF_INT_EN___M           0x00000007   
#define   LPASS_AUD_SB_INTF_INT_EN___S                         0

#define LPASS_AUD_SB_INTF_INT_STATUS              (0x171C0614)
#define   LPASS_AUD_SB_INTF_INT_STATUS___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_INTF_INT_STATUS___POR     0x00000000
#define   LPASS_AUD_SB_INTF_INT_STATUS__NO_DATA_LINE_ACTIVITY___POR 0x0
#define   LPASS_AUD_SB_INTF_INT_STATUS__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_INTF_INT_STATUS__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_INTF_INT_STATUS__NO_DATA_LINE_ACTIVITY___M 0x00000004
#define   LPASS_AUD_SB_INTF_INT_STATUS__NO_DATA_LINE_ACTIVITY___S               2
#define   LPASS_AUD_SB_INTF_INT_STATUS__IE_VE_CHANGE___M 0x00000002
#define   LPASS_AUD_SB_INTF_INT_STATUS__IE_VE_CHANGE___S               1
#define   LPASS_AUD_SB_INTF_INT_STATUS__DEV_ERR___M 0x00000001
#define   LPASS_AUD_SB_INTF_INT_STATUS__DEV_ERR___S               0
#define   LPASS_AUD_SB_INTF_INT_STATUS___M       0x00000007   
#define   LPASS_AUD_SB_INTF_INT_STATUS___S                     0

#define LPASS_AUD_SB_INTF_INT_CLR                 (0x171C0618)
#define   LPASS_AUD_SB_INTF_INT_CLR___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_INTF_INT_CLR___POR        0x00000000
#define   LPASS_AUD_SB_INTF_INT_CLR__NO_DATA_LINE_ACTIVITY___POR 0x0
#define   LPASS_AUD_SB_INTF_INT_CLR__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_INTF_INT_CLR__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_INTF_INT_CLR__NO_DATA_LINE_ACTIVITY___M 0x00000004
#define   LPASS_AUD_SB_INTF_INT_CLR__NO_DATA_LINE_ACTIVITY___S               2
#define   LPASS_AUD_SB_INTF_INT_CLR__IE_VE_CHANGE___M 0x00000002
#define   LPASS_AUD_SB_INTF_INT_CLR__IE_VE_CHANGE___S               1
#define   LPASS_AUD_SB_INTF_INT_CLR__DEV_ERR___M 0x00000001
#define   LPASS_AUD_SB_INTF_INT_CLR__DEV_ERR___S               0
#define   LPASS_AUD_SB_INTF_INT_CLR___M          0x00000007   
#define   LPASS_AUD_SB_INTF_INT_CLR___S                        0

#define LPASS_AUD_SB_INTF_IE_STATUS               (0x171C0630)
#define   LPASS_AUD_SB_INTF_IE_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_INTF_IE_STATUS___POR      0xFD010000
#define   LPASS_AUD_SB_INTF_IE_STATUS__DEV_CLASS_CODE___POR 0xFD
#define   LPASS_AUD_SB_INTF_IE_STATUS__DEV_CLASS_VER___POR 0x01
#define   LPASS_AUD_SB_INTF_IE_STATUS__MC_P_BIT_COHERENCE_ERR___POR 0x0
#define   LPASS_AUD_SB_INTF_IE_STATUS__MC_SRQ_BIT_COHERENCE_ERR___POR 0x0
#define   LPASS_AUD_SB_INTF_IE_STATUS__SRQ_P_MISMATCH_ERR___POR 0x0
#define   LPASS_AUD_SB_INTF_IE_STATUS__DS_OVERLAP___POR 0x0
#define   LPASS_AUD_SB_INTF_IE_STATUS__LOST_MS___POR 0x0
#define   LPASS_AUD_SB_INTF_IE_STATUS__LOST_SFS___POR 0x0
#define   LPASS_AUD_SB_INTF_IE_STATUS__LOST_FS___POR 0x0
#define   LPASS_AUD_SB_INTF_IE_STATUS__MC_TX_COL___POR 0x0
#define   LPASS_AUD_SB_INTF_IE_STATUS__EX_ERROR___POR 0x0
#define   LPASS_AUD_SB_INTF_IE_STATUS__RECONFIG_OBJ___POR 0x0
#define   LPASS_AUD_SB_INTF_IE_STATUS__DATA_TX_COL___POR 0x0
#define   LPASS_AUD_SB_INTF_IE_STATUS__UNSPRTD_MSG___POR 0x0
#define   LPASS_AUD_SB_INTF_IE_STATUS__DEV_CLASS_CODE___M 0xFF000000
#define   LPASS_AUD_SB_INTF_IE_STATUS__DEV_CLASS_CODE___S              24
#define   LPASS_AUD_SB_INTF_IE_STATUS__DEV_CLASS_VER___M 0x00FF0000
#define   LPASS_AUD_SB_INTF_IE_STATUS__DEV_CLASS_VER___S              16
#define   LPASS_AUD_SB_INTF_IE_STATUS__MC_P_BIT_COHERENCE_ERR___M 0x00000800
#define   LPASS_AUD_SB_INTF_IE_STATUS__MC_P_BIT_COHERENCE_ERR___S              11
#define   LPASS_AUD_SB_INTF_IE_STATUS__MC_SRQ_BIT_COHERENCE_ERR___M 0x00000400
#define   LPASS_AUD_SB_INTF_IE_STATUS__MC_SRQ_BIT_COHERENCE_ERR___S              10
#define   LPASS_AUD_SB_INTF_IE_STATUS__SRQ_P_MISMATCH_ERR___M 0x00000200
#define   LPASS_AUD_SB_INTF_IE_STATUS__SRQ_P_MISMATCH_ERR___S               9
#define   LPASS_AUD_SB_INTF_IE_STATUS__DS_OVERLAP___M 0x00000100
#define   LPASS_AUD_SB_INTF_IE_STATUS__DS_OVERLAP___S               8
#define   LPASS_AUD_SB_INTF_IE_STATUS__LOST_MS___M 0x00000080
#define   LPASS_AUD_SB_INTF_IE_STATUS__LOST_MS___S               7
#define   LPASS_AUD_SB_INTF_IE_STATUS__LOST_SFS___M 0x00000040
#define   LPASS_AUD_SB_INTF_IE_STATUS__LOST_SFS___S               6
#define   LPASS_AUD_SB_INTF_IE_STATUS__LOST_FS___M 0x00000020
#define   LPASS_AUD_SB_INTF_IE_STATUS__LOST_FS___S               5
#define   LPASS_AUD_SB_INTF_IE_STATUS__MC_TX_COL___M 0x00000010
#define   LPASS_AUD_SB_INTF_IE_STATUS__MC_TX_COL___S               4
#define   LPASS_AUD_SB_INTF_IE_STATUS__EX_ERROR___M 0x00000008
#define   LPASS_AUD_SB_INTF_IE_STATUS__EX_ERROR___S               3
#define   LPASS_AUD_SB_INTF_IE_STATUS__RECONFIG_OBJ___M 0x00000004
#define   LPASS_AUD_SB_INTF_IE_STATUS__RECONFIG_OBJ___S               2
#define   LPASS_AUD_SB_INTF_IE_STATUS__DATA_TX_COL___M 0x00000002
#define   LPASS_AUD_SB_INTF_IE_STATUS__DATA_TX_COL___S               1
#define   LPASS_AUD_SB_INTF_IE_STATUS__UNSPRTD_MSG___M 0x00000001
#define   LPASS_AUD_SB_INTF_IE_STATUS__UNSPRTD_MSG___S               0
#define   LPASS_AUD_SB_INTF_IE_STATUS___M        0xFFFF0FFF   
#define   LPASS_AUD_SB_INTF_IE_STATUS___S                      0

#define LPASS_AUD_SB_INTF_VE_STATUS               (0x171C0640)
#define   LPASS_AUD_SB_INTF_VE_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_INTF_VE_STATUS___POR      0x00000000
#define   LPASS_AUD_SB_INTF_VE_STATUS__VE_VAL___POR 0x00000000
#define   LPASS_AUD_SB_INTF_VE_STATUS__VE_VAL___M 0xFFFFFFFF
#define   LPASS_AUD_SB_INTF_VE_STATUS__VE_VAL___S               0
#define   LPASS_AUD_SB_INTF_VE_STATUS___M        0xFFFFFFFF   
#define   LPASS_AUD_SB_INTF_VE_STATUS___S                      0

#define LPASS_AUD_SB_NGD1_CFG                     (0x171C1000)
#define   LPASS_AUD_SB_NGD1_CFG___RWC               QCSR_REG_RW    
#define   LPASS_AUD_SB_NGD1_CFG___POR            0x00000000
#define   LPASS_AUD_SB_NGD1_CFG__TX_MSGQ_EN___POR 0x0
#define   LPASS_AUD_SB_NGD1_CFG__RX_MSGQ_EN___POR 0x0
#define   LPASS_AUD_SB_NGD1_CFG__ENABLE___POR    0x0
#define   LPASS_AUD_SB_NGD1_CFG__TX_MSGQ_EN___M  0x00000004
#define   LPASS_AUD_SB_NGD1_CFG__TX_MSGQ_EN___S                2
#define   LPASS_AUD_SB_NGD1_CFG__RX_MSGQ_EN___M  0x00000002
#define   LPASS_AUD_SB_NGD1_CFG__RX_MSGQ_EN___S                1
#define   LPASS_AUD_SB_NGD1_CFG__ENABLE___M      0x00000001
#define   LPASS_AUD_SB_NGD1_CFG__ENABLE___S                    0
#define   LPASS_AUD_SB_NGD1_CFG___M              0x00000007   
#define   LPASS_AUD_SB_NGD1_CFG___S                            0

#define LPASS_AUD_SB_NGD1_STATUS                  (0x171C1004)
#define   LPASS_AUD_SB_NGD1_STATUS___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_STATUS___POR         0x0000040C
#define   LPASS_AUD_SB_NGD1_STATUS__NACKED_TX_MSG_MC___POR 0x00
#define   LPASS_AUD_SB_NGD1_STATUS__ACKED_TX_MSG_MC___POR 0x00
#define   LPASS_AUD_SB_NGD1_STATUS__ERROR___POR  0x0
#define   LPASS_AUD_SB_NGD1_STATUS__MSGQ_SUPPORT___POR 0x1
#define   LPASS_AUD_SB_NGD1_STATUS__PIPE_NUM_OFFSET___POR 0x03
#define   LPASS_AUD_SB_NGD1_STATUS__ENUMERATED___POR 0x0
#define   LPASS_AUD_SB_NGD1_STATUS__TX_MSG_BUFFER_BUSY___POR 0x0
#define   LPASS_AUD_SB_NGD1_STATUS__NACKED_TX_MSG_MC___M 0x07F00000
#define   LPASS_AUD_SB_NGD1_STATUS__NACKED_TX_MSG_MC___S              20
#define   LPASS_AUD_SB_NGD1_STATUS__ACKED_TX_MSG_MC___M 0x000FE000
#define   LPASS_AUD_SB_NGD1_STATUS__ACKED_TX_MSG_MC___S              13
#define   LPASS_AUD_SB_NGD1_STATUS__ERROR___M    0x00001800
#define   LPASS_AUD_SB_NGD1_STATUS__ERROR___S                 11
#define   LPASS_AUD_SB_NGD1_STATUS__MSGQ_SUPPORT___M 0x00000400
#define   LPASS_AUD_SB_NGD1_STATUS__MSGQ_SUPPORT___S              10
#define   LPASS_AUD_SB_NGD1_STATUS__PIPE_NUM_OFFSET___M 0x000003FC
#define   LPASS_AUD_SB_NGD1_STATUS__PIPE_NUM_OFFSET___S               2
#define   LPASS_AUD_SB_NGD1_STATUS__ENUMERATED___M 0x00000002
#define   LPASS_AUD_SB_NGD1_STATUS__ENUMERATED___S               1
#define   LPASS_AUD_SB_NGD1_STATUS__TX_MSG_BUFFER_BUSY___M 0x00000001
#define   LPASS_AUD_SB_NGD1_STATUS__TX_MSG_BUFFER_BUSY___S               0
#define   LPASS_AUD_SB_NGD1_STATUS___M           0x07FFFFFF   
#define   LPASS_AUD_SB_NGD1_STATUS___S                         0

#define LPASS_AUD_SB_NGD1_RX_MSGQ_CFG             (0x171C1008)
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG___POR    0x00000000
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG__TIME_OUT_VAL___POR 0x0000
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG__TRANS_SIZE___POR 0x00
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG__BLOCK_SIZE___POR 0x00
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG__TIME_OUT_VAL___M 0xFFFF0000
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG__TIME_OUT_VAL___S              16
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG__TRANS_SIZE___M 0x0000FF00
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG__TRANS_SIZE___S               8
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG__BLOCK_SIZE___M 0x000000FF
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG__BLOCK_SIZE___S               0
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG___M      0xFFFFFFFF   
#define   LPASS_AUD_SB_NGD1_RX_MSGQ_CFG___S                    0

#define LPASS_AUD_SB_NGD1_INT_EN                  (0x171C1010)
#define   LPASS_AUD_SB_NGD1_INT_EN___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_NGD1_INT_EN___POR         0x00000000
#define   LPASS_AUD_SB_NGD1_INT_EN__TX_MSG_SENT___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_EN__RX_MSG_RCVD___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_EN__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_EN__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_EN__INVALID_TX_MSG___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_EN__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_EN__TX_MSG_NACKED___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_EN__RECONFIG_DONE___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_EN__TX_MSG_SENT___M 0x80000000
#define   LPASS_AUD_SB_NGD1_INT_EN__TX_MSG_SENT___S              31
#define   LPASS_AUD_SB_NGD1_INT_EN__RX_MSG_RCVD___M 0x40000000
#define   LPASS_AUD_SB_NGD1_INT_EN__RX_MSG_RCVD___S              30
#define   LPASS_AUD_SB_NGD1_INT_EN__DEV_ERR___M  0x20000000
#define   LPASS_AUD_SB_NGD1_INT_EN__DEV_ERR___S               29
#define   LPASS_AUD_SB_NGD1_INT_EN__IE_VE_CHANGE___M 0x10000000
#define   LPASS_AUD_SB_NGD1_INT_EN__IE_VE_CHANGE___S              28
#define   LPASS_AUD_SB_NGD1_INT_EN__INVALID_TX_MSG___M 0x08000000
#define   LPASS_AUD_SB_NGD1_INT_EN__INVALID_TX_MSG___S              27
#define   LPASS_AUD_SB_NGD1_INT_EN__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_AUD_SB_NGD1_INT_EN__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_AUD_SB_NGD1_INT_EN__TX_MSG_NACKED___M 0x02000000
#define   LPASS_AUD_SB_NGD1_INT_EN__TX_MSG_NACKED___S              25
#define   LPASS_AUD_SB_NGD1_INT_EN__RECONFIG_DONE___M 0x01000000
#define   LPASS_AUD_SB_NGD1_INT_EN__RECONFIG_DONE___S              24
#define   LPASS_AUD_SB_NGD1_INT_EN___M           0xFF000000   
#define   LPASS_AUD_SB_NGD1_INT_EN___S                        24

#define LPASS_AUD_SB_NGD1_INT_STATUS              (0x171C1014)
#define   LPASS_AUD_SB_NGD1_INT_STATUS___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_INT_STATUS___POR     0x00000000
#define   LPASS_AUD_SB_NGD1_INT_STATUS__TX_MSG_SENT___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_STATUS__RX_MSG_RCVD___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_STATUS__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_STATUS__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_STATUS__INVALID_TX_MSG___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_STATUS__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_STATUS__TX_MSG_NACKED___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_STATUS__RECONFIG_DONE___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_STATUS__TX_MSG_SENT___M 0x80000000
#define   LPASS_AUD_SB_NGD1_INT_STATUS__TX_MSG_SENT___S              31
#define   LPASS_AUD_SB_NGD1_INT_STATUS__RX_MSG_RCVD___M 0x40000000
#define   LPASS_AUD_SB_NGD1_INT_STATUS__RX_MSG_RCVD___S              30
#define   LPASS_AUD_SB_NGD1_INT_STATUS__DEV_ERR___M 0x20000000
#define   LPASS_AUD_SB_NGD1_INT_STATUS__DEV_ERR___S              29
#define   LPASS_AUD_SB_NGD1_INT_STATUS__IE_VE_CHANGE___M 0x10000000
#define   LPASS_AUD_SB_NGD1_INT_STATUS__IE_VE_CHANGE___S              28
#define   LPASS_AUD_SB_NGD1_INT_STATUS__INVALID_TX_MSG___M 0x08000000
#define   LPASS_AUD_SB_NGD1_INT_STATUS__INVALID_TX_MSG___S              27
#define   LPASS_AUD_SB_NGD1_INT_STATUS__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_AUD_SB_NGD1_INT_STATUS__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_AUD_SB_NGD1_INT_STATUS__TX_MSG_NACKED___M 0x02000000
#define   LPASS_AUD_SB_NGD1_INT_STATUS__TX_MSG_NACKED___S              25
#define   LPASS_AUD_SB_NGD1_INT_STATUS__RECONFIG_DONE___M 0x01000000
#define   LPASS_AUD_SB_NGD1_INT_STATUS__RECONFIG_DONE___S              24
#define   LPASS_AUD_SB_NGD1_INT_STATUS___M       0xFF000000   
#define   LPASS_AUD_SB_NGD1_INT_STATUS___S                    24

#define LPASS_AUD_SB_NGD1_INT_CLR                 (0x171C1018)
#define   LPASS_AUD_SB_NGD1_INT_CLR___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD1_INT_CLR___POR        0x00000000
#define   LPASS_AUD_SB_NGD1_INT_CLR__TX_MSG_SENT___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_CLR__RX_MSG_RCVD___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_CLR__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_CLR__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_CLR__INVALID_TX_MSG___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_CLR__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_CLR__TX_MSG_NACKED___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_CLR__RECONFIG_DONE___POR 0x0
#define   LPASS_AUD_SB_NGD1_INT_CLR__TX_MSG_SENT___M 0x80000000
#define   LPASS_AUD_SB_NGD1_INT_CLR__TX_MSG_SENT___S              31
#define   LPASS_AUD_SB_NGD1_INT_CLR__RX_MSG_RCVD___M 0x40000000
#define   LPASS_AUD_SB_NGD1_INT_CLR__RX_MSG_RCVD___S              30
#define   LPASS_AUD_SB_NGD1_INT_CLR__DEV_ERR___M 0x20000000
#define   LPASS_AUD_SB_NGD1_INT_CLR__DEV_ERR___S              29
#define   LPASS_AUD_SB_NGD1_INT_CLR__IE_VE_CHANGE___M 0x10000000
#define   LPASS_AUD_SB_NGD1_INT_CLR__IE_VE_CHANGE___S              28
#define   LPASS_AUD_SB_NGD1_INT_CLR__INVALID_TX_MSG___M 0x08000000
#define   LPASS_AUD_SB_NGD1_INT_CLR__INVALID_TX_MSG___S              27
#define   LPASS_AUD_SB_NGD1_INT_CLR__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_AUD_SB_NGD1_INT_CLR__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_AUD_SB_NGD1_INT_CLR__TX_MSG_NACKED___M 0x02000000
#define   LPASS_AUD_SB_NGD1_INT_CLR__TX_MSG_NACKED___S              25
#define   LPASS_AUD_SB_NGD1_INT_CLR__RECONFIG_DONE___M 0x01000000
#define   LPASS_AUD_SB_NGD1_INT_CLR__RECONFIG_DONE___S              24
#define   LPASS_AUD_SB_NGD1_INT_CLR___M          0xFF000000   
#define   LPASS_AUD_SB_NGD1_INT_CLR___S                       24

#define LPASS_AUD_SB_NGD1_TX_MSGn(n)     (0x171C1030+0x4*(n))
#define   LPASS_AUD_SB_NGD1_TX_MSGn_nMIN 0    
#define   LPASS_AUD_SB_NGD1_TX_MSGn_nMAX 9    
#define   LPASS_AUD_SB_NGD1_TX_MSGn_ELEM 10   
#define   LPASS_AUD_SB_NGD1_TX_MSGn___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD1_TX_MSGn___POR        0x00000000
#define   LPASS_AUD_SB_NGD1_TX_MSGn__MSGVAL___POR 0x00000000
#define   LPASS_AUD_SB_NGD1_TX_MSGn__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_TX_MSGn__MSGVAL___S                0
#define   LPASS_AUD_SB_NGD1_TX_MSGn___M          0xFFFFFFFF   
#define   LPASS_AUD_SB_NGD1_TX_MSGn___S                        0
#define LPASS_AUD_SB_NGD1_TX_MSG0                 (0x171C1030)
#define   LPASS_AUD_SB_NGD1_TX_MSG0___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD1_TX_MSG0__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_TX_MSG0__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_TX_MSG1                 (0x171C1034)
#define   LPASS_AUD_SB_NGD1_TX_MSG1___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD1_TX_MSG1__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_TX_MSG1__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_TX_MSG2                 (0x171C1038)
#define   LPASS_AUD_SB_NGD1_TX_MSG2___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD1_TX_MSG2__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_TX_MSG2__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_TX_MSG3                 (0x171C103C)
#define   LPASS_AUD_SB_NGD1_TX_MSG3___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD1_TX_MSG3__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_TX_MSG3__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_TX_MSG4                 (0x171C1040)
#define   LPASS_AUD_SB_NGD1_TX_MSG4___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD1_TX_MSG4__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_TX_MSG4__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_TX_MSG5                 (0x171C1044)
#define   LPASS_AUD_SB_NGD1_TX_MSG5___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD1_TX_MSG5__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_TX_MSG5__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_TX_MSG6                 (0x171C1048)
#define   LPASS_AUD_SB_NGD1_TX_MSG6___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD1_TX_MSG6__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_TX_MSG6__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_TX_MSG7                 (0x171C104C)
#define   LPASS_AUD_SB_NGD1_TX_MSG7___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD1_TX_MSG7__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_TX_MSG7__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_TX_MSG8                 (0x171C1050)
#define   LPASS_AUD_SB_NGD1_TX_MSG8___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD1_TX_MSG8__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_TX_MSG8__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_TX_MSG9                 (0x171C1054)
#define   LPASS_AUD_SB_NGD1_TX_MSG9___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD1_TX_MSG9__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_TX_MSG9__MSGVAL___S                0

#define LPASS_AUD_SB_NGD1_RX_MSGn(n)     (0x171C1070+0x4*(n))
#define   LPASS_AUD_SB_NGD1_RX_MSGn_nMIN 0    
#define   LPASS_AUD_SB_NGD1_RX_MSGn_nMAX 9    
#define   LPASS_AUD_SB_NGD1_RX_MSGn_ELEM 10   
#define   LPASS_AUD_SB_NGD1_RX_MSGn___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_RX_MSGn___POR        0x00000000
#define   LPASS_AUD_SB_NGD1_RX_MSGn__MSGVAL___POR 0x00000000
#define   LPASS_AUD_SB_NGD1_RX_MSGn__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_RX_MSGn__MSGVAL___S                0
#define   LPASS_AUD_SB_NGD1_RX_MSGn___M          0xFFFFFFFF   
#define   LPASS_AUD_SB_NGD1_RX_MSGn___S                        0
#define LPASS_AUD_SB_NGD1_RX_MSG0                 (0x171C1070)
#define   LPASS_AUD_SB_NGD1_RX_MSG0___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_RX_MSG0__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_RX_MSG0__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_RX_MSG1                 (0x171C1074)
#define   LPASS_AUD_SB_NGD1_RX_MSG1___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_RX_MSG1__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_RX_MSG1__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_RX_MSG2                 (0x171C1078)
#define   LPASS_AUD_SB_NGD1_RX_MSG2___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_RX_MSG2__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_RX_MSG2__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_RX_MSG3                 (0x171C107C)
#define   LPASS_AUD_SB_NGD1_RX_MSG3___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_RX_MSG3__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_RX_MSG3__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_RX_MSG4                 (0x171C1080)
#define   LPASS_AUD_SB_NGD1_RX_MSG4___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_RX_MSG4__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_RX_MSG4__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_RX_MSG5                 (0x171C1084)
#define   LPASS_AUD_SB_NGD1_RX_MSG5___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_RX_MSG5__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_RX_MSG5__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_RX_MSG6                 (0x171C1088)
#define   LPASS_AUD_SB_NGD1_RX_MSG6___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_RX_MSG6__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_RX_MSG6__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_RX_MSG7                 (0x171C108C)
#define   LPASS_AUD_SB_NGD1_RX_MSG7___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_RX_MSG7__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_RX_MSG7__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_RX_MSG8                 (0x171C1090)
#define   LPASS_AUD_SB_NGD1_RX_MSG8___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_RX_MSG8__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_RX_MSG8__MSGVAL___S                0
#define LPASS_AUD_SB_NGD1_RX_MSG9                 (0x171C1094)
#define   LPASS_AUD_SB_NGD1_RX_MSG9___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_RX_MSG9__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_RX_MSG9__MSGVAL___S                0

#define LPASS_AUD_SB_NGD1_IE_STATUS               (0x171C10F0)
#define   LPASS_AUD_SB_NGD1_IE_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_IE_STATUS___POR      0x00010000
#define   LPASS_AUD_SB_NGD1_IE_STATUS__DEV_CLASS_CODE___POR 0x00
#define   LPASS_AUD_SB_NGD1_IE_STATUS__DEV_CLASS_VER___POR 0x01
#define   LPASS_AUD_SB_NGD1_IE_STATUS__EX_ERROR___POR 0x0
#define   LPASS_AUD_SB_NGD1_IE_STATUS__RECONFIG_OBJ___POR 0x0
#define   LPASS_AUD_SB_NGD1_IE_STATUS__DATA_TX_COL___POR 0x0
#define   LPASS_AUD_SB_NGD1_IE_STATUS__UNSPRTD_MSG___POR 0x0
#define   LPASS_AUD_SB_NGD1_IE_STATUS__DEV_CLASS_CODE___M 0xFF000000
#define   LPASS_AUD_SB_NGD1_IE_STATUS__DEV_CLASS_CODE___S              24
#define   LPASS_AUD_SB_NGD1_IE_STATUS__DEV_CLASS_VER___M 0x00FF0000
#define   LPASS_AUD_SB_NGD1_IE_STATUS__DEV_CLASS_VER___S              16
#define   LPASS_AUD_SB_NGD1_IE_STATUS__EX_ERROR___M 0x00000008
#define   LPASS_AUD_SB_NGD1_IE_STATUS__EX_ERROR___S               3
#define   LPASS_AUD_SB_NGD1_IE_STATUS__RECONFIG_OBJ___M 0x00000004
#define   LPASS_AUD_SB_NGD1_IE_STATUS__RECONFIG_OBJ___S               2
#define   LPASS_AUD_SB_NGD1_IE_STATUS__DATA_TX_COL___M 0x00000002
#define   LPASS_AUD_SB_NGD1_IE_STATUS__DATA_TX_COL___S               1
#define   LPASS_AUD_SB_NGD1_IE_STATUS__UNSPRTD_MSG___M 0x00000001
#define   LPASS_AUD_SB_NGD1_IE_STATUS__UNSPRTD_MSG___S               0
#define   LPASS_AUD_SB_NGD1_IE_STATUS___M        0xFFFF000F   
#define   LPASS_AUD_SB_NGD1_IE_STATUS___S                      0

#define LPASS_AUD_SB_NGD1_VE_STATUS               (0x171C1100)
#define   LPASS_AUD_SB_NGD1_VE_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD1_VE_STATUS___POR      0x00000000
#define   LPASS_AUD_SB_NGD1_VE_STATUS__VE_VAL___POR 0x00000000
#define   LPASS_AUD_SB_NGD1_VE_STATUS__VE_VAL___M 0xFFFFFFFF
#define   LPASS_AUD_SB_NGD1_VE_STATUS__VE_VAL___S               0
#define   LPASS_AUD_SB_NGD1_VE_STATUS___M        0xFFFFFFFF   
#define   LPASS_AUD_SB_NGD1_VE_STATUS___S                      0

#define LPASS_AUD_SB_NGD2_CFG                     (0x171C2000)
#define   LPASS_AUD_SB_NGD2_CFG___RWC               QCSR_REG_RW    
#define   LPASS_AUD_SB_NGD2_CFG___POR            0x00000000
#define   LPASS_AUD_SB_NGD2_CFG__TX_MSGQ_EN___POR 0x0
#define   LPASS_AUD_SB_NGD2_CFG__RX_MSGQ_EN___POR 0x0
#define   LPASS_AUD_SB_NGD2_CFG__ENABLE___POR    0x0
#define   LPASS_AUD_SB_NGD2_CFG__TX_MSGQ_EN___M  0x00000004
#define   LPASS_AUD_SB_NGD2_CFG__TX_MSGQ_EN___S                2
#define   LPASS_AUD_SB_NGD2_CFG__RX_MSGQ_EN___M  0x00000002
#define   LPASS_AUD_SB_NGD2_CFG__RX_MSGQ_EN___S                1
#define   LPASS_AUD_SB_NGD2_CFG__ENABLE___M      0x00000001
#define   LPASS_AUD_SB_NGD2_CFG__ENABLE___S                    0
#define   LPASS_AUD_SB_NGD2_CFG___M              0x00000007   
#define   LPASS_AUD_SB_NGD2_CFG___S                            0

#define LPASS_AUD_SB_NGD2_STATUS                  (0x171C2004)
#define   LPASS_AUD_SB_NGD2_STATUS___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_STATUS___POR         0x00000414
#define   LPASS_AUD_SB_NGD2_STATUS__NACKED_TX_MSG_MC___POR 0x00
#define   LPASS_AUD_SB_NGD2_STATUS__ACKED_TX_MSG_MC___POR 0x00
#define   LPASS_AUD_SB_NGD2_STATUS__ERROR___POR  0x0
#define   LPASS_AUD_SB_NGD2_STATUS__MSGQ_SUPPORT___POR 0x1
#define   LPASS_AUD_SB_NGD2_STATUS__PIPE_NUM_OFFSET___POR 0x05
#define   LPASS_AUD_SB_NGD2_STATUS__ENUMERATED___POR 0x0
#define   LPASS_AUD_SB_NGD2_STATUS__TX_MSG_BUFFER_BUSY___POR 0x0
#define   LPASS_AUD_SB_NGD2_STATUS__NACKED_TX_MSG_MC___M 0x07F00000
#define   LPASS_AUD_SB_NGD2_STATUS__NACKED_TX_MSG_MC___S              20
#define   LPASS_AUD_SB_NGD2_STATUS__ACKED_TX_MSG_MC___M 0x000FE000
#define   LPASS_AUD_SB_NGD2_STATUS__ACKED_TX_MSG_MC___S              13
#define   LPASS_AUD_SB_NGD2_STATUS__ERROR___M    0x00001800
#define   LPASS_AUD_SB_NGD2_STATUS__ERROR___S                 11
#define   LPASS_AUD_SB_NGD2_STATUS__MSGQ_SUPPORT___M 0x00000400
#define   LPASS_AUD_SB_NGD2_STATUS__MSGQ_SUPPORT___S              10
#define   LPASS_AUD_SB_NGD2_STATUS__PIPE_NUM_OFFSET___M 0x000003FC
#define   LPASS_AUD_SB_NGD2_STATUS__PIPE_NUM_OFFSET___S               2
#define   LPASS_AUD_SB_NGD2_STATUS__ENUMERATED___M 0x00000002
#define   LPASS_AUD_SB_NGD2_STATUS__ENUMERATED___S               1
#define   LPASS_AUD_SB_NGD2_STATUS__TX_MSG_BUFFER_BUSY___M 0x00000001
#define   LPASS_AUD_SB_NGD2_STATUS__TX_MSG_BUFFER_BUSY___S               0
#define   LPASS_AUD_SB_NGD2_STATUS___M           0x07FFFFFF   
#define   LPASS_AUD_SB_NGD2_STATUS___S                         0

#define LPASS_AUD_SB_NGD2_RX_MSGQ_CFG             (0x171C2008)
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG___POR    0x00000000
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG__TIME_OUT_VAL___POR 0x0000
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG__TRANS_SIZE___POR 0x00
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG__BLOCK_SIZE___POR 0x00
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG__TIME_OUT_VAL___M 0xFFFF0000
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG__TIME_OUT_VAL___S              16
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG__TRANS_SIZE___M 0x0000FF00
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG__TRANS_SIZE___S               8
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG__BLOCK_SIZE___M 0x000000FF
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG__BLOCK_SIZE___S               0
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG___M      0xFFFFFFFF   
#define   LPASS_AUD_SB_NGD2_RX_MSGQ_CFG___S                    0

#define LPASS_AUD_SB_NGD2_INT_EN                  (0x171C2010)
#define   LPASS_AUD_SB_NGD2_INT_EN___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_NGD2_INT_EN___POR         0x00000000
#define   LPASS_AUD_SB_NGD2_INT_EN__TX_MSG_SENT___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_EN__RX_MSG_RCVD___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_EN__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_EN__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_EN__INVALID_TX_MSG___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_EN__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_EN__TX_MSG_NACKED___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_EN__RECONFIG_DONE___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_EN__TX_MSG_SENT___M 0x80000000
#define   LPASS_AUD_SB_NGD2_INT_EN__TX_MSG_SENT___S              31
#define   LPASS_AUD_SB_NGD2_INT_EN__RX_MSG_RCVD___M 0x40000000
#define   LPASS_AUD_SB_NGD2_INT_EN__RX_MSG_RCVD___S              30
#define   LPASS_AUD_SB_NGD2_INT_EN__DEV_ERR___M  0x20000000
#define   LPASS_AUD_SB_NGD2_INT_EN__DEV_ERR___S               29
#define   LPASS_AUD_SB_NGD2_INT_EN__IE_VE_CHANGE___M 0x10000000
#define   LPASS_AUD_SB_NGD2_INT_EN__IE_VE_CHANGE___S              28
#define   LPASS_AUD_SB_NGD2_INT_EN__INVALID_TX_MSG___M 0x08000000
#define   LPASS_AUD_SB_NGD2_INT_EN__INVALID_TX_MSG___S              27
#define   LPASS_AUD_SB_NGD2_INT_EN__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_AUD_SB_NGD2_INT_EN__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_AUD_SB_NGD2_INT_EN__TX_MSG_NACKED___M 0x02000000
#define   LPASS_AUD_SB_NGD2_INT_EN__TX_MSG_NACKED___S              25
#define   LPASS_AUD_SB_NGD2_INT_EN__RECONFIG_DONE___M 0x01000000
#define   LPASS_AUD_SB_NGD2_INT_EN__RECONFIG_DONE___S              24
#define   LPASS_AUD_SB_NGD2_INT_EN___M           0xFF000000   
#define   LPASS_AUD_SB_NGD2_INT_EN___S                        24

#define LPASS_AUD_SB_NGD2_INT_STATUS              (0x171C2014)
#define   LPASS_AUD_SB_NGD2_INT_STATUS___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_INT_STATUS___POR     0x00000000
#define   LPASS_AUD_SB_NGD2_INT_STATUS__TX_MSG_SENT___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_STATUS__RX_MSG_RCVD___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_STATUS__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_STATUS__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_STATUS__INVALID_TX_MSG___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_STATUS__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_STATUS__TX_MSG_NACKED___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_STATUS__RECONFIG_DONE___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_STATUS__TX_MSG_SENT___M 0x80000000
#define   LPASS_AUD_SB_NGD2_INT_STATUS__TX_MSG_SENT___S              31
#define   LPASS_AUD_SB_NGD2_INT_STATUS__RX_MSG_RCVD___M 0x40000000
#define   LPASS_AUD_SB_NGD2_INT_STATUS__RX_MSG_RCVD___S              30
#define   LPASS_AUD_SB_NGD2_INT_STATUS__DEV_ERR___M 0x20000000
#define   LPASS_AUD_SB_NGD2_INT_STATUS__DEV_ERR___S              29
#define   LPASS_AUD_SB_NGD2_INT_STATUS__IE_VE_CHANGE___M 0x10000000
#define   LPASS_AUD_SB_NGD2_INT_STATUS__IE_VE_CHANGE___S              28
#define   LPASS_AUD_SB_NGD2_INT_STATUS__INVALID_TX_MSG___M 0x08000000
#define   LPASS_AUD_SB_NGD2_INT_STATUS__INVALID_TX_MSG___S              27
#define   LPASS_AUD_SB_NGD2_INT_STATUS__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_AUD_SB_NGD2_INT_STATUS__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_AUD_SB_NGD2_INT_STATUS__TX_MSG_NACKED___M 0x02000000
#define   LPASS_AUD_SB_NGD2_INT_STATUS__TX_MSG_NACKED___S              25
#define   LPASS_AUD_SB_NGD2_INT_STATUS__RECONFIG_DONE___M 0x01000000
#define   LPASS_AUD_SB_NGD2_INT_STATUS__RECONFIG_DONE___S              24
#define   LPASS_AUD_SB_NGD2_INT_STATUS___M       0xFF000000   
#define   LPASS_AUD_SB_NGD2_INT_STATUS___S                    24

#define LPASS_AUD_SB_NGD2_INT_CLR                 (0x171C2018)
#define   LPASS_AUD_SB_NGD2_INT_CLR___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD2_INT_CLR___POR        0x00000000
#define   LPASS_AUD_SB_NGD2_INT_CLR__TX_MSG_SENT___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_CLR__RX_MSG_RCVD___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_CLR__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_CLR__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_CLR__INVALID_TX_MSG___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_CLR__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_CLR__TX_MSG_NACKED___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_CLR__RECONFIG_DONE___POR 0x0
#define   LPASS_AUD_SB_NGD2_INT_CLR__TX_MSG_SENT___M 0x80000000
#define   LPASS_AUD_SB_NGD2_INT_CLR__TX_MSG_SENT___S              31
#define   LPASS_AUD_SB_NGD2_INT_CLR__RX_MSG_RCVD___M 0x40000000
#define   LPASS_AUD_SB_NGD2_INT_CLR__RX_MSG_RCVD___S              30
#define   LPASS_AUD_SB_NGD2_INT_CLR__DEV_ERR___M 0x20000000
#define   LPASS_AUD_SB_NGD2_INT_CLR__DEV_ERR___S              29
#define   LPASS_AUD_SB_NGD2_INT_CLR__IE_VE_CHANGE___M 0x10000000
#define   LPASS_AUD_SB_NGD2_INT_CLR__IE_VE_CHANGE___S              28
#define   LPASS_AUD_SB_NGD2_INT_CLR__INVALID_TX_MSG___M 0x08000000
#define   LPASS_AUD_SB_NGD2_INT_CLR__INVALID_TX_MSG___S              27
#define   LPASS_AUD_SB_NGD2_INT_CLR__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_AUD_SB_NGD2_INT_CLR__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_AUD_SB_NGD2_INT_CLR__TX_MSG_NACKED___M 0x02000000
#define   LPASS_AUD_SB_NGD2_INT_CLR__TX_MSG_NACKED___S              25
#define   LPASS_AUD_SB_NGD2_INT_CLR__RECONFIG_DONE___M 0x01000000
#define   LPASS_AUD_SB_NGD2_INT_CLR__RECONFIG_DONE___S              24
#define   LPASS_AUD_SB_NGD2_INT_CLR___M          0xFF000000   
#define   LPASS_AUD_SB_NGD2_INT_CLR___S                       24

#define LPASS_AUD_SB_NGD2_TX_MSGn(n)     (0x171C2030+0x4*(n))
#define   LPASS_AUD_SB_NGD2_TX_MSGn_nMIN 0    
#define   LPASS_AUD_SB_NGD2_TX_MSGn_nMAX 9    
#define   LPASS_AUD_SB_NGD2_TX_MSGn_ELEM 10   
#define   LPASS_AUD_SB_NGD2_TX_MSGn___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD2_TX_MSGn___POR        0x00000000
#define   LPASS_AUD_SB_NGD2_TX_MSGn__MSGVAL___POR 0x00000000
#define   LPASS_AUD_SB_NGD2_TX_MSGn__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_TX_MSGn__MSGVAL___S                0
#define   LPASS_AUD_SB_NGD2_TX_MSGn___M          0xFFFFFFFF   
#define   LPASS_AUD_SB_NGD2_TX_MSGn___S                        0
#define LPASS_AUD_SB_NGD2_TX_MSG0                 (0x171C2030)
#define   LPASS_AUD_SB_NGD2_TX_MSG0___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD2_TX_MSG0__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_TX_MSG0__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_TX_MSG1                 (0x171C2034)
#define   LPASS_AUD_SB_NGD2_TX_MSG1___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD2_TX_MSG1__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_TX_MSG1__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_TX_MSG2                 (0x171C2038)
#define   LPASS_AUD_SB_NGD2_TX_MSG2___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD2_TX_MSG2__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_TX_MSG2__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_TX_MSG3                 (0x171C203C)
#define   LPASS_AUD_SB_NGD2_TX_MSG3___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD2_TX_MSG3__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_TX_MSG3__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_TX_MSG4                 (0x171C2040)
#define   LPASS_AUD_SB_NGD2_TX_MSG4___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD2_TX_MSG4__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_TX_MSG4__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_TX_MSG5                 (0x171C2044)
#define   LPASS_AUD_SB_NGD2_TX_MSG5___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD2_TX_MSG5__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_TX_MSG5__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_TX_MSG6                 (0x171C2048)
#define   LPASS_AUD_SB_NGD2_TX_MSG6___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD2_TX_MSG6__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_TX_MSG6__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_TX_MSG7                 (0x171C204C)
#define   LPASS_AUD_SB_NGD2_TX_MSG7___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD2_TX_MSG7__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_TX_MSG7__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_TX_MSG8                 (0x171C2050)
#define   LPASS_AUD_SB_NGD2_TX_MSG8___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD2_TX_MSG8__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_TX_MSG8__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_TX_MSG9                 (0x171C2054)
#define   LPASS_AUD_SB_NGD2_TX_MSG9___RWC           QCSR_REG_WO    
#define   LPASS_AUD_SB_NGD2_TX_MSG9__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_TX_MSG9__MSGVAL___S                0

#define LPASS_AUD_SB_NGD2_RX_MSGn(n)     (0x171C2070+0x4*(n))
#define   LPASS_AUD_SB_NGD2_RX_MSGn_nMIN 0    
#define   LPASS_AUD_SB_NGD2_RX_MSGn_nMAX 9    
#define   LPASS_AUD_SB_NGD2_RX_MSGn_ELEM 10   
#define   LPASS_AUD_SB_NGD2_RX_MSGn___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_RX_MSGn___POR        0x00000000
#define   LPASS_AUD_SB_NGD2_RX_MSGn__MSGVAL___POR 0x00000000
#define   LPASS_AUD_SB_NGD2_RX_MSGn__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_RX_MSGn__MSGVAL___S                0
#define   LPASS_AUD_SB_NGD2_RX_MSGn___M          0xFFFFFFFF   
#define   LPASS_AUD_SB_NGD2_RX_MSGn___S                        0
#define LPASS_AUD_SB_NGD2_RX_MSG0                 (0x171C2070)
#define   LPASS_AUD_SB_NGD2_RX_MSG0___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_RX_MSG0__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_RX_MSG0__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_RX_MSG1                 (0x171C2074)
#define   LPASS_AUD_SB_NGD2_RX_MSG1___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_RX_MSG1__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_RX_MSG1__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_RX_MSG2                 (0x171C2078)
#define   LPASS_AUD_SB_NGD2_RX_MSG2___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_RX_MSG2__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_RX_MSG2__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_RX_MSG3                 (0x171C207C)
#define   LPASS_AUD_SB_NGD2_RX_MSG3___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_RX_MSG3__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_RX_MSG3__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_RX_MSG4                 (0x171C2080)
#define   LPASS_AUD_SB_NGD2_RX_MSG4___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_RX_MSG4__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_RX_MSG4__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_RX_MSG5                 (0x171C2084)
#define   LPASS_AUD_SB_NGD2_RX_MSG5___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_RX_MSG5__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_RX_MSG5__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_RX_MSG6                 (0x171C2088)
#define   LPASS_AUD_SB_NGD2_RX_MSG6___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_RX_MSG6__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_RX_MSG6__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_RX_MSG7                 (0x171C208C)
#define   LPASS_AUD_SB_NGD2_RX_MSG7___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_RX_MSG7__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_RX_MSG7__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_RX_MSG8                 (0x171C2090)
#define   LPASS_AUD_SB_NGD2_RX_MSG8___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_RX_MSG8__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_RX_MSG8__MSGVAL___S                0
#define LPASS_AUD_SB_NGD2_RX_MSG9                 (0x171C2094)
#define   LPASS_AUD_SB_NGD2_RX_MSG9___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_RX_MSG9__MSGVAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_RX_MSG9__MSGVAL___S                0

#define LPASS_AUD_SB_NGD2_IE_STATUS               (0x171C20F0)
#define   LPASS_AUD_SB_NGD2_IE_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_IE_STATUS___POR      0x00010000
#define   LPASS_AUD_SB_NGD2_IE_STATUS__DEV_CLASS_CODE___POR 0x00
#define   LPASS_AUD_SB_NGD2_IE_STATUS__DEV_CLASS_VER___POR 0x01
#define   LPASS_AUD_SB_NGD2_IE_STATUS__EX_ERROR___POR 0x0
#define   LPASS_AUD_SB_NGD2_IE_STATUS__RECONFIG_OBJ___POR 0x0
#define   LPASS_AUD_SB_NGD2_IE_STATUS__DATA_TX_COL___POR 0x0
#define   LPASS_AUD_SB_NGD2_IE_STATUS__UNSPRTD_MSG___POR 0x0
#define   LPASS_AUD_SB_NGD2_IE_STATUS__DEV_CLASS_CODE___M 0xFF000000
#define   LPASS_AUD_SB_NGD2_IE_STATUS__DEV_CLASS_CODE___S              24
#define   LPASS_AUD_SB_NGD2_IE_STATUS__DEV_CLASS_VER___M 0x00FF0000
#define   LPASS_AUD_SB_NGD2_IE_STATUS__DEV_CLASS_VER___S              16
#define   LPASS_AUD_SB_NGD2_IE_STATUS__EX_ERROR___M 0x00000008
#define   LPASS_AUD_SB_NGD2_IE_STATUS__EX_ERROR___S               3
#define   LPASS_AUD_SB_NGD2_IE_STATUS__RECONFIG_OBJ___M 0x00000004
#define   LPASS_AUD_SB_NGD2_IE_STATUS__RECONFIG_OBJ___S               2
#define   LPASS_AUD_SB_NGD2_IE_STATUS__DATA_TX_COL___M 0x00000002
#define   LPASS_AUD_SB_NGD2_IE_STATUS__DATA_TX_COL___S               1
#define   LPASS_AUD_SB_NGD2_IE_STATUS__UNSPRTD_MSG___M 0x00000001
#define   LPASS_AUD_SB_NGD2_IE_STATUS__UNSPRTD_MSG___S               0
#define   LPASS_AUD_SB_NGD2_IE_STATUS___M        0xFFFF000F   
#define   LPASS_AUD_SB_NGD2_IE_STATUS___S                      0

#define LPASS_AUD_SB_NGD2_VE_STATUS               (0x171C2100)
#define   LPASS_AUD_SB_NGD2_VE_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_NGD2_VE_STATUS___POR      0x00000000
#define   LPASS_AUD_SB_NGD2_VE_STATUS__VE_VAL___POR 0x00000000
#define   LPASS_AUD_SB_NGD2_VE_STATUS__VE_VAL___M 0xFFFFFFFF
#define   LPASS_AUD_SB_NGD2_VE_STATUS__VE_VAL___S               0
#define   LPASS_AUD_SB_NGD2_VE_STATUS___M        0xFFFFFFFF   
#define   LPASS_AUD_SB_NGD2_VE_STATUS___S                      0

#define LPASS_AUD_SB_PGD_CFG                      (0x171C0800)
#define   LPASS_AUD_SB_PGD_CFG___RWC                QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_CFG___POR             0x00000000
#define   LPASS_AUD_SB_PGD_CFG__SI_CNT_EOSF_RST_DIS___POR 0x0
#define   LPASS_AUD_SB_PGD_CFG__DRIVE_RX_MSG_CONSUMED___POR 0x0
#define   LPASS_AUD_SB_PGD_CFG__ENABLE___POR     0x0
#define   LPASS_AUD_SB_PGD_CFG__SI_CNT_EOSF_RST_DIS___M 0x00000004
#define   LPASS_AUD_SB_PGD_CFG__SI_CNT_EOSF_RST_DIS___S               2
#define   LPASS_AUD_SB_PGD_CFG__DRIVE_RX_MSG_CONSUMED___M 0x00000002
#define   LPASS_AUD_SB_PGD_CFG__DRIVE_RX_MSG_CONSUMED___S               1
#define   LPASS_AUD_SB_PGD_CFG__ENABLE___M       0x00000001
#define   LPASS_AUD_SB_PGD_CFG__ENABLE___S                     0
#define   LPASS_AUD_SB_PGD_CFG___M               0x00000007   
#define   LPASS_AUD_SB_PGD_CFG___S                             0

#define LPASS_AUD_SB_PGD_STATUS                   (0x171C0804)
#define   LPASS_AUD_SB_PGD_STATUS___RWC             QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_STATUS__ENUMERATED___M 0x00800000
#define   LPASS_AUD_SB_PGD_STATUS__ENUMERATED___S              23
#define   LPASS_AUD_SB_PGD_STATUS__NUM_PC_VFR_BLKS___M 0x007C0000
#define   LPASS_AUD_SB_PGD_STATUS__NUM_PC_VFR_BLKS___S              18
#define   LPASS_AUD_SB_PGD_STATUS__ERROR___M     0x00030000
#define   LPASS_AUD_SB_PGD_STATUS__ERROR___S                  16
#define   LPASS_AUD_SB_PGD_STATUS__PIPE_NUM_OFFSET___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_STATUS__PIPE_NUM_OFFSET___S               8
#define   LPASS_AUD_SB_PGD_STATUS__NUM_PORTS___M 0x000000FF
#define   LPASS_AUD_SB_PGD_STATUS__NUM_PORTS___S               0
#define   LPASS_AUD_SB_PGD_STATUS___M            0x00FFFFFF   
#define   LPASS_AUD_SB_PGD_STATUS___S                          0

#define LPASS_AUD_SB_PGD_DEV_INT_EN               (0x171C0810)
#define   LPASS_AUD_SB_PGD_DEV_INT_EN___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_DEV_INT_EN___POR      0x00000000
#define   LPASS_AUD_SB_PGD_DEV_INT_EN__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_PGD_DEV_INT_EN__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_PGD_DEV_INT_EN__IE_VE_CHANGE___M 0x00000002
#define   LPASS_AUD_SB_PGD_DEV_INT_EN__IE_VE_CHANGE___S               1
#define   LPASS_AUD_SB_PGD_DEV_INT_EN__DEV_ERR___M 0x00000001
#define   LPASS_AUD_SB_PGD_DEV_INT_EN__DEV_ERR___S               0
#define   LPASS_AUD_SB_PGD_DEV_INT_EN___M        0x00000003   
#define   LPASS_AUD_SB_PGD_DEV_INT_EN___S                      0

#define LPASS_AUD_SB_PGD_DEV_INT_STATUS           (0x171C0814)
#define   LPASS_AUD_SB_PGD_DEV_INT_STATUS___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_DEV_INT_STATUS___POR  0x00000000
#define   LPASS_AUD_SB_PGD_DEV_INT_STATUS__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_PGD_DEV_INT_STATUS__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_PGD_DEV_INT_STATUS__IE_VE_CHANGE___M 0x00000002
#define   LPASS_AUD_SB_PGD_DEV_INT_STATUS__IE_VE_CHANGE___S               1
#define   LPASS_AUD_SB_PGD_DEV_INT_STATUS__DEV_ERR___M 0x00000001
#define   LPASS_AUD_SB_PGD_DEV_INT_STATUS__DEV_ERR___S               0
#define   LPASS_AUD_SB_PGD_DEV_INT_STATUS___M    0x00000003   
#define   LPASS_AUD_SB_PGD_DEV_INT_STATUS___S                  0

#define LPASS_AUD_SB_PGD_DEV_INT_CLR              (0x171C0818)
#define   LPASS_AUD_SB_PGD_DEV_INT_CLR___RWC        QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_DEV_INT_CLR___POR     0x00000000
#define   LPASS_AUD_SB_PGD_DEV_INT_CLR__IE_VE_CHANGE___POR 0x0
#define   LPASS_AUD_SB_PGD_DEV_INT_CLR__DEV_ERR___POR 0x0
#define   LPASS_AUD_SB_PGD_DEV_INT_CLR__IE_VE_CHANGE___M 0x00000002
#define   LPASS_AUD_SB_PGD_DEV_INT_CLR__IE_VE_CHANGE___S               1
#define   LPASS_AUD_SB_PGD_DEV_INT_CLR__DEV_ERR___M 0x00000001
#define   LPASS_AUD_SB_PGD_DEV_INT_CLR__DEV_ERR___S               0
#define   LPASS_AUD_SB_PGD_DEV_INT_CLR___M       0x00000003   
#define   LPASS_AUD_SB_PGD_DEV_INT_CLR___S                     0

#define LPASS_AUD_SB_COMP_TRUST_CFG               (0x171C3000)
#define   LPASS_AUD_SB_COMP_TRUST_CFG___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_TRUST_CFG___POR      0x00000000
#define   LPASS_AUD_SB_COMP_TRUST_CFG__EE_FOR_MGR_RSRC_GRP___POR 0x0
#define   LPASS_AUD_SB_COMP_TRUST_CFG__EE_FOR_NGD1___POR 0x0
#define   LPASS_AUD_SB_COMP_TRUST_CFG__EE_FOR_NGD2___POR 0x0
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALD_MGR_MSG_TX___POR 0x0
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_NGD2_MSG_TX___POR 0x0
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_NGD1_MSG_TX___POR 0x0
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_EN_CHANGE___POR 0x0
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_SW_RESET___POR 0x0
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_RECONFIG___POR 0x0
#define   LPASS_AUD_SB_COMP_TRUST_CFG__EE_FOR_MGR_RSRC_GRP___M 0x00000C00
#define   LPASS_AUD_SB_COMP_TRUST_CFG__EE_FOR_MGR_RSRC_GRP___S              10
#define   LPASS_AUD_SB_COMP_TRUST_CFG__EE_FOR_NGD1___M 0x00000300
#define   LPASS_AUD_SB_COMP_TRUST_CFG__EE_FOR_NGD1___S               8
#define   LPASS_AUD_SB_COMP_TRUST_CFG__EE_FOR_NGD2___M 0x000000C0
#define   LPASS_AUD_SB_COMP_TRUST_CFG__EE_FOR_NGD2___S               6
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALD_MGR_MSG_TX___M 0x00000020
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALD_MGR_MSG_TX___S               5
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_NGD2_MSG_TX___M 0x00000010
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_NGD2_MSG_TX___S               4
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_NGD1_MSG_TX___M 0x00000008
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_NGD1_MSG_TX___S               3
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_EN_CHANGE___M 0x00000004
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_EN_CHANGE___S               2
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_SW_RESET___M 0x00000002
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_SW_RESET___S               1
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_RECONFIG___M 0x00000001
#define   LPASS_AUD_SB_COMP_TRUST_CFG__HALT_RECONFIG___S               0
#define   LPASS_AUD_SB_COMP_TRUST_CFG___M        0x00000FFF   
#define   LPASS_AUD_SB_COMP_TRUST_CFG___S                      0

#define LPASS_AUD_SB_COMP_TRUST_DEV1              (0x171C3004)
#define   LPASS_AUD_SB_COMP_TRUST_DEV1___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_TRUST_DEV1___POR     0x00000000
#define   LPASS_AUD_SB_COMP_TRUST_DEV1__TRUSTED_EA_MSB___POR 0x0000
#define   LPASS_AUD_SB_COMP_TRUST_DEV1__TRUSTED_LA___POR 0x00
#define   LPASS_AUD_SB_COMP_TRUST_DEV1__TRUST_DEV_EN___POR 0x0
#define   LPASS_AUD_SB_COMP_TRUST_DEV1__TRUSTED_EA_MSB___M 0xFFFF0000
#define   LPASS_AUD_SB_COMP_TRUST_DEV1__TRUSTED_EA_MSB___S              16
#define   LPASS_AUD_SB_COMP_TRUST_DEV1__TRUSTED_LA___M 0x0000FF00
#define   LPASS_AUD_SB_COMP_TRUST_DEV1__TRUSTED_LA___S               8
#define   LPASS_AUD_SB_COMP_TRUST_DEV1__TRUST_DEV_EN___M 0x00000001
#define   LPASS_AUD_SB_COMP_TRUST_DEV1__TRUST_DEV_EN___S               0
#define   LPASS_AUD_SB_COMP_TRUST_DEV1___M       0xFFFFFF01   
#define   LPASS_AUD_SB_COMP_TRUST_DEV1___S                     0

#define LPASS_AUD_SB_COMP_TRUST_DEV2              (0x171C3008)
#define   LPASS_AUD_SB_COMP_TRUST_DEV2___RWC        QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_TRUST_DEV2___POR     0x00000000
#define   LPASS_AUD_SB_COMP_TRUST_DEV2__TRUSTED_EA_LSB___POR 0x00000000
#define   LPASS_AUD_SB_COMP_TRUST_DEV2__TRUSTED_EA_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_COMP_TRUST_DEV2__TRUSTED_EA_LSB___S               0
#define   LPASS_AUD_SB_COMP_TRUST_DEV2___M       0xFFFFFFFF   
#define   LPASS_AUD_SB_COMP_TRUST_DEV2___S                     0

#define LPASS_AUD_SB_PGD_TRUST_OWN_EE0            (0x171C300C)
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE0___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE0___POR   0x00000000
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE0__PORT_OWN___POR 0x00000000
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE0__PORT_OWN___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE0__PORT_OWN___S               0
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE0___M     0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE0___S                   0

#define LPASS_AUD_SB_PGD_TRUST_OWN_EE1            (0x171C3010)
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE1___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE1___POR   0x00000000
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE1__PORT_OWN___POR 0x00000000
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE1__PORT_OWN___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE1__PORT_OWN___S               0
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE1___M     0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE1___S                   0

#define LPASS_AUD_SB_PGD_TRUST_OWN_EE2            (0x171C3014)
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE2___RWC      QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE2___POR   0x00000000
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE2__PORT_OWN___POR 0x00000000
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE2__PORT_OWN___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE2__PORT_OWN___S               0
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE2___M     0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_TRUST_OWN_EE2___S                   0

#define LPASS_AUD_SB_COMP_TEST                    (0x171C4000)
#define   LPASS_AUD_SB_COMP_TEST___RWC              QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_TEST___POR           0x00000000
#define   LPASS_AUD_SB_COMP_TEST__SB_HW_EVENTS_BUS_SEL___POR 0x0
#define   LPASS_AUD_SB_COMP_TEST__SB_NGD_DEV_TESTBUS_SEL___POR 0x0
#define   LPASS_AUD_SB_COMP_TEST__SB_FRM_DEV_TESTBUS_SEL___POR 0x0
#define   LPASS_AUD_SB_COMP_TEST__SB_MGR_DEV_TESTBUS_SEL___POR 0x0
#define   LPASS_AUD_SB_COMP_TEST__SB_INTF_DEV_TESTBUS_SEL___POR 0x0
#define   LPASS_AUD_SB_COMP_TEST__SB_PGD_PORT_TESTBUS_SEL___POR 0x0
#define   LPASS_AUD_SB_COMP_TEST__SB_PGD_TESTBUS_SEL___POR 0x00
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_SEL___POR 0x0
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_EN___POR 0x0
#define   LPASS_AUD_SB_COMP_TEST__INT_EE2___POR  0x0
#define   LPASS_AUD_SB_COMP_TEST__INT_EE1___POR  0x0
#define   LPASS_AUD_SB_COMP_TEST__INT_EE0___POR  0x0
#define   LPASS_AUD_SB_COMP_TEST__SB_HW_EVENTS_BUS_SEL___M 0x01000000
#define   LPASS_AUD_SB_COMP_TEST__SB_HW_EVENTS_BUS_SEL___S              24
#define   LPASS_AUD_SB_COMP_TEST__SB_NGD_DEV_TESTBUS_SEL___M 0x00C00000
#define   LPASS_AUD_SB_COMP_TEST__SB_NGD_DEV_TESTBUS_SEL___S              22
#define   LPASS_AUD_SB_COMP_TEST__SB_FRM_DEV_TESTBUS_SEL___M 0x00300000
#define   LPASS_AUD_SB_COMP_TEST__SB_FRM_DEV_TESTBUS_SEL___S              20
#define   LPASS_AUD_SB_COMP_TEST__SB_MGR_DEV_TESTBUS_SEL___M 0x000C0000
#define   LPASS_AUD_SB_COMP_TEST__SB_MGR_DEV_TESTBUS_SEL___S              18
#define   LPASS_AUD_SB_COMP_TEST__SB_INTF_DEV_TESTBUS_SEL___M 0x00030000
#define   LPASS_AUD_SB_COMP_TEST__SB_INTF_DEV_TESTBUS_SEL___S              16
#define   LPASS_AUD_SB_COMP_TEST__SB_PGD_PORT_TESTBUS_SEL___M 0x0000F000
#define   LPASS_AUD_SB_COMP_TEST__SB_PGD_PORT_TESTBUS_SEL___S              12
#define   LPASS_AUD_SB_COMP_TEST__SB_PGD_TESTBUS_SEL___M 0x00000F80
#define   LPASS_AUD_SB_COMP_TEST__SB_PGD_TESTBUS_SEL___S               7
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_SEL___M 0x00000070
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_SEL___S               4
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_INTF_DEF_TESTBUS             0x0
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_FRM_DEF_TESTBUS             0x1
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_MGR_DEF_TESTBUS             0x2
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_PGD_DEF_TESTBUS             0x3
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_NGD1_DEF_TESTBUS             0x4
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_NGD2_DEF_TESTBUS             0x5
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_MP_TESTBUS             0x6
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_FRAME_LAYER_TESTBUS             0x7
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_EN___M 0x00000008
#define   LPASS_AUD_SB_COMP_TEST__SB_TESTBUS_EN___S               3
#define   LPASS_AUD_SB_COMP_TEST__INT_EE2___M    0x00000004
#define   LPASS_AUD_SB_COMP_TEST__INT_EE2___S                  2
#define   LPASS_AUD_SB_COMP_TEST__INT_EE1___M    0x00000002
#define   LPASS_AUD_SB_COMP_TEST__INT_EE1___S                  1
#define   LPASS_AUD_SB_COMP_TEST__INT_EE0___M    0x00000001
#define   LPASS_AUD_SB_COMP_TEST__INT_EE0___S                  0
#define   LPASS_AUD_SB_COMP_TEST___M             0x01FFFFFF   
#define   LPASS_AUD_SB_COMP_TEST___S                           0

#define LPASS_AUD_SB_COMP_DEBUG                   (0x171C4004)
#define   LPASS_AUD_SB_COMP_DEBUG___RWC             QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_DEBUG___POR          0x00000000
#define   LPASS_AUD_SB_COMP_DEBUG__EN_CONTROL_ON_ADDITIONAL_DATA_LANE___POR 0x0
#define   LPASS_AUD_SB_COMP_DEBUG__EN_CONTROL_ON_ADDITIONAL_DATA_LANE___M 0x00000001
#define   LPASS_AUD_SB_COMP_DEBUG__EN_CONTROL_ON_ADDITIONAL_DATA_LANE___S               0
#define   LPASS_AUD_SB_COMP_DEBUG___M            0x00000001   
#define   LPASS_AUD_SB_COMP_DEBUG___S                          0

#define LPASS_AUD_SB_COMP_DEBUG_BUS_VALUE         (0x171C4008)
#define   LPASS_AUD_SB_COMP_DEBUG_BUS_VALUE___RWC   QCSR_REG_RO    
#define   LPASS_AUD_SB_COMP_DEBUG_BUS_VALUE___POR 0x00000000
#define   LPASS_AUD_SB_COMP_DEBUG_BUS_VALUE__DEBUG_BUS_VALUE___POR 0x00000000
#define   LPASS_AUD_SB_COMP_DEBUG_BUS_VALUE__DEBUG_BUS_VALUE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_COMP_DEBUG_BUS_VALUE__DEBUG_BUS_VALUE___S               0
#define   LPASS_AUD_SB_COMP_DEBUG_BUS_VALUE___M  0xFFFFFFFF   
#define   LPASS_AUD_SB_COMP_DEBUG_BUS_VALUE___S                0

#define LPASS_AUD_SB_COMP_CHICKEN_CFG             (0x171C400C)
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG___RWC       QCSR_REG_RW    
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG___POR    0x00000000
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__PGD_DMA_IRQ_QOS_DISABLE___POR 0x0
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__PGD_GRANULARITY_QOS_DISABLE___POR 0x0
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__TIMING_FIX2_DISABLE___POR 0x0
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__TIMING_FIX1_DISABLE___POR 0x0
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__PGD_UNDERFLOW_USE_EMPTY_DISABLE___POR 0x0
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__PGD_DMA_IRQ_QOS_DISABLE___M 0x00000010
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__PGD_DMA_IRQ_QOS_DISABLE___S               4
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__PGD_GRANULARITY_QOS_DISABLE___M 0x00000008
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__PGD_GRANULARITY_QOS_DISABLE___S               3
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__TIMING_FIX2_DISABLE___M 0x00000004
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__TIMING_FIX2_DISABLE___S               2
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__TIMING_FIX1_DISABLE___M 0x00000002
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__TIMING_FIX1_DISABLE___S               1
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__PGD_UNDERFLOW_USE_EMPTY_DISABLE___M 0x00000001
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG__PGD_UNDERFLOW_USE_EMPTY_DISABLE___S               0
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG___M      0x0000001F   
#define   LPASS_AUD_SB_COMP_CHICKEN_CFG___S                    0

#define LPASS_AUD_SB_PGD_PORT_INT_EN_EEn(n) (0x171C5000+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EEn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EEn_nMAX 2    
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EEn_ELEM 3    
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EEn___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EEn___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EEn__PORT_INT___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EEn__PORT_INT___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EEn__PORT_INT___S               0
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EEn___M   0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EEn___S                 0
#define LPASS_AUD_SB_PGD_PORT_INT_EN_EE0          (0x171C5000)
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EE0___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EE0__PORT_INT___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EE0__PORT_INT___S               0
#define LPASS_AUD_SB_PGD_PORT_INT_EN_EE1          (0x171C6000)
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EE1___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EE1__PORT_INT___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EE1__PORT_INT___S               0
#define LPASS_AUD_SB_PGD_PORT_INT_EN_EE2          (0x171C7000)
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EE2___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EE2__PORT_INT___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_INT_EN_EE2__PORT_INT___S               0

#define LPASS_AUD_SB_PGD_PORT_INT_STATUS_EEn(n) (0x171C5004+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EEn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EEn_nMAX 2    
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EEn_ELEM 3    
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EEn___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EEn___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EEn__PORT_INT___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EEn__PORT_INT___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EEn__PORT_INT___S               0
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EEn___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EEn___S               0
#define LPASS_AUD_SB_PGD_PORT_INT_STATUS_EE0      (0x171C5004)
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EE0___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EE0__PORT_INT___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EE0__PORT_INT___S               0
#define LPASS_AUD_SB_PGD_PORT_INT_STATUS_EE1      (0x171C6004)
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EE1___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EE1__PORT_INT___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EE1__PORT_INT___S               0
#define LPASS_AUD_SB_PGD_PORT_INT_STATUS_EE2      (0x171C7004)
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EE2___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EE2__PORT_INT___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_INT_STATUS_EE2__PORT_INT___S               0

#define LPASS_AUD_SB_PGD_PORT_INT_CLR_EEn(n) (0x171C5008+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EEn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EEn_nMAX 2    
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EEn_ELEM 3    
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EEn___RWC   QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EEn___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EEn__PORT_INT___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EEn__PORT_INT___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EEn__PORT_INT___S               0
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EEn___M  0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EEn___S                0
#define LPASS_AUD_SB_PGD_PORT_INT_CLR_EE0         (0x171C5008)
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EE0___RWC   QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EE0__PORT_INT___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EE0__PORT_INT___S               0
#define LPASS_AUD_SB_PGD_PORT_INT_CLR_EE1         (0x171C6008)
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EE1___RWC   QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EE1__PORT_INT___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EE1__PORT_INT___S               0
#define LPASS_AUD_SB_PGD_PORT_INT_CLR_EE2         (0x171C7008)
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EE2___RWC   QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EE2__PORT_INT___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_INT_CLR_EE2__PORT_INT___S               0

#define LPASS_AUD_SB_PGD_PORT_CFGn(n)    (0x171D4000+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_CFGn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_CFGn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PORT_CFGn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PORT_CFGn___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFGn___POR       0x00000000
#define   LPASS_AUD_SB_PGD_PORT_CFGn__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_CFGn__DMA_IRQ_EN___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_CFGn__TX_WORD_COUNT_CALC_ADJUST___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_CFGn__UPPER_WATERMARK___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_CFGn__USE_UPPER_WATERMARK___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_CFGn__ALIGN_MSB___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_CFGn__PACK___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_CFGn__ALLOW_DT_LPCM___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_CFGn__WATERMARK___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_CFGn__ENABLE___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_CFGn__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFGn__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFGn__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFGn__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFGn__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFGn__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFGn__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFGn__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFGn__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFGn__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFGn__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFGn__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFGn__PACK___M   0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFGn__PACK___S                 6
#define   LPASS_AUD_SB_PGD_PORT_CFGn__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFGn__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFGn__ALLOW_DT_LPCM__DATATYPE_NOT_INDICATED             0x0
#define   LPASS_AUD_SB_PGD_PORT_CFGn__ALLOW_DT_LPCM__DATATYPE_LPCM             0x1
#define   LPASS_AUD_SB_PGD_PORT_CFGn__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFGn__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFGn__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFGn__ENABLE___S               0
#define   LPASS_AUD_SB_PGD_PORT_CFGn___M         0x0000FFFF   
#define   LPASS_AUD_SB_PGD_PORT_CFGn___S                       0
#define LPASS_AUD_SB_PGD_PORT_CFG0                (0x171D4000)
#define   LPASS_AUD_SB_PGD_PORT_CFG0___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG0__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG0__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG0__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG0__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG0__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG0__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG0__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG0__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG0__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG0__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG0__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG0__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG0__PACK___M   0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG0__PACK___S                 6
#define   LPASS_AUD_SB_PGD_PORT_CFG0__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG0__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG0__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG0__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG0__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG0__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG1                (0x171D5000)
#define   LPASS_AUD_SB_PGD_PORT_CFG1___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG1__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG1__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG1__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG1__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG1__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG1__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG1__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG1__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG1__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG1__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG1__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG1__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG1__PACK___M   0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG1__PACK___S                 6
#define   LPASS_AUD_SB_PGD_PORT_CFG1__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG1__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG1__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG1__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG1__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG1__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG2                (0x171D6000)
#define   LPASS_AUD_SB_PGD_PORT_CFG2___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG2__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG2__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG2__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG2__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG2__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG2__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG2__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG2__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG2__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG2__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG2__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG2__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG2__PACK___M   0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG2__PACK___S                 6
#define   LPASS_AUD_SB_PGD_PORT_CFG2__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG2__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG2__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG2__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG2__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG2__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG3                (0x171D7000)
#define   LPASS_AUD_SB_PGD_PORT_CFG3___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG3__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG3__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG3__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG3__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG3__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG3__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG3__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG3__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG3__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG3__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG3__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG3__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG3__PACK___M   0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG3__PACK___S                 6
#define   LPASS_AUD_SB_PGD_PORT_CFG3__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG3__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG3__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG3__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG3__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG3__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG4                (0x171D8000)
#define   LPASS_AUD_SB_PGD_PORT_CFG4___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG4__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG4__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG4__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG4__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG4__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG4__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG4__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG4__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG4__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG4__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG4__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG4__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG4__PACK___M   0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG4__PACK___S                 6
#define   LPASS_AUD_SB_PGD_PORT_CFG4__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG4__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG4__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG4__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG4__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG4__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG5                (0x171D9000)
#define   LPASS_AUD_SB_PGD_PORT_CFG5___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG5__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG5__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG5__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG5__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG5__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG5__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG5__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG5__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG5__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG5__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG5__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG5__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG5__PACK___M   0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG5__PACK___S                 6
#define   LPASS_AUD_SB_PGD_PORT_CFG5__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG5__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG5__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG5__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG5__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG5__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG6                (0x171DA000)
#define   LPASS_AUD_SB_PGD_PORT_CFG6___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG6__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG6__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG6__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG6__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG6__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG6__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG6__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG6__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG6__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG6__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG6__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG6__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG6__PACK___M   0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG6__PACK___S                 6
#define   LPASS_AUD_SB_PGD_PORT_CFG6__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG6__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG6__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG6__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG6__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG6__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG7                (0x171DB000)
#define   LPASS_AUD_SB_PGD_PORT_CFG7___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG7__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG7__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG7__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG7__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG7__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG7__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG7__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG7__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG7__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG7__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG7__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG7__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG7__PACK___M   0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG7__PACK___S                 6
#define   LPASS_AUD_SB_PGD_PORT_CFG7__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG7__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG7__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG7__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG7__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG7__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG8                (0x171DC000)
#define   LPASS_AUD_SB_PGD_PORT_CFG8___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG8__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG8__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG8__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG8__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG8__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG8__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG8__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG8__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG8__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG8__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG8__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG8__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG8__PACK___M   0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG8__PACK___S                 6
#define   LPASS_AUD_SB_PGD_PORT_CFG8__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG8__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG8__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG8__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG8__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG8__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG9                (0x171DD000)
#define   LPASS_AUD_SB_PGD_PORT_CFG9___RWC          QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG9__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG9__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG9__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG9__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG9__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG9__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG9__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG9__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG9__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG9__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG9__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG9__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG9__PACK___M   0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG9__PACK___S                 6
#define   LPASS_AUD_SB_PGD_PORT_CFG9__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG9__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG9__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG9__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG9__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG9__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG10               (0x171DE000)
#define   LPASS_AUD_SB_PGD_PORT_CFG10___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG10__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG10__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG10__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG10__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG10__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG10__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG10__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG10__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG10__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG10__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG10__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG10__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG10__PACK___M  0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG10__PACK___S                6
#define   LPASS_AUD_SB_PGD_PORT_CFG10__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG10__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG10__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG10__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG10__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG10__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG11               (0x171DF000)
#define   LPASS_AUD_SB_PGD_PORT_CFG11___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG11__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG11__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG11__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG11__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG11__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG11__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG11__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG11__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG11__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG11__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG11__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG11__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG11__PACK___M  0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG11__PACK___S                6
#define   LPASS_AUD_SB_PGD_PORT_CFG11__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG11__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG11__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG11__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG11__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG11__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG12               (0x171E0000)
#define   LPASS_AUD_SB_PGD_PORT_CFG12___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG12__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG12__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG12__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG12__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG12__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG12__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG12__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG12__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG12__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG12__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG12__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG12__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG12__PACK___M  0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG12__PACK___S                6
#define   LPASS_AUD_SB_PGD_PORT_CFG12__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG12__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG12__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG12__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG12__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG12__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG13               (0x171E1000)
#define   LPASS_AUD_SB_PGD_PORT_CFG13___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG13__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG13__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG13__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG13__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG13__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG13__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG13__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG13__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG13__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG13__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG13__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG13__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG13__PACK___M  0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG13__PACK___S                6
#define   LPASS_AUD_SB_PGD_PORT_CFG13__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG13__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG13__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG13__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG13__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG13__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG14               (0x171E2000)
#define   LPASS_AUD_SB_PGD_PORT_CFG14___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG14__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG14__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG14__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG14__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG14__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG14__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG14__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG14__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG14__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG14__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG14__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG14__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG14__PACK___M  0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG14__PACK___S                6
#define   LPASS_AUD_SB_PGD_PORT_CFG14__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG14__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG14__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG14__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG14__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG14__ENABLE___S               0
#define LPASS_AUD_SB_PGD_PORT_CFG15               (0x171E3000)
#define   LPASS_AUD_SB_PGD_PORT_CFG15___RWC         QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_CFG15__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_AUD_SB_PGD_PORT_CFG15__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_AUD_SB_PGD_PORT_CFG15__DMA_IRQ_EN___M 0x00004000
#define   LPASS_AUD_SB_PGD_PORT_CFG15__DMA_IRQ_EN___S              14
#define   LPASS_AUD_SB_PGD_PORT_CFG15__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_AUD_SB_PGD_PORT_CFG15__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_AUD_SB_PGD_PORT_CFG15__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_AUD_SB_PGD_PORT_CFG15__UPPER_WATERMARK___S               9
#define   LPASS_AUD_SB_PGD_PORT_CFG15__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_AUD_SB_PGD_PORT_CFG15__USE_UPPER_WATERMARK___S               8
#define   LPASS_AUD_SB_PGD_PORT_CFG15__ALIGN_MSB___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_CFG15__ALIGN_MSB___S               7
#define   LPASS_AUD_SB_PGD_PORT_CFG15__PACK___M  0x00000040
#define   LPASS_AUD_SB_PGD_PORT_CFG15__PACK___S                6
#define   LPASS_AUD_SB_PGD_PORT_CFG15__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_CFG15__ALLOW_DT_LPCM___S               5
#define   LPASS_AUD_SB_PGD_PORT_CFG15__WATERMARK___M 0x0000001E
#define   LPASS_AUD_SB_PGD_PORT_CFG15__WATERMARK___S               1
#define   LPASS_AUD_SB_PGD_PORT_CFG15__ENABLE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_CFG15__ENABLE___S               0

#define LPASS_AUD_SB_PGD_PORT_STATUSn(n) (0x171D4004+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_STATUSn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_STATUSn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PORT_STATUSn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PORT_STATUSn___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__FIFO_SIZE___S               0
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__FIFO_SIZE__ENUM_8_BYTES             0x0
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__FIFO_SIZE__ENUM_16_BYTES             0x1
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__FIFO_SIZE__ENUM_32_BYTES             0x2
#define   LPASS_AUD_SB_PGD_PORT_STATUSn__FIFO_SIZE__ENUM_RESERVED             0x3
#define   LPASS_AUD_SB_PGD_PORT_STATUSn___M      0x003FFFFF   
#define   LPASS_AUD_SB_PGD_PORT_STATUSn___S                    0
#define LPASS_AUD_SB_PGD_PORT_STATUS0             (0x171D4004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS0___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS0__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS1             (0x171D5004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS1___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS1__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS2             (0x171D6004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS2___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS2__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS3             (0x171D7004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS3___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS3__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS4             (0x171D8004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS4___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS4__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS5             (0x171D9004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS5___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS5__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS6             (0x171DA004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS6___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS6__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS7             (0x171DB004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS7___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS7__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS8             (0x171DC004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS8___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS8__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS9             (0x171DD004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS9___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS9__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS10            (0x171DE004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS10___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS10__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS11            (0x171DF004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS11___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS11__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS12            (0x171E0004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS12___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS12__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS13            (0x171E1004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS13___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS13__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS14            (0x171E2004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS14___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS14__FIFO_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_STATUS15            (0x171E3004)
#define   LPASS_AUD_SB_PGD_PORT_STATUS15___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__DMA_IRQ___M 0x00200000
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__DMA_IRQ___S              21
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__REMOVE_CHANNEL___S              20
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__PRT_DISCONN___M 0x00080000
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__PRT_DISCONN___S              19
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__FIFO_FILL_LEVEL___S              18
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__FIFO_WORD_CNT___S              12
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__PIPE_NUM___M 0x00000FF0
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__PIPE_NUM___S               4
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__UNDERFLOW___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__UNDERFLOW___S               3
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__OVERFLOW___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__OVERFLOW___S               2
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__FIFO_SIZE___M 0x00000003
#define   LPASS_AUD_SB_PGD_PORT_STATUS15__FIFO_SIZE___S               0

#define LPASS_AUD_SB_PGD_PORT_PARAMn(n)  (0x171D4008+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_PARAMn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_PARAMn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PORT_PARAMn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PORT_PARAMn___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAMn___POR     0x00000000
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__SEG_LENGTH___POR 0x00
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__TRANSPORT_PROTOCOL___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__SEG_DISTN___POR 0x000
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__CHANNEL_NUMBER___POR 0x00
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__CHANNEL_ACTIVE___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAMn__CHANNEL_ACTIVE___S               0
#define   LPASS_AUD_SB_PGD_PORT_PARAMn___M       0x3FFFFFFF   
#define   LPASS_AUD_SB_PGD_PORT_PARAMn___S                     0
#define LPASS_AUD_SB_PGD_PORT_PARAM0              (0x171D4008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM0___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM0__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM0__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM0__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM0__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM0__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM0__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM0__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM0__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM0__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM0__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM1              (0x171D5008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM1___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM1__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM1__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM1__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM1__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM1__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM1__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM1__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM1__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM1__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM1__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM2              (0x171D6008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM2___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM2__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM2__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM2__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM2__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM2__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM2__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM2__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM2__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM2__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM2__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM3              (0x171D7008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM3___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM3__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM3__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM3__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM3__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM3__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM3__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM3__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM3__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM3__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM3__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM4              (0x171D8008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM4___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM4__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM4__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM4__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM4__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM4__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM4__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM4__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM4__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM4__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM4__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM5              (0x171D9008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM5___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM5__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM5__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM5__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM5__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM5__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM5__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM5__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM5__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM5__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM5__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM6              (0x171DA008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM6___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM6__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM6__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM6__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM6__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM6__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM6__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM6__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM6__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM6__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM6__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM7              (0x171DB008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM7___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM7__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM7__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM7__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM7__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM7__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM7__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM7__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM7__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM7__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM7__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM8              (0x171DC008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM8___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM8__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM8__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM8__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM8__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM8__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM8__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM8__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM8__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM8__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM8__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM9              (0x171DD008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM9___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM9__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM9__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM9__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM9__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM9__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM9__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM9__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM9__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM9__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM9__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM10             (0x171DE008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM10___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM10__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM10__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM10__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM10__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM10__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM10__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM10__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM10__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM10__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM10__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM11             (0x171DF008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM11___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM11__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM11__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM11__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM11__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM11__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM11__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM11__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM11__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM11__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM11__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM12             (0x171E0008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM12___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM12__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM12__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM12__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM12__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM12__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM12__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM12__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM12__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM12__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM12__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM13             (0x171E1008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM13___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM13__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM13__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM13__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM13__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM13__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM13__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM13__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM13__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM13__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM13__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM14             (0x171E2008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM14___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM14__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM14__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM14__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM14__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM14__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM14__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM14__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM14__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM14__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM14__CHANNEL_ACTIVE___S               0
#define LPASS_AUD_SB_PGD_PORT_PARAM15             (0x171E3008)
#define   LPASS_AUD_SB_PGD_PORT_PARAM15___RWC       QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_PARAM15__SEG_LENGTH___M 0x3E000000
#define   LPASS_AUD_SB_PGD_PORT_PARAM15__SEG_LENGTH___S              25
#define   LPASS_AUD_SB_PGD_PORT_PARAM15__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_AUD_SB_PGD_PORT_PARAM15__TRANSPORT_PROTOCOL___S              21
#define   LPASS_AUD_SB_PGD_PORT_PARAM15__SEG_DISTN___M 0x001FFE00
#define   LPASS_AUD_SB_PGD_PORT_PARAM15__SEG_DISTN___S               9
#define   LPASS_AUD_SB_PGD_PORT_PARAM15__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_AUD_SB_PGD_PORT_PARAM15__CHANNEL_NUMBER___S               1
#define   LPASS_AUD_SB_PGD_PORT_PARAM15__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_PARAM15__CHANNEL_ACTIVE___S               0

#define LPASS_AUD_SB_PGD_PORT_BLK_SIZEn(n) (0x171D400C+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZEn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZEn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZEn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZEn___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZEn___POR  0x00000000
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZEn__BLK_SIZE___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZEn__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZEn__BLK_SIZE___S               0
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZEn___M    0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZEn___S                  0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE0           (0x171D400C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE0___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE0__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE0__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE1           (0x171D500C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE1___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE1__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE1__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE2           (0x171D600C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE2___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE2__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE2__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE3           (0x171D700C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE3___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE3__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE3__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE4           (0x171D800C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE4___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE4__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE4__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE5           (0x171D900C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE5___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE5__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE5__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE6           (0x171DA00C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE6___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE6__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE6__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE7           (0x171DB00C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE7___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE7__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE7__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE8           (0x171DC00C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE8___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE8__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE8__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE9           (0x171DD00C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE9___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE9__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE9__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE10          (0x171DE00C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE10___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE10__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE10__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE11          (0x171DF00C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE11___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE11__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE11__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE12          (0x171E000C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE12___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE12__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE12__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE13          (0x171E100C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE13___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE13__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE13__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE14          (0x171E200C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE14___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE14__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE14__BLK_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_BLK_SIZE15          (0x171E300C)
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE15___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE15__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_BLK_SIZE15__BLK_SIZE___S               0

#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZEn(n) (0x171D4010+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZEn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZEn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZEn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZEn___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZEn___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZEn__TRANS_SIZE___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZEn__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZEn__TRANS_SIZE___S               0
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZEn___M  0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZEn___S                0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE0         (0x171D4010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE0___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE0__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE0__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE1         (0x171D5010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE1___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE1__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE1__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE2         (0x171D6010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE2___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE2__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE2__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE3         (0x171D7010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE3___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE3__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE3__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE4         (0x171D8010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE4___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE4__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE4__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE5         (0x171D9010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE5___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE5__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE5__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE6         (0x171DA010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE6___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE6__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE6__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE7         (0x171DB010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE7___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE7__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE7__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE8         (0x171DC010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE8___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE8__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE8__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE9         (0x171DD010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE9___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE9__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE9__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE10        (0x171DE010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE10___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE10__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE10__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE11        (0x171DF010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE11___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE11__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE11__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE12        (0x171E0010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE12___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE12__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE12__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE13        (0x171E1010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE13___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE13__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE13__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE14        (0x171E2010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE14___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE14__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE14__TRANS_SIZE___S               0
#define LPASS_AUD_SB_PGD_PORT_TRANS_SIZE15        (0x171E3010)
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE15___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE15__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_TRANS_SIZE15__TRANS_SIZE___S               0

#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNLn(n) (0x171D4014+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNLn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNLn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNLn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNLn___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNLn___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNLn__PORTS___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNLn__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNLn__PORTS___S               0
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNLn___M  0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNLn___S                0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL0         (0x171D4014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL0___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL0__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL0__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL1         (0x171D5014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL1___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL1__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL1__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL2         (0x171D6014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL2___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL2__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL2__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL3         (0x171D7014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL3___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL3__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL3__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL4         (0x171D8014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL4___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL4__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL4__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL5         (0x171D9014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL5___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL5__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL5__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL6         (0x171DA014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL6___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL6__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL6__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL7         (0x171DB014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL7___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL7__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL7__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL8         (0x171DC014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL8___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL8__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL8__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL9         (0x171DD014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL9___RWC   QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL9__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL9__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL10        (0x171DE014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL10___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL10__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL10__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL11        (0x171DF014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL11___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL11__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL11__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL12        (0x171E0014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL12___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL12__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL12__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL13        (0x171E1014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL13___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL13__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL13__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL14        (0x171E2014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL14___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL14__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL14__PORTS___S               0
#define LPASS_AUD_SB_PGD_PORT_MULTI_CHNL15        (0x171E3014)
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL15___RWC  QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL15__PORTS___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PORT_MULTI_CHNL15__PORTS___S               0

#define LPASS_AUD_SB_PGD_PORT_PUSHPULLn(n) (0x171D4018+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn___POR  0x00000000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn__NUM_SAMPLES___POR 0x0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn__RPT_PERIOD___POR 0x0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn__RPT_PERIOD___S               0
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn___M    0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULLn___S                  0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL0           (0x171D4018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL0___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL0__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL0__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL0__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL0__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL1           (0x171D5018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL1___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL1__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL1__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL1__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL1__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL2           (0x171D6018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL2___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL2__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL2__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL2__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL2__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL3           (0x171D7018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL3___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL3__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL3__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL3__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL3__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL4           (0x171D8018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL4___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL4__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL4__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL4__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL4__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL5           (0x171D9018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL5___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL5__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL5__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL5__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL5__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL6           (0x171DA018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL6___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL6__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL6__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL6__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL6__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL7           (0x171DB018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL7___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL7__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL7__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL7__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL7__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL8           (0x171DC018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL8___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL8__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL8__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL8__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL8__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL9           (0x171DD018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL9___RWC     QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL9__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL9__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL9__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL9__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL10          (0x171DE018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL10___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL10__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL10__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL10__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL10__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL11          (0x171DF018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL11___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL11__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL11__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL11__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL11__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL12          (0x171E0018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL12___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL12__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL12__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL12__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL12__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL13          (0x171E1018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL13___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL13__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL13__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL13__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL13__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL14          (0x171E2018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL14___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL14__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL14__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL14__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL14__RPT_PERIOD___S               0
#define LPASS_AUD_SB_PGD_PORT_PUSHPULL15          (0x171E3018)
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL15___RWC    QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL15__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL15__NUM_SAMPLES___S              16
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL15__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_AUD_SB_PGD_PORT_PUSHPULL15__RPT_PERIOD___S               0

#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n(n) (0x171D4020+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n_nMAX 15   
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n_ELEM 16   
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP3___POR 0x00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP2___POR 0x00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP1___POR 0x00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP0___POR 0x00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP0___S               0
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_n___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_0      (0x171D4020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_0___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_1      (0x171D5020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_1___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_2      (0x171D6020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_2___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_3      (0x171D7020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_3___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_4      (0x171D8020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_4___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_5      (0x171D9020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_5___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_6      (0x171DA020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_6___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_6__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_6__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_6__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_6__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_6__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_6__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_6__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_6__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_7      (0x171DB020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_7___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_7__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_7__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_7__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_7__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_7__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_7__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_7__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_7__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_8      (0x171DC020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_8___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_8__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_8__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_8__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_8__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_8__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_8__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_8__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_8__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_9      (0x171DD020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_9___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_9__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_9__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_9__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_9__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_9__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_9__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_9__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_9__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_10     (0x171DE020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_10___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_10__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_10__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_10__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_10__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_10__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_10__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_10__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_10__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_11     (0x171DF020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_11___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_11__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_11__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_11__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_11__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_11__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_11__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_11__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_11__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_12     (0x171E0020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_12___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_12__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_12__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_12__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_12__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_12__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_12__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_12__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_12__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_13     (0x171E1020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_13___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_13__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_13__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_13__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_13__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_13__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_13__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_13__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_13__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_14     (0x171E2020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_14___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_14__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_14__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_14__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_14__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_14__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_14__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_14__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_14__CHANNEL_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_15     (0x171E3020)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_15___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_15__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_15__CHANNEL_ON_EP3___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_15__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_15__CHANNEL_ON_EP2___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_15__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_15__CHANNEL_ON_EP1___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_15__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_0_15__CHANNEL_ON_EP0___S               0

#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n(n) (0x171D4024+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n_nMAX 15   
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n_ELEM 16   
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP7___POR 0x00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP6___POR 0x00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP5___POR 0x00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP4___POR 0x00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP4___S               0
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_n___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_0      (0x171D4024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_0___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_1      (0x171D5024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_1___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_2      (0x171D6024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_2___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_3      (0x171D7024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_3___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_4      (0x171D8024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_4___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_5      (0x171D9024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_5___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_6      (0x171DA024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_6___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_6__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_6__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_6__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_6__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_6__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_6__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_6__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_6__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_7      (0x171DB024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_7___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_7__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_7__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_7__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_7__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_7__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_7__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_7__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_7__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_8      (0x171DC024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_8___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_8__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_8__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_8__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_8__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_8__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_8__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_8__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_8__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_9      (0x171DD024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_9___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_9__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_9__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_9__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_9__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_9__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_9__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_9__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_9__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_10     (0x171DE024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_10___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_10__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_10__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_10__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_10__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_10__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_10__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_10__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_10__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_11     (0x171DF024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_11___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_11__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_11__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_11__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_11__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_11__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_11__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_11__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_11__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_12     (0x171E0024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_12___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_12__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_12__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_12__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_12__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_12__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_12__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_12__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_12__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_13     (0x171E1024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_13___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_13__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_13__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_13__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_13__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_13__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_13__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_13__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_13__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_14     (0x171E2024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_14___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_14__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_14__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_14__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_14__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_14__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_14__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_14__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_14__CHANNEL_ON_EP4___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_15     (0x171E3024)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_15___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_15__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_15__CHANNEL_ON_EP7___S              24
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_15__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_15__CHANNEL_ON_EP6___S              16
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_15__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_15__CHANNEL_ON_EP5___S               8
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_15__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_INFO_1_15__CHANNEL_ON_EP4___S               0

#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn(n) (0x171D4030+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP7___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP6___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP5___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP4___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP3___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP2___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP1___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP0___POR 0x0
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP0___S               0
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn___M 0x000000FF   
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUSn___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0       (0x171D4030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1       (0x171D5030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2       (0x171D6030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3       (0x171D7030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4       (0x171D8030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5       (0x171D9030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6       (0x171DA030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS6__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7       (0x171DB030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS7__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8       (0x171DC030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS8__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9       (0x171DD030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS9__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10      (0x171DE030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS10__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11      (0x171DF030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS11__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12      (0x171E0030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS12__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13      (0x171E1030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS13__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14      (0x171E2030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS14__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15      (0x171E3030)
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_AUD_SB_PGD_PORT_EP_CH_STATUS15__CHANNEL_ACTIVE_ON_EP0___S               0

#define LPASS_AUD_SB_PGD_PORT_EP_INFOn(n) (0x171D4044+0x1000*(n))
#define   LPASS_AUD_SB_PGD_PORT_EP_INFOn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFOn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PORT_EP_INFOn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PORT_EP_INFOn___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFOn___POR   0x00000000
#define   LPASS_AUD_SB_PGD_PORT_EP_INFOn__NUMBER_OF_EP___POR 0x00
#define   LPASS_AUD_SB_PGD_PORT_EP_INFOn__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFOn__NUMBER_OF_EP___S               0
#define   LPASS_AUD_SB_PGD_PORT_EP_INFOn___M     0x000000FF   
#define   LPASS_AUD_SB_PGD_PORT_EP_INFOn___S                   0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO0            (0x171D4044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO0___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO0__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO0__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO1            (0x171D5044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO1___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO1__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO1__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO2            (0x171D6044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO2___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO2__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO2__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO3            (0x171D7044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO3___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO3__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO3__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO4            (0x171D8044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO4___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO4__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO4__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO5            (0x171D9044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO5___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO5__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO5__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO6            (0x171DA044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO6___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO6__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO6__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO7            (0x171DB044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO7___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO7__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO7__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO8            (0x171DC044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO8___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO8__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO8__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO9            (0x171DD044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO9___RWC      QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO9__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO9__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO10           (0x171DE044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO10___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO10__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO10__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO11           (0x171DF044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO11___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO11__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO11__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO12           (0x171E0044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO12___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO12__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO12__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO13           (0x171E1044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO13___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO13__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO13__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO14           (0x171E2044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO14___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO14__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO14__NUMBER_OF_EP___S               0
#define LPASS_AUD_SB_PGD_PORT_EP_INFO15           (0x171E3044)
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO15___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO15__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_AUD_SB_PGD_PORT_EP_INFO15__NUMBER_OF_EP___S               0

#define LPASS_AUD_SB_PGD_IE_STATUS                (0x171C0820)
#define   LPASS_AUD_SB_PGD_IE_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_IE_STATUS___POR       0x00010000
#define   LPASS_AUD_SB_PGD_IE_STATUS__DEV_CLASS_CODE___POR 0x00
#define   LPASS_AUD_SB_PGD_IE_STATUS__DEV_CLASS_VER___POR 0x01
#define   LPASS_AUD_SB_PGD_IE_STATUS__EX_ERROR___POR 0x0
#define   LPASS_AUD_SB_PGD_IE_STATUS__RECONFIG_OBJ___POR 0x0
#define   LPASS_AUD_SB_PGD_IE_STATUS__DATA_TX_COL___POR 0x0
#define   LPASS_AUD_SB_PGD_IE_STATUS__UNSPRTD_MSG___POR 0x0
#define   LPASS_AUD_SB_PGD_IE_STATUS__DEV_CLASS_CODE___M 0xFF000000
#define   LPASS_AUD_SB_PGD_IE_STATUS__DEV_CLASS_CODE___S              24
#define   LPASS_AUD_SB_PGD_IE_STATUS__DEV_CLASS_VER___M 0x00FF0000
#define   LPASS_AUD_SB_PGD_IE_STATUS__DEV_CLASS_VER___S              16
#define   LPASS_AUD_SB_PGD_IE_STATUS__EX_ERROR___M 0x00000008
#define   LPASS_AUD_SB_PGD_IE_STATUS__EX_ERROR___S               3
#define   LPASS_AUD_SB_PGD_IE_STATUS__RECONFIG_OBJ___M 0x00000004
#define   LPASS_AUD_SB_PGD_IE_STATUS__RECONFIG_OBJ___S               2
#define   LPASS_AUD_SB_PGD_IE_STATUS__DATA_TX_COL___M 0x00000002
#define   LPASS_AUD_SB_PGD_IE_STATUS__DATA_TX_COL___S               1
#define   LPASS_AUD_SB_PGD_IE_STATUS__UNSPRTD_MSG___M 0x00000001
#define   LPASS_AUD_SB_PGD_IE_STATUS__UNSPRTD_MSG___S               0
#define   LPASS_AUD_SB_PGD_IE_STATUS___M         0xFFFF000F   
#define   LPASS_AUD_SB_PGD_IE_STATUS___S                       0

#define LPASS_AUD_SB_PGD_VE_STATUS                (0x171C0830)
#define   LPASS_AUD_SB_PGD_VE_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_VE_STATUS___POR       0x00000000
#define   LPASS_AUD_SB_PGD_VE_STATUS__VE_VAL___POR 0x00000000
#define   LPASS_AUD_SB_PGD_VE_STATUS__VE_VAL___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_VE_STATUS__VE_VAL___S               0
#define   LPASS_AUD_SB_PGD_VE_STATUS___M         0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_VE_STATUS___S                       0

#define LPASS_AUD_SB_PGD_PC_CFGn(n)      (0x171C8000+0x800*(n))
#define   LPASS_AUD_SB_PGD_PC_CFGn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PC_CFGn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PC_CFGn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PC_CFGn___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFGn___POR         0x00000000
#define   LPASS_AUD_SB_PGD_PC_CFGn__INIT___POR   0x0
#define   LPASS_AUD_SB_PGD_PC_CFGn__INIT_VAL___POR 0x000000
#define   LPASS_AUD_SB_PGD_PC_CFGn__INIT___M     0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFGn__INIT___S                  31
#define   LPASS_AUD_SB_PGD_PC_CFGn__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFGn__INIT_VAL___S               0
#define   LPASS_AUD_SB_PGD_PC_CFGn___M           0x80FFFFFF   
#define   LPASS_AUD_SB_PGD_PC_CFGn___S                         0
#define LPASS_AUD_SB_PGD_PC_CFG0                  (0x171C8000)
#define   LPASS_AUD_SB_PGD_PC_CFG0___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG0__INIT___M     0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG0__INIT___S                  31
#define   LPASS_AUD_SB_PGD_PC_CFG0__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG0__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG1                  (0x171C8800)
#define   LPASS_AUD_SB_PGD_PC_CFG1___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG1__INIT___M     0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG1__INIT___S                  31
#define   LPASS_AUD_SB_PGD_PC_CFG1__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG1__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG2                  (0x171C9000)
#define   LPASS_AUD_SB_PGD_PC_CFG2___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG2__INIT___M     0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG2__INIT___S                  31
#define   LPASS_AUD_SB_PGD_PC_CFG2__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG2__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG3                  (0x171C9800)
#define   LPASS_AUD_SB_PGD_PC_CFG3___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG3__INIT___M     0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG3__INIT___S                  31
#define   LPASS_AUD_SB_PGD_PC_CFG3__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG3__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG4                  (0x171CA000)
#define   LPASS_AUD_SB_PGD_PC_CFG4___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG4__INIT___M     0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG4__INIT___S                  31
#define   LPASS_AUD_SB_PGD_PC_CFG4__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG4__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG5                  (0x171CA800)
#define   LPASS_AUD_SB_PGD_PC_CFG5___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG5__INIT___M     0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG5__INIT___S                  31
#define   LPASS_AUD_SB_PGD_PC_CFG5__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG5__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG6                  (0x171CB000)
#define   LPASS_AUD_SB_PGD_PC_CFG6___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG6__INIT___M     0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG6__INIT___S                  31
#define   LPASS_AUD_SB_PGD_PC_CFG6__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG6__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG7                  (0x171CB800)
#define   LPASS_AUD_SB_PGD_PC_CFG7___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG7__INIT___M     0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG7__INIT___S                  31
#define   LPASS_AUD_SB_PGD_PC_CFG7__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG7__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG8                  (0x171CC000)
#define   LPASS_AUD_SB_PGD_PC_CFG8___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG8__INIT___M     0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG8__INIT___S                  31
#define   LPASS_AUD_SB_PGD_PC_CFG8__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG8__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG9                  (0x171CC800)
#define   LPASS_AUD_SB_PGD_PC_CFG9___RWC            QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG9__INIT___M     0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG9__INIT___S                  31
#define   LPASS_AUD_SB_PGD_PC_CFG9__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG9__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG10                 (0x171CD000)
#define   LPASS_AUD_SB_PGD_PC_CFG10___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG10__INIT___M    0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG10__INIT___S                 31
#define   LPASS_AUD_SB_PGD_PC_CFG10__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG10__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG11                 (0x171CD800)
#define   LPASS_AUD_SB_PGD_PC_CFG11___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG11__INIT___M    0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG11__INIT___S                 31
#define   LPASS_AUD_SB_PGD_PC_CFG11__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG11__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG12                 (0x171CE000)
#define   LPASS_AUD_SB_PGD_PC_CFG12___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG12__INIT___M    0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG12__INIT___S                 31
#define   LPASS_AUD_SB_PGD_PC_CFG12__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG12__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG13                 (0x171CE800)
#define   LPASS_AUD_SB_PGD_PC_CFG13___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG13__INIT___M    0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG13__INIT___S                 31
#define   LPASS_AUD_SB_PGD_PC_CFG13__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG13__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG14                 (0x171CF000)
#define   LPASS_AUD_SB_PGD_PC_CFG14___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG14__INIT___M    0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG14__INIT___S                 31
#define   LPASS_AUD_SB_PGD_PC_CFG14__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG14__INIT_VAL___S               0
#define LPASS_AUD_SB_PGD_PC_CFG15                 (0x171CF800)
#define   LPASS_AUD_SB_PGD_PC_CFG15___RWC           QCSR_REG_RW    
#define   LPASS_AUD_SB_PGD_PC_CFG15__INIT___M    0x80000000
#define   LPASS_AUD_SB_PGD_PC_CFG15__INIT___S                 31
#define   LPASS_AUD_SB_PGD_PC_CFG15__INIT_VAL___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_CFG15__INIT_VAL___S               0

#define LPASS_AUD_SB_PGD_PC_VALn(n)      (0x171C8004+0x800*(n))
#define   LPASS_AUD_SB_PGD_PC_VALn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PC_VALn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PC_VALn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PC_VALn___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VALn___POR         0x00000000
#define   LPASS_AUD_SB_PGD_PC_VALn__PC_FIFO_SAMPLES___POR 0x00
#define   LPASS_AUD_SB_PGD_PC_VALn__PC_DMA___POR 0x000000
#define   LPASS_AUD_SB_PGD_PC_VALn__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VALn__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VALn__PC_DMA___M   0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VALn__PC_DMA___S                 0
#define   LPASS_AUD_SB_PGD_PC_VALn___M           0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PC_VALn___S                         0
#define LPASS_AUD_SB_PGD_PC_VAL0                  (0x171C8004)
#define   LPASS_AUD_SB_PGD_PC_VAL0___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL0__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL0__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL0__PC_DMA___M   0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL0__PC_DMA___S                 0
#define LPASS_AUD_SB_PGD_PC_VAL1                  (0x171C8804)
#define   LPASS_AUD_SB_PGD_PC_VAL1___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL1__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL1__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL1__PC_DMA___M   0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL1__PC_DMA___S                 0
#define LPASS_AUD_SB_PGD_PC_VAL2                  (0x171C9004)
#define   LPASS_AUD_SB_PGD_PC_VAL2___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL2__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL2__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL2__PC_DMA___M   0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL2__PC_DMA___S                 0
#define LPASS_AUD_SB_PGD_PC_VAL3                  (0x171C9804)
#define   LPASS_AUD_SB_PGD_PC_VAL3___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL3__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL3__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL3__PC_DMA___M   0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL3__PC_DMA___S                 0
#define LPASS_AUD_SB_PGD_PC_VAL4                  (0x171CA004)
#define   LPASS_AUD_SB_PGD_PC_VAL4___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL4__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL4__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL4__PC_DMA___M   0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL4__PC_DMA___S                 0
#define LPASS_AUD_SB_PGD_PC_VAL5                  (0x171CA804)
#define   LPASS_AUD_SB_PGD_PC_VAL5___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL5__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL5__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL5__PC_DMA___M   0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL5__PC_DMA___S                 0
#define LPASS_AUD_SB_PGD_PC_VAL6                  (0x171CB004)
#define   LPASS_AUD_SB_PGD_PC_VAL6___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL6__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL6__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL6__PC_DMA___M   0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL6__PC_DMA___S                 0
#define LPASS_AUD_SB_PGD_PC_VAL7                  (0x171CB804)
#define   LPASS_AUD_SB_PGD_PC_VAL7___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL7__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL7__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL7__PC_DMA___M   0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL7__PC_DMA___S                 0
#define LPASS_AUD_SB_PGD_PC_VAL8                  (0x171CC004)
#define   LPASS_AUD_SB_PGD_PC_VAL8___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL8__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL8__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL8__PC_DMA___M   0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL8__PC_DMA___S                 0
#define LPASS_AUD_SB_PGD_PC_VAL9                  (0x171CC804)
#define   LPASS_AUD_SB_PGD_PC_VAL9___RWC            QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL9__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL9__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL9__PC_DMA___M   0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL9__PC_DMA___S                 0
#define LPASS_AUD_SB_PGD_PC_VAL10                 (0x171CD004)
#define   LPASS_AUD_SB_PGD_PC_VAL10___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL10__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL10__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL10__PC_DMA___M  0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL10__PC_DMA___S                0
#define LPASS_AUD_SB_PGD_PC_VAL11                 (0x171CD804)
#define   LPASS_AUD_SB_PGD_PC_VAL11___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL11__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL11__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL11__PC_DMA___M  0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL11__PC_DMA___S                0
#define LPASS_AUD_SB_PGD_PC_VAL12                 (0x171CE004)
#define   LPASS_AUD_SB_PGD_PC_VAL12___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL12__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL12__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL12__PC_DMA___M  0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL12__PC_DMA___S                0
#define LPASS_AUD_SB_PGD_PC_VAL13                 (0x171CE804)
#define   LPASS_AUD_SB_PGD_PC_VAL13___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL13__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL13__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL13__PC_DMA___M  0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL13__PC_DMA___S                0
#define LPASS_AUD_SB_PGD_PC_VAL14                 (0x171CF004)
#define   LPASS_AUD_SB_PGD_PC_VAL14___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL14__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL14__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL14__PC_DMA___M  0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL14__PC_DMA___S                0
#define LPASS_AUD_SB_PGD_PC_VAL15                 (0x171CF804)
#define   LPASS_AUD_SB_PGD_PC_VAL15___RWC           QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL15__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL15__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL15__PC_DMA___M  0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL15__PC_DMA___S                0

#define LPASS_AUD_SB_PGD_PC_VFR_TSn(n)   (0x171C8008+0x800*(n))
#define   LPASS_AUD_SB_PGD_PC_VFR_TSn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PC_VFR_TSn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PC_VFR_TSn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PC_VFR_TSn___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TSn___POR      0x00000000
#define   LPASS_AUD_SB_PGD_PC_VFR_TSn__VAL___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PC_VFR_TSn__VAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TSn__VAL___S                 0
#define   LPASS_AUD_SB_PGD_PC_VFR_TSn___M        0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PC_VFR_TSn___S                      0
#define LPASS_AUD_SB_PGD_PC_VFR_TS0               (0x171C8008)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS0___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS0__VAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS0__VAL___S                 0
#define LPASS_AUD_SB_PGD_PC_VFR_TS1               (0x171C8808)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS1___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS1__VAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS1__VAL___S                 0
#define LPASS_AUD_SB_PGD_PC_VFR_TS2               (0x171C9008)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS2___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS2__VAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS2__VAL___S                 0
#define LPASS_AUD_SB_PGD_PC_VFR_TS3               (0x171C9808)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS3___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS3__VAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS3__VAL___S                 0
#define LPASS_AUD_SB_PGD_PC_VFR_TS4               (0x171CA008)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS4___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS4__VAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS4__VAL___S                 0
#define LPASS_AUD_SB_PGD_PC_VFR_TS5               (0x171CA808)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS5___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS5__VAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS5__VAL___S                 0
#define LPASS_AUD_SB_PGD_PC_VFR_TS6               (0x171CB008)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS6___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS6__VAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS6__VAL___S                 0
#define LPASS_AUD_SB_PGD_PC_VFR_TS7               (0x171CB808)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS7___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS7__VAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS7__VAL___S                 0
#define LPASS_AUD_SB_PGD_PC_VFR_TS8               (0x171CC008)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS8___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS8__VAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS8__VAL___S                 0
#define LPASS_AUD_SB_PGD_PC_VFR_TS9               (0x171CC808)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS9___RWC         QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS9__VAL___M   0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS9__VAL___S                 0
#define LPASS_AUD_SB_PGD_PC_VFR_TS10              (0x171CD008)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS10___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS10__VAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS10__VAL___S                0
#define LPASS_AUD_SB_PGD_PC_VFR_TS11              (0x171CD808)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS11___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS11__VAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS11__VAL___S                0
#define LPASS_AUD_SB_PGD_PC_VFR_TS12              (0x171CE008)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS12___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS12__VAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS12__VAL___S                0
#define LPASS_AUD_SB_PGD_PC_VFR_TS13              (0x171CE808)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS13___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS13__VAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS13__VAL___S                0
#define LPASS_AUD_SB_PGD_PC_VFR_TS14              (0x171CF008)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS14___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS14__VAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS14__VAL___S                0
#define LPASS_AUD_SB_PGD_PC_VFR_TS15              (0x171CF808)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS15___RWC        QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS15__VAL___M  0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_VFR_TS15__VAL___S                0

#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUSn(n) (0x171C800C+0x800*(n))
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUSn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUSn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUSn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUSn___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUSn___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUSn__VFR_INT___POR 0x0
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUSn__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUSn__VFR_INT___S               0
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUSn___M 0x00000001   
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUSn___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS0        (0x171C800C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS0___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS0__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS0__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS1        (0x171C880C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS1___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS1__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS1__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS2        (0x171C900C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS2___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS2__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS2__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS3        (0x171C980C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS3___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS3__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS3__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS4        (0x171CA00C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS4___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS4__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS4__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS5        (0x171CA80C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS5___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS5__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS5__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS6        (0x171CB00C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS6___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS6__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS6__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS7        (0x171CB80C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS7___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS7__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS7__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS8        (0x171CC00C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS8___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS8__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS8__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS9        (0x171CC80C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS9___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS9__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS9__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS10       (0x171CD00C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS10___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS10__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS10__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS11       (0x171CD80C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS11___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS11__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS11__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS12       (0x171CE00C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS12___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS12__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS12__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS13       (0x171CE80C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS13___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS13__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS13__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS14       (0x171CF00C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS14___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS14__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS14__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS15       (0x171CF80C)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS15___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS15__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_STATUS15__VFR_INT___S               0

#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLRn(n) (0x171C8010+0x800*(n))
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLRn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLRn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLRn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLRn___RWC     QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLRn___POR  0x00000000
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLRn__VFR_INT___POR 0x0
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLRn__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLRn__VFR_INT___S               0
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLRn___M    0x00000001   
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLRn___S                  0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR0           (0x171C8010)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR0___RWC     QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR0__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR0__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR1           (0x171C8810)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR1___RWC     QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR1__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR1__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR2           (0x171C9010)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR2___RWC     QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR2__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR2__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR3           (0x171C9810)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR3___RWC     QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR3__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR3__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR4           (0x171CA010)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR4___RWC     QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR4__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR4__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR5           (0x171CA810)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR5___RWC     QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR5__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR5__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR6           (0x171CB010)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR6___RWC     QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR6__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR6__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR7           (0x171CB810)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR7___RWC     QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR7__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR7__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR8           (0x171CC010)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR8___RWC     QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR8__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR8__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR9           (0x171CC810)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR9___RWC     QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR9__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR9__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR10          (0x171CD010)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR10___RWC    QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR10__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR10__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR11          (0x171CD810)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR11___RWC    QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR11__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR11__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR12          (0x171CE010)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR12___RWC    QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR12__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR12__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR13          (0x171CE810)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR13___RWC    QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR13__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR13__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR14          (0x171CF010)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR14___RWC    QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR14__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR14__VFR_INT___S               0
#define LPASS_AUD_SB_PGD_PC_VFR_TS_CLR15          (0x171CF810)
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR15___RWC    QCSR_REG_WO    
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR15__VFR_INT___M 0x00000001
#define   LPASS_AUD_SB_PGD_PC_VFR_TS_CLR15__VFR_INT___S               0

#define LPASS_AUD_SB_PGD_PC_VAL_SHADOWn(n) (0x171C8014+0x800*(n))
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn___POR  0x00000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn__PC_FIFO_SAMPLES___POR 0x00
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn__PC_DMA___POR 0x000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn__PC_DMA___S               0
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn___M    0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOWn___S                  0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW0           (0x171C8014)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW0___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW0__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW0__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW0__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW0__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW1           (0x171C8814)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW1___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW1__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW1__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW1__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW1__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW2           (0x171C9014)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW2___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW2__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW2__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW2__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW2__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW3           (0x171C9814)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW3___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW3__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW3__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW3__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW3__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW4           (0x171CA014)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW4___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW4__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW4__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW4__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW4__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW5           (0x171CA814)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW5___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW5__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW5__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW5__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW5__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW6           (0x171CB014)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW6___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW6__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW6__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW6__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW6__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW7           (0x171CB814)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW7___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW7__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW7__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW7__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW7__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW8           (0x171CC014)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW8___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW8__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW8__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW8__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW8__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW9           (0x171CC814)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW9___RWC     QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW9__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW9__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW9__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW9__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW10          (0x171CD014)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW10___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW10__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW10__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW10__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW10__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW11          (0x171CD814)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW11___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW11__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW11__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW11__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW11__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW12          (0x171CE014)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW12___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW12__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW12__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW12__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW12__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW13          (0x171CE814)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW13___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW13__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW13__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW13__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW13__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW14          (0x171CF014)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW14___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW14__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW14__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW14__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW14__PC_DMA___S               0
#define LPASS_AUD_SB_PGD_PC_VAL_SHADOW15          (0x171CF814)
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW15___RWC    QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW15__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW15__PC_FIFO_SAMPLES___S              24
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW15__PC_DMA___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_VAL_SHADOW15__PC_DMA___S               0

#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSBn(n) (0x171C8018+0x800*(n))
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSBn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSBn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSBn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSBn___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSBn___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSBn__PC_TIMESTAMP_LSB___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSBn__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSBn__PC_TIMESTAMP_LSB___S               0
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSBn___M 0xFFFFFFFF   
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSBn___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB0        (0x171C8018)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB0___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB0__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB0__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB1        (0x171C8818)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB1___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB1__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB1__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB2        (0x171C9018)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB2___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB2__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB2__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB3        (0x171C9818)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB3___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB3__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB3__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB4        (0x171CA018)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB4___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB4__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB4__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB5        (0x171CA818)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB5___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB5__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB5__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB6        (0x171CB018)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB6___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB6__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB6__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB7        (0x171CB818)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB7___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB7__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB7__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB8        (0x171CC018)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB8___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB8__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB8__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB9        (0x171CC818)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB9___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB9__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB9__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB10       (0x171CD018)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB10___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB10__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB10__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB11       (0x171CD818)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB11___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB11__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB11__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB12       (0x171CE018)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB12___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB12__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB12__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB13       (0x171CE818)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB13___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB13__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB13__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB14       (0x171CF018)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB14___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB14__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB14__PC_TIMESTAMP_LSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB15       (0x171CF818)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB15___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB15__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_LSB15__PC_TIMESTAMP_LSB___S               0

#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn(n) (0x171C801C+0x800*(n))
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn_nMIN 0    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn_nMAX 15   
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn_ELEM 16   
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn___POR 0x00000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_SAMPLE_VALID___POR 0x0
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_SAMPLE_MISSED___POR 0x0
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_MSB___POR 0x000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_MSB___S               0
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn___M 0x03FFFFFF   
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSBn___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB0        (0x171C801C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB0___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB0__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB0__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB0__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB0__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB0__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB0__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB1        (0x171C881C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB1___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB1__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB1__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB1__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB1__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB1__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB1__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB2        (0x171C901C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB2___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB2__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB2__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB2__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB2__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB2__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB2__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB3        (0x171C981C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB3___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB3__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB3__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB3__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB3__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB3__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB3__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB4        (0x171CA01C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB4___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB4__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB4__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB4__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB4__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB4__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB4__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB5        (0x171CA81C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB5___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB5__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB5__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB5__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB5__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB5__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB5__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB6        (0x171CB01C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB6___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB6__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB6__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB6__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB6__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB6__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB6__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB7        (0x171CB81C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB7___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB7__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB7__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB7__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB7__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB7__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB7__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB8        (0x171CC01C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB8___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB8__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB8__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB8__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB8__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB8__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB8__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB9        (0x171CC81C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB9___RWC  QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB9__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB9__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB9__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB9__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB9__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB9__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB10       (0x171CD01C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB10___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB10__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB10__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB10__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB10__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB10__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB10__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB11       (0x171CD81C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB11___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB11__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB11__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB11__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB11__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB11__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB11__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB12       (0x171CE01C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB12___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB12__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB12__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB12__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB12__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB12__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB12__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB13       (0x171CE81C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB13___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB13__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB13__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB13__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB13__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB13__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB13__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB14       (0x171CF01C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB14___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB14__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB14__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB14__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB14__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB14__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB14__PC_TIMESTAMP_MSB___S               0
#define LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB15       (0x171CF81C)
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB15___RWC QCSR_REG_RO    
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB15__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB15__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB15__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB15__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB15__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_AUD_SB_PGD_PC_TIMESTAMP_MSB15__PC_TIMESTAMP_MSB___S               0

#define LPASS_QCA_SB_BAM_CTRL                     (0x17204000)
#define   LPASS_QCA_SB_BAM_CTRL___RWC               QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_CTRL___POR            0x00020000
#define   LPASS_QCA_SB_BAM_CTRL__BAM_MESS_ONLY_CANCEL_WB___POR 0x0
#define   LPASS_QCA_SB_BAM_CTRL__CACHE_MISS_ERR_RESP_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_CTRL__LOCAL_CLK_GATING___POR 0x1
#define   LPASS_QCA_SB_BAM_CTRL__IBC_DISABLE___POR 0x0
#define   LPASS_QCA_SB_BAM_CTRL__BAM_CACHED_DESC_STORE___POR 0x0
#define   LPASS_QCA_SB_BAM_CTRL__BAM_DESC_CACHE_SEL___POR 0x0
#define   LPASS_QCA_SB_BAM_CTRL__BAM_TESTBUS_SEL___POR 0x00
#define   LPASS_QCA_SB_BAM_CTRL__BAM_EN_ACCUM___POR 0x0
#define   LPASS_QCA_SB_BAM_CTRL__BAM_EN___POR    0x0
#define   LPASS_QCA_SB_BAM_CTRL__BAM_SW_RST___POR 0x0
#define   LPASS_QCA_SB_BAM_CTRL__BAM_MESS_ONLY_CANCEL_WB___M 0x00100000
#define   LPASS_QCA_SB_BAM_CTRL__BAM_MESS_ONLY_CANCEL_WB___S              20
#define   LPASS_QCA_SB_BAM_CTRL__CACHE_MISS_ERR_RESP_EN___M 0x00080000
#define   LPASS_QCA_SB_BAM_CTRL__CACHE_MISS_ERR_RESP_EN___S              19
#define   LPASS_QCA_SB_BAM_CTRL__LOCAL_CLK_GATING___M 0x00060000
#define   LPASS_QCA_SB_BAM_CTRL__LOCAL_CLK_GATING___S              17
#define   LPASS_QCA_SB_BAM_CTRL__IBC_DISABLE___M 0x00010000
#define   LPASS_QCA_SB_BAM_CTRL__IBC_DISABLE___S              16
#define   LPASS_QCA_SB_BAM_CTRL__BAM_CACHED_DESC_STORE___M 0x00008000
#define   LPASS_QCA_SB_BAM_CTRL__BAM_CACHED_DESC_STORE___S              15
#define   LPASS_QCA_SB_BAM_CTRL__BAM_DESC_CACHE_SEL___M 0x00006000
#define   LPASS_QCA_SB_BAM_CTRL__BAM_DESC_CACHE_SEL___S              13
#define   LPASS_QCA_SB_BAM_CTRL__BAM_TESTBUS_SEL___M 0x00000FE0
#define   LPASS_QCA_SB_BAM_CTRL__BAM_TESTBUS_SEL___S               5
#define   LPASS_QCA_SB_BAM_CTRL__BAM_EN_ACCUM___M 0x00000010
#define   LPASS_QCA_SB_BAM_CTRL__BAM_EN_ACCUM___S               4
#define   LPASS_QCA_SB_BAM_CTRL__BAM_EN___M      0x00000002
#define   LPASS_QCA_SB_BAM_CTRL__BAM_EN___S                    1
#define   LPASS_QCA_SB_BAM_CTRL__BAM_SW_RST___M  0x00000001
#define   LPASS_QCA_SB_BAM_CTRL__BAM_SW_RST___S                0
#define   LPASS_QCA_SB_BAM_CTRL___M              0x001FEFF3   
#define   LPASS_QCA_SB_BAM_CTRL___S                            0

#define LPASS_QCA_SB_BAM_TIMER                    (0x17204040)
#define   LPASS_QCA_SB_BAM_TIMER___RWC              QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_TIMER___POR           0x00000000
#define   LPASS_QCA_SB_BAM_TIMER__TIMER___POR    0x0000
#define   LPASS_QCA_SB_BAM_TIMER__TIMER___M      0x0000FFFF
#define   LPASS_QCA_SB_BAM_TIMER__TIMER___S                    0
#define   LPASS_QCA_SB_BAM_TIMER___M             0x0000FFFF   
#define   LPASS_QCA_SB_BAM_TIMER___S                           0

#define LPASS_QCA_SB_BAM_TIMER_CTRL               (0x17204044)
#define   LPASS_QCA_SB_BAM_TIMER_CTRL___RWC         QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_TIMER_CTRL___POR      0x00000000
#define   LPASS_QCA_SB_BAM_TIMER_CTRL__TIMER_RST___POR 0x0
#define   LPASS_QCA_SB_BAM_TIMER_CTRL__TIMER_RUN___POR 0x0
#define   LPASS_QCA_SB_BAM_TIMER_CTRL__TIMER_MODE___POR 0x0
#define   LPASS_QCA_SB_BAM_TIMER_CTRL__TIMER_TRSHLD___POR 0x0000
#define   LPASS_QCA_SB_BAM_TIMER_CTRL__TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_TIMER_CTRL__TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_TIMER_CTRL__TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_TIMER_CTRL__TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_TIMER_CTRL__TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_TIMER_CTRL__TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_TIMER_CTRL__TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_TIMER_CTRL__TIMER_TRSHLD___S               0
#define   LPASS_QCA_SB_BAM_TIMER_CTRL___M        0xE000FFFF   
#define   LPASS_QCA_SB_BAM_TIMER_CTRL___S                      0

#define LPASS_QCA_SB_BAM_DESC_CNT_TRSHLD          (0x17204008)
#define   LPASS_QCA_SB_BAM_DESC_CNT_TRSHLD___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_DESC_CNT_TRSHLD___POR 0x00000001
#define   LPASS_QCA_SB_BAM_DESC_CNT_TRSHLD__CNT_TRSHLD___POR 0x0001
#define   LPASS_QCA_SB_BAM_DESC_CNT_TRSHLD__CNT_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_DESC_CNT_TRSHLD__CNT_TRSHLD___S               0
#define   LPASS_QCA_SB_BAM_DESC_CNT_TRSHLD___M   0x0000FFFF   
#define   LPASS_QCA_SB_BAM_DESC_CNT_TRSHLD___S                 0

#define LPASS_QCA_SB_BAM_IRQ_STTS                 (0x17204014)
#define   LPASS_QCA_SB_BAM_IRQ_STTS___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_STTS___POR        0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_STTS__BAM_TIMER_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_STTS__BAM_EMPTY_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_STTS__BAM_ERROR_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_STTS__BAM_HRESP_ERR_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_STTS__BAM_TIMER_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_IRQ_STTS__BAM_TIMER_IRQ___S               4
#define   LPASS_QCA_SB_BAM_IRQ_STTS__BAM_EMPTY_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_IRQ_STTS__BAM_EMPTY_IRQ___S               3
#define   LPASS_QCA_SB_BAM_IRQ_STTS__BAM_ERROR_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_IRQ_STTS__BAM_ERROR_IRQ___S               2
#define   LPASS_QCA_SB_BAM_IRQ_STTS__BAM_HRESP_ERR_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_IRQ_STTS__BAM_HRESP_ERR_IRQ___S               1
#define   LPASS_QCA_SB_BAM_IRQ_STTS___M          0x0000001E   
#define   LPASS_QCA_SB_BAM_IRQ_STTS___S                        1

#define LPASS_QCA_SB_BAM_IRQ_CLR                  (0x17204018)
#define   LPASS_QCA_SB_BAM_IRQ_CLR___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_IRQ_CLR___POR         0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_CLR__BAM_TIMER_CLR___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_CLR__BAM_EMPTY_CLR___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_CLR__BAM_ERROR_CLR___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_CLR__BAM_HRESP_ERR_CLR___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_CLR__BAM_TIMER_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_IRQ_CLR__BAM_TIMER_CLR___S               4
#define   LPASS_QCA_SB_BAM_IRQ_CLR__BAM_EMPTY_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_IRQ_CLR__BAM_EMPTY_CLR___S               3
#define   LPASS_QCA_SB_BAM_IRQ_CLR__BAM_ERROR_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_IRQ_CLR__BAM_ERROR_CLR___S               2
#define   LPASS_QCA_SB_BAM_IRQ_CLR__BAM_HRESP_ERR_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_IRQ_CLR__BAM_HRESP_ERR_CLR___S               1
#define   LPASS_QCA_SB_BAM_IRQ_CLR___M           0x0000001E   
#define   LPASS_QCA_SB_BAM_IRQ_CLR___S                         1

#define LPASS_QCA_SB_BAM_IRQ_EN                   (0x1720401C)
#define   LPASS_QCA_SB_BAM_IRQ_EN___RWC             QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_IRQ_EN___POR          0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_EN__BAM_TIMER_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_EN__BAM_EMPTY_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_EN__BAM_ERROR_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_EN__BAM_HRESP_ERR_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_EN__BAM_TIMER_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_IRQ_EN__BAM_TIMER_EN___S               4
#define   LPASS_QCA_SB_BAM_IRQ_EN__BAM_EMPTY_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_IRQ_EN__BAM_EMPTY_EN___S               3
#define   LPASS_QCA_SB_BAM_IRQ_EN__BAM_ERROR_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_IRQ_EN__BAM_ERROR_EN___S               2
#define   LPASS_QCA_SB_BAM_IRQ_EN__BAM_HRESP_ERR_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_IRQ_EN__BAM_HRESP_ERR_EN___S               1
#define   LPASS_QCA_SB_BAM_IRQ_EN___M            0x0000001E   
#define   LPASS_QCA_SB_BAM_IRQ_EN___S                          1

#define LPASS_QCA_SB_BAM_CNFG_BITS                (0x1720407C)
#define   LPASS_QCA_SB_BAM_CNFG_BITS___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_CNFG_BITS___POR       0x00000000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__AOS_OVERFLOW_PRVNT___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__MULTIPLE_EVENTS_DESC_AVAIL_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__MULTIPLE_EVENTS_SIZE_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_ZLT_W_CD_SUPPORT___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_CD_ENABLE___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_AU_ACCUMED___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_PSM_P_HD_DATA___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_REG_P_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_DSC_AVL_P_RST___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_RETR_SVPNT___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_CSW_ACK_IDL___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_BLK_CSW___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_P_RES___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_SI_P_RES___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_AU_P_RES___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_PSM_P_RES___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_PSM_CSW_REQ___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_SB_CLK_REQ___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_IBC_DISABLE___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_NO_EXT_P_RST___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_FULL_PIPE___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_ADML_SYNC_BRIDGE___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_PIPE_CNFG___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_ADML_DEEP_CONS_FIFO___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_ADML_INCR4_EN_N___POR 0x0
#define   LPASS_QCA_SB_BAM_CNFG_BITS__AOS_OVERFLOW_PRVNT___M 0x80000000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__AOS_OVERFLOW_PRVNT___S              31
#define   LPASS_QCA_SB_BAM_CNFG_BITS__MULTIPLE_EVENTS_DESC_AVAIL_EN___M 0x40000000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__MULTIPLE_EVENTS_DESC_AVAIL_EN___S              30
#define   LPASS_QCA_SB_BAM_CNFG_BITS__MULTIPLE_EVENTS_SIZE_EN___M 0x20000000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__MULTIPLE_EVENTS_SIZE_EN___S              29
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_ZLT_W_CD_SUPPORT___M 0x10000000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_ZLT_W_CD_SUPPORT___S              28
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_CD_ENABLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_CD_ENABLE___S              27
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_AU_ACCUMED___M 0x04000000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_AU_ACCUMED___S              26
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_PSM_P_HD_DATA___M 0x02000000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_PSM_P_HD_DATA___S              25
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_REG_P_EN___M 0x01000000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_REG_P_EN___S              24
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_DSC_AVL_P_RST___M 0x00800000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_DSC_AVL_P_RST___S              23
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_RETR_SVPNT___M 0x00400000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_RETR_SVPNT___S              22
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_CSW_ACK_IDL___M 0x00200000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_CSW_ACK_IDL___S              21
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_BLK_CSW___M 0x00100000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_BLK_CSW___S              20
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_P_RES___M 0x00080000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_WB_P_RES___S              19
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_SI_P_RES___M 0x00040000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_SI_P_RES___S              18
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_AU_P_RES___M 0x00020000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_AU_P_RES___S              17
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_PSM_P_RES___M 0x00010000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_PSM_P_RES___S              16
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_PSM_CSW_REQ___M 0x00008000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_PSM_CSW_REQ___S              15
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_SB_CLK_REQ___M 0x00004000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_SB_CLK_REQ___S              14
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_IBC_DISABLE___M 0x00002000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_IBC_DISABLE___S              13
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_NO_EXT_P_RST___M 0x00001000
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_NO_EXT_P_RST___S              12
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_FULL_PIPE___M 0x00000800
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_FULL_PIPE___S              11
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_ADML_SYNC_BRIDGE___M 0x00000008
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_ADML_SYNC_BRIDGE___S               3
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_PIPE_CNFG___M 0x00000004
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_PIPE_CNFG___S               2
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_ADML_DEEP_CONS_FIFO___M 0x00000002
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_ADML_DEEP_CONS_FIFO___S               1
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_ADML_INCR4_EN_N___M 0x00000001
#define   LPASS_QCA_SB_BAM_CNFG_BITS__BAM_ADML_INCR4_EN_N___S               0
#define   LPASS_QCA_SB_BAM_CNFG_BITS___M         0xFFFFF80F   
#define   LPASS_QCA_SB_BAM_CNFG_BITS___S                       0

#define LPASS_QCA_SB_BAM_CNFG_BITS_2              (0x17204084)
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2___POR     0x0000000F
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2__SUP_GRP_LOCKER_RST_SUPPORT___POR 0x1
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2__ACTIVE_PIPE_RST_SUPPORT___POR 0x1
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2__NO_SW_OFFSET_REVERT_BACK___POR 0x1
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2__CNFG_NO_ACCEPT_AT_FIFO_FULL___POR 0x1
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2__SUP_GRP_LOCKER_RST_SUPPORT___M 0x00000008
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2__SUP_GRP_LOCKER_RST_SUPPORT___S               3
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2__ACTIVE_PIPE_RST_SUPPORT___M 0x00000004
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2__ACTIVE_PIPE_RST_SUPPORT___S               2
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2__NO_SW_OFFSET_REVERT_BACK___M 0x00000002
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2__NO_SW_OFFSET_REVERT_BACK___S               1
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2__CNFG_NO_ACCEPT_AT_FIFO_FULL___M 0x00000001
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2__CNFG_NO_ACCEPT_AT_FIFO_FULL___S               0
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2___M       0x0000000F   
#define   LPASS_QCA_SB_BAM_CNFG_BITS_2___S                     0

#define LPASS_QCA_SB_BAM_REVISION                 (0x17205000)
#define   LPASS_QCA_SB_BAM_REVISION___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_REVISION__INACTIV_TMR_BASE___M 0xFF000000
#define   LPASS_QCA_SB_BAM_REVISION__INACTIV_TMR_BASE___S              24
#define   LPASS_QCA_SB_BAM_REVISION__CMD_DESC_EN___M 0x00800000
#define   LPASS_QCA_SB_BAM_REVISION__CMD_DESC_EN___S              23
#define   LPASS_QCA_SB_BAM_REVISION__DESC_CACHE_DEPTH___M 0x00600000
#define   LPASS_QCA_SB_BAM_REVISION__DESC_CACHE_DEPTH___S              21
#define   LPASS_QCA_SB_BAM_REVISION__NUM_INACTIV_TMRS___M 0x00100000
#define   LPASS_QCA_SB_BAM_REVISION__NUM_INACTIV_TMRS___S              20
#define   LPASS_QCA_SB_BAM_REVISION__INACTIV_TMRS_EXST___M 0x00080000
#define   LPASS_QCA_SB_BAM_REVISION__INACTIV_TMRS_EXST___S              19
#define   LPASS_QCA_SB_BAM_REVISION__HIGH_FREQUENCY_BAM___M 0x00040000
#define   LPASS_QCA_SB_BAM_REVISION__HIGH_FREQUENCY_BAM___S              18
#define   LPASS_QCA_SB_BAM_REVISION__BAM_HAS_NO_BYPASS___M 0x00020000
#define   LPASS_QCA_SB_BAM_REVISION__BAM_HAS_NO_BYPASS___S              17
#define   LPASS_QCA_SB_BAM_REVISION__SECURED___M 0x00010000
#define   LPASS_QCA_SB_BAM_REVISION__SECURED___S              16
#define   LPASS_QCA_SB_BAM_REVISION__USE_VMIDMT___M 0x00008000
#define   LPASS_QCA_SB_BAM_REVISION__USE_VMIDMT___S              15
#define   LPASS_QCA_SB_BAM_REVISION__AXI_ACTIVE___M 0x00004000
#define   LPASS_QCA_SB_BAM_REVISION__AXI_ACTIVE___S              14
#define   LPASS_QCA_SB_BAM_REVISION__CE_BUFFER_SIZE___M 0x00003000
#define   LPASS_QCA_SB_BAM_REVISION__CE_BUFFER_SIZE___S              12
#define   LPASS_QCA_SB_BAM_REVISION__NUM_EES___M 0x00000F00
#define   LPASS_QCA_SB_BAM_REVISION__NUM_EES___S               8
#define   LPASS_QCA_SB_BAM_REVISION__REVISION___M 0x000000FF
#define   LPASS_QCA_SB_BAM_REVISION__REVISION___S               0
#define   LPASS_QCA_SB_BAM_REVISION___M          0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_REVISION___S                        0

#define LPASS_QCA_SB_BAM_SW_VERSION               (0x17205004)
#define   LPASS_QCA_SB_BAM_SW_VERSION___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_SW_VERSION___POR      0x10070004
#define   LPASS_QCA_SB_BAM_SW_VERSION__MAJOR___POR 0x1
#define   LPASS_QCA_SB_BAM_SW_VERSION__MINOR___POR 0x007
#define   LPASS_QCA_SB_BAM_SW_VERSION__STEP___POR 0x0004
#define   LPASS_QCA_SB_BAM_SW_VERSION__MAJOR___M 0xF0000000
#define   LPASS_QCA_SB_BAM_SW_VERSION__MAJOR___S              28
#define   LPASS_QCA_SB_BAM_SW_VERSION__MINOR___M 0x0FFF0000
#define   LPASS_QCA_SB_BAM_SW_VERSION__MINOR___S              16
#define   LPASS_QCA_SB_BAM_SW_VERSION__STEP___M  0x0000FFFF
#define   LPASS_QCA_SB_BAM_SW_VERSION__STEP___S                0
#define   LPASS_QCA_SB_BAM_SW_VERSION___M        0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_SW_VERSION___S                      0

#define LPASS_QCA_SB_BAM_NUM_PIPES                (0x17205008)
#define   LPASS_QCA_SB_BAM_NUM_PIPES___RWC          QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_NUM_PIPES__BAM_NON_PIPE_GRP___M 0xFF000000
#define   LPASS_QCA_SB_BAM_NUM_PIPES__BAM_NON_PIPE_GRP___S              24
#define   LPASS_QCA_SB_BAM_NUM_PIPES__PERIPH_NON_PIPE_GRP___M 0x00FF0000
#define   LPASS_QCA_SB_BAM_NUM_PIPES__PERIPH_NON_PIPE_GRP___S              16
#define   LPASS_QCA_SB_BAM_NUM_PIPES__BAM_DATA_ADDR_BUS_WIDTH___M 0x0000C000
#define   LPASS_QCA_SB_BAM_NUM_PIPES__BAM_DATA_ADDR_BUS_WIDTH___S              14
#define   LPASS_QCA_SB_BAM_NUM_PIPES__BAM_NUM_PIPES___M 0x000000FF
#define   LPASS_QCA_SB_BAM_NUM_PIPES__BAM_NUM_PIPES___S               0
#define   LPASS_QCA_SB_BAM_NUM_PIPES___M         0xFFFFC0FF   
#define   LPASS_QCA_SB_BAM_NUM_PIPES___S                       0

#define LPASS_QCA_SB_BAM_TEST_BUS_SEL             (0x17205010)
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL___POR    0x00000000
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__SW_EVENTS_ZERO___POR 0x0
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__SW_EVENTS_SEL___POR 0x0
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__BAM_DATA_ERASE___POR 0x0
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__BAM_DATA_FLUSH___POR 0x0
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__BAM_CLK_ALWAYS_ON___POR 0x0
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__BAM_TESTBUS_SEL___POR 0x00
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__SW_EVENTS_ZERO___M 0x00200000
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__SW_EVENTS_ZERO___S              21
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__SW_EVENTS_SEL___M 0x00180000
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__SW_EVENTS_SEL___S              19
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__BAM_DATA_ERASE___M 0x00040000
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__BAM_DATA_ERASE___S              18
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__BAM_DATA_FLUSH___M 0x00020000
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__BAM_DATA_FLUSH___S              17
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__BAM_CLK_ALWAYS_ON___M 0x00010000
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__BAM_CLK_ALWAYS_ON___S              16
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__BAM_TESTBUS_SEL___M 0x0000007F
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL__BAM_TESTBUS_SEL___S               0
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL___M      0x003F007F   
#define   LPASS_QCA_SB_BAM_TEST_BUS_SEL___S                    0

#define LPASS_QCA_SB_BAM_TEST_BUS_REG             (0x17205014)
#define   LPASS_QCA_SB_BAM_TEST_BUS_REG___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_TEST_BUS_REG___POR    0x00000000
#define   LPASS_QCA_SB_BAM_TEST_BUS_REG__BAM_TESTBUS_REG___POR 0x00000000
#define   LPASS_QCA_SB_BAM_TEST_BUS_REG__BAM_TESTBUS_REG___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_TEST_BUS_REG__BAM_TESTBUS_REG___S               0
#define   LPASS_QCA_SB_BAM_TEST_BUS_REG___M      0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_TEST_BUS_REG___S                    0

#define LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS     (0x17205024)
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS___POR 0x00000000
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HVMID___POR 0x00
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_DIRECT_MODE___POR 0x0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HCID___POR 0x00
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HPROT___POR 0x0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HBURST___POR 0x0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HSIZE___POR 0x0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HWRITE___POR 0x0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HTRANS___POR 0x0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HVMID___M 0x007C0000
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HVMID___S              18
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_DIRECT_MODE___M 0x00020000
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_DIRECT_MODE___S              17
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HCID___M 0x0001F000
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HCID___S              12
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HPROT___M 0x00000F00
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HPROT___S               8
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HBURST___M 0x000000E0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HBURST___S               5
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HSIZE___M 0x00000018
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HSIZE___S               3
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HWRITE___M 0x00000004
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HWRITE___S               2
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HTRANS___M 0x00000003
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS__BAM_ERR_HTRANS___S               0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS___M 0x007FFFFF   
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_CTRLS___S               0

#define LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR      (0x17205028)
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR___POR 0x00000000
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR__BAM_ERR_ADDR___POR 0x00000000
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR__BAM_ERR_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR__BAM_ERR_ADDR___S               0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR___S               0

#define LPASS_QCA_SB_BAM_AHB_MASTER_ERR_DATA      (0x1720502C)
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_DATA___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_DATA___POR 0x00000000
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_DATA__BAM_ERR_DATA___POR 0x00000000
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_DATA__BAM_ERR_DATA___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_DATA__BAM_ERR_DATA___S               0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_DATA___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_DATA___S               0

#define LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_LSB  (0x17205100)
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_LSB___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_LSB___POR 0x00000000
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_LSB__BAM_ERR_ADDR___POR 0x00000000
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_LSB__BAM_ERR_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_LSB__BAM_ERR_ADDR___S               0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_LSB___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_LSB___S               0

#define LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_MSB  (0x17205104)
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_MSB___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_MSB___POR 0x00000000
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_MSB__BAM_ERR_ADDR___POR 0x0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_MSB__BAM_ERR_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_MSB__BAM_ERR_ADDR___S               0
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_MSB___M 0x0000000F   
#define   LPASS_QCA_SB_BAM_AHB_MASTER_ERR_ADDR_MSB___S               0

#define LPASS_QCA_SB_BAM_TRUST_REG                (0x17206000)
#define   LPASS_QCA_SB_BAM_TRUST_REG___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_TRUST_REG___POR       0x00000000
#define   LPASS_QCA_SB_BAM_TRUST_REG__LOCK_EE_CTRL___POR 0x0
#define   LPASS_QCA_SB_BAM_TRUST_REG__BAM_VMID___POR 0x00
#define   LPASS_QCA_SB_BAM_TRUST_REG__BAM_RST_BLOCK___POR 0x0
#define   LPASS_QCA_SB_BAM_TRUST_REG__BAM_EE___POR 0x0
#define   LPASS_QCA_SB_BAM_TRUST_REG__LOCK_EE_CTRL___M 0x00002000
#define   LPASS_QCA_SB_BAM_TRUST_REG__LOCK_EE_CTRL___S              13
#define   LPASS_QCA_SB_BAM_TRUST_REG__BAM_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_TRUST_REG__BAM_VMID___S               8
#define   LPASS_QCA_SB_BAM_TRUST_REG__BAM_RST_BLOCK___M 0x00000080
#define   LPASS_QCA_SB_BAM_TRUST_REG__BAM_RST_BLOCK___S               7
#define   LPASS_QCA_SB_BAM_TRUST_REG__BAM_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_TRUST_REG__BAM_EE___S               0
#define   LPASS_QCA_SB_BAM_TRUST_REG___M         0x00003F87   
#define   LPASS_QCA_SB_BAM_TRUST_REG___S                       0

#define LPASS_QCA_SB_BAM_P_TRUST_REGn(n) (0x17206020+0x4*(n))
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn___POR    0x00000000
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn__BAM_P_VMID___POR 0x00
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn__BAM_P_SUP_GROUP___POR 0x00
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn__BAM_P_EE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn__BAM_P_EE___S               0
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn___M      0x00001FFF   
#define   LPASS_QCA_SB_BAM_P_TRUST_REGn___S                    0
#define LPASS_QCA_SB_BAM_P_TRUST_REG0             (0x17206020)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG0___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG0__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG0__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG0__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG0__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG0__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG0__BAM_P_EE___S               0
#define LPASS_QCA_SB_BAM_P_TRUST_REG1             (0x17206024)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG1___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG1__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG1__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG1__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG1__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG1__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG1__BAM_P_EE___S               0
#define LPASS_QCA_SB_BAM_P_TRUST_REG2             (0x17206028)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG2___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG2__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG2__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG2__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG2__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG2__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG2__BAM_P_EE___S               0
#define LPASS_QCA_SB_BAM_P_TRUST_REG3             (0x1720602C)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG3___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG3__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG3__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG3__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG3__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG3__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG3__BAM_P_EE___S               0
#define LPASS_QCA_SB_BAM_P_TRUST_REG4             (0x17206030)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG4___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG4__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG4__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG4__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG4__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG4__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG4__BAM_P_EE___S               0
#define LPASS_QCA_SB_BAM_P_TRUST_REG5             (0x17206034)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG5___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG5__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG5__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG5__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG5__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG5__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG5__BAM_P_EE___S               0
#define LPASS_QCA_SB_BAM_P_TRUST_REG6             (0x17206038)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG6___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG6__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG6__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG6__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG6__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG6__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG6__BAM_P_EE___S               0
#define LPASS_QCA_SB_BAM_P_TRUST_REG7             (0x1720603C)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG7___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG7__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG7__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG7__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG7__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG7__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG7__BAM_P_EE___S               0
#define LPASS_QCA_SB_BAM_P_TRUST_REG8             (0x17206040)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG8___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG8__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG8__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG8__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG8__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG8__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG8__BAM_P_EE___S               0
#define LPASS_QCA_SB_BAM_P_TRUST_REG9             (0x17206044)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG9___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG9__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG9__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG9__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG9__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG9__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG9__BAM_P_EE___S               0
#define LPASS_QCA_SB_BAM_P_TRUST_REG10            (0x17206048)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG10___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG10__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG10__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG10__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG10__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG10__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG10__BAM_P_EE___S               0
#define LPASS_QCA_SB_BAM_P_TRUST_REG11            (0x1720604C)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG11___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG11__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG11__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG11__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG11__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG11__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG11__BAM_P_EE___S               0
#define LPASS_QCA_SB_BAM_P_TRUST_REG12            (0x17206050)
#define   LPASS_QCA_SB_BAM_P_TRUST_REG12___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TRUST_REG12__BAM_P_VMID___M 0x00001F00
#define   LPASS_QCA_SB_BAM_P_TRUST_REG12__BAM_P_VMID___S               8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG12__BAM_P_SUP_GROUP___M 0x000000F8
#define   LPASS_QCA_SB_BAM_P_TRUST_REG12__BAM_P_SUP_GROUP___S               3
#define   LPASS_QCA_SB_BAM_P_TRUST_REG12__BAM_P_EE___M 0x00000007
#define   LPASS_QCA_SB_BAM_P_TRUST_REG12__BAM_P_EE___S               0

#define LPASS_QCA_SB_BAM_IRQ_SRCS_EEn(n) (0x17207000+0x1000*(n))
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn_nMIN 0    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn_nMAX 3    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn_ELEM 4    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn___POR    0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn__BAM_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn__P_IRQ___POR 0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn__BAM_IRQ___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn__BAM_IRQ___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn__P_IRQ___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn__P_IRQ___S               0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn___M      0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EEn___S                    0
#define LPASS_QCA_SB_BAM_IRQ_SRCS_EE0             (0x17207000)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE0___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE0__BAM_IRQ___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE0__BAM_IRQ___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE0__P_IRQ___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE0__P_IRQ___S               0
#define LPASS_QCA_SB_BAM_IRQ_SRCS_EE1             (0x17208000)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE1___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE1__BAM_IRQ___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE1__BAM_IRQ___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE1__P_IRQ___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE1__P_IRQ___S               0
#define LPASS_QCA_SB_BAM_IRQ_SRCS_EE2             (0x17209000)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE2___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE2__BAM_IRQ___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE2__BAM_IRQ___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE2__P_IRQ___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE2__P_IRQ___S               0
#define LPASS_QCA_SB_BAM_IRQ_SRCS_EE3             (0x1720A000)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE3___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE3__BAM_IRQ___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE3__BAM_IRQ___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE3__P_IRQ___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_EE3__P_IRQ___S               0

#define LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn(n) (0x17207004+0x1000*(n))
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn_nMIN 0    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn_nMAX 3    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn_ELEM 4    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn__BAM_IRQ_MSK___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn__P_IRQ_MSK___POR 0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn__BAM_IRQ_MSK___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn__BAM_IRQ_MSK___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn__BAM_IRQ_MSK__DISABLE_BAM_INTERRUPT             0x0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn__BAM_IRQ_MSK__ENABLE_BAM_INTERRUPT             0x1
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn__P_IRQ_MSK___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn__P_IRQ_MSK___S               0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn__P_IRQ_MSK__DISABLE_PIPE_INTERRUPT      0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn__P_IRQ_MSK__ENABLE_PIPE_INTERRUPT      0x00000001
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn___M  0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EEn___S                0
#define LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE0         (0x17207004)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE0___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE0__BAM_IRQ_MSK___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE0__BAM_IRQ_MSK___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE0__P_IRQ_MSK___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE0__P_IRQ_MSK___S               0
#define LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE1         (0x17208004)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE1___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE1__BAM_IRQ_MSK___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE1__BAM_IRQ_MSK___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE1__P_IRQ_MSK___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE1__P_IRQ_MSK___S               0
#define LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE2         (0x17209004)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE2___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE2__BAM_IRQ_MSK___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE2__BAM_IRQ_MSK___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE2__P_IRQ_MSK___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE2__P_IRQ_MSK___S               0
#define LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE3         (0x1720A004)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE3___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE3__BAM_IRQ_MSK___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE3__BAM_IRQ_MSK___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE3__P_IRQ_MSK___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK_EE3__P_IRQ_MSK___S               0

#define LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn(n) (0x17207008+0x1000*(n))
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn_nMIN 0    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn_nMAX 3    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn_ELEM 4    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn__BAM_IRQ_UNMASKED___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn__P_IRQ_UNMASKED___POR 0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn__BAM_IRQ_UNMASKED___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn__BAM_IRQ_UNMASKED___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn__P_IRQ_UNMASKED___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn__P_IRQ_UNMASKED___S               0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EEn___S               0
#define LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE0    (0x17207008)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE0___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE0__BAM_IRQ_UNMASKED___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE0__BAM_IRQ_UNMASKED___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE0__P_IRQ_UNMASKED___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE0__P_IRQ_UNMASKED___S               0
#define LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE1    (0x17208008)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE1___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE1__BAM_IRQ_UNMASKED___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE1__BAM_IRQ_UNMASKED___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE1__P_IRQ_UNMASKED___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE1__P_IRQ_UNMASKED___S               0
#define LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE2    (0x17209008)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE2___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE2__BAM_IRQ_UNMASKED___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE2__BAM_IRQ_UNMASKED___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE2__P_IRQ_UNMASKED___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE2__P_IRQ_UNMASKED___S               0
#define LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE3    (0x1720A008)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE3___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE3__BAM_IRQ_UNMASKED___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE3__BAM_IRQ_UNMASKED___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE3__P_IRQ_UNMASKED___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED_EE3__P_IRQ_UNMASKED___S               0

#define LPASS_QCA_SB_BAM_PIPE_ATTR_EEn(n) (0x1720700C+0x1000*(n))
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn_nMIN 0    
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn_nMAX 3    
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn_ELEM 4    
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn___RWC      QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn___POR   0x00000000
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn__BAM_ENABLED___POR 0x0
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn__P_ATTR___POR 0x00000000
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn__BAM_ENABLED___M 0x80000000
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn__BAM_ENABLED___S              31
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn__P_ATTR___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn__P_ATTR___S               0
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn___M     0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EEn___S                   0
#define LPASS_QCA_SB_BAM_PIPE_ATTR_EE0            (0x1720700C)
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE0___RWC      QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE0__BAM_ENABLED___M 0x80000000
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE0__BAM_ENABLED___S              31
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE0__P_ATTR___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE0__P_ATTR___S               0
#define LPASS_QCA_SB_BAM_PIPE_ATTR_EE1            (0x1720800C)
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE1___RWC      QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE1__BAM_ENABLED___M 0x80000000
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE1__BAM_ENABLED___S              31
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE1__P_ATTR___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE1__P_ATTR___S               0
#define LPASS_QCA_SB_BAM_PIPE_ATTR_EE2            (0x1720900C)
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE2___RWC      QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE2__BAM_ENABLED___M 0x80000000
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE2__BAM_ENABLED___S              31
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE2__P_ATTR___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE2__P_ATTR___S               0
#define LPASS_QCA_SB_BAM_PIPE_ATTR_EE3            (0x1720A00C)
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE3___RWC      QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE3__BAM_ENABLED___M 0x80000000
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE3__BAM_ENABLED___S              31
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE3__P_ATTR___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_PIPE_ATTR_EE3__P_ATTR___S               0

#define LPASS_QCA_SB_BAM_IRQ_SRCS                 (0x17207010)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS___POR        0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS__BAM_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS__P_IRQ___POR 0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS__BAM_IRQ___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS__BAM_IRQ___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS__P_IRQ___M   0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS__P_IRQ___S                 0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS___M          0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_IRQ_SRCS___S                        0

#define LPASS_QCA_SB_BAM_IRQ_SRCS_MSK             (0x17207014)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK___POR    0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK__BAM_IRQ_MSK___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK__P_IRQ_MSK___POR 0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK__BAM_IRQ_MSK___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK__BAM_IRQ_MSK___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK__BAM_IRQ_MSK__DISABLE_BAM_INTERRUPT             0x0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK__BAM_IRQ_MSK__ENABLE_BAM_INTERRUPT             0x1
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK__P_IRQ_MSK___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK__P_IRQ_MSK___S               0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK__P_IRQ_MSK__DISABLE_PIPE_INTERRUPT      0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK__P_IRQ_MSK__ENABLE_PIPE_INTERRUPT      0x00000001
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK___M      0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_MSK___S                    0

#define LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED        (0x17207018)
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED___POR 0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED__BAM_IRQ_UNMASKED___POR 0x0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED__P_IRQ_UNMASKED___POR 0x00000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED__BAM_IRQ_UNMASKED___M 0x80000000
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED__BAM_IRQ_UNMASKED___S              31
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED__P_IRQ_UNMASKED___M 0x7FFFFFFF
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED__P_IRQ_UNMASKED___S               0
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_IRQ_SRCS_UNMASKED___S               0

#define LPASS_QCA_SB_BAM_P_CTRLn(n)      (0x17217000+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_CTRLn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_CTRLn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_CTRLn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_CTRLn___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRLn___POR         0x00000000
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_LOCK_GROUP___POR 0x00
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_WRITE_NWD___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_PREFETCH_LIMIT___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_AUTO_EOB_SEL___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_AUTO_EOB___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_SYS_MODE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_SYS_STRM___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_DIRECTION___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_EN___POR   0x0
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_EN___M     0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRLn__P_EN___S                   1
#define   LPASS_QCA_SB_BAM_P_CTRLn___M           0x001F0FFA   
#define   LPASS_QCA_SB_BAM_P_CTRLn___S                         1
#define LPASS_QCA_SB_BAM_P_CTRL0                  (0x17217000)
#define   LPASS_QCA_SB_BAM_P_CTRL0___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_EN___M     0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL0__P_EN___S                   1
#define LPASS_QCA_SB_BAM_P_CTRL1                  (0x17218000)
#define   LPASS_QCA_SB_BAM_P_CTRL1___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_EN___M     0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL1__P_EN___S                   1
#define LPASS_QCA_SB_BAM_P_CTRL2                  (0x17219000)
#define   LPASS_QCA_SB_BAM_P_CTRL2___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_EN___M     0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL2__P_EN___S                   1
#define LPASS_QCA_SB_BAM_P_CTRL3                  (0x1721A000)
#define   LPASS_QCA_SB_BAM_P_CTRL3___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_EN___M     0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL3__P_EN___S                   1
#define LPASS_QCA_SB_BAM_P_CTRL4                  (0x1721B000)
#define   LPASS_QCA_SB_BAM_P_CTRL4___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_EN___M     0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL4__P_EN___S                   1
#define LPASS_QCA_SB_BAM_P_CTRL5                  (0x1721C000)
#define   LPASS_QCA_SB_BAM_P_CTRL5___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_EN___M     0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL5__P_EN___S                   1
#define LPASS_QCA_SB_BAM_P_CTRL6                  (0x1721D000)
#define   LPASS_QCA_SB_BAM_P_CTRL6___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_EN___M     0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL6__P_EN___S                   1
#define LPASS_QCA_SB_BAM_P_CTRL7                  (0x1721E000)
#define   LPASS_QCA_SB_BAM_P_CTRL7___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_EN___M     0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL7__P_EN___S                   1
#define LPASS_QCA_SB_BAM_P_CTRL8                  (0x1721F000)
#define   LPASS_QCA_SB_BAM_P_CTRL8___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_EN___M     0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL8__P_EN___S                   1
#define LPASS_QCA_SB_BAM_P_CTRL9                  (0x17220000)
#define   LPASS_QCA_SB_BAM_P_CTRL9___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_EN___M     0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL9__P_EN___S                   1
#define LPASS_QCA_SB_BAM_P_CTRL10                 (0x17221000)
#define   LPASS_QCA_SB_BAM_P_CTRL10___RWC           QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_EN___M    0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL10__P_EN___S                  1
#define LPASS_QCA_SB_BAM_P_CTRL11                 (0x17222000)
#define   LPASS_QCA_SB_BAM_P_CTRL11___RWC           QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_EN___M    0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL11__P_EN___S                  1
#define LPASS_QCA_SB_BAM_P_CTRL12                 (0x17223000)
#define   LPASS_QCA_SB_BAM_P_CTRL12___RWC           QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_LOCK_GROUP___M 0x001F0000
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_LOCK_GROUP___S              16
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_WRITE_NWD___M 0x00000800
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_WRITE_NWD___S              11
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_PREFETCH_LIMIT___M 0x00000600
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_PREFETCH_LIMIT___S               9
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_AUTO_EOB_SEL___M 0x00000180
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_AUTO_EOB_SEL___S               7
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_AUTO_EOB___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_AUTO_EOB___S               6
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_SYS_MODE___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_SYS_MODE___S               5
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_SYS_STRM___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_SYS_STRM___S               4
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_DIRECTION___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_DIRECTION___S               3
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_EN___M    0x00000002
#define   LPASS_QCA_SB_BAM_P_CTRL12__P_EN___S                  1

#define LPASS_QCA_SB_BAM_P_RSTn(n)       (0x17217004+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_RSTn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_RSTn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_RSTn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_RSTn___RWC             QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RSTn___POR          0x00000000
#define   LPASS_QCA_SB_BAM_P_RSTn__P_SW_RST___POR 0x0
#define   LPASS_QCA_SB_BAM_P_RSTn__P_SW_RST___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_RSTn__P_SW_RST___S                0
#define   LPASS_QCA_SB_BAM_P_RSTn___M            0x00000001   
#define   LPASS_QCA_SB_BAM_P_RSTn___S                          0
#define LPASS_QCA_SB_BAM_P_RST0                   (0x17217004)
#define   LPASS_QCA_SB_BAM_P_RST0___RWC             QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST0__P_SW_RST___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_RST0__P_SW_RST___S                0
#define LPASS_QCA_SB_BAM_P_RST1                   (0x17218004)
#define   LPASS_QCA_SB_BAM_P_RST1___RWC             QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST1__P_SW_RST___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_RST1__P_SW_RST___S                0
#define LPASS_QCA_SB_BAM_P_RST2                   (0x17219004)
#define   LPASS_QCA_SB_BAM_P_RST2___RWC             QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST2__P_SW_RST___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_RST2__P_SW_RST___S                0
#define LPASS_QCA_SB_BAM_P_RST3                   (0x1721A004)
#define   LPASS_QCA_SB_BAM_P_RST3___RWC             QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST3__P_SW_RST___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_RST3__P_SW_RST___S                0
#define LPASS_QCA_SB_BAM_P_RST4                   (0x1721B004)
#define   LPASS_QCA_SB_BAM_P_RST4___RWC             QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST4__P_SW_RST___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_RST4__P_SW_RST___S                0
#define LPASS_QCA_SB_BAM_P_RST5                   (0x1721C004)
#define   LPASS_QCA_SB_BAM_P_RST5___RWC             QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST5__P_SW_RST___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_RST5__P_SW_RST___S                0
#define LPASS_QCA_SB_BAM_P_RST6                   (0x1721D004)
#define   LPASS_QCA_SB_BAM_P_RST6___RWC             QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST6__P_SW_RST___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_RST6__P_SW_RST___S                0
#define LPASS_QCA_SB_BAM_P_RST7                   (0x1721E004)
#define   LPASS_QCA_SB_BAM_P_RST7___RWC             QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST7__P_SW_RST___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_RST7__P_SW_RST___S                0
#define LPASS_QCA_SB_BAM_P_RST8                   (0x1721F004)
#define   LPASS_QCA_SB_BAM_P_RST8___RWC             QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST8__P_SW_RST___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_RST8__P_SW_RST___S                0
#define LPASS_QCA_SB_BAM_P_RST9                   (0x17220004)
#define   LPASS_QCA_SB_BAM_P_RST9___RWC             QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST9__P_SW_RST___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_RST9__P_SW_RST___S                0
#define LPASS_QCA_SB_BAM_P_RST10                  (0x17221004)
#define   LPASS_QCA_SB_BAM_P_RST10___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST10__P_SW_RST___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_RST10__P_SW_RST___S               0
#define LPASS_QCA_SB_BAM_P_RST11                  (0x17222004)
#define   LPASS_QCA_SB_BAM_P_RST11___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST11__P_SW_RST___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_RST11__P_SW_RST___S               0
#define LPASS_QCA_SB_BAM_P_RST12                  (0x17223004)
#define   LPASS_QCA_SB_BAM_P_RST12___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_RST12__P_SW_RST___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_RST12__P_SW_RST___S               0

#define LPASS_QCA_SB_BAM_P_HALTn(n)      (0x17217008+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_HALTn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_HALTn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_HALTn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_HALTn___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALTn___POR         0x00000008
#define   LPASS_QCA_SB_BAM_P_HALTn__P_FORCE_DESC_FIFO_FULL___POR 0x0
#define   LPASS_QCA_SB_BAM_P_HALTn__P_PIPE_EMPTY___POR 0x1
#define   LPASS_QCA_SB_BAM_P_HALTn__P_LAST_DESC_ZLT___POR 0x0
#define   LPASS_QCA_SB_BAM_P_HALTn__P_PROD_HALTED___POR 0x0
#define   LPASS_QCA_SB_BAM_P_HALTn__P_HALT___POR 0x0
#define   LPASS_QCA_SB_BAM_P_HALTn__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALTn__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALTn__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALTn__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALTn__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALTn__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALTn__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALTn__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALTn__P_HALT___M   0x00000001
#define   LPASS_QCA_SB_BAM_P_HALTn__P_HALT___S                 0
#define   LPASS_QCA_SB_BAM_P_HALTn___M           0x0000001F   
#define   LPASS_QCA_SB_BAM_P_HALTn___S                         0
#define LPASS_QCA_SB_BAM_P_HALT0                  (0x17217008)
#define   LPASS_QCA_SB_BAM_P_HALT0___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT0__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT0__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT0__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT0__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT0__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT0__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT0__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT0__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT0__P_HALT___M   0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT0__P_HALT___S                 0
#define LPASS_QCA_SB_BAM_P_HALT1                  (0x17218008)
#define   LPASS_QCA_SB_BAM_P_HALT1___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT1__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT1__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT1__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT1__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT1__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT1__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT1__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT1__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT1__P_HALT___M   0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT1__P_HALT___S                 0
#define LPASS_QCA_SB_BAM_P_HALT2                  (0x17219008)
#define   LPASS_QCA_SB_BAM_P_HALT2___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT2__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT2__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT2__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT2__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT2__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT2__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT2__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT2__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT2__P_HALT___M   0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT2__P_HALT___S                 0
#define LPASS_QCA_SB_BAM_P_HALT3                  (0x1721A008)
#define   LPASS_QCA_SB_BAM_P_HALT3___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT3__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT3__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT3__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT3__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT3__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT3__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT3__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT3__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT3__P_HALT___M   0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT3__P_HALT___S                 0
#define LPASS_QCA_SB_BAM_P_HALT4                  (0x1721B008)
#define   LPASS_QCA_SB_BAM_P_HALT4___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT4__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT4__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT4__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT4__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT4__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT4__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT4__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT4__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT4__P_HALT___M   0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT4__P_HALT___S                 0
#define LPASS_QCA_SB_BAM_P_HALT5                  (0x1721C008)
#define   LPASS_QCA_SB_BAM_P_HALT5___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT5__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT5__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT5__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT5__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT5__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT5__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT5__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT5__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT5__P_HALT___M   0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT5__P_HALT___S                 0
#define LPASS_QCA_SB_BAM_P_HALT6                  (0x1721D008)
#define   LPASS_QCA_SB_BAM_P_HALT6___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT6__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT6__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT6__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT6__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT6__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT6__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT6__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT6__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT6__P_HALT___M   0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT6__P_HALT___S                 0
#define LPASS_QCA_SB_BAM_P_HALT7                  (0x1721E008)
#define   LPASS_QCA_SB_BAM_P_HALT7___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT7__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT7__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT7__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT7__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT7__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT7__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT7__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT7__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT7__P_HALT___M   0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT7__P_HALT___S                 0
#define LPASS_QCA_SB_BAM_P_HALT8                  (0x1721F008)
#define   LPASS_QCA_SB_BAM_P_HALT8___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT8__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT8__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT8__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT8__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT8__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT8__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT8__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT8__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT8__P_HALT___M   0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT8__P_HALT___S                 0
#define LPASS_QCA_SB_BAM_P_HALT9                  (0x17220008)
#define   LPASS_QCA_SB_BAM_P_HALT9___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT9__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT9__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT9__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT9__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT9__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT9__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT9__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT9__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT9__P_HALT___M   0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT9__P_HALT___S                 0
#define LPASS_QCA_SB_BAM_P_HALT10                 (0x17221008)
#define   LPASS_QCA_SB_BAM_P_HALT10___RWC           QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT10__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT10__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT10__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT10__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT10__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT10__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT10__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT10__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT10__P_HALT___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT10__P_HALT___S                0
#define LPASS_QCA_SB_BAM_P_HALT11                 (0x17222008)
#define   LPASS_QCA_SB_BAM_P_HALT11___RWC           QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT11__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT11__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT11__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT11__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT11__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT11__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT11__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT11__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT11__P_HALT___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT11__P_HALT___S                0
#define LPASS_QCA_SB_BAM_P_HALT12                 (0x17223008)
#define   LPASS_QCA_SB_BAM_P_HALT12___RWC           QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_HALT12__P_FORCE_DESC_FIFO_FULL___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_HALT12__P_FORCE_DESC_FIFO_FULL___S               4
#define   LPASS_QCA_SB_BAM_P_HALT12__P_PIPE_EMPTY___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_HALT12__P_PIPE_EMPTY___S               3
#define   LPASS_QCA_SB_BAM_P_HALT12__P_LAST_DESC_ZLT___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_HALT12__P_LAST_DESC_ZLT___S               2
#define   LPASS_QCA_SB_BAM_P_HALT12__P_PROD_HALTED___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_HALT12__P_PROD_HALTED___S               1
#define   LPASS_QCA_SB_BAM_P_HALT12__P_HALT___M  0x00000001
#define   LPASS_QCA_SB_BAM_P_HALT12__P_HALT___S                0

#define LPASS_QCA_SB_BAM_P_IRQ_STTSn(n)  (0x17217010+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn___POR     0x00000000
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_HRESP_ERR_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_PIPE_RST_ERROR_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_TRNSFR_END_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_ERR_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_OUT_OF_DESC_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_WAKE_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_TIMER_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_PRCSD_DESC_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn__P_PRCSD_DESC_IRQ___S               0
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn___M       0x000000FF   
#define   LPASS_QCA_SB_BAM_P_IRQ_STTSn___S                     0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS0              (0x17217010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS0__P_PRCSD_DESC_IRQ___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS1              (0x17218010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS1__P_PRCSD_DESC_IRQ___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS2              (0x17219010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS2__P_PRCSD_DESC_IRQ___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS3              (0x1721A010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS3__P_PRCSD_DESC_IRQ___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS4              (0x1721B010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS4__P_PRCSD_DESC_IRQ___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS5              (0x1721C010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS5__P_PRCSD_DESC_IRQ___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS6              (0x1721D010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS6__P_PRCSD_DESC_IRQ___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS7              (0x1721E010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS7__P_PRCSD_DESC_IRQ___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS8              (0x1721F010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS8__P_PRCSD_DESC_IRQ___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS9              (0x17220010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS9__P_PRCSD_DESC_IRQ___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS10             (0x17221010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS10__P_PRCSD_DESC_IRQ___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS11             (0x17222010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS11__P_PRCSD_DESC_IRQ___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_STTS12             (0x17223010)
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_HRESP_ERR_IRQ___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_HRESP_ERR_IRQ___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_PIPE_RST_ERROR_IRQ___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_PIPE_RST_ERROR_IRQ___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_TRNSFR_END_IRQ___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_TRNSFR_END_IRQ___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_ERR_IRQ___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_ERR_IRQ___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_OUT_OF_DESC_IRQ___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_OUT_OF_DESC_IRQ___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_WAKE_IRQ___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_WAKE_IRQ___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_TIMER_IRQ___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_TIMER_IRQ___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_PRCSD_DESC_IRQ___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_STTS12__P_PRCSD_DESC_IRQ___S               0

#define LPASS_QCA_SB_BAM_P_IRQ_CLRn(n)   (0x17217014+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn___RWC         QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn___POR      0x00000000
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_HRESP_ERR_CLR___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_PIPE_RST_ERROR_CLR___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_TRNSFR_END_CLR___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_ERR_CLR___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_OUT_OF_DESC_CLR___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_WAKE_CLR___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_TIMER_CLR___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_PRCSD_DESC_CLR___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn__P_PRCSD_DESC_CLR___S               0
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn___M        0x000000FF   
#define   LPASS_QCA_SB_BAM_P_IRQ_CLRn___S                      0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR0               (0x17217014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0___RWC         QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR0__P_PRCSD_DESC_CLR___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR1               (0x17218014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1___RWC         QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR1__P_PRCSD_DESC_CLR___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR2               (0x17219014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2___RWC         QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR2__P_PRCSD_DESC_CLR___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR3               (0x1721A014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3___RWC         QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR3__P_PRCSD_DESC_CLR___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR4               (0x1721B014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4___RWC         QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR4__P_PRCSD_DESC_CLR___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR5               (0x1721C014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5___RWC         QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR5__P_PRCSD_DESC_CLR___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR6               (0x1721D014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6___RWC         QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR6__P_PRCSD_DESC_CLR___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR7               (0x1721E014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7___RWC         QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR7__P_PRCSD_DESC_CLR___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR8               (0x1721F014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8___RWC         QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR8__P_PRCSD_DESC_CLR___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR9               (0x17220014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9___RWC         QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR9__P_PRCSD_DESC_CLR___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR10              (0x17221014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10___RWC        QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR10__P_PRCSD_DESC_CLR___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR11              (0x17222014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11___RWC        QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR11__P_PRCSD_DESC_CLR___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_CLR12              (0x17223014)
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12___RWC        QCSR_REG_WO    
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_HRESP_ERR_CLR___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_HRESP_ERR_CLR___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_PIPE_RST_ERROR_CLR___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_PIPE_RST_ERROR_CLR___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_TRNSFR_END_CLR___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_TRNSFR_END_CLR___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_ERR_CLR___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_ERR_CLR___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_OUT_OF_DESC_CLR___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_OUT_OF_DESC_CLR___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_WAKE_CLR___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_WAKE_CLR___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_TIMER_CLR___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_TIMER_CLR___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_PRCSD_DESC_CLR___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_CLR12__P_PRCSD_DESC_CLR___S               0

#define LPASS_QCA_SB_BAM_P_IRQ_ENn(n)    (0x17217018+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn___POR       0x00000000
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_HRESP_ERR_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_PIPE_RST_ERROR_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_TRNSFR_END_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_ERR_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_OUT_OF_DESC_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_WAKE_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_TIMER_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_PRCSD_DESC_EN___POR 0x0
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn__P_PRCSD_DESC_EN___S               0
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn___M         0x000000FF   
#define   LPASS_QCA_SB_BAM_P_IRQ_ENn___S                       0
#define LPASS_QCA_SB_BAM_P_IRQ_EN0                (0x17217018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN0__P_PRCSD_DESC_EN___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_EN1                (0x17218018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN1__P_PRCSD_DESC_EN___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_EN2                (0x17219018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN2__P_PRCSD_DESC_EN___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_EN3                (0x1721A018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN3__P_PRCSD_DESC_EN___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_EN4                (0x1721B018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN4__P_PRCSD_DESC_EN___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_EN5                (0x1721C018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN5__P_PRCSD_DESC_EN___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_EN6                (0x1721D018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN6__P_PRCSD_DESC_EN___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_EN7                (0x1721E018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN7__P_PRCSD_DESC_EN___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_EN8                (0x1721F018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN8__P_PRCSD_DESC_EN___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_EN9                (0x17220018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN9__P_PRCSD_DESC_EN___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_EN10               (0x17221018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10___RWC         QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN10__P_PRCSD_DESC_EN___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_EN11               (0x17222018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11___RWC         QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN11__P_PRCSD_DESC_EN___S               0
#define LPASS_QCA_SB_BAM_P_IRQ_EN12               (0x17223018)
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12___RWC         QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_HRESP_ERR_EN___M 0x00000080
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_HRESP_ERR_EN___S               7
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_PIPE_RST_ERROR_EN___M 0x00000040
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_PIPE_RST_ERROR_EN___S               6
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_TRNSFR_END_EN___M 0x00000020
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_TRNSFR_END_EN___S               5
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_ERR_EN___M 0x00000010
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_ERR_EN___S               4
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_OUT_OF_DESC_EN___M 0x00000008
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_OUT_OF_DESC_EN___S               3
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_WAKE_EN___M 0x00000004
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_WAKE_EN___S               2
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_TIMER_EN___M 0x00000002
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_TIMER_EN___S               1
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_PRCSD_DESC_EN___M 0x00000001
#define   LPASS_QCA_SB_BAM_P_IRQ_EN12__P_PRCSD_DESC_EN___S               0

#define LPASS_QCA_SB_BAM_P_TIMERn(n)     (0x1721701C+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_TIMERn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_TIMERn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_TIMERn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_TIMERn___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMERn___POR        0x00000000
#define   LPASS_QCA_SB_BAM_P_TIMERn__P_TIMER___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_TIMERn__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMERn__P_TIMER___S               0
#define   LPASS_QCA_SB_BAM_P_TIMERn___M          0x0000FFFF   
#define   LPASS_QCA_SB_BAM_P_TIMERn___S                        0
#define LPASS_QCA_SB_BAM_P_TIMER0                 (0x1721701C)
#define   LPASS_QCA_SB_BAM_P_TIMER0___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER0__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER0__P_TIMER___S               0
#define LPASS_QCA_SB_BAM_P_TIMER1                 (0x1721801C)
#define   LPASS_QCA_SB_BAM_P_TIMER1___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER1__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER1__P_TIMER___S               0
#define LPASS_QCA_SB_BAM_P_TIMER2                 (0x1721901C)
#define   LPASS_QCA_SB_BAM_P_TIMER2___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER2__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER2__P_TIMER___S               0
#define LPASS_QCA_SB_BAM_P_TIMER3                 (0x1721A01C)
#define   LPASS_QCA_SB_BAM_P_TIMER3___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER3__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER3__P_TIMER___S               0
#define LPASS_QCA_SB_BAM_P_TIMER4                 (0x1721B01C)
#define   LPASS_QCA_SB_BAM_P_TIMER4___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER4__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER4__P_TIMER___S               0
#define LPASS_QCA_SB_BAM_P_TIMER5                 (0x1721C01C)
#define   LPASS_QCA_SB_BAM_P_TIMER5___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER5__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER5__P_TIMER___S               0
#define LPASS_QCA_SB_BAM_P_TIMER6                 (0x1721D01C)
#define   LPASS_QCA_SB_BAM_P_TIMER6___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER6__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER6__P_TIMER___S               0
#define LPASS_QCA_SB_BAM_P_TIMER7                 (0x1721E01C)
#define   LPASS_QCA_SB_BAM_P_TIMER7___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER7__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER7__P_TIMER___S               0
#define LPASS_QCA_SB_BAM_P_TIMER8                 (0x1721F01C)
#define   LPASS_QCA_SB_BAM_P_TIMER8___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER8__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER8__P_TIMER___S               0
#define LPASS_QCA_SB_BAM_P_TIMER9                 (0x1722001C)
#define   LPASS_QCA_SB_BAM_P_TIMER9___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER9__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER9__P_TIMER___S               0
#define LPASS_QCA_SB_BAM_P_TIMER10                (0x1722101C)
#define   LPASS_QCA_SB_BAM_P_TIMER10___RWC          QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER10__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER10__P_TIMER___S               0
#define LPASS_QCA_SB_BAM_P_TIMER11                (0x1722201C)
#define   LPASS_QCA_SB_BAM_P_TIMER11___RWC          QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER11__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER11__P_TIMER___S               0
#define LPASS_QCA_SB_BAM_P_TIMER12                (0x1722301C)
#define   LPASS_QCA_SB_BAM_P_TIMER12___RWC          QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_TIMER12__P_TIMER___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER12__P_TIMER___S               0

#define LPASS_QCA_SB_BAM_P_TIMER_CTRLn(n) (0x17217020+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn___POR   0x00000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn__P_TIMER_RST___POR 0x0
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn__P_TIMER_RUN___POR 0x0
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn__P_TIMER_MODE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn__P_TIMER_TRSHLD___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn__P_TIMER_TRSHLD___S               0
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn___M     0xE000FFFF   
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRLn___S                   0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL0            (0x17217020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL0___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL0__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL0__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL0__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL0__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL0__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL0__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL0__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL0__P_TIMER_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL1            (0x17218020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL1___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL1__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL1__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL1__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL1__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL1__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL1__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL1__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL1__P_TIMER_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL2            (0x17219020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL2___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL2__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL2__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL2__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL2__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL2__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL2__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL2__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL2__P_TIMER_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL3            (0x1721A020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL3___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL3__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL3__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL3__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL3__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL3__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL3__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL3__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL3__P_TIMER_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL4            (0x1721B020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL4___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL4__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL4__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL4__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL4__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL4__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL4__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL4__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL4__P_TIMER_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL5            (0x1721C020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL5___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL5__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL5__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL5__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL5__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL5__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL5__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL5__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL5__P_TIMER_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL6            (0x1721D020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL6___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL6__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL6__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL6__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL6__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL6__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL6__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL6__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL6__P_TIMER_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL7            (0x1721E020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL7___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL7__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL7__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL7__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL7__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL7__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL7__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL7__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL7__P_TIMER_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL8            (0x1721F020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL8___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL8__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL8__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL8__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL8__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL8__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL8__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL8__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL8__P_TIMER_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL9            (0x17220020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL9___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL9__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL9__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL9__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL9__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL9__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL9__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL9__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL9__P_TIMER_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL10           (0x17221020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL10___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL10__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL10__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL10__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL10__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL10__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL10__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL10__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL10__P_TIMER_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL11           (0x17222020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL11___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL11__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL11__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL11__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL11__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL11__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL11__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL11__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL11__P_TIMER_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_TIMER_CTRL12           (0x17223020)
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL12___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL12__P_TIMER_RST___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL12__P_TIMER_RST___S              31
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL12__P_TIMER_RUN___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL12__P_TIMER_RUN___S              30
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL12__P_TIMER_MODE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL12__P_TIMER_MODE___S              29
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL12__P_TIMER_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_TIMER_CTRL12__P_TIMER_TRSHLD___S               0

#define LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn(n) (0x17217024+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn___POR  0x00000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn__BAM_P_SB_UPDATED___POR 0x0
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn__BAM_P_TOGGLE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn__BAM_P_CTRL___POR 0x0
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn__BAM_P_BYTES_FREE___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn__BAM_P_BYTES_FREE___S               0
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn___M    0x011FFFFF   
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBNDn___S                  0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND0           (0x17217024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND0___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND0__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND0__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND0__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND0__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND0__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND0__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND0__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND0__BAM_P_BYTES_FREE___S               0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND1           (0x17218024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND1___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND1__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND1__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND1__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND1__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND1__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND1__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND1__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND1__BAM_P_BYTES_FREE___S               0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND2           (0x17219024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND2___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND2__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND2__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND2__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND2__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND2__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND2__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND2__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND2__BAM_P_BYTES_FREE___S               0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND3           (0x1721A024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND3___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND3__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND3__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND3__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND3__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND3__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND3__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND3__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND3__BAM_P_BYTES_FREE___S               0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND4           (0x1721B024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND4___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND4__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND4__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND4__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND4__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND4__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND4__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND4__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND4__BAM_P_BYTES_FREE___S               0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND5           (0x1721C024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND5___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND5__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND5__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND5__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND5__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND5__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND5__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND5__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND5__BAM_P_BYTES_FREE___S               0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND6           (0x1721D024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND6___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND6__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND6__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND6__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND6__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND6__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND6__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND6__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND6__BAM_P_BYTES_FREE___S               0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND7           (0x1721E024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND7___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND7__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND7__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND7__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND7__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND7__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND7__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND7__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND7__BAM_P_BYTES_FREE___S               0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND8           (0x1721F024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND8___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND8__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND8__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND8__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND8__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND8__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND8__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND8__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND8__BAM_P_BYTES_FREE___S               0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND9           (0x17220024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND9___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND9__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND9__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND9__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND9__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND9__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND9__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND9__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND9__BAM_P_BYTES_FREE___S               0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND10          (0x17221024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND10___RWC    QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND10__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND10__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND10__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND10__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND10__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND10__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND10__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND10__BAM_P_BYTES_FREE___S               0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND11          (0x17222024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND11___RWC    QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND11__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND11__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND11__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND11__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND11__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND11__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND11__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND11__BAM_P_BYTES_FREE___S               0
#define LPASS_QCA_SB_BAM_P_PRDCR_SDBND12          (0x17223024)
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND12___RWC    QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND12__BAM_P_SB_UPDATED___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND12__BAM_P_SB_UPDATED___S              24
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND12__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND12__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND12__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND12__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND12__BAM_P_BYTES_FREE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PRDCR_SDBND12__BAM_P_BYTES_FREE___S               0

#define LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn(n) (0x17217028+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn___POR  0x00000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_ON_SUCCESS_CTRL___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_ON_SUCCESS_TOGGLE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_SB_UPDATED___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_NWD_TOGGLE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_NWD_TOGGLE_R___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_WAIT_4_ACK___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_TOGGLE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_TOGGLE_R___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_TOGGLE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_CTRL___POR 0x0
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_BYTES_AVAIL___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn__BAM_P_BYTES_AVAIL___S               0
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn___M    0x7FFFFFFF   
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBNDn___S                  0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND0           (0x17217028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND0__BAM_P_BYTES_AVAIL___S               0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND1           (0x17218028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND1__BAM_P_BYTES_AVAIL___S               0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND2           (0x17219028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND2__BAM_P_BYTES_AVAIL___S               0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND3           (0x1721A028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND3__BAM_P_BYTES_AVAIL___S               0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND4           (0x1721B028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND4__BAM_P_BYTES_AVAIL___S               0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND5           (0x1721C028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND5__BAM_P_BYTES_AVAIL___S               0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND6           (0x1721D028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND6__BAM_P_BYTES_AVAIL___S               0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND7           (0x1721E028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND7__BAM_P_BYTES_AVAIL___S               0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND8           (0x1721F028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND8__BAM_P_BYTES_AVAIL___S               0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND9           (0x17220028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND9__BAM_P_BYTES_AVAIL___S               0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND10          (0x17221028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10___RWC    QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND10__BAM_P_BYTES_AVAIL___S               0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND11          (0x17222028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11___RWC    QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND11__BAM_P_BYTES_AVAIL___S               0
#define LPASS_QCA_SB_BAM_P_CNSMR_SDBND12          (0x17223028)
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12___RWC    QCSR_REG_RO    
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACCEPT_ACK_ON_SUCCESS_TOGGLE___S              30
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_ON_SUCCESS_CTRL___M 0x30000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_ON_SUCCESS_CTRL___S              28
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_ON_SUCCESS_TOGGLE___M 0x08000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_ON_SUCCESS_TOGGLE___S              27
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_SB_UPDATED___M 0x04000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_SB_UPDATED___S              26
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_NWD_TOGGLE___M 0x02000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_NWD_TOGGLE___S              25
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_NWD_TOGGLE_R___M 0x01000000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_NWD_TOGGLE_R___S              24
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_WAIT_4_ACK___M 0x00800000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_WAIT_4_ACK___S              23
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_TOGGLE___M 0x00400000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_TOGGLE___S              22
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_TOGGLE_R___M 0x00200000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_ACK_TOGGLE_R___S              21
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_TOGGLE___M 0x00100000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_TOGGLE___S              20
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_CTRL___M 0x000F0000
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_CTRL___S              16
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_BYTES_AVAIL___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_CNSMR_SDBND12__BAM_P_BYTES_AVAIL___S               0

#define LPASS_QCA_SB_BAM_P_SW_OFSTSn(n)  (0x17217800+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn___POR     0x00000000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn__SW_OFST_IN_DESC___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn__SW_DESC_OFST___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn__SW_DESC_OFST___S               0
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn___M       0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_SW_OFSTSn___S                     0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS0              (0x17217800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS0___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS0__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS0__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS0__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS0__SW_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS1              (0x17218800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS1___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS1__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS1__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS1__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS1__SW_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS2              (0x17219800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS2___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS2__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS2__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS2__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS2__SW_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS3              (0x1721A800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS3___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS3__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS3__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS3__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS3__SW_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS4              (0x1721B800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS4___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS4__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS4__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS4__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS4__SW_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS5              (0x1721C800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS5___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS5__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS5__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS5__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS5__SW_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS6              (0x1721D800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS6___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS6__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS6__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS6__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS6__SW_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS7              (0x1721E800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS7___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS7__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS7__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS7__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS7__SW_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS8              (0x1721F800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS8___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS8__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS8__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS8__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS8__SW_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS9              (0x17220800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS9___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS9__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS9__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS9__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS9__SW_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS10             (0x17221800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS10___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS10__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS10__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS10__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS10__SW_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS11             (0x17222800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS11___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS11__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS11__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS11__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS11__SW_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SW_OFSTS12             (0x17223800)
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS12___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS12__SW_OFST_IN_DESC___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS12__SW_OFST_IN_DESC___S              16
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS12__SW_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SW_OFSTS12__SW_DESC_OFST___S               0

#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n(n) (0x17217804+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n__AU_PSM_ACCUMED___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n__AU_ACKED___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n__AU_ACKED___S               0
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_n___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_0       (0x17217804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_0___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_0__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_0__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_0__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_0__AU_ACKED___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_1       (0x17218804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_1___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_1__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_1__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_1__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_1__AU_ACKED___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_2       (0x17219804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_2___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_2__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_2__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_2__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_2__AU_ACKED___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_3       (0x1721A804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_3___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_3__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_3__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_3__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_3__AU_ACKED___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_4       (0x1721B804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_4___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_4__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_4__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_4__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_4__AU_ACKED___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_5       (0x1721C804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_5___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_5__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_5__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_5__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_5__AU_ACKED___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_6       (0x1721D804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_6___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_6__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_6__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_6__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_6__AU_ACKED___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_7       (0x1721E804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_7___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_7__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_7__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_7__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_7__AU_ACKED___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_8       (0x1721F804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_8___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_8__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_8__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_8__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_8__AU_ACKED___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_9       (0x17220804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_9___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_9__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_9__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_9__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_9__AU_ACKED___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_10      (0x17221804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_10__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_10__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_10__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_10__AU_ACKED___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_11      (0x17222804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_11__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_11__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_11__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_11__AU_ACKED___S               0
#define LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_12      (0x17223804)
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_12__AU_PSM_ACCUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_12__AU_PSM_ACCUMED___S              16
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_12__AU_ACKED___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_AU_PSM_CNTXT_1_12__AU_ACKED___S               0

#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n(n) (0x17217808+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_VALID___POR 0x0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_IRQ___POR 0x0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_IRQ_DONE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_GENERAL_BITS___POR 0x0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_CONS_STATE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_PROD_SYS_STATE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_PROD_B2B_STATE___POR 0x0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_SIZE___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n__PSM_DESC_SIZE___S               0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n___M   0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_n___S                 0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0          (0x17217808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_0__PSM_DESC_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1          (0x17218808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_1__PSM_DESC_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2          (0x17219808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_2__PSM_DESC_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3          (0x1721A808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_3__PSM_DESC_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4          (0x1721B808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_4__PSM_DESC_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5          (0x1721C808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_5__PSM_DESC_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6          (0x1721D808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_6__PSM_DESC_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7          (0x1721E808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_7__PSM_DESC_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8          (0x1721F808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_8__PSM_DESC_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9          (0x17220808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_9__PSM_DESC_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10         (0x17221808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_10__PSM_DESC_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11         (0x17222808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_11__PSM_DESC_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12         (0x17223808)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_VALID___M 0x80000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_VALID___S              31
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_IRQ___M 0x40000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_IRQ___S              30
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_IRQ_DONE___M 0x20000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_IRQ_DONE___S              29
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_GENERAL_BITS___M 0x1E000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_GENERAL_BITS___S              25
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_CONS_STATE___M 0x01C00000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_CONS_STATE___S              22
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_PROD_SYS_STATE___M 0x00380000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_PROD_SYS_STATE___S              19
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_PROD_B2B_STATE___M 0x00070000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_PROD_B2B_STATE___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_2_12__PSM_DESC_SIZE___S               0

#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_n(n) (0x1721780C+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_n_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_n_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_n_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_n___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_n___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_n__PSM_DESC_ADDR___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_n__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_n__PSM_DESC_ADDR___S               0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_n___M   0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_n___S                 0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_0          (0x1721780C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_0___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_0__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_0__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_1          (0x1721880C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_1___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_1__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_1__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_2          (0x1721980C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_2___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_2__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_2__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_3          (0x1721A80C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_3___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_3__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_3__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_4          (0x1721B80C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_4___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_4__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_4__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_5          (0x1721C80C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_5___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_5__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_5__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_6          (0x1721D80C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_6___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_6__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_6__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_7          (0x1721E80C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_7___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_7__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_7__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_8          (0x1721F80C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_8___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_8__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_8__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_9          (0x1722080C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_9___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_9__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_9__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_10         (0x1722180C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_10___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_10__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_10__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_11         (0x1722280C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_11___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_11__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_11__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_12         (0x1722380C)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_12___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_12__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_12__PSM_DESC_ADDR___S               0

#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n(n) (0x17217810+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n__PSM_DESC_OFST___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n__PSM_SAVED_ACCUMED_SIZE___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n__PSM_SAVED_ACCUMED_SIZE___S               0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n___M   0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_n___S                 0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_0          (0x17217810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_0___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_0__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_0__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_0__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_0__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_1          (0x17218810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_1___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_1__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_1__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_1__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_1__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_2          (0x17219810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_2___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_2__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_2__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_2__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_2__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_3          (0x1721A810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_3___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_3__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_3__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_3__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_3__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_4          (0x1721B810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_4___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_4__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_4__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_4__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_4__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_5          (0x1721C810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_5___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_5__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_5__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_5__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_5__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_6          (0x1721D810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_6___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_6__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_6__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_6__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_6__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_7          (0x1721E810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_7___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_7__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_7__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_7__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_7__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_8          (0x1721F810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_8___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_8__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_8__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_8__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_8__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_9          (0x17220810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_9___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_9__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_9__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_9__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_9__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_10         (0x17221810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_10___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_10__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_10__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_10__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_10__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_11         (0x17222810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_11___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_11__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_11__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_11__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_11__PSM_SAVED_ACCUMED_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_12         (0x17223810)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_12___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_12__PSM_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_12__PSM_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_12__PSM_SAVED_ACCUMED_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_4_12__PSM_SAVED_ACCUMED_SIZE___S               0

#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n(n) (0x17217814+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n__PSM_BLOCK_BYTE_CNT___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n__PSM_OFST_IN_DESC___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n__PSM_OFST_IN_DESC___S               0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n___M   0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_n___S                 0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_0          (0x17217814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_0___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_0__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_0__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_0__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_0__PSM_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_1          (0x17218814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_1___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_1__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_1__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_1__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_1__PSM_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_2          (0x17219814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_2___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_2__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_2__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_2__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_2__PSM_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_3          (0x1721A814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_3___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_3__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_3__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_3__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_3__PSM_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_4          (0x1721B814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_4___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_4__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_4__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_4__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_4__PSM_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_5          (0x1721C814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_5___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_5__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_5__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_5__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_5__PSM_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_6          (0x1721D814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_6___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_6__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_6__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_6__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_6__PSM_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_7          (0x1721E814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_7___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_7__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_7__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_7__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_7__PSM_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_8          (0x1721F814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_8___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_8__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_8__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_8__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_8__PSM_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_9          (0x17220814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_9___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_9__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_9__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_9__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_9__PSM_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_10         (0x17221814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_10___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_10__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_10__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_10__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_10__PSM_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_11         (0x17222814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_11___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_11__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_11__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_11__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_11__PSM_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_12         (0x17223814)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_12___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_12__PSM_BLOCK_BYTE_CNT___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_12__PSM_BLOCK_BYTE_CNT___S              16
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_12__PSM_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_5_12__PSM_OFST_IN_DESC___S               0

#define LPASS_QCA_SB_BAM_P_EVNT_REGn(n)  (0x17217818+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn___POR     0x00000000
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn__P_BYTES_CONSUMED___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn__P_DESC_FIFO_PEER_OFST___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn__P_DESC_FIFO_PEER_OFST___S               0
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn___M       0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_EVNT_REGn___S                     0
#define LPASS_QCA_SB_BAM_P_EVNT_REG0              (0x17217818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG0___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG0__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG0__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG0__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG0__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_REG1              (0x17218818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG1___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG1__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG1__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG1__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG1__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_REG2              (0x17219818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG2___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG2__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG2__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG2__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG2__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_REG3              (0x1721A818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG3___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG3__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG3__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG3__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG3__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_REG4              (0x1721B818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG4___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG4__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG4__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG4__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG4__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_REG5              (0x1721C818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG5___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG5__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG5__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG5__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG5__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_REG6              (0x1721D818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG6___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG6__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG6__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG6__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG6__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_REG7              (0x1721E818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG7___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG7__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG7__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG7__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG7__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_REG8              (0x1721F818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG8___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG8__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG8__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG8__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG8__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_REG9              (0x17220818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG9___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG9__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG9__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG9__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG9__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_REG10             (0x17221818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG10___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG10__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG10__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG10__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG10__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_REG11             (0x17222818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG11___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG11__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG11__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG11__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG11__P_DESC_FIFO_PEER_OFST___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_REG12             (0x17223818)
#define   LPASS_QCA_SB_BAM_P_EVNT_REG12___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_REG12__P_BYTES_CONSUMED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_EVNT_REG12__P_BYTES_CONSUMED___S              16
#define   LPASS_QCA_SB_BAM_P_EVNT_REG12__P_DESC_FIFO_PEER_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_REG12__P_DESC_FIFO_PEER_OFST___S               0

#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDRn(n) (0x1721781C+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDRn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDRn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDRn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDRn___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDRn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDRn__P_DESC_FIFO_ADDR___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDRn__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDRn__P_DESC_FIFO_ADDR___S               0
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDRn___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDRn___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR0        (0x1721781C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR0___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR0__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR0__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR1        (0x1721881C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR1___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR1__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR1__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR2        (0x1721981C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR2___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR2__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR2__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR3        (0x1721A81C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR3___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR3__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR3__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR4        (0x1721B81C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR4___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR4__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR4__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR5        (0x1721C81C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR5___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR5__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR5__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR6        (0x1721D81C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR6___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR6__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR6__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR7        (0x1721E81C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR7___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR7__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR7__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR8        (0x1721F81C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR8___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR8__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR8__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR9        (0x1722081C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR9___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR9__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR9__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR10       (0x1722181C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR10__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR10__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR11       (0x1722281C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR11__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR11__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR12       (0x1722381C)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR12__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR12__P_DESC_FIFO_ADDR___S               0

#define LPASS_QCA_SB_BAM_P_FIFO_SIZESn(n) (0x17217820+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn___POR   0x00000000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn__P_DATA_FIFO_SIZE___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn__P_DESC_FIFO_SIZE___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn__P_DESC_FIFO_SIZE___S               0
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn___M     0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZESn___S                   0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES0            (0x17217820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES0___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES0__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES0__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES0__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES0__P_DESC_FIFO_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES1            (0x17218820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES1___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES1__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES1__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES1__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES1__P_DESC_FIFO_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES2            (0x17219820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES2___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES2__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES2__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES2__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES2__P_DESC_FIFO_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES3            (0x1721A820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES3___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES3__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES3__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES3__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES3__P_DESC_FIFO_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES4            (0x1721B820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES4___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES4__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES4__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES4__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES4__P_DESC_FIFO_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES5            (0x1721C820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES5___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES5__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES5__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES5__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES5__P_DESC_FIFO_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES6            (0x1721D820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES6___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES6__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES6__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES6__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES6__P_DESC_FIFO_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES7            (0x1721E820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES7___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES7__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES7__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES7__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES7__P_DESC_FIFO_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES8            (0x1721F820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES8___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES8__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES8__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES8__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES8__P_DESC_FIFO_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES9            (0x17220820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES9___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES9__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES9__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES9__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES9__P_DESC_FIFO_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES10           (0x17221820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES10___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES10__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES10__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES10__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES10__P_DESC_FIFO_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES11           (0x17222820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES11___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES11__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES11__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES11__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES11__P_DESC_FIFO_SIZE___S               0
#define LPASS_QCA_SB_BAM_P_FIFO_SIZES12           (0x17223820)
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES12___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES12__P_DATA_FIFO_SIZE___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES12__P_DATA_FIFO_SIZE___S              16
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES12__P_DESC_FIFO_SIZE___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_FIFO_SIZES12__P_DESC_FIFO_SIZE___S               0

#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDRn(n) (0x17217824+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDRn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDRn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDRn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDRn___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDRn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDRn__P_DATA_FIFO_ADDR___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDRn__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDRn__P_DATA_FIFO_ADDR___S               0
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDRn___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDRn___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR0        (0x17217824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR0___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR0__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR0__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR1        (0x17218824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR1___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR1__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR1__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR2        (0x17219824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR2___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR2__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR2__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR3        (0x1721A824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR3___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR3__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR3__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR4        (0x1721B824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR4___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR4__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR4__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR5        (0x1721C824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR5___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR5__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR5__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR6        (0x1721D824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR6___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR6__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR6__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR7        (0x1721E824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR7___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR7__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR7__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR8        (0x1721F824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR8___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR8__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR8__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR9        (0x17220824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR9___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR9__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR9__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR10       (0x17221824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR10__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR10__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR11       (0x17222824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR11__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR11__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR12       (0x17223824)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR12__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR12__P_DATA_FIFO_ADDR___S               0

#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLDn(n) (0x17217828+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLDn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLDn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLDn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLDn___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLDn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLDn__P_TRSHLD___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLDn__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLDn__P_TRSHLD___S               0
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLDn___M 0x0000FFFF   
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLDn___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD0       (0x17217828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD0___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD0__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD0__P_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD1       (0x17218828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD1___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD1__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD1__P_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD2       (0x17219828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD2___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD2__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD2__P_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD3       (0x1721A828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD3___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD3__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD3__P_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD4       (0x1721B828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD4___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD4__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD4__P_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD5       (0x1721C828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD5___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD5__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD5__P_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD6       (0x1721D828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD6___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD6__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD6__P_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD7       (0x1721E828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD7___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD7__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD7__P_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD8       (0x1721F828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD8___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD8__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD8__P_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD9       (0x17220828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD9___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD9__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD9__P_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD10      (0x17221828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD10__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD10__P_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD11      (0x17222828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD11__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD11__P_TRSHLD___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD12      (0x17223828)
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD12__P_TRSHLD___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_GEN_TRSHLD12__P_TRSHLD___S               0

#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDRn(n) (0x1721782C+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDRn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDRn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDRn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDRn___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDRn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDRn__P_EVNT_DEST_ADDR___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDRn__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDRn__P_EVNT_DEST_ADDR___S               0
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDRn___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDRn___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR0        (0x1721782C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR0___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR0__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR0__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR1        (0x1721882C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR1___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR1__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR1__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR2        (0x1721982C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR2___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR2__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR2__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR3        (0x1721A82C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR3___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR3__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR3__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR4        (0x1721B82C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR4___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR4__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR4__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR5        (0x1721C82C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR5___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR5__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR5__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR6        (0x1721D82C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR6___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR6__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR6__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR7        (0x1721E82C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR7___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR7__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR7__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR8        (0x1721F82C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR8___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR8__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR8__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR9        (0x1722082C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR9___RWC  QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR9__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR9__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR10       (0x1722182C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR10__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR10__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR11       (0x1722282C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR11__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR11__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR12       (0x1722382C)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR12__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR12__P_EVNT_DEST_ADDR___S               0

#define LPASS_QCA_SB_BAM_P_DF_CNTXT_n(n) (0x17217830+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n___POR    0x00000000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n__WB_ACCUMULATED___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n__DF_DESC_OFST___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n__DF_DESC_OFST___S               0
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n___M      0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_n___S                    0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_0             (0x17217830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_0___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_0__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_0__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_0__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_0__DF_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_1             (0x17218830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_1___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_1__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_1__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_1__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_1__DF_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_2             (0x17219830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_2___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_2__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_2__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_2__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_2__DF_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_3             (0x1721A830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_3___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_3__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_3__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_3__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_3__DF_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_4             (0x1721B830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_4___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_4__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_4__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_4__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_4__DF_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_5             (0x1721C830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_5___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_5__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_5__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_5__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_5__DF_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_6             (0x1721D830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_6___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_6__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_6__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_6__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_6__DF_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_7             (0x1721E830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_7___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_7__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_7__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_7__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_7__DF_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_8             (0x1721F830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_8___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_8__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_8__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_8__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_8__DF_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_9             (0x17220830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_9___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_9__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_9__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_9__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_9__DF_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_10            (0x17221830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_10___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_10__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_10__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_10__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_10__DF_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_11            (0x17222830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_11___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_11__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_11__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_11__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_11__DF_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_DF_CNTXT_12            (0x17223830)
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_12___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_12__WB_ACCUMULATED___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_12__WB_ACCUMULATED___S              16
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_12__DF_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_DF_CNTXT_12__DF_DESC_OFST___S               0

#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_n(n) (0x17217834+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n___POR  0x00000000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n__RETR_DESC_OFST___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n__RETR_OFST_IN_DESC___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n__RETR_OFST_IN_DESC___S               0
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n___M    0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_n___S                  0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_0           (0x17217834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_0___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_0__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_0__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_0__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_0__RETR_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_1           (0x17218834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_1___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_1__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_1__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_1__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_1__RETR_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_2           (0x17219834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_2___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_2__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_2__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_2__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_2__RETR_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_3           (0x1721A834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_3___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_3__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_3__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_3__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_3__RETR_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_4           (0x1721B834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_4___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_4__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_4__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_4__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_4__RETR_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_5           (0x1721C834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_5___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_5__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_5__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_5__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_5__RETR_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_6           (0x1721D834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_6___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_6__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_6__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_6__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_6__RETR_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_7           (0x1721E834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_7___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_7__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_7__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_7__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_7__RETR_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_8           (0x1721F834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_8___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_8__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_8__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_8__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_8__RETR_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_9           (0x17220834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_9___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_9__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_9__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_9__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_9__RETR_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_10          (0x17221834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_10___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_10__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_10__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_10__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_10__RETR_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_11          (0x17222834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_11___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_11__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_11__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_11__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_11__RETR_OFST_IN_DESC___S               0
#define LPASS_QCA_SB_BAM_P_RETR_CNTXT_12          (0x17223834)
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_12___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_12__RETR_DESC_OFST___M 0xFFFF0000
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_12__RETR_DESC_OFST___S              16
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_12__RETR_OFST_IN_DESC___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_RETR_CNTXT_12__RETR_OFST_IN_DESC___S               0

#define LPASS_QCA_SB_BAM_P_SI_CNTXT_n(n) (0x17217838+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_n_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_n_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_n_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_n___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_n___POR    0x00000000
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_n__SI_DESC_OFST___POR 0x0000
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_n__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_n__SI_DESC_OFST___S               0
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_n___M      0x0000FFFF   
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_n___S                    0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_0             (0x17217838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_0___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_0__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_0__SI_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_1             (0x17218838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_1___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_1__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_1__SI_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_2             (0x17219838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_2___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_2__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_2__SI_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_3             (0x1721A838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_3___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_3__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_3__SI_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_4             (0x1721B838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_4___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_4__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_4__SI_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_5             (0x1721C838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_5___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_5__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_5__SI_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_6             (0x1721D838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_6___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_6__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_6__SI_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_7             (0x1721E838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_7___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_7__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_7__SI_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_8             (0x1721F838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_8___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_8__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_8__SI_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_9             (0x17220838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_9___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_9__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_9__SI_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_10            (0x17221838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_10___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_10__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_10__SI_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_11            (0x17222838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_11___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_11__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_11__SI_DESC_OFST___S               0
#define LPASS_QCA_SB_BAM_P_SI_CNTXT_12            (0x17223838)
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_12___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_12__SI_DESC_OFST___M 0x0000FFFF
#define   LPASS_QCA_SB_BAM_P_SI_CNTXT_12__SI_DESC_OFST___S               0

#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSBn(n) (0x17217900+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSBn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSBn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSBn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSBn___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSBn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSBn__PSM_DESC_ADDR___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSBn__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSBn__PSM_DESC_ADDR___S               0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSBn___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSBn___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB0       (0x17217900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB0___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB0__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB0__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB1       (0x17218900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB1___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB1__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB1__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB2       (0x17219900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB2___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB2__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB2__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB3       (0x1721A900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB3___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB3__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB3__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB4       (0x1721B900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB4___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB4__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB4__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB5       (0x1721C900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB5___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB5__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB5__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB6       (0x1721D900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB6___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB6__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB6__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB7       (0x1721E900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB7___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB7__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB7__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB8       (0x1721F900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB8___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB8__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB8__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB9       (0x17220900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB9___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB9__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB9__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB10      (0x17221900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB10__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB10__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB11      (0x17222900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB11__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB11__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB12      (0x17223900)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB12__PSM_DESC_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_LSB12__PSM_DESC_ADDR___S               0

#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSBn(n) (0x17217904+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSBn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSBn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSBn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSBn___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSBn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSBn__PSM_DESC_ADDR___POR 0x0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSBn__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSBn__PSM_DESC_ADDR___S               0
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSBn___M 0x0000000F   
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSBn___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB0       (0x17217904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB0___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB0__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB0__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB1       (0x17218904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB1___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB1__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB1__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB2       (0x17219904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB2___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB2__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB2__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB3       (0x1721A904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB3___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB3__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB3__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB4       (0x1721B904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB4___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB4__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB4__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB5       (0x1721C904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB5___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB5__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB5__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB6       (0x1721D904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB6___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB6__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB6__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB7       (0x1721E904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB7___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB7__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB7__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB8       (0x1721F904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB8___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB8__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB8__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB9       (0x17220904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB9___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB9__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB9__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB10      (0x17221904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB10__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB10__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB11      (0x17222904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB11__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB11__PSM_DESC_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB12      (0x17223904)
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB12__PSM_DESC_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_PSM_CNTXT_3_MSB12__PSM_DESC_ADDR___S               0

#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSBn(n) (0x17217910+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSBn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSBn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSBn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSBn___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSBn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSBn__P_DESC_FIFO_ADDR___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSBn__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSBn__P_DESC_FIFO_ADDR___S               0
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSBn___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSBn___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB0    (0x17217910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB0___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB0__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB0__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB1    (0x17218910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB1___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB1__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB1__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB2    (0x17219910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB2___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB2__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB2__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB3    (0x1721A910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB3___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB3__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB3__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB4    (0x1721B910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB4___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB4__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB4__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB5    (0x1721C910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB5___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB5__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB5__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB6    (0x1721D910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB6___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB6__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB6__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB7    (0x1721E910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB7___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB7__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB7__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB8    (0x1721F910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB8___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB8__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB8__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB9    (0x17220910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB9___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB9__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB9__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB10   (0x17221910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB10__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB10__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB11   (0x17222910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB11__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB11__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB12   (0x17223910)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB12__P_DESC_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_LSB12__P_DESC_FIFO_ADDR___S               0

#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSBn(n) (0x17217914+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSBn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSBn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSBn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSBn___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSBn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSBn__P_DESC_FIFO_ADDR___POR 0x0
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSBn__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSBn__P_DESC_FIFO_ADDR___S               0
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSBn___M 0x0000000F   
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSBn___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB0    (0x17217914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB0___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB0__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB0__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB1    (0x17218914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB1___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB1__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB1__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB2    (0x17219914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB2___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB2__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB2__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB3    (0x1721A914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB3___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB3__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB3__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB4    (0x1721B914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB4___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB4__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB4__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB5    (0x1721C914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB5___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB5__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB5__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB6    (0x1721D914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB6___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB6__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB6__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB7    (0x1721E914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB7___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB7__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB7__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB8    (0x1721F914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB8___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB8__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB8__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB9    (0x17220914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB9___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB9__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB9__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB10   (0x17221914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB10__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB10__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB11   (0x17222914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB11__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB11__P_DESC_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB12   (0x17223914)
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB12__P_DESC_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DESC_FIFO_ADDR_MSB12__P_DESC_FIFO_ADDR___S               0

#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSBn(n) (0x17217920+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSBn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSBn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSBn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSBn___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSBn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSBn__P_DATA_FIFO_ADDR___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSBn__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSBn__P_DATA_FIFO_ADDR___S               0
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSBn___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSBn___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB0    (0x17217920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB0___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB0__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB0__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB1    (0x17218920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB1___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB1__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB1__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB2    (0x17219920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB2___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB2__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB2__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB3    (0x1721A920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB3___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB3__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB3__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB4    (0x1721B920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB4___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB4__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB4__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB5    (0x1721C920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB5___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB5__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB5__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB6    (0x1721D920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB6___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB6__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB6__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB7    (0x1721E920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB7___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB7__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB7__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB8    (0x1721F920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB8___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB8__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB8__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB9    (0x17220920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB9___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB9__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB9__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB10   (0x17221920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB10__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB10__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB11   (0x17222920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB11__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB11__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB12   (0x17223920)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB12__P_DATA_FIFO_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_LSB12__P_DATA_FIFO_ADDR___S               0

#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSBn(n) (0x17217924+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSBn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSBn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSBn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSBn___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSBn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSBn__P_DATA_FIFO_ADDR___POR 0x0
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSBn__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSBn__P_DATA_FIFO_ADDR___S               0
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSBn___M 0x0000000F   
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSBn___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB0    (0x17217924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB0___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB0__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB0__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB1    (0x17218924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB1___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB1__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB1__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB2    (0x17219924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB2___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB2__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB2__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB3    (0x1721A924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB3___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB3__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB3__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB4    (0x1721B924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB4___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB4__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB4__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB5    (0x1721C924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB5___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB5__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB5__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB6    (0x1721D924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB6___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB6__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB6__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB7    (0x1721E924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB7___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB7__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB7__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB8    (0x1721F924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB8___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB8__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB8__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB9    (0x17220924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB9___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB9__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB9__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB10   (0x17221924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB10__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB10__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB11   (0x17222924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB11__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB11__P_DATA_FIFO_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB12   (0x17223924)
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB12__P_DATA_FIFO_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_DATA_FIFO_ADDR_MSB12__P_DATA_FIFO_ADDR___S               0

#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSBn(n) (0x17217930+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSBn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSBn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSBn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSBn___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSBn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSBn__P_EVNT_DEST_ADDR___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSBn__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSBn__P_EVNT_DEST_ADDR___S               0
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSBn___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSBn___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB0    (0x17217930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB0___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB0__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB0__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB1    (0x17218930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB1___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB1__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB1__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB2    (0x17219930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB2___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB2__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB2__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB3    (0x1721A930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB3___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB3__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB3__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB4    (0x1721B930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB4___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB4__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB4__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB5    (0x1721C930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB5___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB5__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB5__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB6    (0x1721D930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB6___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB6__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB6__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB7    (0x1721E930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB7___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB7__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB7__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB8    (0x1721F930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB8___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB8__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB8__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB9    (0x17220930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB9___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB9__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB9__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB10   (0x17221930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB10__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB10__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB11   (0x17222930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB11__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB11__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB12   (0x17223930)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB12__P_EVNT_DEST_ADDR___M 0xFFFFFFFF
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_LSB12__P_EVNT_DEST_ADDR___S               0

#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSBn(n) (0x17217934+0x1000*(n))
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSBn_nMIN 0    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSBn_nMAX 12   
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSBn_ELEM 13   
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSBn___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSBn___POR 0x00000000
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSBn__P_EVNT_DEST_ADDR___POR 0x0
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSBn__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSBn__P_EVNT_DEST_ADDR___S               0
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSBn___M 0x0000000F   
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSBn___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB0    (0x17217934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB0___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB0__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB0__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB1    (0x17218934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB1___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB1__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB1__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB2    (0x17219934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB2___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB2__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB2__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB3    (0x1721A934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB3___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB3__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB3__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB4    (0x1721B934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB4___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB4__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB4__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB5    (0x1721C934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB5___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB5__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB5__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB6    (0x1721D934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB6___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB6__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB6__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB7    (0x1721E934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB7___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB7__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB7__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB8    (0x1721F934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB8___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB8__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB8__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB9    (0x17220934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB9___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB9__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB9__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB10   (0x17221934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB10___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB10__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB10__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB11   (0x17222934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB11___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB11__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB11__P_EVNT_DEST_ADDR___S               0
#define LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB12   (0x17223934)
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB12___RWC QCSR_REG_RW    
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB12__P_EVNT_DEST_ADDR___M 0x0000000F
#define   LPASS_QCA_SB_BAM_P_EVNT_DEST_ADDR_MSB12__P_EVNT_DEST_ADDR___S               0

#define LPASS_QCA_SB_COMP_HW_VERSION              (0x17240000)
#define   LPASS_QCA_SB_COMP_HW_VERSION___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_COMP_HW_VERSION___POR     0x02010000
#define   LPASS_QCA_SB_COMP_HW_VERSION__MAJOR___POR 0x2
#define   LPASS_QCA_SB_COMP_HW_VERSION__MINOR___POR 0x1
#define   LPASS_QCA_SB_COMP_HW_VERSION__STEP___POR 0x0
#define   LPASS_QCA_SB_COMP_HW_VERSION__MAJOR___M 0xFF000000
#define   LPASS_QCA_SB_COMP_HW_VERSION__MAJOR___S              24
#define   LPASS_QCA_SB_COMP_HW_VERSION__MINOR___M 0x00FF0000
#define   LPASS_QCA_SB_COMP_HW_VERSION__MINOR___S              16
#define   LPASS_QCA_SB_COMP_HW_VERSION__STEP___M 0x0000FFFF
#define   LPASS_QCA_SB_COMP_HW_VERSION__STEP___S               0
#define   LPASS_QCA_SB_COMP_HW_VERSION___M       0xFFFFFFFF   
#define   LPASS_QCA_SB_COMP_HW_VERSION___S                     0

#define LPASS_QCA_SB_COMP_CFG                     (0x17240004)
#define   LPASS_QCA_SB_COMP_CFG___RWC               QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_CFG___POR            0x00000000
#define   LPASS_QCA_SB_COMP_CFG__NO_NEGEDGE_RET_SUPPORT___POR 0x0
#define   LPASS_QCA_SB_COMP_CFG__ALLOW_RET_TO_NEGEDGE_NO_CLK_PAUSE___POR 0x0
#define   LPASS_QCA_SB_COMP_CFG__SELECT_RET_TO_NEGEDGE___POR 0x0
#define   LPASS_QCA_SB_COMP_CFG__INT_FRM_CGC_IDLE_LOW___POR 0x0
#define   LPASS_QCA_SB_COMP_CFG__RET_EN___POR    0x0
#define   LPASS_QCA_SB_COMP_CFG__ENABLE___POR    0x0
#define   LPASS_QCA_SB_COMP_CFG__NO_NEGEDGE_RET_SUPPORT___M 0x00000020
#define   LPASS_QCA_SB_COMP_CFG__NO_NEGEDGE_RET_SUPPORT___S               5
#define   LPASS_QCA_SB_COMP_CFG__ALLOW_RET_TO_NEGEDGE_NO_CLK_PAUSE___M 0x00000010
#define   LPASS_QCA_SB_COMP_CFG__ALLOW_RET_TO_NEGEDGE_NO_CLK_PAUSE___S               4
#define   LPASS_QCA_SB_COMP_CFG__SELECT_RET_TO_NEGEDGE___M 0x00000008
#define   LPASS_QCA_SB_COMP_CFG__SELECT_RET_TO_NEGEDGE___S               3
#define   LPASS_QCA_SB_COMP_CFG__INT_FRM_CGC_IDLE_LOW___M 0x00000004
#define   LPASS_QCA_SB_COMP_CFG__INT_FRM_CGC_IDLE_LOW___S               2
#define   LPASS_QCA_SB_COMP_CFG__RET_EN___M      0x00000002
#define   LPASS_QCA_SB_COMP_CFG__RET_EN___S                    1
#define   LPASS_QCA_SB_COMP_CFG__ENABLE___M      0x00000001
#define   LPASS_QCA_SB_COMP_CFG__ENABLE___S                    0
#define   LPASS_QCA_SB_COMP_CFG___M              0x0000003F   
#define   LPASS_QCA_SB_COMP_CFG___S                            0

#define LPASS_QCA_SB_SW_RESET                     (0x17240008)
#define   LPASS_QCA_SB_SW_RESET___RWC               QCSR_REG_RW    
#define   LPASS_QCA_SB_SW_RESET___POR            0x00000000
#define   LPASS_QCA_SB_SW_RESET__SW_RESET_ACK___POR 0x0
#define   LPASS_QCA_SB_SW_RESET__SW_RESET___POR  0x0
#define   LPASS_QCA_SB_SW_RESET__SW_RESET_ACK___M 0x00000002
#define   LPASS_QCA_SB_SW_RESET__SW_RESET_ACK___S               1
#define   LPASS_QCA_SB_SW_RESET__SW_RESET___M    0x00000001
#define   LPASS_QCA_SB_SW_RESET__SW_RESET___S                  0
#define   LPASS_QCA_SB_SW_RESET___M              0x00000003   
#define   LPASS_QCA_SB_SW_RESET___S                            0

#define LPASS_QCA_SB_COMP_POWER_CFG               (0x1724000C)
#define   LPASS_QCA_SB_COMP_POWER_CFG___RWC         QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_POWER_CFG___POR      0x00000000
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_PGD_PORTS_CGC___POR 0x000000
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_PGD_CGC___POR 0x0
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_NGD2_CGC___POR 0x0
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_NGD1_CGC___POR 0x0
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_INTF_CGC___POR 0x0
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_FRM_CGC___POR 0x0
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_MGR_CGC___POR 0x0
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_PGD_PORTS_CGC___M 0xFFFFFF00
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_PGD_PORTS_CGC___S               8
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_PGD_CGC___M 0x00000020
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_PGD_CGC___S               5
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_NGD2_CGC___M 0x00000010
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_NGD2_CGC___S               4
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_NGD1_CGC___M 0x00000008
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_NGD1_CGC___S               3
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_INTF_CGC___M 0x00000004
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_INTF_CGC___S               2
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_FRM_CGC___M 0x00000002
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_FRM_CGC___S               1
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_MGR_CGC___M 0x00000001
#define   LPASS_QCA_SB_COMP_POWER_CFG__ENABLE_MGR_CGC___S               0
#define   LPASS_QCA_SB_COMP_POWER_CFG___M        0xFFFFFF3F   
#define   LPASS_QCA_SB_COMP_POWER_CFG___S                      0

#define LPASS_QCA_SB_COMP_FEATURE_CFG             (0x17240010)
#define   LPASS_QCA_SB_COMP_FEATURE_CFG___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_FEATURE_CFG___POR    0x00000000
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_RESERVED___POR 0x0000000
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_PHASE_SHIFT___POR 0x0
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__DISABLE_FRAMER_CLK_WHEN_COMP_DISABLED___POR 0x0
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_ALWAYS_LOGICAL_OR___POR 0x0
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_LEGACY_FRAMER_HANDOVER___POR 0x0
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_B___POR 0x0
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_A___POR 0x0
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_RESERVED___M 0xFFFFFFC0
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_RESERVED___S               6
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_PHASE_SHIFT___M 0x00000020
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_PHASE_SHIFT___S               5
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__DISABLE_FRAMER_CLK_WHEN_COMP_DISABLED___M 0x00000010
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__DISABLE_FRAMER_CLK_WHEN_COMP_DISABLED___S               4
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_ALWAYS_LOGICAL_OR___M 0x00000008
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_ALWAYS_LOGICAL_OR___S               3
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_LEGACY_FRAMER_HANDOVER___M 0x00000004
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_LEGACY_FRAMER_HANDOVER___S               2
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_B___M 0x00000002
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_B___S               1
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_A___M 0x00000001
#define   LPASS_QCA_SB_COMP_FEATURE_CFG__ENABLE_FEATURE_A___S               0
#define   LPASS_QCA_SB_COMP_FEATURE_CFG___M      0xFFFFFFFF   
#define   LPASS_QCA_SB_COMP_FEATURE_CFG___S                    0

#define LPASS_QCA_SB_COMP_STATUS                  (0x17240020)
#define   LPASS_QCA_SB_COMP_STATUS___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_COMP_STATUS___POR         0x00000001
#define   LPASS_QCA_SB_COMP_STATUS__NUM_OF_LANES_PARAM___POR 0x1
#define   LPASS_QCA_SB_COMP_STATUS__NUM_OF_LANES_PARAM___M 0x00000007
#define   LPASS_QCA_SB_COMP_STATUS__NUM_OF_LANES_PARAM___S               0
#define   LPASS_QCA_SB_COMP_STATUS___M           0x00000007   
#define   LPASS_QCA_SB_COMP_STATUS___S                         0

#define LPASS_QCA_SB_COMP_PARAMS                  (0x17240024)
#define   LPASS_QCA_SB_COMP_PARAMS___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_PARAMS___POR         0x00000040
#define   LPASS_QCA_SB_COMP_PARAMS__SW_CFG_EA_PC___POR 0x0000
#define   LPASS_QCA_SB_COMP_PARAMS__NUM_OF_NACKS_RETRANS___POR 0x1
#define   LPASS_QCA_SB_COMP_PARAMS__EN_ENDLESS_NACK_RETRANS___POR 0x0
#define   LPASS_QCA_SB_COMP_PARAMS__USE_PARTIAL_CLR_INFO_MASK___POR 0x0
#define   LPASS_QCA_SB_COMP_PARAMS__USE_CLK_PAUSE_HCGC___POR 0x0
#define   LPASS_QCA_SB_COMP_PARAMS__USE_SW_CFG_EA_PC___POR 0x0
#define   LPASS_QCA_SB_COMP_PARAMS__DT_RSVD_REPLY_VAL___POR 0x0
#define   LPASS_QCA_SB_COMP_PARAMS__DT_RSVD_REPLY___POR 0x0
#define   LPASS_QCA_SB_COMP_PARAMS__SW_CFG_EA_PC___M 0xFFFF0000
#define   LPASS_QCA_SB_COMP_PARAMS__SW_CFG_EA_PC___S              16
#define   LPASS_QCA_SB_COMP_PARAMS__NUM_OF_NACKS_RETRANS___M 0x000003C0
#define   LPASS_QCA_SB_COMP_PARAMS__NUM_OF_NACKS_RETRANS___S               6
#define   LPASS_QCA_SB_COMP_PARAMS__EN_ENDLESS_NACK_RETRANS___M 0x00000020
#define   LPASS_QCA_SB_COMP_PARAMS__EN_ENDLESS_NACK_RETRANS___S               5
#define   LPASS_QCA_SB_COMP_PARAMS__USE_PARTIAL_CLR_INFO_MASK___M 0x00000010
#define   LPASS_QCA_SB_COMP_PARAMS__USE_PARTIAL_CLR_INFO_MASK___S               4
#define   LPASS_QCA_SB_COMP_PARAMS__USE_CLK_PAUSE_HCGC___M 0x00000008
#define   LPASS_QCA_SB_COMP_PARAMS__USE_CLK_PAUSE_HCGC___S               3
#define   LPASS_QCA_SB_COMP_PARAMS__USE_SW_CFG_EA_PC___M 0x00000004
#define   LPASS_QCA_SB_COMP_PARAMS__USE_SW_CFG_EA_PC___S               2
#define   LPASS_QCA_SB_COMP_PARAMS__DT_RSVD_REPLY_VAL___M 0x00000002
#define   LPASS_QCA_SB_COMP_PARAMS__DT_RSVD_REPLY_VAL___S               1
#define   LPASS_QCA_SB_COMP_PARAMS__DT_RSVD_REPLY___M 0x00000001
#define   LPASS_QCA_SB_COMP_PARAMS__DT_RSVD_REPLY___S               0
#define   LPASS_QCA_SB_COMP_PARAMS___M           0xFFFF03FF   
#define   LPASS_QCA_SB_COMP_PARAMS___S                         0

#define LPASS_QCA_SB_COMP_CHAR_CFG                (0x17240028)
#define   LPASS_QCA_SB_COMP_CHAR_CFG___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_CHAR_CFG___POR       0x00000000
#define   LPASS_QCA_SB_COMP_CHAR_CFG__DATA_IN_LANE_SEL___POR 0x0
#define   LPASS_QCA_SB_COMP_CHAR_CFG__CHAR_MODE___POR 0x0
#define   LPASS_QCA_SB_COMP_CHAR_CFG__CHAR_STATUS___POR 0x0
#define   LPASS_QCA_SB_COMP_CHAR_CFG__DIRECTION___POR 0x0
#define   LPASS_QCA_SB_COMP_CHAR_CFG__ENABLE___POR 0x0
#define   LPASS_QCA_SB_COMP_CHAR_CFG__DATA_IN_LANE_SEL___M 0x00070000
#define   LPASS_QCA_SB_COMP_CHAR_CFG__DATA_IN_LANE_SEL___S              16
#define   LPASS_QCA_SB_COMP_CHAR_CFG__CHAR_MODE___M 0x0000F000
#define   LPASS_QCA_SB_COMP_CHAR_CFG__CHAR_MODE___S              12
#define   LPASS_QCA_SB_COMP_CHAR_CFG__CHAR_STATUS___M 0x00000F00
#define   LPASS_QCA_SB_COMP_CHAR_CFG__CHAR_STATUS___S               8
#define   LPASS_QCA_SB_COMP_CHAR_CFG__DIRECTION___M 0x00000010
#define   LPASS_QCA_SB_COMP_CHAR_CFG__DIRECTION___S               4
#define   LPASS_QCA_SB_COMP_CHAR_CFG__ENABLE___M 0x00000001
#define   LPASS_QCA_SB_COMP_CHAR_CFG__ENABLE___S               0
#define   LPASS_QCA_SB_COMP_CHAR_CFG___M         0x0007FF11   
#define   LPASS_QCA_SB_COMP_CHAR_CFG___S                       0

#define LPASS_QCA_SB_COMP_CHAR_DATA_n(n) (0x1724002C+0x4*(n))
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n_nMIN 0    
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n_nMAX 1    
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n_ELEM 2    
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n___POR    0x00000000
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n__DIN_ACTUAL___POR 0x00
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n__DOUT_DATA_DIN_EXP___POR 0x00
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n__DIN_ACTUAL___M 0x0000FF00
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n__DIN_ACTUAL___S               8
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n__DOUT_DATA_DIN_EXP___M 0x000000FF
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n__DOUT_DATA_DIN_EXP___S               0
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n___M      0x0000FFFF   
#define   LPASS_QCA_SB_COMP_CHAR_DATA_n___S                    0
#define LPASS_QCA_SB_COMP_CHAR_DATA_0             (0x1724002C)
#define   LPASS_QCA_SB_COMP_CHAR_DATA_0___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_CHAR_DATA_0__DIN_ACTUAL___M 0x0000FF00
#define   LPASS_QCA_SB_COMP_CHAR_DATA_0__DIN_ACTUAL___S               8
#define   LPASS_QCA_SB_COMP_CHAR_DATA_0__DOUT_DATA_DIN_EXP___M 0x000000FF
#define   LPASS_QCA_SB_COMP_CHAR_DATA_0__DOUT_DATA_DIN_EXP___S               0
#define LPASS_QCA_SB_COMP_CHAR_DATA_1             (0x17240030)
#define   LPASS_QCA_SB_COMP_CHAR_DATA_1___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_CHAR_DATA_1__DIN_ACTUAL___M 0x0000FF00
#define   LPASS_QCA_SB_COMP_CHAR_DATA_1__DIN_ACTUAL___S               8
#define   LPASS_QCA_SB_COMP_CHAR_DATA_1__DOUT_DATA_DIN_EXP___M 0x000000FF
#define   LPASS_QCA_SB_COMP_CHAR_DATA_1__DOUT_DATA_DIN_EXP___S               0

#define LPASS_QCA_SB_COMP_PRT_LOGGER_CFG          (0x17240034)
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG___POR 0x00000000
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER_SF_RES_EN___POR 0x0
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_SEL___POR 0x00
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_CONT_SAMP_EN___POR 0x0
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_TB_EN___POR 0x0
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_EN___POR 0x0
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_SEL___POR 0x00
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_CONT_SAMP_EN___POR 0x0
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_TB_EN___POR 0x0
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_EN___POR 0x0
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_SEL___POR 0x00
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_CONT_SAMP_EN___POR 0x0
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_TB_EN___POR 0x0
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_EN___POR 0x0
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER_SF_RES_EN___M 0x01000000
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER_SF_RES_EN___S              24
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_SEL___M 0x00F80000
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_SEL___S              19
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_CONT_SAMP_EN___M 0x00040000
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_CONT_SAMP_EN___S              18
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_TB_EN___M 0x00020000
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_TB_EN___S              17
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_EN___M 0x00010000
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER2_EN___S              16
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_SEL___M 0x0000F800
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_SEL___S              11
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_CONT_SAMP_EN___M 0x00000400
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_CONT_SAMP_EN___S              10
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_TB_EN___M 0x00000200
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_TB_EN___S               9
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_EN___M 0x00000100
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER1_EN___S               8
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_SEL___M 0x000000F8
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_SEL___S               3
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_CONT_SAMP_EN___M 0x00000004
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_CONT_SAMP_EN___S               2
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_TB_EN___M 0x00000002
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_TB_EN___S               1
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_EN___M 0x00000001
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG__PRT_LOGGER0_EN___S               0
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG___M   0x01FFFFFF   
#define   LPASS_QCA_SB_COMP_PRT_LOGGER_CFG___S                 0

#define LPASS_QCA_SB_MGR_CFG                      (0x17240200)
#define   LPASS_QCA_SB_MGR_CFG___RWC                QCSR_REG_RW    
#define   LPASS_QCA_SB_MGR_CFG___POR             0x00000000
#define   LPASS_QCA_SB_MGR_CFG__TX_MSGQ_EN_LOW___POR 0x0
#define   LPASS_QCA_SB_MGR_CFG__TX_MSGQ_EN_HIGH___POR 0x0
#define   LPASS_QCA_SB_MGR_CFG__RX_MSGQ_EN___POR 0x0
#define   LPASS_QCA_SB_MGR_CFG__ENABLE___POR     0x0
#define   LPASS_QCA_SB_MGR_CFG__TX_MSGQ_EN_LOW___M 0x00000008
#define   LPASS_QCA_SB_MGR_CFG__TX_MSGQ_EN_LOW___S               3
#define   LPASS_QCA_SB_MGR_CFG__TX_MSGQ_EN_HIGH___M 0x00000004
#define   LPASS_QCA_SB_MGR_CFG__TX_MSGQ_EN_HIGH___S               2
#define   LPASS_QCA_SB_MGR_CFG__RX_MSGQ_EN___M   0x00000002
#define   LPASS_QCA_SB_MGR_CFG__RX_MSGQ_EN___S                 1
#define   LPASS_QCA_SB_MGR_CFG__ENABLE___M       0x00000001
#define   LPASS_QCA_SB_MGR_CFG__ENABLE___S                     0
#define   LPASS_QCA_SB_MGR_CFG___M               0x0000000F   
#define   LPASS_QCA_SB_MGR_CFG___S                             0

#define LPASS_QCA_SB_MGR_STATUS                   (0x17240204)
#define   LPASS_QCA_SB_MGR_STATUS___RWC             QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_STATUS__NACKED_TX_MSG_MC___M 0x00FE0000
#define   LPASS_QCA_SB_MGR_STATUS__NACKED_TX_MSG_MC___S              17
#define   LPASS_QCA_SB_MGR_STATUS__ACKED_TX_MSG_MC___M 0x0001FC00
#define   LPASS_QCA_SB_MGR_STATUS__ACKED_TX_MSG_MC___S              10
#define   LPASS_QCA_SB_MGR_STATUS__ERROR___M     0x00000300
#define   LPASS_QCA_SB_MGR_STATUS__ERROR___S                   8
#define   LPASS_QCA_SB_MGR_STATUS__PIPE_NUM_OFFSET___M 0x000000FC
#define   LPASS_QCA_SB_MGR_STATUS__PIPE_NUM_OFFSET___S               2
#define   LPASS_QCA_SB_MGR_STATUS__ENUMERATED___M 0x00000002
#define   LPASS_QCA_SB_MGR_STATUS__ENUMERATED___S               1
#define   LPASS_QCA_SB_MGR_STATUS__TX_MSG_BUFFER_BUSY___M 0x00000001
#define   LPASS_QCA_SB_MGR_STATUS__TX_MSG_BUFFER_BUSY___S               0
#define   LPASS_QCA_SB_MGR_STATUS___M            0x00FFFFFF   
#define   LPASS_QCA_SB_MGR_STATUS___S                          0

#define LPASS_QCA_SB_MGR_RX_MSGQ_CFG              (0x17240208)
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG___POR     0x00000000
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG__TIME_OUT_VAL___POR 0x0000
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG__TRANS_SIZE___POR 0x00
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG__BLOCK_SIZE___POR 0x00
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG__TIME_OUT_VAL___M 0xFFFF0000
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG__TIME_OUT_VAL___S              16
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG__TRANS_SIZE___M 0x0000FF00
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG__TRANS_SIZE___S               8
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG__BLOCK_SIZE___M 0x000000FF
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG__BLOCK_SIZE___S               0
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG___M       0xFFFFFFFF   
#define   LPASS_QCA_SB_MGR_RX_MSGQ_CFG___S                     0

#define LPASS_QCA_SB_MGR_INT_EN                   (0x17240210)
#define   LPASS_QCA_SB_MGR_INT_EN___RWC             QCSR_REG_RW    
#define   LPASS_QCA_SB_MGR_INT_EN___POR          0x00000000
#define   LPASS_QCA_SB_MGR_INT_EN__TX_MSG_SENT___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_EN__RX_MSG_RCVD___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_EN__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_EN__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_EN__INVALID_TX_MSG___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_EN__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_EN__TX_MSG_NACKED___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_EN__RECONFIG_DONE___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_EN__TX_MSG_SENT___M 0x80000000
#define   LPASS_QCA_SB_MGR_INT_EN__TX_MSG_SENT___S              31
#define   LPASS_QCA_SB_MGR_INT_EN__RX_MSG_RCVD___M 0x40000000
#define   LPASS_QCA_SB_MGR_INT_EN__RX_MSG_RCVD___S              30
#define   LPASS_QCA_SB_MGR_INT_EN__DEV_ERR___M   0x20000000
#define   LPASS_QCA_SB_MGR_INT_EN__DEV_ERR___S                29
#define   LPASS_QCA_SB_MGR_INT_EN__IE_VE_CHANGE___M 0x10000000
#define   LPASS_QCA_SB_MGR_INT_EN__IE_VE_CHANGE___S              28
#define   LPASS_QCA_SB_MGR_INT_EN__INVALID_TX_MSG___M 0x08000000
#define   LPASS_QCA_SB_MGR_INT_EN__INVALID_TX_MSG___S              27
#define   LPASS_QCA_SB_MGR_INT_EN__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_QCA_SB_MGR_INT_EN__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_QCA_SB_MGR_INT_EN__TX_MSG_NACKED___M 0x02000000
#define   LPASS_QCA_SB_MGR_INT_EN__TX_MSG_NACKED___S              25
#define   LPASS_QCA_SB_MGR_INT_EN__RECONFIG_DONE___M 0x01000000
#define   LPASS_QCA_SB_MGR_INT_EN__RECONFIG_DONE___S              24
#define   LPASS_QCA_SB_MGR_INT_EN___M            0xFF000000   
#define   LPASS_QCA_SB_MGR_INT_EN___S                         24

#define LPASS_QCA_SB_MGR_INT_STATUS               (0x17240214)
#define   LPASS_QCA_SB_MGR_INT_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_INT_STATUS___POR      0x00000000
#define   LPASS_QCA_SB_MGR_INT_STATUS__TX_MSG_SENT___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_STATUS__RX_MSG_RCVD___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_STATUS__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_STATUS__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_STATUS__INVALID_TX_MSG___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_STATUS__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_STATUS__TX_MSG_NACKED___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_STATUS__RECONFIG_DONE___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_STATUS__TX_MSG_SENT___M 0x80000000
#define   LPASS_QCA_SB_MGR_INT_STATUS__TX_MSG_SENT___S              31
#define   LPASS_QCA_SB_MGR_INT_STATUS__RX_MSG_RCVD___M 0x40000000
#define   LPASS_QCA_SB_MGR_INT_STATUS__RX_MSG_RCVD___S              30
#define   LPASS_QCA_SB_MGR_INT_STATUS__DEV_ERR___M 0x20000000
#define   LPASS_QCA_SB_MGR_INT_STATUS__DEV_ERR___S              29
#define   LPASS_QCA_SB_MGR_INT_STATUS__IE_VE_CHANGE___M 0x10000000
#define   LPASS_QCA_SB_MGR_INT_STATUS__IE_VE_CHANGE___S              28
#define   LPASS_QCA_SB_MGR_INT_STATUS__INVALID_TX_MSG___M 0x08000000
#define   LPASS_QCA_SB_MGR_INT_STATUS__INVALID_TX_MSG___S              27
#define   LPASS_QCA_SB_MGR_INT_STATUS__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_QCA_SB_MGR_INT_STATUS__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_QCA_SB_MGR_INT_STATUS__TX_MSG_NACKED___M 0x02000000
#define   LPASS_QCA_SB_MGR_INT_STATUS__TX_MSG_NACKED___S              25
#define   LPASS_QCA_SB_MGR_INT_STATUS__RECONFIG_DONE___M 0x01000000
#define   LPASS_QCA_SB_MGR_INT_STATUS__RECONFIG_DONE___S              24
#define   LPASS_QCA_SB_MGR_INT_STATUS___M        0xFF000000   
#define   LPASS_QCA_SB_MGR_INT_STATUS___S                     24

#define LPASS_QCA_SB_MGR_INT_CLR                  (0x17240218)
#define   LPASS_QCA_SB_MGR_INT_CLR___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_MGR_INT_CLR___POR         0x00000000
#define   LPASS_QCA_SB_MGR_INT_CLR__TX_MSG_SENT___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_CLR__RX_MSG_RCVD___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_CLR__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_CLR__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_CLR__INVALID_TX_MSG___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_CLR__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_CLR__TX_MSG_NACKED___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_CLR__RECONFIG_DONE___POR 0x0
#define   LPASS_QCA_SB_MGR_INT_CLR__TX_MSG_SENT___M 0x80000000
#define   LPASS_QCA_SB_MGR_INT_CLR__TX_MSG_SENT___S              31
#define   LPASS_QCA_SB_MGR_INT_CLR__RX_MSG_RCVD___M 0x40000000
#define   LPASS_QCA_SB_MGR_INT_CLR__RX_MSG_RCVD___S              30
#define   LPASS_QCA_SB_MGR_INT_CLR__DEV_ERR___M  0x20000000
#define   LPASS_QCA_SB_MGR_INT_CLR__DEV_ERR___S               29
#define   LPASS_QCA_SB_MGR_INT_CLR__IE_VE_CHANGE___M 0x10000000
#define   LPASS_QCA_SB_MGR_INT_CLR__IE_VE_CHANGE___S              28
#define   LPASS_QCA_SB_MGR_INT_CLR__INVALID_TX_MSG___M 0x08000000
#define   LPASS_QCA_SB_MGR_INT_CLR__INVALID_TX_MSG___S              27
#define   LPASS_QCA_SB_MGR_INT_CLR__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_QCA_SB_MGR_INT_CLR__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_QCA_SB_MGR_INT_CLR__TX_MSG_NACKED___M 0x02000000
#define   LPASS_QCA_SB_MGR_INT_CLR__TX_MSG_NACKED___S              25
#define   LPASS_QCA_SB_MGR_INT_CLR__RECONFIG_DONE___M 0x01000000
#define   LPASS_QCA_SB_MGR_INT_CLR__RECONFIG_DONE___S              24
#define   LPASS_QCA_SB_MGR_INT_CLR___M           0xFF000000   
#define   LPASS_QCA_SB_MGR_INT_CLR___S                        24

#define LPASS_QCA_SB_MGR_TX_MSGn(n)      (0x17240230+0x4*(n))
#define   LPASS_QCA_SB_MGR_TX_MSGn_nMIN 0    
#define   LPASS_QCA_SB_MGR_TX_MSGn_nMAX 9    
#define   LPASS_QCA_SB_MGR_TX_MSGn_ELEM 10   
#define   LPASS_QCA_SB_MGR_TX_MSGn___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_MGR_TX_MSGn___POR         0x00000000
#define   LPASS_QCA_SB_MGR_TX_MSGn__MSGVAL___POR 0x00000000
#define   LPASS_QCA_SB_MGR_TX_MSGn__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_TX_MSGn__MSGVAL___S                 0
#define   LPASS_QCA_SB_MGR_TX_MSGn___M           0xFFFFFFFF   
#define   LPASS_QCA_SB_MGR_TX_MSGn___S                         0
#define LPASS_QCA_SB_MGR_TX_MSG0                  (0x17240230)
#define   LPASS_QCA_SB_MGR_TX_MSG0___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_MGR_TX_MSG0__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_TX_MSG0__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_TX_MSG1                  (0x17240234)
#define   LPASS_QCA_SB_MGR_TX_MSG1___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_MGR_TX_MSG1__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_TX_MSG1__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_TX_MSG2                  (0x17240238)
#define   LPASS_QCA_SB_MGR_TX_MSG2___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_MGR_TX_MSG2__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_TX_MSG2__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_TX_MSG3                  (0x1724023C)
#define   LPASS_QCA_SB_MGR_TX_MSG3___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_MGR_TX_MSG3__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_TX_MSG3__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_TX_MSG4                  (0x17240240)
#define   LPASS_QCA_SB_MGR_TX_MSG4___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_MGR_TX_MSG4__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_TX_MSG4__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_TX_MSG5                  (0x17240244)
#define   LPASS_QCA_SB_MGR_TX_MSG5___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_MGR_TX_MSG5__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_TX_MSG5__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_TX_MSG6                  (0x17240248)
#define   LPASS_QCA_SB_MGR_TX_MSG6___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_MGR_TX_MSG6__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_TX_MSG6__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_TX_MSG7                  (0x1724024C)
#define   LPASS_QCA_SB_MGR_TX_MSG7___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_MGR_TX_MSG7__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_TX_MSG7__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_TX_MSG8                  (0x17240250)
#define   LPASS_QCA_SB_MGR_TX_MSG8___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_MGR_TX_MSG8__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_TX_MSG8__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_TX_MSG9                  (0x17240254)
#define   LPASS_QCA_SB_MGR_TX_MSG9___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_MGR_TX_MSG9__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_TX_MSG9__MSGVAL___S                 0

#define LPASS_QCA_SB_MGR_RX_MSGn(n)      (0x17240270+0x4*(n))
#define   LPASS_QCA_SB_MGR_RX_MSGn_nMIN 0    
#define   LPASS_QCA_SB_MGR_RX_MSGn_nMAX 9    
#define   LPASS_QCA_SB_MGR_RX_MSGn_ELEM 10   
#define   LPASS_QCA_SB_MGR_RX_MSGn___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_RX_MSGn___POR         0x00000000
#define   LPASS_QCA_SB_MGR_RX_MSGn__MSGVAL___POR 0x00000000
#define   LPASS_QCA_SB_MGR_RX_MSGn__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_RX_MSGn__MSGVAL___S                 0
#define   LPASS_QCA_SB_MGR_RX_MSGn___M           0xFFFFFFFF   
#define   LPASS_QCA_SB_MGR_RX_MSGn___S                         0
#define LPASS_QCA_SB_MGR_RX_MSG0                  (0x17240270)
#define   LPASS_QCA_SB_MGR_RX_MSG0___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_RX_MSG0__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_RX_MSG0__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_RX_MSG1                  (0x17240274)
#define   LPASS_QCA_SB_MGR_RX_MSG1___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_RX_MSG1__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_RX_MSG1__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_RX_MSG2                  (0x17240278)
#define   LPASS_QCA_SB_MGR_RX_MSG2___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_RX_MSG2__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_RX_MSG2__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_RX_MSG3                  (0x1724027C)
#define   LPASS_QCA_SB_MGR_RX_MSG3___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_RX_MSG3__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_RX_MSG3__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_RX_MSG4                  (0x17240280)
#define   LPASS_QCA_SB_MGR_RX_MSG4___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_RX_MSG4__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_RX_MSG4__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_RX_MSG5                  (0x17240284)
#define   LPASS_QCA_SB_MGR_RX_MSG5___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_RX_MSG5__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_RX_MSG5__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_RX_MSG6                  (0x17240288)
#define   LPASS_QCA_SB_MGR_RX_MSG6___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_RX_MSG6__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_RX_MSG6__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_RX_MSG7                  (0x1724028C)
#define   LPASS_QCA_SB_MGR_RX_MSG7___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_RX_MSG7__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_RX_MSG7__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_RX_MSG8                  (0x17240290)
#define   LPASS_QCA_SB_MGR_RX_MSG8___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_RX_MSG8__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_RX_MSG8__MSGVAL___S                 0
#define LPASS_QCA_SB_MGR_RX_MSG9                  (0x17240294)
#define   LPASS_QCA_SB_MGR_RX_MSG9___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_RX_MSG9__MSGVAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_RX_MSG9__MSGVAL___S                 0

#define LPASS_QCA_SB_MGR_IE_STATUS                (0x172402F0)
#define   LPASS_QCA_SB_MGR_IE_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_IE_STATUS___POR       0xFF010000
#define   LPASS_QCA_SB_MGR_IE_STATUS__DEV_CLASS_CODE___POR 0xFF
#define   LPASS_QCA_SB_MGR_IE_STATUS__DEV_CLASS_VER___POR 0x01
#define   LPASS_QCA_SB_MGR_IE_STATUS__EX_ERROR___POR 0x0
#define   LPASS_QCA_SB_MGR_IE_STATUS__RECONFIG_OBJ___POR 0x0
#define   LPASS_QCA_SB_MGR_IE_STATUS__UNSPRTD_MSG___POR 0x0
#define   LPASS_QCA_SB_MGR_IE_STATUS__DEV_CLASS_CODE___M 0xFF000000
#define   LPASS_QCA_SB_MGR_IE_STATUS__DEV_CLASS_CODE___S              24
#define   LPASS_QCA_SB_MGR_IE_STATUS__DEV_CLASS_VER___M 0x00FF0000
#define   LPASS_QCA_SB_MGR_IE_STATUS__DEV_CLASS_VER___S              16
#define   LPASS_QCA_SB_MGR_IE_STATUS__EX_ERROR___M 0x00000008
#define   LPASS_QCA_SB_MGR_IE_STATUS__EX_ERROR___S               3
#define   LPASS_QCA_SB_MGR_IE_STATUS__RECONFIG_OBJ___M 0x00000004
#define   LPASS_QCA_SB_MGR_IE_STATUS__RECONFIG_OBJ___S               2
#define   LPASS_QCA_SB_MGR_IE_STATUS__UNSPRTD_MSG___M 0x00000001
#define   LPASS_QCA_SB_MGR_IE_STATUS__UNSPRTD_MSG___S               0
#define   LPASS_QCA_SB_MGR_IE_STATUS___M         0xFFFF000D   
#define   LPASS_QCA_SB_MGR_IE_STATUS___S                       0

#define LPASS_QCA_SB_MGR_VE_STATUS                (0x17240300)
#define   LPASS_QCA_SB_MGR_VE_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_QCA_SB_MGR_VE_STATUS___POR       0x00000000
#define   LPASS_QCA_SB_MGR_VE_STATUS__VE_VAL___POR 0x00000000
#define   LPASS_QCA_SB_MGR_VE_STATUS__VE_VAL___M 0xFFFFFFFF
#define   LPASS_QCA_SB_MGR_VE_STATUS__VE_VAL___S               0
#define   LPASS_QCA_SB_MGR_VE_STATUS___M         0xFFFFFFFF   
#define   LPASS_QCA_SB_MGR_VE_STATUS___S                       0

#define LPASS_QCA_SB_FRM_CFG                      (0x17240400)
#define   LPASS_QCA_SB_FRM_CFG___RWC                QCSR_REG_RW    
#define   LPASS_QCA_SB_FRM_CFG___POR             0x00000000
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_0___POR  0x0
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_1___POR  0x0
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_2___POR  0x0
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_3___POR  0x0
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_4___POR  0x0
#define   LPASS_QCA_SB_FRM_CFG__DRIFTFREE_CDIV_EN___POR 0x0
#define   LPASS_QCA_SB_FRM_CFG__SEL_INTFB_CAPTURE_CLK___POR 0x0
#define   LPASS_QCA_SB_FRM_CFG__CDL_TIMEOUT___POR 0x0
#define   LPASS_QCA_SB_FRM_CFG__CLK_QUALITY___POR 0x0
#define   LPASS_QCA_SB_FRM_CFG__INTERNAL_WAKEUP_EN___POR 0x0
#define   LPASS_QCA_SB_FRM_CFG__REFERENCE_CLK_CG___POR 0x0
#define   LPASS_QCA_SB_FRM_CFG__BOOT_ROOT_FREQ___POR 0x0
#define   LPASS_QCA_SB_FRM_CFG__BOOT_CLOCK_GEAR___POR 0x0
#define   LPASS_QCA_SB_FRM_CFG__BOOT_SUBFRAME_MODE___POR 0x00
#define   LPASS_QCA_SB_FRM_CFG__BOOT_AS_ACTIVE_FRAMER___POR 0x0
#define   LPASS_QCA_SB_FRM_CFG__ENABLE___POR     0x0
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_0___M    0x80000000
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_0___S                 31
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_1___M    0x40000000
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_1___S                 30
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_2___M    0x20000000
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_2___S                 29
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_3___M    0x10000000
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_3___S                 28
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_4___M    0x08000000
#define   LPASS_QCA_SB_FRM_CFG__CNF_BIT_4___S                 27
#define   LPASS_QCA_SB_FRM_CFG__DRIFTFREE_CDIV_EN___M 0x04000000
#define   LPASS_QCA_SB_FRM_CFG__DRIFTFREE_CDIV_EN___S              26
#define   LPASS_QCA_SB_FRM_CFG__SEL_INTFB_CAPTURE_CLK___M 0x02000000
#define   LPASS_QCA_SB_FRM_CFG__SEL_INTFB_CAPTURE_CLK___S              25
#define   LPASS_QCA_SB_FRM_CFG__CDL_TIMEOUT___M  0x01C00000
#define   LPASS_QCA_SB_FRM_CFG__CDL_TIMEOUT___S               22
#define   LPASS_QCA_SB_FRM_CFG__CLK_QUALITY___M  0x00300000
#define   LPASS_QCA_SB_FRM_CFG__CLK_QUALITY___S               20
#define   LPASS_QCA_SB_FRM_CFG__INTERNAL_WAKEUP_EN___M 0x00080000
#define   LPASS_QCA_SB_FRM_CFG__INTERNAL_WAKEUP_EN___S              19
#define   LPASS_QCA_SB_FRM_CFG__REFERENCE_CLK_CG___M 0x00078000
#define   LPASS_QCA_SB_FRM_CFG__REFERENCE_CLK_CG___S              15
#define   LPASS_QCA_SB_FRM_CFG__BOOT_ROOT_FREQ___M 0x00007800
#define   LPASS_QCA_SB_FRM_CFG__BOOT_ROOT_FREQ___S              11
#define   LPASS_QCA_SB_FRM_CFG__BOOT_CLOCK_GEAR___M 0x00000780
#define   LPASS_QCA_SB_FRM_CFG__BOOT_CLOCK_GEAR___S               7
#define   LPASS_QCA_SB_FRM_CFG__BOOT_SUBFRAME_MODE___M 0x0000007C
#define   LPASS_QCA_SB_FRM_CFG__BOOT_SUBFRAME_MODE___S               2
#define   LPASS_QCA_SB_FRM_CFG__BOOT_AS_ACTIVE_FRAMER___M 0x00000002
#define   LPASS_QCA_SB_FRM_CFG__BOOT_AS_ACTIVE_FRAMER___S               1
#define   LPASS_QCA_SB_FRM_CFG__ENABLE___M       0x00000001
#define   LPASS_QCA_SB_FRM_CFG__ENABLE___S                     0
#define   LPASS_QCA_SB_FRM_CFG___M               0xFFFFFFFF   
#define   LPASS_QCA_SB_FRM_CFG___S                             0

#define LPASS_QCA_SB_FRM_STATUS                   (0x17240404)
#define   LPASS_QCA_SB_FRM_STATUS___RWC             QCSR_REG_RO    
#define   LPASS_QCA_SB_FRM_STATUS___POR          0x00000000
#define   LPASS_QCA_SB_FRM_STATUS__DEV_LA___POR  0x00
#define   LPASS_QCA_SB_FRM_STATUS__ENUMERATED___POR 0x0
#define   LPASS_QCA_SB_FRM_STATUS__IDLE_MODE___POR 0x0
#define   LPASS_QCA_SB_FRM_STATUS__ACTIVE_FRAMER___POR 0x0
#define   LPASS_QCA_SB_FRM_STATUS__CUR_ROOT_FREQUENCY___POR 0x0
#define   LPASS_QCA_SB_FRM_STATUS__CUR_CLOCK_GEAR___POR 0x0
#define   LPASS_QCA_SB_FRM_STATUS__ERROR___POR   0x0
#define   LPASS_QCA_SB_FRM_STATUS__CUR_SUBFRAME_MODE___POR 0x00
#define   LPASS_QCA_SB_FRM_STATUS__FRAMER_BOOTED___POR 0x0
#define   LPASS_QCA_SB_FRM_STATUS__DEV_LA___M    0x07F80000
#define   LPASS_QCA_SB_FRM_STATUS__DEV_LA___S                 19
#define   LPASS_QCA_SB_FRM_STATUS__ENUMERATED___M 0x00040000
#define   LPASS_QCA_SB_FRM_STATUS__ENUMERATED___S              18
#define   LPASS_QCA_SB_FRM_STATUS__IDLE_MODE___M 0x00020000
#define   LPASS_QCA_SB_FRM_STATUS__IDLE_MODE___S              17
#define   LPASS_QCA_SB_FRM_STATUS__ACTIVE_FRAMER___M 0x00010000
#define   LPASS_QCA_SB_FRM_STATUS__ACTIVE_FRAMER___S              16
#define   LPASS_QCA_SB_FRM_STATUS__CUR_ROOT_FREQUENCY___M 0x0000F000
#define   LPASS_QCA_SB_FRM_STATUS__CUR_ROOT_FREQUENCY___S              12
#define   LPASS_QCA_SB_FRM_STATUS__CUR_CLOCK_GEAR___M 0x00000F00
#define   LPASS_QCA_SB_FRM_STATUS__CUR_CLOCK_GEAR___S               8
#define   LPASS_QCA_SB_FRM_STATUS__ERROR___M     0x000000C0
#define   LPASS_QCA_SB_FRM_STATUS__ERROR___S                   6
#define   LPASS_QCA_SB_FRM_STATUS__CUR_SUBFRAME_MODE___M 0x0000003E
#define   LPASS_QCA_SB_FRM_STATUS__CUR_SUBFRAME_MODE___S               1
#define   LPASS_QCA_SB_FRM_STATUS__FRAMER_BOOTED___M 0x00000001
#define   LPASS_QCA_SB_FRM_STATUS__FRAMER_BOOTED___S               0
#define   LPASS_QCA_SB_FRM_STATUS___M            0x07FFFFFF   
#define   LPASS_QCA_SB_FRM_STATUS___S                          0

#define LPASS_QCA_SB_FRM_INT_EN                   (0x17240410)
#define   LPASS_QCA_SB_FRM_INT_EN___RWC             QCSR_REG_RW    
#define   LPASS_QCA_SB_FRM_INT_EN___POR          0x00000000
#define   LPASS_QCA_SB_FRM_INT_EN__CHANGED_ROOT_FREQUENCY___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_EN__DATA_LINE_TOGGLE___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_EN__CDL_TIMEDOUT___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_EN__IDLE_MODE_EXITED___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_EN__FRAMER_BOOT_COMPLETE___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_EN__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_EN__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_EN__CHANGED_ROOT_FREQUENCY___M 0x00000040
#define   LPASS_QCA_SB_FRM_INT_EN__CHANGED_ROOT_FREQUENCY___S               6
#define   LPASS_QCA_SB_FRM_INT_EN__DATA_LINE_TOGGLE___M 0x00000020
#define   LPASS_QCA_SB_FRM_INT_EN__DATA_LINE_TOGGLE___S               5
#define   LPASS_QCA_SB_FRM_INT_EN__CDL_TIMEDOUT___M 0x00000010
#define   LPASS_QCA_SB_FRM_INT_EN__CDL_TIMEDOUT___S               4
#define   LPASS_QCA_SB_FRM_INT_EN__IDLE_MODE_EXITED___M 0x00000008
#define   LPASS_QCA_SB_FRM_INT_EN__IDLE_MODE_EXITED___S               3
#define   LPASS_QCA_SB_FRM_INT_EN__FRAMER_BOOT_COMPLETE___M 0x00000004
#define   LPASS_QCA_SB_FRM_INT_EN__FRAMER_BOOT_COMPLETE___S               2
#define   LPASS_QCA_SB_FRM_INT_EN__IE_VE_CHANGE___M 0x00000002
#define   LPASS_QCA_SB_FRM_INT_EN__IE_VE_CHANGE___S               1
#define   LPASS_QCA_SB_FRM_INT_EN__DEV_ERR___M   0x00000001
#define   LPASS_QCA_SB_FRM_INT_EN__DEV_ERR___S                 0
#define   LPASS_QCA_SB_FRM_INT_EN___M            0x0000007F   
#define   LPASS_QCA_SB_FRM_INT_EN___S                          0

#define LPASS_QCA_SB_FRM_INT_STATUS               (0x17240414)
#define   LPASS_QCA_SB_FRM_INT_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_FRM_INT_STATUS___POR      0x00000000
#define   LPASS_QCA_SB_FRM_INT_STATUS__CHANGED_ROOT_FREQUENCY___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_STATUS__DATA_LINE_TOGGLE___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_STATUS__CDL_TIMEDOUT___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_STATUS__IDLE_MODE_EXITED___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_STATUS__FRAMER_BOOT_COMPLETE___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_STATUS__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_STATUS__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_STATUS__CHANGED_ROOT_FREQUENCY___M 0x00000040
#define   LPASS_QCA_SB_FRM_INT_STATUS__CHANGED_ROOT_FREQUENCY___S               6
#define   LPASS_QCA_SB_FRM_INT_STATUS__DATA_LINE_TOGGLE___M 0x00000020
#define   LPASS_QCA_SB_FRM_INT_STATUS__DATA_LINE_TOGGLE___S               5
#define   LPASS_QCA_SB_FRM_INT_STATUS__CDL_TIMEDOUT___M 0x00000010
#define   LPASS_QCA_SB_FRM_INT_STATUS__CDL_TIMEDOUT___S               4
#define   LPASS_QCA_SB_FRM_INT_STATUS__IDLE_MODE_EXITED___M 0x00000008
#define   LPASS_QCA_SB_FRM_INT_STATUS__IDLE_MODE_EXITED___S               3
#define   LPASS_QCA_SB_FRM_INT_STATUS__FRAMER_BOOT_COMPLETE___M 0x00000004
#define   LPASS_QCA_SB_FRM_INT_STATUS__FRAMER_BOOT_COMPLETE___S               2
#define   LPASS_QCA_SB_FRM_INT_STATUS__IE_VE_CHANGE___M 0x00000002
#define   LPASS_QCA_SB_FRM_INT_STATUS__IE_VE_CHANGE___S               1
#define   LPASS_QCA_SB_FRM_INT_STATUS__DEV_ERR___M 0x00000001
#define   LPASS_QCA_SB_FRM_INT_STATUS__DEV_ERR___S               0
#define   LPASS_QCA_SB_FRM_INT_STATUS___M        0x0000007F   
#define   LPASS_QCA_SB_FRM_INT_STATUS___S                      0

#define LPASS_QCA_SB_FRM_INT_CLR                  (0x17240418)
#define   LPASS_QCA_SB_FRM_INT_CLR___RWC            QCSR_REG_WO    
#define   LPASS_QCA_SB_FRM_INT_CLR___POR         0x00000000
#define   LPASS_QCA_SB_FRM_INT_CLR__CHANGED_ROOT_FREQUENCY___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_CLR__DATA_LINE_TOGGLE___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_CLR__CDL_TIMEDOUT___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_CLR__IDLE_MODE_EXITED___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_CLR__FRAMER_BOOT_COMPLETE___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_CLR__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_CLR__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_FRM_INT_CLR__CHANGED_ROOT_FREQUENCY___M 0x00000040
#define   LPASS_QCA_SB_FRM_INT_CLR__CHANGED_ROOT_FREQUENCY___S               6
#define   LPASS_QCA_SB_FRM_INT_CLR__DATA_LINE_TOGGLE___M 0x00000020
#define   LPASS_QCA_SB_FRM_INT_CLR__DATA_LINE_TOGGLE___S               5
#define   LPASS_QCA_SB_FRM_INT_CLR__CDL_TIMEDOUT___M 0x00000010
#define   LPASS_QCA_SB_FRM_INT_CLR__CDL_TIMEDOUT___S               4
#define   LPASS_QCA_SB_FRM_INT_CLR__IDLE_MODE_EXITED___M 0x00000008
#define   LPASS_QCA_SB_FRM_INT_CLR__IDLE_MODE_EXITED___S               3
#define   LPASS_QCA_SB_FRM_INT_CLR__FRAMER_BOOT_COMPLETE___M 0x00000004
#define   LPASS_QCA_SB_FRM_INT_CLR__FRAMER_BOOT_COMPLETE___S               2
#define   LPASS_QCA_SB_FRM_INT_CLR__IE_VE_CHANGE___M 0x00000002
#define   LPASS_QCA_SB_FRM_INT_CLR__IE_VE_CHANGE___S               1
#define   LPASS_QCA_SB_FRM_INT_CLR__DEV_ERR___M  0x00000001
#define   LPASS_QCA_SB_FRM_INT_CLR__DEV_ERR___S                0
#define   LPASS_QCA_SB_FRM_INT_CLR___M           0x0000007F   
#define   LPASS_QCA_SB_FRM_INT_CLR___S                         0

#define LPASS_QCA_SB_FRM_WAKEUP                   (0x1724041C)
#define   LPASS_QCA_SB_FRM_WAKEUP___RWC             QCSR_REG_WO    
#define   LPASS_QCA_SB_FRM_WAKEUP___POR          0x00000000
#define   LPASS_QCA_SB_FRM_WAKEUP__WAKEUP_NOW___POR 0x0
#define   LPASS_QCA_SB_FRM_WAKEUP__WAKEUP_NOW___M 0x00000001
#define   LPASS_QCA_SB_FRM_WAKEUP__WAKEUP_NOW___S               0
#define   LPASS_QCA_SB_FRM_WAKEUP___M            0x00000001   
#define   LPASS_QCA_SB_FRM_WAKEUP___S                          0

#define LPASS_QCA_SB_FRM_CLKCTL_DONE              (0x17240420)
#define   LPASS_QCA_SB_FRM_CLKCTL_DONE___RWC        QCSR_REG_WO    
#define   LPASS_QCA_SB_FRM_CLKCTL_DONE___POR     0x00000000
#define   LPASS_QCA_SB_FRM_CLKCTL_DONE__CLKCTL_DONE___POR 0x0
#define   LPASS_QCA_SB_FRM_CLKCTL_DONE__CLKCTL_DONE___M 0x00000001
#define   LPASS_QCA_SB_FRM_CLKCTL_DONE__CLKCTL_DONE___S               0
#define   LPASS_QCA_SB_FRM_CLKCTL_DONE___M       0x00000001   
#define   LPASS_QCA_SB_FRM_CLKCTL_DONE___S                     0

#define LPASS_QCA_SB_FRM_IE_STATUS                (0x17240430)
#define   LPASS_QCA_SB_FRM_IE_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_QCA_SB_FRM_IE_STATUS___POR       0xFE010000
#define   LPASS_QCA_SB_FRM_IE_STATUS__DEV_CLASS_CODE___POR 0xFE
#define   LPASS_QCA_SB_FRM_IE_STATUS__DEV_CLASS_VER___POR 0x01
#define   LPASS_QCA_SB_FRM_IE_STATUS__QUAL___POR 0x0
#define   LPASS_QCA_SB_FRM_IE_STATUS__GC_TX_COL___POR 0x0
#define   LPASS_QCA_SB_FRM_IE_STATUS__FI_TX_COL___POR 0x0
#define   LPASS_QCA_SB_FRM_IE_STATUS__FS_TX_COL___POR 0x0
#define   LPASS_QCA_SB_FRM_IE_STATUS__ACTIVE_FRAMER___POR 0x0
#define   LPASS_QCA_SB_FRM_IE_STATUS__EX_ERROR___POR 0x0
#define   LPASS_QCA_SB_FRM_IE_STATUS__RECONFIG_OBJ___POR 0x0
#define   LPASS_QCA_SB_FRM_IE_STATUS__UNSPRTD_MSG___POR 0x0
#define   LPASS_QCA_SB_FRM_IE_STATUS__DEV_CLASS_CODE___M 0xFF000000
#define   LPASS_QCA_SB_FRM_IE_STATUS__DEV_CLASS_CODE___S              24
#define   LPASS_QCA_SB_FRM_IE_STATUS__DEV_CLASS_VER___M 0x00FF0000
#define   LPASS_QCA_SB_FRM_IE_STATUS__DEV_CLASS_VER___S              16
#define   LPASS_QCA_SB_FRM_IE_STATUS__QUAL___M   0x00000300
#define   LPASS_QCA_SB_FRM_IE_STATUS__QUAL___S                 8
#define   LPASS_QCA_SB_FRM_IE_STATUS__GC_TX_COL___M 0x00000080
#define   LPASS_QCA_SB_FRM_IE_STATUS__GC_TX_COL___S               7
#define   LPASS_QCA_SB_FRM_IE_STATUS__FI_TX_COL___M 0x00000040
#define   LPASS_QCA_SB_FRM_IE_STATUS__FI_TX_COL___S               6
#define   LPASS_QCA_SB_FRM_IE_STATUS__FS_TX_COL___M 0x00000020
#define   LPASS_QCA_SB_FRM_IE_STATUS__FS_TX_COL___S               5
#define   LPASS_QCA_SB_FRM_IE_STATUS__ACTIVE_FRAMER___M 0x00000010
#define   LPASS_QCA_SB_FRM_IE_STATUS__ACTIVE_FRAMER___S               4
#define   LPASS_QCA_SB_FRM_IE_STATUS__EX_ERROR___M 0x00000008
#define   LPASS_QCA_SB_FRM_IE_STATUS__EX_ERROR___S               3
#define   LPASS_QCA_SB_FRM_IE_STATUS__RECONFIG_OBJ___M 0x00000004
#define   LPASS_QCA_SB_FRM_IE_STATUS__RECONFIG_OBJ___S               2
#define   LPASS_QCA_SB_FRM_IE_STATUS__UNSPRTD_MSG___M 0x00000001
#define   LPASS_QCA_SB_FRM_IE_STATUS__UNSPRTD_MSG___S               0
#define   LPASS_QCA_SB_FRM_IE_STATUS___M         0xFFFF03FD   
#define   LPASS_QCA_SB_FRM_IE_STATUS___S                       0

#define LPASS_QCA_SB_FRM_VE_STATUS                (0x17240440)
#define   LPASS_QCA_SB_FRM_VE_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_QCA_SB_FRM_VE_STATUS___POR       0x00000000
#define   LPASS_QCA_SB_FRM_VE_STATUS__VE_VAL___POR 0x00000000
#define   LPASS_QCA_SB_FRM_VE_STATUS__VE_VAL___M 0xFFFFFFFF
#define   LPASS_QCA_SB_FRM_VE_STATUS__VE_VAL___S               0
#define   LPASS_QCA_SB_FRM_VE_STATUS___M         0xFFFFFFFF   
#define   LPASS_QCA_SB_FRM_VE_STATUS___S                       0

#define LPASS_QCA_SB_INTF_CFG                     (0x17240600)
#define   LPASS_QCA_SB_INTF_CFG___RWC               QCSR_REG_RW    
#define   LPASS_QCA_SB_INTF_CFG___POR            0x00000000
#define   LPASS_QCA_SB_INTF_CFG__NEXT_PARAM_FIX_ENABLE___POR 0x0
#define   LPASS_QCA_SB_INTF_CFG__ENABLE___POR    0x0
#define   LPASS_QCA_SB_INTF_CFG__NEXT_PARAM_FIX_ENABLE___M 0x00000002
#define   LPASS_QCA_SB_INTF_CFG__NEXT_PARAM_FIX_ENABLE___S               1
#define   LPASS_QCA_SB_INTF_CFG__ENABLE___M      0x00000001
#define   LPASS_QCA_SB_INTF_CFG__ENABLE___S                    0
#define   LPASS_QCA_SB_INTF_CFG___M              0x00000003   
#define   LPASS_QCA_SB_INTF_CFG___S                            0

#define LPASS_QCA_SB_INTF_STATUS                  (0x17240604)
#define   LPASS_QCA_SB_INTF_STATUS___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_INTF_STATUS___POR         0x00000000
#define   LPASS_QCA_SB_INTF_STATUS__MESSAGE_SYNC_ACQUIRED___POR 0x0
#define   LPASS_QCA_SB_INTF_STATUS__SUPERFRAME_SYNC_ACQUIRED___POR 0x0
#define   LPASS_QCA_SB_INTF_STATUS__FRAME_SYNC_ACQUIRED___POR 0x0
#define   LPASS_QCA_SB_INTF_STATUS__DEV_LA___POR 0x00
#define   LPASS_QCA_SB_INTF_STATUS__ENUMERATED___POR 0x0
#define   LPASS_QCA_SB_INTF_STATUS__ERROR___POR  0x0
#define   LPASS_QCA_SB_INTF_STATUS__MESSAGE_SYNC_ACQUIRED___M 0x00002000
#define   LPASS_QCA_SB_INTF_STATUS__MESSAGE_SYNC_ACQUIRED___S              13
#define   LPASS_QCA_SB_INTF_STATUS__SUPERFRAME_SYNC_ACQUIRED___M 0x00001000
#define   LPASS_QCA_SB_INTF_STATUS__SUPERFRAME_SYNC_ACQUIRED___S              12
#define   LPASS_QCA_SB_INTF_STATUS__FRAME_SYNC_ACQUIRED___M 0x00000800
#define   LPASS_QCA_SB_INTF_STATUS__FRAME_SYNC_ACQUIRED___S              11
#define   LPASS_QCA_SB_INTF_STATUS__DEV_LA___M   0x000007F8
#define   LPASS_QCA_SB_INTF_STATUS__DEV_LA___S                 3
#define   LPASS_QCA_SB_INTF_STATUS__ENUMERATED___M 0x00000004
#define   LPASS_QCA_SB_INTF_STATUS__ENUMERATED___S               2
#define   LPASS_QCA_SB_INTF_STATUS__ERROR___M    0x00000003
#define   LPASS_QCA_SB_INTF_STATUS__ERROR___S                  0
#define   LPASS_QCA_SB_INTF_STATUS___M           0x00003FFF   
#define   LPASS_QCA_SB_INTF_STATUS___S                         0

#define LPASS_QCA_SB_INTF_INT_EN                  (0x17240610)
#define   LPASS_QCA_SB_INTF_INT_EN___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_INTF_INT_EN___POR         0x00000000
#define   LPASS_QCA_SB_INTF_INT_EN__NO_DATA_LINE_ACTIVITY___POR 0x0
#define   LPASS_QCA_SB_INTF_INT_EN__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_INTF_INT_EN__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_INTF_INT_EN__NO_DATA_LINE_ACTIVITY___M 0x00000004
#define   LPASS_QCA_SB_INTF_INT_EN__NO_DATA_LINE_ACTIVITY___S               2
#define   LPASS_QCA_SB_INTF_INT_EN__IE_VE_CHANGE___M 0x00000002
#define   LPASS_QCA_SB_INTF_INT_EN__IE_VE_CHANGE___S               1
#define   LPASS_QCA_SB_INTF_INT_EN__DEV_ERR___M  0x00000001
#define   LPASS_QCA_SB_INTF_INT_EN__DEV_ERR___S                0
#define   LPASS_QCA_SB_INTF_INT_EN___M           0x00000007   
#define   LPASS_QCA_SB_INTF_INT_EN___S                         0

#define LPASS_QCA_SB_INTF_INT_STATUS              (0x17240614)
#define   LPASS_QCA_SB_INTF_INT_STATUS___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_INTF_INT_STATUS___POR     0x00000000
#define   LPASS_QCA_SB_INTF_INT_STATUS__NO_DATA_LINE_ACTIVITY___POR 0x0
#define   LPASS_QCA_SB_INTF_INT_STATUS__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_INTF_INT_STATUS__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_INTF_INT_STATUS__NO_DATA_LINE_ACTIVITY___M 0x00000004
#define   LPASS_QCA_SB_INTF_INT_STATUS__NO_DATA_LINE_ACTIVITY___S               2
#define   LPASS_QCA_SB_INTF_INT_STATUS__IE_VE_CHANGE___M 0x00000002
#define   LPASS_QCA_SB_INTF_INT_STATUS__IE_VE_CHANGE___S               1
#define   LPASS_QCA_SB_INTF_INT_STATUS__DEV_ERR___M 0x00000001
#define   LPASS_QCA_SB_INTF_INT_STATUS__DEV_ERR___S               0
#define   LPASS_QCA_SB_INTF_INT_STATUS___M       0x00000007   
#define   LPASS_QCA_SB_INTF_INT_STATUS___S                     0

#define LPASS_QCA_SB_INTF_INT_CLR                 (0x17240618)
#define   LPASS_QCA_SB_INTF_INT_CLR___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_INTF_INT_CLR___POR        0x00000000
#define   LPASS_QCA_SB_INTF_INT_CLR__NO_DATA_LINE_ACTIVITY___POR 0x0
#define   LPASS_QCA_SB_INTF_INT_CLR__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_INTF_INT_CLR__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_INTF_INT_CLR__NO_DATA_LINE_ACTIVITY___M 0x00000004
#define   LPASS_QCA_SB_INTF_INT_CLR__NO_DATA_LINE_ACTIVITY___S               2
#define   LPASS_QCA_SB_INTF_INT_CLR__IE_VE_CHANGE___M 0x00000002
#define   LPASS_QCA_SB_INTF_INT_CLR__IE_VE_CHANGE___S               1
#define   LPASS_QCA_SB_INTF_INT_CLR__DEV_ERR___M 0x00000001
#define   LPASS_QCA_SB_INTF_INT_CLR__DEV_ERR___S               0
#define   LPASS_QCA_SB_INTF_INT_CLR___M          0x00000007   
#define   LPASS_QCA_SB_INTF_INT_CLR___S                        0

#define LPASS_QCA_SB_INTF_IE_STATUS               (0x17240630)
#define   LPASS_QCA_SB_INTF_IE_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_INTF_IE_STATUS___POR      0xFD010000
#define   LPASS_QCA_SB_INTF_IE_STATUS__DEV_CLASS_CODE___POR 0xFD
#define   LPASS_QCA_SB_INTF_IE_STATUS__DEV_CLASS_VER___POR 0x01
#define   LPASS_QCA_SB_INTF_IE_STATUS__MC_P_BIT_COHERENCE_ERR___POR 0x0
#define   LPASS_QCA_SB_INTF_IE_STATUS__MC_SRQ_BIT_COHERENCE_ERR___POR 0x0
#define   LPASS_QCA_SB_INTF_IE_STATUS__SRQ_P_MISMATCH_ERR___POR 0x0
#define   LPASS_QCA_SB_INTF_IE_STATUS__DS_OVERLAP___POR 0x0
#define   LPASS_QCA_SB_INTF_IE_STATUS__LOST_MS___POR 0x0
#define   LPASS_QCA_SB_INTF_IE_STATUS__LOST_SFS___POR 0x0
#define   LPASS_QCA_SB_INTF_IE_STATUS__LOST_FS___POR 0x0
#define   LPASS_QCA_SB_INTF_IE_STATUS__MC_TX_COL___POR 0x0
#define   LPASS_QCA_SB_INTF_IE_STATUS__EX_ERROR___POR 0x0
#define   LPASS_QCA_SB_INTF_IE_STATUS__RECONFIG_OBJ___POR 0x0
#define   LPASS_QCA_SB_INTF_IE_STATUS__DATA_TX_COL___POR 0x0
#define   LPASS_QCA_SB_INTF_IE_STATUS__UNSPRTD_MSG___POR 0x0
#define   LPASS_QCA_SB_INTF_IE_STATUS__DEV_CLASS_CODE___M 0xFF000000
#define   LPASS_QCA_SB_INTF_IE_STATUS__DEV_CLASS_CODE___S              24
#define   LPASS_QCA_SB_INTF_IE_STATUS__DEV_CLASS_VER___M 0x00FF0000
#define   LPASS_QCA_SB_INTF_IE_STATUS__DEV_CLASS_VER___S              16
#define   LPASS_QCA_SB_INTF_IE_STATUS__MC_P_BIT_COHERENCE_ERR___M 0x00000800
#define   LPASS_QCA_SB_INTF_IE_STATUS__MC_P_BIT_COHERENCE_ERR___S              11
#define   LPASS_QCA_SB_INTF_IE_STATUS__MC_SRQ_BIT_COHERENCE_ERR___M 0x00000400
#define   LPASS_QCA_SB_INTF_IE_STATUS__MC_SRQ_BIT_COHERENCE_ERR___S              10
#define   LPASS_QCA_SB_INTF_IE_STATUS__SRQ_P_MISMATCH_ERR___M 0x00000200
#define   LPASS_QCA_SB_INTF_IE_STATUS__SRQ_P_MISMATCH_ERR___S               9
#define   LPASS_QCA_SB_INTF_IE_STATUS__DS_OVERLAP___M 0x00000100
#define   LPASS_QCA_SB_INTF_IE_STATUS__DS_OVERLAP___S               8
#define   LPASS_QCA_SB_INTF_IE_STATUS__LOST_MS___M 0x00000080
#define   LPASS_QCA_SB_INTF_IE_STATUS__LOST_MS___S               7
#define   LPASS_QCA_SB_INTF_IE_STATUS__LOST_SFS___M 0x00000040
#define   LPASS_QCA_SB_INTF_IE_STATUS__LOST_SFS___S               6
#define   LPASS_QCA_SB_INTF_IE_STATUS__LOST_FS___M 0x00000020
#define   LPASS_QCA_SB_INTF_IE_STATUS__LOST_FS___S               5
#define   LPASS_QCA_SB_INTF_IE_STATUS__MC_TX_COL___M 0x00000010
#define   LPASS_QCA_SB_INTF_IE_STATUS__MC_TX_COL___S               4
#define   LPASS_QCA_SB_INTF_IE_STATUS__EX_ERROR___M 0x00000008
#define   LPASS_QCA_SB_INTF_IE_STATUS__EX_ERROR___S               3
#define   LPASS_QCA_SB_INTF_IE_STATUS__RECONFIG_OBJ___M 0x00000004
#define   LPASS_QCA_SB_INTF_IE_STATUS__RECONFIG_OBJ___S               2
#define   LPASS_QCA_SB_INTF_IE_STATUS__DATA_TX_COL___M 0x00000002
#define   LPASS_QCA_SB_INTF_IE_STATUS__DATA_TX_COL___S               1
#define   LPASS_QCA_SB_INTF_IE_STATUS__UNSPRTD_MSG___M 0x00000001
#define   LPASS_QCA_SB_INTF_IE_STATUS__UNSPRTD_MSG___S               0
#define   LPASS_QCA_SB_INTF_IE_STATUS___M        0xFFFF0FFF   
#define   LPASS_QCA_SB_INTF_IE_STATUS___S                      0

#define LPASS_QCA_SB_INTF_VE_STATUS               (0x17240640)
#define   LPASS_QCA_SB_INTF_VE_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_INTF_VE_STATUS___POR      0x00000000
#define   LPASS_QCA_SB_INTF_VE_STATUS__VE_VAL___POR 0x00000000
#define   LPASS_QCA_SB_INTF_VE_STATUS__VE_VAL___M 0xFFFFFFFF
#define   LPASS_QCA_SB_INTF_VE_STATUS__VE_VAL___S               0
#define   LPASS_QCA_SB_INTF_VE_STATUS___M        0xFFFFFFFF   
#define   LPASS_QCA_SB_INTF_VE_STATUS___S                      0

#define LPASS_QCA_SB_NGD1_CFG                     (0x17241000)
#define   LPASS_QCA_SB_NGD1_CFG___RWC               QCSR_REG_RW    
#define   LPASS_QCA_SB_NGD1_CFG___POR            0x00000000
#define   LPASS_QCA_SB_NGD1_CFG__TX_MSGQ_EN___POR 0x0
#define   LPASS_QCA_SB_NGD1_CFG__RX_MSGQ_EN___POR 0x0
#define   LPASS_QCA_SB_NGD1_CFG__ENABLE___POR    0x0
#define   LPASS_QCA_SB_NGD1_CFG__TX_MSGQ_EN___M  0x00000004
#define   LPASS_QCA_SB_NGD1_CFG__TX_MSGQ_EN___S                2
#define   LPASS_QCA_SB_NGD1_CFG__RX_MSGQ_EN___M  0x00000002
#define   LPASS_QCA_SB_NGD1_CFG__RX_MSGQ_EN___S                1
#define   LPASS_QCA_SB_NGD1_CFG__ENABLE___M      0x00000001
#define   LPASS_QCA_SB_NGD1_CFG__ENABLE___S                    0
#define   LPASS_QCA_SB_NGD1_CFG___M              0x00000007   
#define   LPASS_QCA_SB_NGD1_CFG___S                            0

#define LPASS_QCA_SB_NGD1_STATUS                  (0x17241004)
#define   LPASS_QCA_SB_NGD1_STATUS___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_STATUS___POR         0x0000040C
#define   LPASS_QCA_SB_NGD1_STATUS__NACKED_TX_MSG_MC___POR 0x00
#define   LPASS_QCA_SB_NGD1_STATUS__ACKED_TX_MSG_MC___POR 0x00
#define   LPASS_QCA_SB_NGD1_STATUS__ERROR___POR  0x0
#define   LPASS_QCA_SB_NGD1_STATUS__MSGQ_SUPPORT___POR 0x1
#define   LPASS_QCA_SB_NGD1_STATUS__PIPE_NUM_OFFSET___POR 0x03
#define   LPASS_QCA_SB_NGD1_STATUS__ENUMERATED___POR 0x0
#define   LPASS_QCA_SB_NGD1_STATUS__TX_MSG_BUFFER_BUSY___POR 0x0
#define   LPASS_QCA_SB_NGD1_STATUS__NACKED_TX_MSG_MC___M 0x07F00000
#define   LPASS_QCA_SB_NGD1_STATUS__NACKED_TX_MSG_MC___S              20
#define   LPASS_QCA_SB_NGD1_STATUS__ACKED_TX_MSG_MC___M 0x000FE000
#define   LPASS_QCA_SB_NGD1_STATUS__ACKED_TX_MSG_MC___S              13
#define   LPASS_QCA_SB_NGD1_STATUS__ERROR___M    0x00001800
#define   LPASS_QCA_SB_NGD1_STATUS__ERROR___S                 11
#define   LPASS_QCA_SB_NGD1_STATUS__MSGQ_SUPPORT___M 0x00000400
#define   LPASS_QCA_SB_NGD1_STATUS__MSGQ_SUPPORT___S              10
#define   LPASS_QCA_SB_NGD1_STATUS__PIPE_NUM_OFFSET___M 0x000003FC
#define   LPASS_QCA_SB_NGD1_STATUS__PIPE_NUM_OFFSET___S               2
#define   LPASS_QCA_SB_NGD1_STATUS__ENUMERATED___M 0x00000002
#define   LPASS_QCA_SB_NGD1_STATUS__ENUMERATED___S               1
#define   LPASS_QCA_SB_NGD1_STATUS__TX_MSG_BUFFER_BUSY___M 0x00000001
#define   LPASS_QCA_SB_NGD1_STATUS__TX_MSG_BUFFER_BUSY___S               0
#define   LPASS_QCA_SB_NGD1_STATUS___M           0x07FFFFFF   
#define   LPASS_QCA_SB_NGD1_STATUS___S                         0

#define LPASS_QCA_SB_NGD1_RX_MSGQ_CFG             (0x17241008)
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG___POR    0x00000000
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG__TIME_OUT_VAL___POR 0x0000
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG__TRANS_SIZE___POR 0x00
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG__BLOCK_SIZE___POR 0x00
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG__TIME_OUT_VAL___M 0xFFFF0000
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG__TIME_OUT_VAL___S              16
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG__TRANS_SIZE___M 0x0000FF00
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG__TRANS_SIZE___S               8
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG__BLOCK_SIZE___M 0x000000FF
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG__BLOCK_SIZE___S               0
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG___M      0xFFFFFFFF   
#define   LPASS_QCA_SB_NGD1_RX_MSGQ_CFG___S                    0

#define LPASS_QCA_SB_NGD1_INT_EN                  (0x17241010)
#define   LPASS_QCA_SB_NGD1_INT_EN___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_NGD1_INT_EN___POR         0x00000000
#define   LPASS_QCA_SB_NGD1_INT_EN__TX_MSG_SENT___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_EN__RX_MSG_RCVD___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_EN__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_EN__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_EN__INVALID_TX_MSG___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_EN__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_EN__TX_MSG_NACKED___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_EN__RECONFIG_DONE___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_EN__TX_MSG_SENT___M 0x80000000
#define   LPASS_QCA_SB_NGD1_INT_EN__TX_MSG_SENT___S              31
#define   LPASS_QCA_SB_NGD1_INT_EN__RX_MSG_RCVD___M 0x40000000
#define   LPASS_QCA_SB_NGD1_INT_EN__RX_MSG_RCVD___S              30
#define   LPASS_QCA_SB_NGD1_INT_EN__DEV_ERR___M  0x20000000
#define   LPASS_QCA_SB_NGD1_INT_EN__DEV_ERR___S               29
#define   LPASS_QCA_SB_NGD1_INT_EN__IE_VE_CHANGE___M 0x10000000
#define   LPASS_QCA_SB_NGD1_INT_EN__IE_VE_CHANGE___S              28
#define   LPASS_QCA_SB_NGD1_INT_EN__INVALID_TX_MSG___M 0x08000000
#define   LPASS_QCA_SB_NGD1_INT_EN__INVALID_TX_MSG___S              27
#define   LPASS_QCA_SB_NGD1_INT_EN__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_QCA_SB_NGD1_INT_EN__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_QCA_SB_NGD1_INT_EN__TX_MSG_NACKED___M 0x02000000
#define   LPASS_QCA_SB_NGD1_INT_EN__TX_MSG_NACKED___S              25
#define   LPASS_QCA_SB_NGD1_INT_EN__RECONFIG_DONE___M 0x01000000
#define   LPASS_QCA_SB_NGD1_INT_EN__RECONFIG_DONE___S              24
#define   LPASS_QCA_SB_NGD1_INT_EN___M           0xFF000000   
#define   LPASS_QCA_SB_NGD1_INT_EN___S                        24

#define LPASS_QCA_SB_NGD1_INT_STATUS              (0x17241014)
#define   LPASS_QCA_SB_NGD1_INT_STATUS___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_INT_STATUS___POR     0x00000000
#define   LPASS_QCA_SB_NGD1_INT_STATUS__TX_MSG_SENT___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_STATUS__RX_MSG_RCVD___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_STATUS__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_STATUS__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_STATUS__INVALID_TX_MSG___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_STATUS__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_STATUS__TX_MSG_NACKED___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_STATUS__RECONFIG_DONE___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_STATUS__TX_MSG_SENT___M 0x80000000
#define   LPASS_QCA_SB_NGD1_INT_STATUS__TX_MSG_SENT___S              31
#define   LPASS_QCA_SB_NGD1_INT_STATUS__RX_MSG_RCVD___M 0x40000000
#define   LPASS_QCA_SB_NGD1_INT_STATUS__RX_MSG_RCVD___S              30
#define   LPASS_QCA_SB_NGD1_INT_STATUS__DEV_ERR___M 0x20000000
#define   LPASS_QCA_SB_NGD1_INT_STATUS__DEV_ERR___S              29
#define   LPASS_QCA_SB_NGD1_INT_STATUS__IE_VE_CHANGE___M 0x10000000
#define   LPASS_QCA_SB_NGD1_INT_STATUS__IE_VE_CHANGE___S              28
#define   LPASS_QCA_SB_NGD1_INT_STATUS__INVALID_TX_MSG___M 0x08000000
#define   LPASS_QCA_SB_NGD1_INT_STATUS__INVALID_TX_MSG___S              27
#define   LPASS_QCA_SB_NGD1_INT_STATUS__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_QCA_SB_NGD1_INT_STATUS__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_QCA_SB_NGD1_INT_STATUS__TX_MSG_NACKED___M 0x02000000
#define   LPASS_QCA_SB_NGD1_INT_STATUS__TX_MSG_NACKED___S              25
#define   LPASS_QCA_SB_NGD1_INT_STATUS__RECONFIG_DONE___M 0x01000000
#define   LPASS_QCA_SB_NGD1_INT_STATUS__RECONFIG_DONE___S              24
#define   LPASS_QCA_SB_NGD1_INT_STATUS___M       0xFF000000   
#define   LPASS_QCA_SB_NGD1_INT_STATUS___S                    24

#define LPASS_QCA_SB_NGD1_INT_CLR                 (0x17241018)
#define   LPASS_QCA_SB_NGD1_INT_CLR___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD1_INT_CLR___POR        0x00000000
#define   LPASS_QCA_SB_NGD1_INT_CLR__TX_MSG_SENT___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_CLR__RX_MSG_RCVD___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_CLR__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_CLR__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_CLR__INVALID_TX_MSG___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_CLR__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_CLR__TX_MSG_NACKED___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_CLR__RECONFIG_DONE___POR 0x0
#define   LPASS_QCA_SB_NGD1_INT_CLR__TX_MSG_SENT___M 0x80000000
#define   LPASS_QCA_SB_NGD1_INT_CLR__TX_MSG_SENT___S              31
#define   LPASS_QCA_SB_NGD1_INT_CLR__RX_MSG_RCVD___M 0x40000000
#define   LPASS_QCA_SB_NGD1_INT_CLR__RX_MSG_RCVD___S              30
#define   LPASS_QCA_SB_NGD1_INT_CLR__DEV_ERR___M 0x20000000
#define   LPASS_QCA_SB_NGD1_INT_CLR__DEV_ERR___S              29
#define   LPASS_QCA_SB_NGD1_INT_CLR__IE_VE_CHANGE___M 0x10000000
#define   LPASS_QCA_SB_NGD1_INT_CLR__IE_VE_CHANGE___S              28
#define   LPASS_QCA_SB_NGD1_INT_CLR__INVALID_TX_MSG___M 0x08000000
#define   LPASS_QCA_SB_NGD1_INT_CLR__INVALID_TX_MSG___S              27
#define   LPASS_QCA_SB_NGD1_INT_CLR__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_QCA_SB_NGD1_INT_CLR__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_QCA_SB_NGD1_INT_CLR__TX_MSG_NACKED___M 0x02000000
#define   LPASS_QCA_SB_NGD1_INT_CLR__TX_MSG_NACKED___S              25
#define   LPASS_QCA_SB_NGD1_INT_CLR__RECONFIG_DONE___M 0x01000000
#define   LPASS_QCA_SB_NGD1_INT_CLR__RECONFIG_DONE___S              24
#define   LPASS_QCA_SB_NGD1_INT_CLR___M          0xFF000000   
#define   LPASS_QCA_SB_NGD1_INT_CLR___S                       24

#define LPASS_QCA_SB_NGD1_TX_MSGn(n)     (0x17241030+0x4*(n))
#define   LPASS_QCA_SB_NGD1_TX_MSGn_nMIN 0    
#define   LPASS_QCA_SB_NGD1_TX_MSGn_nMAX 9    
#define   LPASS_QCA_SB_NGD1_TX_MSGn_ELEM 10   
#define   LPASS_QCA_SB_NGD1_TX_MSGn___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD1_TX_MSGn___POR        0x00000000
#define   LPASS_QCA_SB_NGD1_TX_MSGn__MSGVAL___POR 0x00000000
#define   LPASS_QCA_SB_NGD1_TX_MSGn__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_TX_MSGn__MSGVAL___S                0
#define   LPASS_QCA_SB_NGD1_TX_MSGn___M          0xFFFFFFFF   
#define   LPASS_QCA_SB_NGD1_TX_MSGn___S                        0
#define LPASS_QCA_SB_NGD1_TX_MSG0                 (0x17241030)
#define   LPASS_QCA_SB_NGD1_TX_MSG0___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD1_TX_MSG0__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_TX_MSG0__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_TX_MSG1                 (0x17241034)
#define   LPASS_QCA_SB_NGD1_TX_MSG1___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD1_TX_MSG1__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_TX_MSG1__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_TX_MSG2                 (0x17241038)
#define   LPASS_QCA_SB_NGD1_TX_MSG2___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD1_TX_MSG2__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_TX_MSG2__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_TX_MSG3                 (0x1724103C)
#define   LPASS_QCA_SB_NGD1_TX_MSG3___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD1_TX_MSG3__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_TX_MSG3__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_TX_MSG4                 (0x17241040)
#define   LPASS_QCA_SB_NGD1_TX_MSG4___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD1_TX_MSG4__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_TX_MSG4__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_TX_MSG5                 (0x17241044)
#define   LPASS_QCA_SB_NGD1_TX_MSG5___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD1_TX_MSG5__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_TX_MSG5__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_TX_MSG6                 (0x17241048)
#define   LPASS_QCA_SB_NGD1_TX_MSG6___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD1_TX_MSG6__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_TX_MSG6__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_TX_MSG7                 (0x1724104C)
#define   LPASS_QCA_SB_NGD1_TX_MSG7___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD1_TX_MSG7__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_TX_MSG7__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_TX_MSG8                 (0x17241050)
#define   LPASS_QCA_SB_NGD1_TX_MSG8___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD1_TX_MSG8__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_TX_MSG8__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_TX_MSG9                 (0x17241054)
#define   LPASS_QCA_SB_NGD1_TX_MSG9___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD1_TX_MSG9__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_TX_MSG9__MSGVAL___S                0

#define LPASS_QCA_SB_NGD1_RX_MSGn(n)     (0x17241070+0x4*(n))
#define   LPASS_QCA_SB_NGD1_RX_MSGn_nMIN 0    
#define   LPASS_QCA_SB_NGD1_RX_MSGn_nMAX 9    
#define   LPASS_QCA_SB_NGD1_RX_MSGn_ELEM 10   
#define   LPASS_QCA_SB_NGD1_RX_MSGn___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_RX_MSGn___POR        0x00000000
#define   LPASS_QCA_SB_NGD1_RX_MSGn__MSGVAL___POR 0x00000000
#define   LPASS_QCA_SB_NGD1_RX_MSGn__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_RX_MSGn__MSGVAL___S                0
#define   LPASS_QCA_SB_NGD1_RX_MSGn___M          0xFFFFFFFF   
#define   LPASS_QCA_SB_NGD1_RX_MSGn___S                        0
#define LPASS_QCA_SB_NGD1_RX_MSG0                 (0x17241070)
#define   LPASS_QCA_SB_NGD1_RX_MSG0___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_RX_MSG0__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_RX_MSG0__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_RX_MSG1                 (0x17241074)
#define   LPASS_QCA_SB_NGD1_RX_MSG1___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_RX_MSG1__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_RX_MSG1__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_RX_MSG2                 (0x17241078)
#define   LPASS_QCA_SB_NGD1_RX_MSG2___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_RX_MSG2__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_RX_MSG2__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_RX_MSG3                 (0x1724107C)
#define   LPASS_QCA_SB_NGD1_RX_MSG3___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_RX_MSG3__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_RX_MSG3__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_RX_MSG4                 (0x17241080)
#define   LPASS_QCA_SB_NGD1_RX_MSG4___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_RX_MSG4__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_RX_MSG4__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_RX_MSG5                 (0x17241084)
#define   LPASS_QCA_SB_NGD1_RX_MSG5___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_RX_MSG5__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_RX_MSG5__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_RX_MSG6                 (0x17241088)
#define   LPASS_QCA_SB_NGD1_RX_MSG6___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_RX_MSG6__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_RX_MSG6__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_RX_MSG7                 (0x1724108C)
#define   LPASS_QCA_SB_NGD1_RX_MSG7___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_RX_MSG7__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_RX_MSG7__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_RX_MSG8                 (0x17241090)
#define   LPASS_QCA_SB_NGD1_RX_MSG8___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_RX_MSG8__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_RX_MSG8__MSGVAL___S                0
#define LPASS_QCA_SB_NGD1_RX_MSG9                 (0x17241094)
#define   LPASS_QCA_SB_NGD1_RX_MSG9___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_RX_MSG9__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_RX_MSG9__MSGVAL___S                0

#define LPASS_QCA_SB_NGD1_IE_STATUS               (0x172410F0)
#define   LPASS_QCA_SB_NGD1_IE_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_IE_STATUS___POR      0x00010000
#define   LPASS_QCA_SB_NGD1_IE_STATUS__DEV_CLASS_CODE___POR 0x00
#define   LPASS_QCA_SB_NGD1_IE_STATUS__DEV_CLASS_VER___POR 0x01
#define   LPASS_QCA_SB_NGD1_IE_STATUS__EX_ERROR___POR 0x0
#define   LPASS_QCA_SB_NGD1_IE_STATUS__RECONFIG_OBJ___POR 0x0
#define   LPASS_QCA_SB_NGD1_IE_STATUS__DATA_TX_COL___POR 0x0
#define   LPASS_QCA_SB_NGD1_IE_STATUS__UNSPRTD_MSG___POR 0x0
#define   LPASS_QCA_SB_NGD1_IE_STATUS__DEV_CLASS_CODE___M 0xFF000000
#define   LPASS_QCA_SB_NGD1_IE_STATUS__DEV_CLASS_CODE___S              24
#define   LPASS_QCA_SB_NGD1_IE_STATUS__DEV_CLASS_VER___M 0x00FF0000
#define   LPASS_QCA_SB_NGD1_IE_STATUS__DEV_CLASS_VER___S              16
#define   LPASS_QCA_SB_NGD1_IE_STATUS__EX_ERROR___M 0x00000008
#define   LPASS_QCA_SB_NGD1_IE_STATUS__EX_ERROR___S               3
#define   LPASS_QCA_SB_NGD1_IE_STATUS__RECONFIG_OBJ___M 0x00000004
#define   LPASS_QCA_SB_NGD1_IE_STATUS__RECONFIG_OBJ___S               2
#define   LPASS_QCA_SB_NGD1_IE_STATUS__DATA_TX_COL___M 0x00000002
#define   LPASS_QCA_SB_NGD1_IE_STATUS__DATA_TX_COL___S               1
#define   LPASS_QCA_SB_NGD1_IE_STATUS__UNSPRTD_MSG___M 0x00000001
#define   LPASS_QCA_SB_NGD1_IE_STATUS__UNSPRTD_MSG___S               0
#define   LPASS_QCA_SB_NGD1_IE_STATUS___M        0xFFFF000F   
#define   LPASS_QCA_SB_NGD1_IE_STATUS___S                      0

#define LPASS_QCA_SB_NGD1_VE_STATUS               (0x17241100)
#define   LPASS_QCA_SB_NGD1_VE_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD1_VE_STATUS___POR      0x00000000
#define   LPASS_QCA_SB_NGD1_VE_STATUS__VE_VAL___POR 0x00000000
#define   LPASS_QCA_SB_NGD1_VE_STATUS__VE_VAL___M 0xFFFFFFFF
#define   LPASS_QCA_SB_NGD1_VE_STATUS__VE_VAL___S               0
#define   LPASS_QCA_SB_NGD1_VE_STATUS___M        0xFFFFFFFF   
#define   LPASS_QCA_SB_NGD1_VE_STATUS___S                      0

#define LPASS_QCA_SB_NGD2_CFG                     (0x17242000)
#define   LPASS_QCA_SB_NGD2_CFG___RWC               QCSR_REG_RW    
#define   LPASS_QCA_SB_NGD2_CFG___POR            0x00000000
#define   LPASS_QCA_SB_NGD2_CFG__TX_MSGQ_EN___POR 0x0
#define   LPASS_QCA_SB_NGD2_CFG__RX_MSGQ_EN___POR 0x0
#define   LPASS_QCA_SB_NGD2_CFG__ENABLE___POR    0x0
#define   LPASS_QCA_SB_NGD2_CFG__TX_MSGQ_EN___M  0x00000004
#define   LPASS_QCA_SB_NGD2_CFG__TX_MSGQ_EN___S                2
#define   LPASS_QCA_SB_NGD2_CFG__RX_MSGQ_EN___M  0x00000002
#define   LPASS_QCA_SB_NGD2_CFG__RX_MSGQ_EN___S                1
#define   LPASS_QCA_SB_NGD2_CFG__ENABLE___M      0x00000001
#define   LPASS_QCA_SB_NGD2_CFG__ENABLE___S                    0
#define   LPASS_QCA_SB_NGD2_CFG___M              0x00000007   
#define   LPASS_QCA_SB_NGD2_CFG___S                            0

#define LPASS_QCA_SB_NGD2_STATUS                  (0x17242004)
#define   LPASS_QCA_SB_NGD2_STATUS___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_STATUS___POR         0x00000414
#define   LPASS_QCA_SB_NGD2_STATUS__NACKED_TX_MSG_MC___POR 0x00
#define   LPASS_QCA_SB_NGD2_STATUS__ACKED_TX_MSG_MC___POR 0x00
#define   LPASS_QCA_SB_NGD2_STATUS__ERROR___POR  0x0
#define   LPASS_QCA_SB_NGD2_STATUS__MSGQ_SUPPORT___POR 0x1
#define   LPASS_QCA_SB_NGD2_STATUS__PIPE_NUM_OFFSET___POR 0x05
#define   LPASS_QCA_SB_NGD2_STATUS__ENUMERATED___POR 0x0
#define   LPASS_QCA_SB_NGD2_STATUS__TX_MSG_BUFFER_BUSY___POR 0x0
#define   LPASS_QCA_SB_NGD2_STATUS__NACKED_TX_MSG_MC___M 0x07F00000
#define   LPASS_QCA_SB_NGD2_STATUS__NACKED_TX_MSG_MC___S              20
#define   LPASS_QCA_SB_NGD2_STATUS__ACKED_TX_MSG_MC___M 0x000FE000
#define   LPASS_QCA_SB_NGD2_STATUS__ACKED_TX_MSG_MC___S              13
#define   LPASS_QCA_SB_NGD2_STATUS__ERROR___M    0x00001800
#define   LPASS_QCA_SB_NGD2_STATUS__ERROR___S                 11
#define   LPASS_QCA_SB_NGD2_STATUS__MSGQ_SUPPORT___M 0x00000400
#define   LPASS_QCA_SB_NGD2_STATUS__MSGQ_SUPPORT___S              10
#define   LPASS_QCA_SB_NGD2_STATUS__PIPE_NUM_OFFSET___M 0x000003FC
#define   LPASS_QCA_SB_NGD2_STATUS__PIPE_NUM_OFFSET___S               2
#define   LPASS_QCA_SB_NGD2_STATUS__ENUMERATED___M 0x00000002
#define   LPASS_QCA_SB_NGD2_STATUS__ENUMERATED___S               1
#define   LPASS_QCA_SB_NGD2_STATUS__TX_MSG_BUFFER_BUSY___M 0x00000001
#define   LPASS_QCA_SB_NGD2_STATUS__TX_MSG_BUFFER_BUSY___S               0
#define   LPASS_QCA_SB_NGD2_STATUS___M           0x07FFFFFF   
#define   LPASS_QCA_SB_NGD2_STATUS___S                         0

#define LPASS_QCA_SB_NGD2_RX_MSGQ_CFG             (0x17242008)
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG___POR    0x00000000
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG__TIME_OUT_VAL___POR 0x0000
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG__TRANS_SIZE___POR 0x00
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG__BLOCK_SIZE___POR 0x00
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG__TIME_OUT_VAL___M 0xFFFF0000
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG__TIME_OUT_VAL___S              16
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG__TRANS_SIZE___M 0x0000FF00
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG__TRANS_SIZE___S               8
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG__BLOCK_SIZE___M 0x000000FF
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG__BLOCK_SIZE___S               0
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG___M      0xFFFFFFFF   
#define   LPASS_QCA_SB_NGD2_RX_MSGQ_CFG___S                    0

#define LPASS_QCA_SB_NGD2_INT_EN                  (0x17242010)
#define   LPASS_QCA_SB_NGD2_INT_EN___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_NGD2_INT_EN___POR         0x00000000
#define   LPASS_QCA_SB_NGD2_INT_EN__TX_MSG_SENT___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_EN__RX_MSG_RCVD___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_EN__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_EN__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_EN__INVALID_TX_MSG___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_EN__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_EN__TX_MSG_NACKED___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_EN__RECONFIG_DONE___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_EN__TX_MSG_SENT___M 0x80000000
#define   LPASS_QCA_SB_NGD2_INT_EN__TX_MSG_SENT___S              31
#define   LPASS_QCA_SB_NGD2_INT_EN__RX_MSG_RCVD___M 0x40000000
#define   LPASS_QCA_SB_NGD2_INT_EN__RX_MSG_RCVD___S              30
#define   LPASS_QCA_SB_NGD2_INT_EN__DEV_ERR___M  0x20000000
#define   LPASS_QCA_SB_NGD2_INT_EN__DEV_ERR___S               29
#define   LPASS_QCA_SB_NGD2_INT_EN__IE_VE_CHANGE___M 0x10000000
#define   LPASS_QCA_SB_NGD2_INT_EN__IE_VE_CHANGE___S              28
#define   LPASS_QCA_SB_NGD2_INT_EN__INVALID_TX_MSG___M 0x08000000
#define   LPASS_QCA_SB_NGD2_INT_EN__INVALID_TX_MSG___S              27
#define   LPASS_QCA_SB_NGD2_INT_EN__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_QCA_SB_NGD2_INT_EN__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_QCA_SB_NGD2_INT_EN__TX_MSG_NACKED___M 0x02000000
#define   LPASS_QCA_SB_NGD2_INT_EN__TX_MSG_NACKED___S              25
#define   LPASS_QCA_SB_NGD2_INT_EN__RECONFIG_DONE___M 0x01000000
#define   LPASS_QCA_SB_NGD2_INT_EN__RECONFIG_DONE___S              24
#define   LPASS_QCA_SB_NGD2_INT_EN___M           0xFF000000   
#define   LPASS_QCA_SB_NGD2_INT_EN___S                        24

#define LPASS_QCA_SB_NGD2_INT_STATUS              (0x17242014)
#define   LPASS_QCA_SB_NGD2_INT_STATUS___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_INT_STATUS___POR     0x00000000
#define   LPASS_QCA_SB_NGD2_INT_STATUS__TX_MSG_SENT___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_STATUS__RX_MSG_RCVD___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_STATUS__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_STATUS__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_STATUS__INVALID_TX_MSG___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_STATUS__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_STATUS__TX_MSG_NACKED___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_STATUS__RECONFIG_DONE___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_STATUS__TX_MSG_SENT___M 0x80000000
#define   LPASS_QCA_SB_NGD2_INT_STATUS__TX_MSG_SENT___S              31
#define   LPASS_QCA_SB_NGD2_INT_STATUS__RX_MSG_RCVD___M 0x40000000
#define   LPASS_QCA_SB_NGD2_INT_STATUS__RX_MSG_RCVD___S              30
#define   LPASS_QCA_SB_NGD2_INT_STATUS__DEV_ERR___M 0x20000000
#define   LPASS_QCA_SB_NGD2_INT_STATUS__DEV_ERR___S              29
#define   LPASS_QCA_SB_NGD2_INT_STATUS__IE_VE_CHANGE___M 0x10000000
#define   LPASS_QCA_SB_NGD2_INT_STATUS__IE_VE_CHANGE___S              28
#define   LPASS_QCA_SB_NGD2_INT_STATUS__INVALID_TX_MSG___M 0x08000000
#define   LPASS_QCA_SB_NGD2_INT_STATUS__INVALID_TX_MSG___S              27
#define   LPASS_QCA_SB_NGD2_INT_STATUS__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_QCA_SB_NGD2_INT_STATUS__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_QCA_SB_NGD2_INT_STATUS__TX_MSG_NACKED___M 0x02000000
#define   LPASS_QCA_SB_NGD2_INT_STATUS__TX_MSG_NACKED___S              25
#define   LPASS_QCA_SB_NGD2_INT_STATUS__RECONFIG_DONE___M 0x01000000
#define   LPASS_QCA_SB_NGD2_INT_STATUS__RECONFIG_DONE___S              24
#define   LPASS_QCA_SB_NGD2_INT_STATUS___M       0xFF000000   
#define   LPASS_QCA_SB_NGD2_INT_STATUS___S                    24

#define LPASS_QCA_SB_NGD2_INT_CLR                 (0x17242018)
#define   LPASS_QCA_SB_NGD2_INT_CLR___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD2_INT_CLR___POR        0x00000000
#define   LPASS_QCA_SB_NGD2_INT_CLR__TX_MSG_SENT___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_CLR__RX_MSG_RCVD___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_CLR__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_CLR__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_CLR__INVALID_TX_MSG___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_CLR__TX_MSG_BUF_CONTENTION___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_CLR__TX_MSG_NACKED___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_CLR__RECONFIG_DONE___POR 0x0
#define   LPASS_QCA_SB_NGD2_INT_CLR__TX_MSG_SENT___M 0x80000000
#define   LPASS_QCA_SB_NGD2_INT_CLR__TX_MSG_SENT___S              31
#define   LPASS_QCA_SB_NGD2_INT_CLR__RX_MSG_RCVD___M 0x40000000
#define   LPASS_QCA_SB_NGD2_INT_CLR__RX_MSG_RCVD___S              30
#define   LPASS_QCA_SB_NGD2_INT_CLR__DEV_ERR___M 0x20000000
#define   LPASS_QCA_SB_NGD2_INT_CLR__DEV_ERR___S              29
#define   LPASS_QCA_SB_NGD2_INT_CLR__IE_VE_CHANGE___M 0x10000000
#define   LPASS_QCA_SB_NGD2_INT_CLR__IE_VE_CHANGE___S              28
#define   LPASS_QCA_SB_NGD2_INT_CLR__INVALID_TX_MSG___M 0x08000000
#define   LPASS_QCA_SB_NGD2_INT_CLR__INVALID_TX_MSG___S              27
#define   LPASS_QCA_SB_NGD2_INT_CLR__TX_MSG_BUF_CONTENTION___M 0x04000000
#define   LPASS_QCA_SB_NGD2_INT_CLR__TX_MSG_BUF_CONTENTION___S              26
#define   LPASS_QCA_SB_NGD2_INT_CLR__TX_MSG_NACKED___M 0x02000000
#define   LPASS_QCA_SB_NGD2_INT_CLR__TX_MSG_NACKED___S              25
#define   LPASS_QCA_SB_NGD2_INT_CLR__RECONFIG_DONE___M 0x01000000
#define   LPASS_QCA_SB_NGD2_INT_CLR__RECONFIG_DONE___S              24
#define   LPASS_QCA_SB_NGD2_INT_CLR___M          0xFF000000   
#define   LPASS_QCA_SB_NGD2_INT_CLR___S                       24

#define LPASS_QCA_SB_NGD2_TX_MSGn(n)     (0x17242030+0x4*(n))
#define   LPASS_QCA_SB_NGD2_TX_MSGn_nMIN 0    
#define   LPASS_QCA_SB_NGD2_TX_MSGn_nMAX 9    
#define   LPASS_QCA_SB_NGD2_TX_MSGn_ELEM 10   
#define   LPASS_QCA_SB_NGD2_TX_MSGn___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD2_TX_MSGn___POR        0x00000000
#define   LPASS_QCA_SB_NGD2_TX_MSGn__MSGVAL___POR 0x00000000
#define   LPASS_QCA_SB_NGD2_TX_MSGn__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_TX_MSGn__MSGVAL___S                0
#define   LPASS_QCA_SB_NGD2_TX_MSGn___M          0xFFFFFFFF   
#define   LPASS_QCA_SB_NGD2_TX_MSGn___S                        0
#define LPASS_QCA_SB_NGD2_TX_MSG0                 (0x17242030)
#define   LPASS_QCA_SB_NGD2_TX_MSG0___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD2_TX_MSG0__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_TX_MSG0__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_TX_MSG1                 (0x17242034)
#define   LPASS_QCA_SB_NGD2_TX_MSG1___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD2_TX_MSG1__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_TX_MSG1__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_TX_MSG2                 (0x17242038)
#define   LPASS_QCA_SB_NGD2_TX_MSG2___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD2_TX_MSG2__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_TX_MSG2__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_TX_MSG3                 (0x1724203C)
#define   LPASS_QCA_SB_NGD2_TX_MSG3___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD2_TX_MSG3__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_TX_MSG3__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_TX_MSG4                 (0x17242040)
#define   LPASS_QCA_SB_NGD2_TX_MSG4___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD2_TX_MSG4__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_TX_MSG4__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_TX_MSG5                 (0x17242044)
#define   LPASS_QCA_SB_NGD2_TX_MSG5___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD2_TX_MSG5__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_TX_MSG5__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_TX_MSG6                 (0x17242048)
#define   LPASS_QCA_SB_NGD2_TX_MSG6___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD2_TX_MSG6__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_TX_MSG6__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_TX_MSG7                 (0x1724204C)
#define   LPASS_QCA_SB_NGD2_TX_MSG7___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD2_TX_MSG7__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_TX_MSG7__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_TX_MSG8                 (0x17242050)
#define   LPASS_QCA_SB_NGD2_TX_MSG8___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD2_TX_MSG8__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_TX_MSG8__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_TX_MSG9                 (0x17242054)
#define   LPASS_QCA_SB_NGD2_TX_MSG9___RWC           QCSR_REG_WO    
#define   LPASS_QCA_SB_NGD2_TX_MSG9__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_TX_MSG9__MSGVAL___S                0

#define LPASS_QCA_SB_NGD2_RX_MSGn(n)     (0x17242070+0x4*(n))
#define   LPASS_QCA_SB_NGD2_RX_MSGn_nMIN 0    
#define   LPASS_QCA_SB_NGD2_RX_MSGn_nMAX 9    
#define   LPASS_QCA_SB_NGD2_RX_MSGn_ELEM 10   
#define   LPASS_QCA_SB_NGD2_RX_MSGn___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_RX_MSGn___POR        0x00000000
#define   LPASS_QCA_SB_NGD2_RX_MSGn__MSGVAL___POR 0x00000000
#define   LPASS_QCA_SB_NGD2_RX_MSGn__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_RX_MSGn__MSGVAL___S                0
#define   LPASS_QCA_SB_NGD2_RX_MSGn___M          0xFFFFFFFF   
#define   LPASS_QCA_SB_NGD2_RX_MSGn___S                        0
#define LPASS_QCA_SB_NGD2_RX_MSG0                 (0x17242070)
#define   LPASS_QCA_SB_NGD2_RX_MSG0___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_RX_MSG0__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_RX_MSG0__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_RX_MSG1                 (0x17242074)
#define   LPASS_QCA_SB_NGD2_RX_MSG1___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_RX_MSG1__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_RX_MSG1__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_RX_MSG2                 (0x17242078)
#define   LPASS_QCA_SB_NGD2_RX_MSG2___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_RX_MSG2__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_RX_MSG2__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_RX_MSG3                 (0x1724207C)
#define   LPASS_QCA_SB_NGD2_RX_MSG3___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_RX_MSG3__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_RX_MSG3__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_RX_MSG4                 (0x17242080)
#define   LPASS_QCA_SB_NGD2_RX_MSG4___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_RX_MSG4__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_RX_MSG4__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_RX_MSG5                 (0x17242084)
#define   LPASS_QCA_SB_NGD2_RX_MSG5___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_RX_MSG5__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_RX_MSG5__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_RX_MSG6                 (0x17242088)
#define   LPASS_QCA_SB_NGD2_RX_MSG6___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_RX_MSG6__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_RX_MSG6__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_RX_MSG7                 (0x1724208C)
#define   LPASS_QCA_SB_NGD2_RX_MSG7___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_RX_MSG7__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_RX_MSG7__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_RX_MSG8                 (0x17242090)
#define   LPASS_QCA_SB_NGD2_RX_MSG8___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_RX_MSG8__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_RX_MSG8__MSGVAL___S                0
#define LPASS_QCA_SB_NGD2_RX_MSG9                 (0x17242094)
#define   LPASS_QCA_SB_NGD2_RX_MSG9___RWC           QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_RX_MSG9__MSGVAL___M  0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_RX_MSG9__MSGVAL___S                0

#define LPASS_QCA_SB_NGD2_IE_STATUS               (0x172420F0)
#define   LPASS_QCA_SB_NGD2_IE_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_IE_STATUS___POR      0x00010000
#define   LPASS_QCA_SB_NGD2_IE_STATUS__DEV_CLASS_CODE___POR 0x00
#define   LPASS_QCA_SB_NGD2_IE_STATUS__DEV_CLASS_VER___POR 0x01
#define   LPASS_QCA_SB_NGD2_IE_STATUS__EX_ERROR___POR 0x0
#define   LPASS_QCA_SB_NGD2_IE_STATUS__RECONFIG_OBJ___POR 0x0
#define   LPASS_QCA_SB_NGD2_IE_STATUS__DATA_TX_COL___POR 0x0
#define   LPASS_QCA_SB_NGD2_IE_STATUS__UNSPRTD_MSG___POR 0x0
#define   LPASS_QCA_SB_NGD2_IE_STATUS__DEV_CLASS_CODE___M 0xFF000000
#define   LPASS_QCA_SB_NGD2_IE_STATUS__DEV_CLASS_CODE___S              24
#define   LPASS_QCA_SB_NGD2_IE_STATUS__DEV_CLASS_VER___M 0x00FF0000
#define   LPASS_QCA_SB_NGD2_IE_STATUS__DEV_CLASS_VER___S              16
#define   LPASS_QCA_SB_NGD2_IE_STATUS__EX_ERROR___M 0x00000008
#define   LPASS_QCA_SB_NGD2_IE_STATUS__EX_ERROR___S               3
#define   LPASS_QCA_SB_NGD2_IE_STATUS__RECONFIG_OBJ___M 0x00000004
#define   LPASS_QCA_SB_NGD2_IE_STATUS__RECONFIG_OBJ___S               2
#define   LPASS_QCA_SB_NGD2_IE_STATUS__DATA_TX_COL___M 0x00000002
#define   LPASS_QCA_SB_NGD2_IE_STATUS__DATA_TX_COL___S               1
#define   LPASS_QCA_SB_NGD2_IE_STATUS__UNSPRTD_MSG___M 0x00000001
#define   LPASS_QCA_SB_NGD2_IE_STATUS__UNSPRTD_MSG___S               0
#define   LPASS_QCA_SB_NGD2_IE_STATUS___M        0xFFFF000F   
#define   LPASS_QCA_SB_NGD2_IE_STATUS___S                      0

#define LPASS_QCA_SB_NGD2_VE_STATUS               (0x17242100)
#define   LPASS_QCA_SB_NGD2_VE_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_NGD2_VE_STATUS___POR      0x00000000
#define   LPASS_QCA_SB_NGD2_VE_STATUS__VE_VAL___POR 0x00000000
#define   LPASS_QCA_SB_NGD2_VE_STATUS__VE_VAL___M 0xFFFFFFFF
#define   LPASS_QCA_SB_NGD2_VE_STATUS__VE_VAL___S               0
#define   LPASS_QCA_SB_NGD2_VE_STATUS___M        0xFFFFFFFF   
#define   LPASS_QCA_SB_NGD2_VE_STATUS___S                      0

#define LPASS_QCA_SB_PGD_CFG                      (0x17240800)
#define   LPASS_QCA_SB_PGD_CFG___RWC                QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_CFG___POR             0x00000000
#define   LPASS_QCA_SB_PGD_CFG__SI_CNT_EOSF_RST_DIS___POR 0x0
#define   LPASS_QCA_SB_PGD_CFG__DRIVE_RX_MSG_CONSUMED___POR 0x0
#define   LPASS_QCA_SB_PGD_CFG__ENABLE___POR     0x0
#define   LPASS_QCA_SB_PGD_CFG__SI_CNT_EOSF_RST_DIS___M 0x00000004
#define   LPASS_QCA_SB_PGD_CFG__SI_CNT_EOSF_RST_DIS___S               2
#define   LPASS_QCA_SB_PGD_CFG__DRIVE_RX_MSG_CONSUMED___M 0x00000002
#define   LPASS_QCA_SB_PGD_CFG__DRIVE_RX_MSG_CONSUMED___S               1
#define   LPASS_QCA_SB_PGD_CFG__ENABLE___M       0x00000001
#define   LPASS_QCA_SB_PGD_CFG__ENABLE___S                     0
#define   LPASS_QCA_SB_PGD_CFG___M               0x00000007   
#define   LPASS_QCA_SB_PGD_CFG___S                             0

#define LPASS_QCA_SB_PGD_STATUS                   (0x17240804)
#define   LPASS_QCA_SB_PGD_STATUS___RWC             QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_STATUS__ENUMERATED___M 0x00800000
#define   LPASS_QCA_SB_PGD_STATUS__ENUMERATED___S              23
#define   LPASS_QCA_SB_PGD_STATUS__NUM_PC_VFR_BLKS___M 0x007C0000
#define   LPASS_QCA_SB_PGD_STATUS__NUM_PC_VFR_BLKS___S              18
#define   LPASS_QCA_SB_PGD_STATUS__ERROR___M     0x00030000
#define   LPASS_QCA_SB_PGD_STATUS__ERROR___S                  16
#define   LPASS_QCA_SB_PGD_STATUS__PIPE_NUM_OFFSET___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_STATUS__PIPE_NUM_OFFSET___S               8
#define   LPASS_QCA_SB_PGD_STATUS__NUM_PORTS___M 0x000000FF
#define   LPASS_QCA_SB_PGD_STATUS__NUM_PORTS___S               0
#define   LPASS_QCA_SB_PGD_STATUS___M            0x00FFFFFF   
#define   LPASS_QCA_SB_PGD_STATUS___S                          0

#define LPASS_QCA_SB_PGD_DEV_INT_EN               (0x17240810)
#define   LPASS_QCA_SB_PGD_DEV_INT_EN___RWC         QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_DEV_INT_EN___POR      0x00000000
#define   LPASS_QCA_SB_PGD_DEV_INT_EN__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_PGD_DEV_INT_EN__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_PGD_DEV_INT_EN__IE_VE_CHANGE___M 0x00000002
#define   LPASS_QCA_SB_PGD_DEV_INT_EN__IE_VE_CHANGE___S               1
#define   LPASS_QCA_SB_PGD_DEV_INT_EN__DEV_ERR___M 0x00000001
#define   LPASS_QCA_SB_PGD_DEV_INT_EN__DEV_ERR___S               0
#define   LPASS_QCA_SB_PGD_DEV_INT_EN___M        0x00000003   
#define   LPASS_QCA_SB_PGD_DEV_INT_EN___S                      0

#define LPASS_QCA_SB_PGD_DEV_INT_STATUS           (0x17240814)
#define   LPASS_QCA_SB_PGD_DEV_INT_STATUS___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_DEV_INT_STATUS___POR  0x00000000
#define   LPASS_QCA_SB_PGD_DEV_INT_STATUS__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_PGD_DEV_INT_STATUS__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_PGD_DEV_INT_STATUS__IE_VE_CHANGE___M 0x00000002
#define   LPASS_QCA_SB_PGD_DEV_INT_STATUS__IE_VE_CHANGE___S               1
#define   LPASS_QCA_SB_PGD_DEV_INT_STATUS__DEV_ERR___M 0x00000001
#define   LPASS_QCA_SB_PGD_DEV_INT_STATUS__DEV_ERR___S               0
#define   LPASS_QCA_SB_PGD_DEV_INT_STATUS___M    0x00000003   
#define   LPASS_QCA_SB_PGD_DEV_INT_STATUS___S                  0

#define LPASS_QCA_SB_PGD_DEV_INT_CLR              (0x17240818)
#define   LPASS_QCA_SB_PGD_DEV_INT_CLR___RWC        QCSR_REG_WO    
#define   LPASS_QCA_SB_PGD_DEV_INT_CLR___POR     0x00000000
#define   LPASS_QCA_SB_PGD_DEV_INT_CLR__IE_VE_CHANGE___POR 0x0
#define   LPASS_QCA_SB_PGD_DEV_INT_CLR__DEV_ERR___POR 0x0
#define   LPASS_QCA_SB_PGD_DEV_INT_CLR__IE_VE_CHANGE___M 0x00000002
#define   LPASS_QCA_SB_PGD_DEV_INT_CLR__IE_VE_CHANGE___S               1
#define   LPASS_QCA_SB_PGD_DEV_INT_CLR__DEV_ERR___M 0x00000001
#define   LPASS_QCA_SB_PGD_DEV_INT_CLR__DEV_ERR___S               0
#define   LPASS_QCA_SB_PGD_DEV_INT_CLR___M       0x00000003   
#define   LPASS_QCA_SB_PGD_DEV_INT_CLR___S                     0

#define LPASS_QCA_SB_COMP_TRUST_CFG               (0x17243000)
#define   LPASS_QCA_SB_COMP_TRUST_CFG___RWC         QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_TRUST_CFG___POR      0x00000000
#define   LPASS_QCA_SB_COMP_TRUST_CFG__EE_FOR_MGR_RSRC_GRP___POR 0x0
#define   LPASS_QCA_SB_COMP_TRUST_CFG__EE_FOR_NGD1___POR 0x0
#define   LPASS_QCA_SB_COMP_TRUST_CFG__EE_FOR_NGD2___POR 0x0
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALD_MGR_MSG_TX___POR 0x0
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_NGD2_MSG_TX___POR 0x0
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_NGD1_MSG_TX___POR 0x0
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_EN_CHANGE___POR 0x0
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_SW_RESET___POR 0x0
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_RECONFIG___POR 0x0
#define   LPASS_QCA_SB_COMP_TRUST_CFG__EE_FOR_MGR_RSRC_GRP___M 0x00000C00
#define   LPASS_QCA_SB_COMP_TRUST_CFG__EE_FOR_MGR_RSRC_GRP___S              10
#define   LPASS_QCA_SB_COMP_TRUST_CFG__EE_FOR_NGD1___M 0x00000300
#define   LPASS_QCA_SB_COMP_TRUST_CFG__EE_FOR_NGD1___S               8
#define   LPASS_QCA_SB_COMP_TRUST_CFG__EE_FOR_NGD2___M 0x000000C0
#define   LPASS_QCA_SB_COMP_TRUST_CFG__EE_FOR_NGD2___S               6
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALD_MGR_MSG_TX___M 0x00000020
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALD_MGR_MSG_TX___S               5
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_NGD2_MSG_TX___M 0x00000010
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_NGD2_MSG_TX___S               4
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_NGD1_MSG_TX___M 0x00000008
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_NGD1_MSG_TX___S               3
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_EN_CHANGE___M 0x00000004
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_EN_CHANGE___S               2
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_SW_RESET___M 0x00000002
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_SW_RESET___S               1
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_RECONFIG___M 0x00000001
#define   LPASS_QCA_SB_COMP_TRUST_CFG__HALT_RECONFIG___S               0
#define   LPASS_QCA_SB_COMP_TRUST_CFG___M        0x00000FFF   
#define   LPASS_QCA_SB_COMP_TRUST_CFG___S                      0

#define LPASS_QCA_SB_COMP_TRUST_DEV1              (0x17243004)
#define   LPASS_QCA_SB_COMP_TRUST_DEV1___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_TRUST_DEV1___POR     0x00000000
#define   LPASS_QCA_SB_COMP_TRUST_DEV1__TRUSTED_EA_MSB___POR 0x0000
#define   LPASS_QCA_SB_COMP_TRUST_DEV1__TRUSTED_LA___POR 0x00
#define   LPASS_QCA_SB_COMP_TRUST_DEV1__TRUST_DEV_EN___POR 0x0
#define   LPASS_QCA_SB_COMP_TRUST_DEV1__TRUSTED_EA_MSB___M 0xFFFF0000
#define   LPASS_QCA_SB_COMP_TRUST_DEV1__TRUSTED_EA_MSB___S              16
#define   LPASS_QCA_SB_COMP_TRUST_DEV1__TRUSTED_LA___M 0x0000FF00
#define   LPASS_QCA_SB_COMP_TRUST_DEV1__TRUSTED_LA___S               8
#define   LPASS_QCA_SB_COMP_TRUST_DEV1__TRUST_DEV_EN___M 0x00000001
#define   LPASS_QCA_SB_COMP_TRUST_DEV1__TRUST_DEV_EN___S               0
#define   LPASS_QCA_SB_COMP_TRUST_DEV1___M       0xFFFFFF01   
#define   LPASS_QCA_SB_COMP_TRUST_DEV1___S                     0

#define LPASS_QCA_SB_COMP_TRUST_DEV2              (0x17243008)
#define   LPASS_QCA_SB_COMP_TRUST_DEV2___RWC        QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_TRUST_DEV2___POR     0x00000000
#define   LPASS_QCA_SB_COMP_TRUST_DEV2__TRUSTED_EA_LSB___POR 0x00000000
#define   LPASS_QCA_SB_COMP_TRUST_DEV2__TRUSTED_EA_LSB___M 0xFFFFFFFF
#define   LPASS_QCA_SB_COMP_TRUST_DEV2__TRUSTED_EA_LSB___S               0
#define   LPASS_QCA_SB_COMP_TRUST_DEV2___M       0xFFFFFFFF   
#define   LPASS_QCA_SB_COMP_TRUST_DEV2___S                     0

#define LPASS_QCA_SB_PGD_TRUST_OWN_EE0            (0x1724300C)
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE0___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE0___POR   0x00000000
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE0__PORT_OWN___POR 0x00000000
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE0__PORT_OWN___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE0__PORT_OWN___S               0
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE0___M     0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE0___S                   0

#define LPASS_QCA_SB_PGD_TRUST_OWN_EE1            (0x17243010)
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE1___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE1___POR   0x00000000
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE1__PORT_OWN___POR 0x00000000
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE1__PORT_OWN___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE1__PORT_OWN___S               0
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE1___M     0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE1___S                   0

#define LPASS_QCA_SB_PGD_TRUST_OWN_EE2            (0x17243014)
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE2___RWC      QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE2___POR   0x00000000
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE2__PORT_OWN___POR 0x00000000
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE2__PORT_OWN___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE2__PORT_OWN___S               0
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE2___M     0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_TRUST_OWN_EE2___S                   0

#define LPASS_QCA_SB_COMP_TEST                    (0x17244000)
#define   LPASS_QCA_SB_COMP_TEST___RWC              QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_TEST___POR           0x00000000
#define   LPASS_QCA_SB_COMP_TEST__SB_HW_EVENTS_BUS_SEL___POR 0x0
#define   LPASS_QCA_SB_COMP_TEST__SB_NGD_DEV_TESTBUS_SEL___POR 0x0
#define   LPASS_QCA_SB_COMP_TEST__SB_FRM_DEV_TESTBUS_SEL___POR 0x0
#define   LPASS_QCA_SB_COMP_TEST__SB_MGR_DEV_TESTBUS_SEL___POR 0x0
#define   LPASS_QCA_SB_COMP_TEST__SB_INTF_DEV_TESTBUS_SEL___POR 0x0
#define   LPASS_QCA_SB_COMP_TEST__SB_PGD_PORT_TESTBUS_SEL___POR 0x0
#define   LPASS_QCA_SB_COMP_TEST__SB_PGD_TESTBUS_SEL___POR 0x00
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_SEL___POR 0x0
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_EN___POR 0x0
#define   LPASS_QCA_SB_COMP_TEST__INT_EE2___POR  0x0
#define   LPASS_QCA_SB_COMP_TEST__INT_EE1___POR  0x0
#define   LPASS_QCA_SB_COMP_TEST__INT_EE0___POR  0x0
#define   LPASS_QCA_SB_COMP_TEST__SB_HW_EVENTS_BUS_SEL___M 0x01000000
#define   LPASS_QCA_SB_COMP_TEST__SB_HW_EVENTS_BUS_SEL___S              24
#define   LPASS_QCA_SB_COMP_TEST__SB_NGD_DEV_TESTBUS_SEL___M 0x00C00000
#define   LPASS_QCA_SB_COMP_TEST__SB_NGD_DEV_TESTBUS_SEL___S              22
#define   LPASS_QCA_SB_COMP_TEST__SB_FRM_DEV_TESTBUS_SEL___M 0x00300000
#define   LPASS_QCA_SB_COMP_TEST__SB_FRM_DEV_TESTBUS_SEL___S              20
#define   LPASS_QCA_SB_COMP_TEST__SB_MGR_DEV_TESTBUS_SEL___M 0x000C0000
#define   LPASS_QCA_SB_COMP_TEST__SB_MGR_DEV_TESTBUS_SEL___S              18
#define   LPASS_QCA_SB_COMP_TEST__SB_INTF_DEV_TESTBUS_SEL___M 0x00030000
#define   LPASS_QCA_SB_COMP_TEST__SB_INTF_DEV_TESTBUS_SEL___S              16
#define   LPASS_QCA_SB_COMP_TEST__SB_PGD_PORT_TESTBUS_SEL___M 0x0000F000
#define   LPASS_QCA_SB_COMP_TEST__SB_PGD_PORT_TESTBUS_SEL___S              12
#define   LPASS_QCA_SB_COMP_TEST__SB_PGD_TESTBUS_SEL___M 0x00000F80
#define   LPASS_QCA_SB_COMP_TEST__SB_PGD_TESTBUS_SEL___S               7
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_SEL___M 0x00000070
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_SEL___S               4
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_INTF_DEF_TESTBUS             0x0
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_FRM_DEF_TESTBUS             0x1
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_MGR_DEF_TESTBUS             0x2
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_PGD_DEF_TESTBUS             0x3
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_NGD1_DEF_TESTBUS             0x4
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_NGD2_DEF_TESTBUS             0x5
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_MP_TESTBUS             0x6
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_SEL__SELECT_FRAME_LAYER_TESTBUS             0x7
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_EN___M 0x00000008
#define   LPASS_QCA_SB_COMP_TEST__SB_TESTBUS_EN___S               3
#define   LPASS_QCA_SB_COMP_TEST__INT_EE2___M    0x00000004
#define   LPASS_QCA_SB_COMP_TEST__INT_EE2___S                  2
#define   LPASS_QCA_SB_COMP_TEST__INT_EE1___M    0x00000002
#define   LPASS_QCA_SB_COMP_TEST__INT_EE1___S                  1
#define   LPASS_QCA_SB_COMP_TEST__INT_EE0___M    0x00000001
#define   LPASS_QCA_SB_COMP_TEST__INT_EE0___S                  0
#define   LPASS_QCA_SB_COMP_TEST___M             0x01FFFFFF   
#define   LPASS_QCA_SB_COMP_TEST___S                           0

#define LPASS_QCA_SB_COMP_DEBUG                   (0x17244004)
#define   LPASS_QCA_SB_COMP_DEBUG___RWC             QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_DEBUG___POR          0x00000000
#define   LPASS_QCA_SB_COMP_DEBUG__EN_CONTROL_ON_ADDITIONAL_DATA_LANE___POR 0x0
#define   LPASS_QCA_SB_COMP_DEBUG__EN_CONTROL_ON_ADDITIONAL_DATA_LANE___M 0x00000001
#define   LPASS_QCA_SB_COMP_DEBUG__EN_CONTROL_ON_ADDITIONAL_DATA_LANE___S               0
#define   LPASS_QCA_SB_COMP_DEBUG___M            0x00000001   
#define   LPASS_QCA_SB_COMP_DEBUG___S                          0

#define LPASS_QCA_SB_COMP_DEBUG_BUS_VALUE         (0x17244008)
#define   LPASS_QCA_SB_COMP_DEBUG_BUS_VALUE___RWC   QCSR_REG_RO    
#define   LPASS_QCA_SB_COMP_DEBUG_BUS_VALUE___POR 0x00000000
#define   LPASS_QCA_SB_COMP_DEBUG_BUS_VALUE__DEBUG_BUS_VALUE___POR 0x00000000
#define   LPASS_QCA_SB_COMP_DEBUG_BUS_VALUE__DEBUG_BUS_VALUE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_COMP_DEBUG_BUS_VALUE__DEBUG_BUS_VALUE___S               0
#define   LPASS_QCA_SB_COMP_DEBUG_BUS_VALUE___M  0xFFFFFFFF   
#define   LPASS_QCA_SB_COMP_DEBUG_BUS_VALUE___S                0

#define LPASS_QCA_SB_COMP_CHICKEN_CFG             (0x1724400C)
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG___RWC       QCSR_REG_RW    
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG___POR    0x00000000
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__PGD_DMA_IRQ_QOS_DISABLE___POR 0x0
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__PGD_GRANULARITY_QOS_DISABLE___POR 0x0
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__TIMING_FIX2_DISABLE___POR 0x0
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__TIMING_FIX1_DISABLE___POR 0x0
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__PGD_UNDERFLOW_USE_EMPTY_DISABLE___POR 0x0
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__PGD_DMA_IRQ_QOS_DISABLE___M 0x00000010
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__PGD_DMA_IRQ_QOS_DISABLE___S               4
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__PGD_GRANULARITY_QOS_DISABLE___M 0x00000008
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__PGD_GRANULARITY_QOS_DISABLE___S               3
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__TIMING_FIX2_DISABLE___M 0x00000004
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__TIMING_FIX2_DISABLE___S               2
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__TIMING_FIX1_DISABLE___M 0x00000002
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__TIMING_FIX1_DISABLE___S               1
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__PGD_UNDERFLOW_USE_EMPTY_DISABLE___M 0x00000001
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG__PGD_UNDERFLOW_USE_EMPTY_DISABLE___S               0
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG___M      0x0000001F   
#define   LPASS_QCA_SB_COMP_CHICKEN_CFG___S                    0

#define LPASS_QCA_SB_PGD_PORT_INT_EN_EEn(n) (0x17245000+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EEn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EEn_nMAX 2    
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EEn_ELEM 3    
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EEn___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EEn___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EEn__PORT_INT___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EEn__PORT_INT___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EEn__PORT_INT___S               0
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EEn___M   0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EEn___S                 0
#define LPASS_QCA_SB_PGD_PORT_INT_EN_EE0          (0x17245000)
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EE0___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EE0__PORT_INT___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EE0__PORT_INT___S               0
#define LPASS_QCA_SB_PGD_PORT_INT_EN_EE1          (0x17246000)
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EE1___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EE1__PORT_INT___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EE1__PORT_INT___S               0
#define LPASS_QCA_SB_PGD_PORT_INT_EN_EE2          (0x17247000)
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EE2___RWC    QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EE2__PORT_INT___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_INT_EN_EE2__PORT_INT___S               0

#define LPASS_QCA_SB_PGD_PORT_INT_STATUS_EEn(n) (0x17245004+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EEn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EEn_nMAX 2    
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EEn_ELEM 3    
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EEn___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EEn___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EEn__PORT_INT___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EEn__PORT_INT___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EEn__PORT_INT___S               0
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EEn___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EEn___S               0
#define LPASS_QCA_SB_PGD_PORT_INT_STATUS_EE0      (0x17245004)
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EE0___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EE0__PORT_INT___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EE0__PORT_INT___S               0
#define LPASS_QCA_SB_PGD_PORT_INT_STATUS_EE1      (0x17246004)
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EE1___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EE1__PORT_INT___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EE1__PORT_INT___S               0
#define LPASS_QCA_SB_PGD_PORT_INT_STATUS_EE2      (0x17247004)
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EE2___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EE2__PORT_INT___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_INT_STATUS_EE2__PORT_INT___S               0

#define LPASS_QCA_SB_PGD_PORT_INT_CLR_EEn(n) (0x17245008+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EEn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EEn_nMAX 2    
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EEn_ELEM 3    
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EEn___RWC   QCSR_REG_WO    
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EEn___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EEn__PORT_INT___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EEn__PORT_INT___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EEn__PORT_INT___S               0
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EEn___M  0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EEn___S                0
#define LPASS_QCA_SB_PGD_PORT_INT_CLR_EE0         (0x17245008)
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EE0___RWC   QCSR_REG_WO    
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EE0__PORT_INT___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EE0__PORT_INT___S               0
#define LPASS_QCA_SB_PGD_PORT_INT_CLR_EE1         (0x17246008)
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EE1___RWC   QCSR_REG_WO    
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EE1__PORT_INT___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EE1__PORT_INT___S               0
#define LPASS_QCA_SB_PGD_PORT_INT_CLR_EE2         (0x17247008)
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EE2___RWC   QCSR_REG_WO    
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EE2__PORT_INT___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_INT_CLR_EE2__PORT_INT___S               0

#define LPASS_QCA_SB_PGD_PORT_CFGn(n)    (0x17254000+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_CFGn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_CFGn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PORT_CFGn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PORT_CFGn___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_CFGn___POR       0x00000000
#define   LPASS_QCA_SB_PGD_PORT_CFGn__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_CFGn__DMA_IRQ_EN___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_CFGn__TX_WORD_COUNT_CALC_ADJUST___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_CFGn__UPPER_WATERMARK___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_CFGn__USE_UPPER_WATERMARK___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_CFGn__ALIGN_MSB___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_CFGn__PACK___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_CFGn__ALLOW_DT_LPCM___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_CFGn__WATERMARK___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_CFGn__ENABLE___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_CFGn__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_QCA_SB_PGD_PORT_CFGn__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_QCA_SB_PGD_PORT_CFGn__DMA_IRQ_EN___M 0x00004000
#define   LPASS_QCA_SB_PGD_PORT_CFGn__DMA_IRQ_EN___S              14
#define   LPASS_QCA_SB_PGD_PORT_CFGn__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_QCA_SB_PGD_PORT_CFGn__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_QCA_SB_PGD_PORT_CFGn__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_QCA_SB_PGD_PORT_CFGn__UPPER_WATERMARK___S               9
#define   LPASS_QCA_SB_PGD_PORT_CFGn__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_QCA_SB_PGD_PORT_CFGn__USE_UPPER_WATERMARK___S               8
#define   LPASS_QCA_SB_PGD_PORT_CFGn__ALIGN_MSB___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_CFGn__ALIGN_MSB___S               7
#define   LPASS_QCA_SB_PGD_PORT_CFGn__PACK___M   0x00000040
#define   LPASS_QCA_SB_PGD_PORT_CFGn__PACK___S                 6
#define   LPASS_QCA_SB_PGD_PORT_CFGn__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_CFGn__ALLOW_DT_LPCM___S               5
#define   LPASS_QCA_SB_PGD_PORT_CFGn__ALLOW_DT_LPCM__DATATYPE_NOT_INDICATED             0x0
#define   LPASS_QCA_SB_PGD_PORT_CFGn__ALLOW_DT_LPCM__DATATYPE_LPCM             0x1
#define   LPASS_QCA_SB_PGD_PORT_CFGn__WATERMARK___M 0x0000001E
#define   LPASS_QCA_SB_PGD_PORT_CFGn__WATERMARK___S               1
#define   LPASS_QCA_SB_PGD_PORT_CFGn__ENABLE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_CFGn__ENABLE___S               0
#define   LPASS_QCA_SB_PGD_PORT_CFGn___M         0x0000FFFF   
#define   LPASS_QCA_SB_PGD_PORT_CFGn___S                       0
#define LPASS_QCA_SB_PGD_PORT_CFG0                (0x17254000)
#define   LPASS_QCA_SB_PGD_PORT_CFG0___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_CFG0__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_QCA_SB_PGD_PORT_CFG0__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_QCA_SB_PGD_PORT_CFG0__DMA_IRQ_EN___M 0x00004000
#define   LPASS_QCA_SB_PGD_PORT_CFG0__DMA_IRQ_EN___S              14
#define   LPASS_QCA_SB_PGD_PORT_CFG0__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_QCA_SB_PGD_PORT_CFG0__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_QCA_SB_PGD_PORT_CFG0__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_QCA_SB_PGD_PORT_CFG0__UPPER_WATERMARK___S               9
#define   LPASS_QCA_SB_PGD_PORT_CFG0__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_QCA_SB_PGD_PORT_CFG0__USE_UPPER_WATERMARK___S               8
#define   LPASS_QCA_SB_PGD_PORT_CFG0__ALIGN_MSB___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_CFG0__ALIGN_MSB___S               7
#define   LPASS_QCA_SB_PGD_PORT_CFG0__PACK___M   0x00000040
#define   LPASS_QCA_SB_PGD_PORT_CFG0__PACK___S                 6
#define   LPASS_QCA_SB_PGD_PORT_CFG0__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_CFG0__ALLOW_DT_LPCM___S               5
#define   LPASS_QCA_SB_PGD_PORT_CFG0__WATERMARK___M 0x0000001E
#define   LPASS_QCA_SB_PGD_PORT_CFG0__WATERMARK___S               1
#define   LPASS_QCA_SB_PGD_PORT_CFG0__ENABLE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_CFG0__ENABLE___S               0
#define LPASS_QCA_SB_PGD_PORT_CFG1                (0x17255000)
#define   LPASS_QCA_SB_PGD_PORT_CFG1___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_CFG1__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_QCA_SB_PGD_PORT_CFG1__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_QCA_SB_PGD_PORT_CFG1__DMA_IRQ_EN___M 0x00004000
#define   LPASS_QCA_SB_PGD_PORT_CFG1__DMA_IRQ_EN___S              14
#define   LPASS_QCA_SB_PGD_PORT_CFG1__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_QCA_SB_PGD_PORT_CFG1__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_QCA_SB_PGD_PORT_CFG1__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_QCA_SB_PGD_PORT_CFG1__UPPER_WATERMARK___S               9
#define   LPASS_QCA_SB_PGD_PORT_CFG1__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_QCA_SB_PGD_PORT_CFG1__USE_UPPER_WATERMARK___S               8
#define   LPASS_QCA_SB_PGD_PORT_CFG1__ALIGN_MSB___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_CFG1__ALIGN_MSB___S               7
#define   LPASS_QCA_SB_PGD_PORT_CFG1__PACK___M   0x00000040
#define   LPASS_QCA_SB_PGD_PORT_CFG1__PACK___S                 6
#define   LPASS_QCA_SB_PGD_PORT_CFG1__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_CFG1__ALLOW_DT_LPCM___S               5
#define   LPASS_QCA_SB_PGD_PORT_CFG1__WATERMARK___M 0x0000001E
#define   LPASS_QCA_SB_PGD_PORT_CFG1__WATERMARK___S               1
#define   LPASS_QCA_SB_PGD_PORT_CFG1__ENABLE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_CFG1__ENABLE___S               0
#define LPASS_QCA_SB_PGD_PORT_CFG2                (0x17256000)
#define   LPASS_QCA_SB_PGD_PORT_CFG2___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_CFG2__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_QCA_SB_PGD_PORT_CFG2__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_QCA_SB_PGD_PORT_CFG2__DMA_IRQ_EN___M 0x00004000
#define   LPASS_QCA_SB_PGD_PORT_CFG2__DMA_IRQ_EN___S              14
#define   LPASS_QCA_SB_PGD_PORT_CFG2__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_QCA_SB_PGD_PORT_CFG2__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_QCA_SB_PGD_PORT_CFG2__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_QCA_SB_PGD_PORT_CFG2__UPPER_WATERMARK___S               9
#define   LPASS_QCA_SB_PGD_PORT_CFG2__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_QCA_SB_PGD_PORT_CFG2__USE_UPPER_WATERMARK___S               8
#define   LPASS_QCA_SB_PGD_PORT_CFG2__ALIGN_MSB___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_CFG2__ALIGN_MSB___S               7
#define   LPASS_QCA_SB_PGD_PORT_CFG2__PACK___M   0x00000040
#define   LPASS_QCA_SB_PGD_PORT_CFG2__PACK___S                 6
#define   LPASS_QCA_SB_PGD_PORT_CFG2__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_CFG2__ALLOW_DT_LPCM___S               5
#define   LPASS_QCA_SB_PGD_PORT_CFG2__WATERMARK___M 0x0000001E
#define   LPASS_QCA_SB_PGD_PORT_CFG2__WATERMARK___S               1
#define   LPASS_QCA_SB_PGD_PORT_CFG2__ENABLE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_CFG2__ENABLE___S               0
#define LPASS_QCA_SB_PGD_PORT_CFG3                (0x17257000)
#define   LPASS_QCA_SB_PGD_PORT_CFG3___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_CFG3__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_QCA_SB_PGD_PORT_CFG3__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_QCA_SB_PGD_PORT_CFG3__DMA_IRQ_EN___M 0x00004000
#define   LPASS_QCA_SB_PGD_PORT_CFG3__DMA_IRQ_EN___S              14
#define   LPASS_QCA_SB_PGD_PORT_CFG3__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_QCA_SB_PGD_PORT_CFG3__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_QCA_SB_PGD_PORT_CFG3__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_QCA_SB_PGD_PORT_CFG3__UPPER_WATERMARK___S               9
#define   LPASS_QCA_SB_PGD_PORT_CFG3__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_QCA_SB_PGD_PORT_CFG3__USE_UPPER_WATERMARK___S               8
#define   LPASS_QCA_SB_PGD_PORT_CFG3__ALIGN_MSB___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_CFG3__ALIGN_MSB___S               7
#define   LPASS_QCA_SB_PGD_PORT_CFG3__PACK___M   0x00000040
#define   LPASS_QCA_SB_PGD_PORT_CFG3__PACK___S                 6
#define   LPASS_QCA_SB_PGD_PORT_CFG3__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_CFG3__ALLOW_DT_LPCM___S               5
#define   LPASS_QCA_SB_PGD_PORT_CFG3__WATERMARK___M 0x0000001E
#define   LPASS_QCA_SB_PGD_PORT_CFG3__WATERMARK___S               1
#define   LPASS_QCA_SB_PGD_PORT_CFG3__ENABLE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_CFG3__ENABLE___S               0
#define LPASS_QCA_SB_PGD_PORT_CFG4                (0x17258000)
#define   LPASS_QCA_SB_PGD_PORT_CFG4___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_CFG4__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_QCA_SB_PGD_PORT_CFG4__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_QCA_SB_PGD_PORT_CFG4__DMA_IRQ_EN___M 0x00004000
#define   LPASS_QCA_SB_PGD_PORT_CFG4__DMA_IRQ_EN___S              14
#define   LPASS_QCA_SB_PGD_PORT_CFG4__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_QCA_SB_PGD_PORT_CFG4__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_QCA_SB_PGD_PORT_CFG4__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_QCA_SB_PGD_PORT_CFG4__UPPER_WATERMARK___S               9
#define   LPASS_QCA_SB_PGD_PORT_CFG4__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_QCA_SB_PGD_PORT_CFG4__USE_UPPER_WATERMARK___S               8
#define   LPASS_QCA_SB_PGD_PORT_CFG4__ALIGN_MSB___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_CFG4__ALIGN_MSB___S               7
#define   LPASS_QCA_SB_PGD_PORT_CFG4__PACK___M   0x00000040
#define   LPASS_QCA_SB_PGD_PORT_CFG4__PACK___S                 6
#define   LPASS_QCA_SB_PGD_PORT_CFG4__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_CFG4__ALLOW_DT_LPCM___S               5
#define   LPASS_QCA_SB_PGD_PORT_CFG4__WATERMARK___M 0x0000001E
#define   LPASS_QCA_SB_PGD_PORT_CFG4__WATERMARK___S               1
#define   LPASS_QCA_SB_PGD_PORT_CFG4__ENABLE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_CFG4__ENABLE___S               0
#define LPASS_QCA_SB_PGD_PORT_CFG5                (0x17259000)
#define   LPASS_QCA_SB_PGD_PORT_CFG5___RWC          QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_CFG5__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___M 0x00008000
#define   LPASS_QCA_SB_PGD_PORT_CFG5__SAMPLE_SHADOW_ON_MLTI_CHNL_DMA_IRQ___S              15
#define   LPASS_QCA_SB_PGD_PORT_CFG5__DMA_IRQ_EN___M 0x00004000
#define   LPASS_QCA_SB_PGD_PORT_CFG5__DMA_IRQ_EN___S              14
#define   LPASS_QCA_SB_PGD_PORT_CFG5__TX_WORD_COUNT_CALC_ADJUST___M 0x00002000
#define   LPASS_QCA_SB_PGD_PORT_CFG5__TX_WORD_COUNT_CALC_ADJUST___S              13
#define   LPASS_QCA_SB_PGD_PORT_CFG5__UPPER_WATERMARK___M 0x00001E00
#define   LPASS_QCA_SB_PGD_PORT_CFG5__UPPER_WATERMARK___S               9
#define   LPASS_QCA_SB_PGD_PORT_CFG5__USE_UPPER_WATERMARK___M 0x00000100
#define   LPASS_QCA_SB_PGD_PORT_CFG5__USE_UPPER_WATERMARK___S               8
#define   LPASS_QCA_SB_PGD_PORT_CFG5__ALIGN_MSB___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_CFG5__ALIGN_MSB___S               7
#define   LPASS_QCA_SB_PGD_PORT_CFG5__PACK___M   0x00000040
#define   LPASS_QCA_SB_PGD_PORT_CFG5__PACK___S                 6
#define   LPASS_QCA_SB_PGD_PORT_CFG5__ALLOW_DT_LPCM___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_CFG5__ALLOW_DT_LPCM___S               5
#define   LPASS_QCA_SB_PGD_PORT_CFG5__WATERMARK___M 0x0000001E
#define   LPASS_QCA_SB_PGD_PORT_CFG5__WATERMARK___S               1
#define   LPASS_QCA_SB_PGD_PORT_CFG5__ENABLE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_CFG5__ENABLE___S               0

#define LPASS_QCA_SB_PGD_PORT_STATUSn(n) (0x17254004+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_STATUSn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_STATUSn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PORT_STATUSn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PORT_STATUSn___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__DMA_IRQ___M 0x00200000
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__DMA_IRQ___S              21
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__REMOVE_CHANNEL___S              20
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__PRT_DISCONN___M 0x00080000
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__PRT_DISCONN___S              19
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__FIFO_FILL_LEVEL___S              18
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__FIFO_WORD_CNT___S              12
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__PIPE_NUM___M 0x00000FF0
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__PIPE_NUM___S               4
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__UNDERFLOW___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__UNDERFLOW___S               3
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__OVERFLOW___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__OVERFLOW___S               2
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__FIFO_SIZE___M 0x00000003
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__FIFO_SIZE___S               0
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__FIFO_SIZE__ENUM_8_BYTES             0x0
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__FIFO_SIZE__ENUM_16_BYTES             0x1
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__FIFO_SIZE__ENUM_32_BYTES             0x2
#define   LPASS_QCA_SB_PGD_PORT_STATUSn__FIFO_SIZE__ENUM_RESERVED             0x3
#define   LPASS_QCA_SB_PGD_PORT_STATUSn___M      0x003FFFFF   
#define   LPASS_QCA_SB_PGD_PORT_STATUSn___S                    0
#define LPASS_QCA_SB_PGD_PORT_STATUS0             (0x17254004)
#define   LPASS_QCA_SB_PGD_PORT_STATUS0___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__DMA_IRQ___M 0x00200000
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__DMA_IRQ___S              21
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__REMOVE_CHANNEL___S              20
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__PRT_DISCONN___M 0x00080000
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__PRT_DISCONN___S              19
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__FIFO_FILL_LEVEL___S              18
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__FIFO_WORD_CNT___S              12
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__PIPE_NUM___M 0x00000FF0
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__PIPE_NUM___S               4
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__UNDERFLOW___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__UNDERFLOW___S               3
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__OVERFLOW___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__OVERFLOW___S               2
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__FIFO_SIZE___M 0x00000003
#define   LPASS_QCA_SB_PGD_PORT_STATUS0__FIFO_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_STATUS1             (0x17255004)
#define   LPASS_QCA_SB_PGD_PORT_STATUS1___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__DMA_IRQ___M 0x00200000
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__DMA_IRQ___S              21
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__REMOVE_CHANNEL___S              20
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__PRT_DISCONN___M 0x00080000
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__PRT_DISCONN___S              19
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__FIFO_FILL_LEVEL___S              18
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__FIFO_WORD_CNT___S              12
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__PIPE_NUM___M 0x00000FF0
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__PIPE_NUM___S               4
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__UNDERFLOW___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__UNDERFLOW___S               3
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__OVERFLOW___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__OVERFLOW___S               2
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__FIFO_SIZE___M 0x00000003
#define   LPASS_QCA_SB_PGD_PORT_STATUS1__FIFO_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_STATUS2             (0x17256004)
#define   LPASS_QCA_SB_PGD_PORT_STATUS2___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__DMA_IRQ___M 0x00200000
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__DMA_IRQ___S              21
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__REMOVE_CHANNEL___S              20
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__PRT_DISCONN___M 0x00080000
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__PRT_DISCONN___S              19
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__FIFO_FILL_LEVEL___S              18
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__FIFO_WORD_CNT___S              12
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__PIPE_NUM___M 0x00000FF0
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__PIPE_NUM___S               4
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__UNDERFLOW___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__UNDERFLOW___S               3
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__OVERFLOW___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__OVERFLOW___S               2
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__FIFO_SIZE___M 0x00000003
#define   LPASS_QCA_SB_PGD_PORT_STATUS2__FIFO_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_STATUS3             (0x17257004)
#define   LPASS_QCA_SB_PGD_PORT_STATUS3___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__DMA_IRQ___M 0x00200000
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__DMA_IRQ___S              21
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__REMOVE_CHANNEL___S              20
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__PRT_DISCONN___M 0x00080000
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__PRT_DISCONN___S              19
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__FIFO_FILL_LEVEL___S              18
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__FIFO_WORD_CNT___S              12
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__PIPE_NUM___M 0x00000FF0
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__PIPE_NUM___S               4
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__UNDERFLOW___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__UNDERFLOW___S               3
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__OVERFLOW___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__OVERFLOW___S               2
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__FIFO_SIZE___M 0x00000003
#define   LPASS_QCA_SB_PGD_PORT_STATUS3__FIFO_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_STATUS4             (0x17258004)
#define   LPASS_QCA_SB_PGD_PORT_STATUS4___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__DMA_IRQ___M 0x00200000
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__DMA_IRQ___S              21
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__REMOVE_CHANNEL___S              20
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__PRT_DISCONN___M 0x00080000
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__PRT_DISCONN___S              19
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__FIFO_FILL_LEVEL___S              18
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__FIFO_WORD_CNT___S              12
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__PIPE_NUM___M 0x00000FF0
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__PIPE_NUM___S               4
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__UNDERFLOW___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__UNDERFLOW___S               3
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__OVERFLOW___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__OVERFLOW___S               2
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__FIFO_SIZE___M 0x00000003
#define   LPASS_QCA_SB_PGD_PORT_STATUS4__FIFO_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_STATUS5             (0x17259004)
#define   LPASS_QCA_SB_PGD_PORT_STATUS5___RWC       QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__DMA_IRQ___M 0x00200000
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__DMA_IRQ___S              21
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__REMOVE_CHANNEL___M 0x00100000
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__REMOVE_CHANNEL___S              20
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__PRT_DISCONN___M 0x00080000
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__PRT_DISCONN___S              19
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__FIFO_FILL_LEVEL___M 0x00040000
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__FIFO_FILL_LEVEL___S              18
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__FIFO_WORD_CNT___M 0x0003F000
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__FIFO_WORD_CNT___S              12
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__PIPE_NUM___M 0x00000FF0
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__PIPE_NUM___S               4
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__UNDERFLOW___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__UNDERFLOW___S               3
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__OVERFLOW___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__OVERFLOW___S               2
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__FIFO_SIZE___M 0x00000003
#define   LPASS_QCA_SB_PGD_PORT_STATUS5__FIFO_SIZE___S               0

#define LPASS_QCA_SB_PGD_PORT_PARAMn(n)  (0x17254008+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_PARAMn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_PARAMn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PORT_PARAMn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PORT_PARAMn___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_PARAMn___POR     0x00000000
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__SEG_LENGTH___POR 0x00
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__TRANSPORT_PROTOCOL___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__SEG_DISTN___POR 0x000
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__CHANNEL_NUMBER___POR 0x00
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__CHANNEL_ACTIVE___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__SEG_LENGTH___M 0x3E000000
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__SEG_LENGTH___S              25
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__TRANSPORT_PROTOCOL___S              21
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__SEG_DISTN___M 0x001FFE00
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__SEG_DISTN___S               9
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__CHANNEL_NUMBER___S               1
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_PARAMn__CHANNEL_ACTIVE___S               0
#define   LPASS_QCA_SB_PGD_PORT_PARAMn___M       0x3FFFFFFF   
#define   LPASS_QCA_SB_PGD_PORT_PARAMn___S                     0
#define LPASS_QCA_SB_PGD_PORT_PARAM0              (0x17254008)
#define   LPASS_QCA_SB_PGD_PORT_PARAM0___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_PARAM0__SEG_LENGTH___M 0x3E000000
#define   LPASS_QCA_SB_PGD_PORT_PARAM0__SEG_LENGTH___S              25
#define   LPASS_QCA_SB_PGD_PORT_PARAM0__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_QCA_SB_PGD_PORT_PARAM0__TRANSPORT_PROTOCOL___S              21
#define   LPASS_QCA_SB_PGD_PORT_PARAM0__SEG_DISTN___M 0x001FFE00
#define   LPASS_QCA_SB_PGD_PORT_PARAM0__SEG_DISTN___S               9
#define   LPASS_QCA_SB_PGD_PORT_PARAM0__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_QCA_SB_PGD_PORT_PARAM0__CHANNEL_NUMBER___S               1
#define   LPASS_QCA_SB_PGD_PORT_PARAM0__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_PARAM0__CHANNEL_ACTIVE___S               0
#define LPASS_QCA_SB_PGD_PORT_PARAM1              (0x17255008)
#define   LPASS_QCA_SB_PGD_PORT_PARAM1___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_PARAM1__SEG_LENGTH___M 0x3E000000
#define   LPASS_QCA_SB_PGD_PORT_PARAM1__SEG_LENGTH___S              25
#define   LPASS_QCA_SB_PGD_PORT_PARAM1__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_QCA_SB_PGD_PORT_PARAM1__TRANSPORT_PROTOCOL___S              21
#define   LPASS_QCA_SB_PGD_PORT_PARAM1__SEG_DISTN___M 0x001FFE00
#define   LPASS_QCA_SB_PGD_PORT_PARAM1__SEG_DISTN___S               9
#define   LPASS_QCA_SB_PGD_PORT_PARAM1__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_QCA_SB_PGD_PORT_PARAM1__CHANNEL_NUMBER___S               1
#define   LPASS_QCA_SB_PGD_PORT_PARAM1__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_PARAM1__CHANNEL_ACTIVE___S               0
#define LPASS_QCA_SB_PGD_PORT_PARAM2              (0x17256008)
#define   LPASS_QCA_SB_PGD_PORT_PARAM2___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_PARAM2__SEG_LENGTH___M 0x3E000000
#define   LPASS_QCA_SB_PGD_PORT_PARAM2__SEG_LENGTH___S              25
#define   LPASS_QCA_SB_PGD_PORT_PARAM2__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_QCA_SB_PGD_PORT_PARAM2__TRANSPORT_PROTOCOL___S              21
#define   LPASS_QCA_SB_PGD_PORT_PARAM2__SEG_DISTN___M 0x001FFE00
#define   LPASS_QCA_SB_PGD_PORT_PARAM2__SEG_DISTN___S               9
#define   LPASS_QCA_SB_PGD_PORT_PARAM2__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_QCA_SB_PGD_PORT_PARAM2__CHANNEL_NUMBER___S               1
#define   LPASS_QCA_SB_PGD_PORT_PARAM2__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_PARAM2__CHANNEL_ACTIVE___S               0
#define LPASS_QCA_SB_PGD_PORT_PARAM3              (0x17257008)
#define   LPASS_QCA_SB_PGD_PORT_PARAM3___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_PARAM3__SEG_LENGTH___M 0x3E000000
#define   LPASS_QCA_SB_PGD_PORT_PARAM3__SEG_LENGTH___S              25
#define   LPASS_QCA_SB_PGD_PORT_PARAM3__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_QCA_SB_PGD_PORT_PARAM3__TRANSPORT_PROTOCOL___S              21
#define   LPASS_QCA_SB_PGD_PORT_PARAM3__SEG_DISTN___M 0x001FFE00
#define   LPASS_QCA_SB_PGD_PORT_PARAM3__SEG_DISTN___S               9
#define   LPASS_QCA_SB_PGD_PORT_PARAM3__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_QCA_SB_PGD_PORT_PARAM3__CHANNEL_NUMBER___S               1
#define   LPASS_QCA_SB_PGD_PORT_PARAM3__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_PARAM3__CHANNEL_ACTIVE___S               0
#define LPASS_QCA_SB_PGD_PORT_PARAM4              (0x17258008)
#define   LPASS_QCA_SB_PGD_PORT_PARAM4___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_PARAM4__SEG_LENGTH___M 0x3E000000
#define   LPASS_QCA_SB_PGD_PORT_PARAM4__SEG_LENGTH___S              25
#define   LPASS_QCA_SB_PGD_PORT_PARAM4__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_QCA_SB_PGD_PORT_PARAM4__TRANSPORT_PROTOCOL___S              21
#define   LPASS_QCA_SB_PGD_PORT_PARAM4__SEG_DISTN___M 0x001FFE00
#define   LPASS_QCA_SB_PGD_PORT_PARAM4__SEG_DISTN___S               9
#define   LPASS_QCA_SB_PGD_PORT_PARAM4__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_QCA_SB_PGD_PORT_PARAM4__CHANNEL_NUMBER___S               1
#define   LPASS_QCA_SB_PGD_PORT_PARAM4__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_PARAM4__CHANNEL_ACTIVE___S               0
#define LPASS_QCA_SB_PGD_PORT_PARAM5              (0x17259008)
#define   LPASS_QCA_SB_PGD_PORT_PARAM5___RWC        QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_PARAM5__SEG_LENGTH___M 0x3E000000
#define   LPASS_QCA_SB_PGD_PORT_PARAM5__SEG_LENGTH___S              25
#define   LPASS_QCA_SB_PGD_PORT_PARAM5__TRANSPORT_PROTOCOL___M 0x01E00000
#define   LPASS_QCA_SB_PGD_PORT_PARAM5__TRANSPORT_PROTOCOL___S              21
#define   LPASS_QCA_SB_PGD_PORT_PARAM5__SEG_DISTN___M 0x001FFE00
#define   LPASS_QCA_SB_PGD_PORT_PARAM5__SEG_DISTN___S               9
#define   LPASS_QCA_SB_PGD_PORT_PARAM5__CHANNEL_NUMBER___M 0x000001FE
#define   LPASS_QCA_SB_PGD_PORT_PARAM5__CHANNEL_NUMBER___S               1
#define   LPASS_QCA_SB_PGD_PORT_PARAM5__CHANNEL_ACTIVE___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_PARAM5__CHANNEL_ACTIVE___S               0

#define LPASS_QCA_SB_PGD_PORT_BLK_SIZEn(n) (0x1725400C+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZEn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZEn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZEn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZEn___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZEn___POR  0x00000000
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZEn__BLK_SIZE___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZEn__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZEn__BLK_SIZE___S               0
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZEn___M    0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZEn___S                  0
#define LPASS_QCA_SB_PGD_PORT_BLK_SIZE0           (0x1725400C)
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE0___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE0__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE0__BLK_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_BLK_SIZE1           (0x1725500C)
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE1___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE1__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE1__BLK_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_BLK_SIZE2           (0x1725600C)
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE2___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE2__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE2__BLK_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_BLK_SIZE3           (0x1725700C)
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE3___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE3__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE3__BLK_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_BLK_SIZE4           (0x1725800C)
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE4___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE4__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE4__BLK_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_BLK_SIZE5           (0x1725900C)
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE5___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE5__BLK_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_BLK_SIZE5__BLK_SIZE___S               0

#define LPASS_QCA_SB_PGD_PORT_TRANS_SIZEn(n) (0x17254010+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZEn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZEn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZEn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZEn___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZEn___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZEn__TRANS_SIZE___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZEn__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZEn__TRANS_SIZE___S               0
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZEn___M  0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZEn___S                0
#define LPASS_QCA_SB_PGD_PORT_TRANS_SIZE0         (0x17254010)
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE0___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE0__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE0__TRANS_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_TRANS_SIZE1         (0x17255010)
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE1___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE1__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE1__TRANS_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_TRANS_SIZE2         (0x17256010)
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE2___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE2__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE2__TRANS_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_TRANS_SIZE3         (0x17257010)
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE3___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE3__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE3__TRANS_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_TRANS_SIZE4         (0x17258010)
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE4___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE4__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE4__TRANS_SIZE___S               0
#define LPASS_QCA_SB_PGD_PORT_TRANS_SIZE5         (0x17259010)
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE5___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE5__TRANS_SIZE___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_TRANS_SIZE5__TRANS_SIZE___S               0

#define LPASS_QCA_SB_PGD_PORT_MULTI_CHNLn(n) (0x17254014+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNLn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNLn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNLn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNLn___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNLn___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNLn__PORTS___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNLn__PORTS___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNLn__PORTS___S               0
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNLn___M  0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNLn___S                0
#define LPASS_QCA_SB_PGD_PORT_MULTI_CHNL0         (0x17254014)
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL0___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL0__PORTS___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL0__PORTS___S               0
#define LPASS_QCA_SB_PGD_PORT_MULTI_CHNL1         (0x17255014)
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL1___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL1__PORTS___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL1__PORTS___S               0
#define LPASS_QCA_SB_PGD_PORT_MULTI_CHNL2         (0x17256014)
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL2___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL2__PORTS___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL2__PORTS___S               0
#define LPASS_QCA_SB_PGD_PORT_MULTI_CHNL3         (0x17257014)
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL3___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL3__PORTS___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL3__PORTS___S               0
#define LPASS_QCA_SB_PGD_PORT_MULTI_CHNL4         (0x17258014)
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL4___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL4__PORTS___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL4__PORTS___S               0
#define LPASS_QCA_SB_PGD_PORT_MULTI_CHNL5         (0x17259014)
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL5___RWC   QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL5__PORTS___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PORT_MULTI_CHNL5__PORTS___S               0

#define LPASS_QCA_SB_PGD_PORT_PUSHPULLn(n) (0x17254018+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn___POR  0x00000000
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn__NUM_SAMPLES___POR 0x0000
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn__RPT_PERIOD___POR 0x0000
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn__NUM_SAMPLES___S              16
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn__RPT_PERIOD___S               0
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn___M    0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULLn___S                  0
#define LPASS_QCA_SB_PGD_PORT_PUSHPULL0           (0x17254018)
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL0___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL0__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL0__NUM_SAMPLES___S              16
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL0__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL0__RPT_PERIOD___S               0
#define LPASS_QCA_SB_PGD_PORT_PUSHPULL1           (0x17255018)
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL1___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL1__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL1__NUM_SAMPLES___S              16
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL1__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL1__RPT_PERIOD___S               0
#define LPASS_QCA_SB_PGD_PORT_PUSHPULL2           (0x17256018)
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL2___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL2__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL2__NUM_SAMPLES___S              16
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL2__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL2__RPT_PERIOD___S               0
#define LPASS_QCA_SB_PGD_PORT_PUSHPULL3           (0x17257018)
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL3___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL3__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL3__NUM_SAMPLES___S              16
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL3__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL3__RPT_PERIOD___S               0
#define LPASS_QCA_SB_PGD_PORT_PUSHPULL4           (0x17258018)
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL4___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL4__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL4__NUM_SAMPLES___S              16
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL4__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL4__RPT_PERIOD___S               0
#define LPASS_QCA_SB_PGD_PORT_PUSHPULL5           (0x17259018)
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL5___RWC     QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL5__NUM_SAMPLES___M 0xFFFF0000
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL5__NUM_SAMPLES___S              16
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL5__RPT_PERIOD___M 0x0000FFFF
#define   LPASS_QCA_SB_PGD_PORT_PUSHPULL5__RPT_PERIOD___S               0

#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n(n) (0x17254020+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n_nMAX 5    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n_ELEM 6    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP3___POR 0x00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP2___POR 0x00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP1___POR 0x00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP0___POR 0x00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP3___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP2___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP1___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n__CHANNEL_ON_EP0___S               0
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_n___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_0      (0x17254020)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_0___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP3___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP2___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP1___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_0__CHANNEL_ON_EP0___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_1      (0x17255020)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_1___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP3___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP2___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP1___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_1__CHANNEL_ON_EP0___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_2      (0x17256020)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_2___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP3___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP2___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP1___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_2__CHANNEL_ON_EP0___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_3      (0x17257020)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_3___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP3___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP2___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP1___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_3__CHANNEL_ON_EP0___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_4      (0x17258020)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_4___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP3___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP2___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP1___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_4__CHANNEL_ON_EP0___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_5      (0x17259020)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_5___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP3___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP3___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP2___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP2___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP1___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP1___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP0___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_0_5__CHANNEL_ON_EP0___S               0

#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n(n) (0x17254024+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n_nMAX 5    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n_ELEM 6    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP7___POR 0x00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP6___POR 0x00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP5___POR 0x00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP4___POR 0x00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP7___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP6___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP5___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n__CHANNEL_ON_EP4___S               0
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_n___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_0      (0x17254024)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_0___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP7___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP6___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP5___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_0__CHANNEL_ON_EP4___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_1      (0x17255024)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_1___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP7___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP6___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP5___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_1__CHANNEL_ON_EP4___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_2      (0x17256024)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_2___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP7___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP6___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP5___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_2__CHANNEL_ON_EP4___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_3      (0x17257024)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_3___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP7___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP6___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP5___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_3__CHANNEL_ON_EP4___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_4      (0x17258024)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_4___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP7___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP6___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP5___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_4__CHANNEL_ON_EP4___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_5      (0x17259024)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_5___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP7___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP7___S              24
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP6___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP6___S              16
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP5___M 0x0000FF00
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP5___S               8
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP4___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_INFO_1_5__CHANNEL_ON_EP4___S               0

#define LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn(n) (0x17254030+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP7___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP6___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP5___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP4___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP3___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP2___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP1___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP0___POR 0x0
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn__CHANNEL_ACTIVE_ON_EP0___S               0
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn___M 0x000000FF   
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUSn___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0       (0x17254030)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS0__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1       (0x17255030)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS1__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2       (0x17256030)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS2__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3       (0x17257030)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS3__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4       (0x17258030)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS4__CHANNEL_ACTIVE_ON_EP0___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5       (0x17259030)
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5___RWC QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP7___M 0x00000080
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP7___S               7
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP6___M 0x00000040
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP6___S               6
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP5___M 0x00000020
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP5___S               5
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP4___M 0x00000010
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP4___S               4
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP3___M 0x00000008
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP3___S               3
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP2___M 0x00000004
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP2___S               2
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP1___M 0x00000002
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP1___S               1
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP0___M 0x00000001
#define   LPASS_QCA_SB_PGD_PORT_EP_CH_STATUS5__CHANNEL_ACTIVE_ON_EP0___S               0

#define LPASS_QCA_SB_PGD_PORT_EP_INFOn(n) (0x17254044+0x1000*(n))
#define   LPASS_QCA_SB_PGD_PORT_EP_INFOn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PORT_EP_INFOn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PORT_EP_INFOn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PORT_EP_INFOn___RWC      QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_INFOn___POR   0x00000000
#define   LPASS_QCA_SB_PGD_PORT_EP_INFOn__NUMBER_OF_EP___POR 0x00
#define   LPASS_QCA_SB_PGD_PORT_EP_INFOn__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_INFOn__NUMBER_OF_EP___S               0
#define   LPASS_QCA_SB_PGD_PORT_EP_INFOn___M     0x000000FF   
#define   LPASS_QCA_SB_PGD_PORT_EP_INFOn___S                   0
#define LPASS_QCA_SB_PGD_PORT_EP_INFO0            (0x17254044)
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO0___RWC      QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO0__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO0__NUMBER_OF_EP___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_INFO1            (0x17255044)
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO1___RWC      QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO1__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO1__NUMBER_OF_EP___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_INFO2            (0x17256044)
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO2___RWC      QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO2__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO2__NUMBER_OF_EP___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_INFO3            (0x17257044)
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO3___RWC      QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO3__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO3__NUMBER_OF_EP___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_INFO4            (0x17258044)
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO4___RWC      QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO4__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO4__NUMBER_OF_EP___S               0
#define LPASS_QCA_SB_PGD_PORT_EP_INFO5            (0x17259044)
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO5___RWC      QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO5__NUMBER_OF_EP___M 0x000000FF
#define   LPASS_QCA_SB_PGD_PORT_EP_INFO5__NUMBER_OF_EP___S               0

#define LPASS_QCA_SB_PGD_IE_STATUS                (0x17240820)
#define   LPASS_QCA_SB_PGD_IE_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_IE_STATUS___POR       0x00010000
#define   LPASS_QCA_SB_PGD_IE_STATUS__DEV_CLASS_CODE___POR 0x00
#define   LPASS_QCA_SB_PGD_IE_STATUS__DEV_CLASS_VER___POR 0x01
#define   LPASS_QCA_SB_PGD_IE_STATUS__EX_ERROR___POR 0x0
#define   LPASS_QCA_SB_PGD_IE_STATUS__RECONFIG_OBJ___POR 0x0
#define   LPASS_QCA_SB_PGD_IE_STATUS__DATA_TX_COL___POR 0x0
#define   LPASS_QCA_SB_PGD_IE_STATUS__UNSPRTD_MSG___POR 0x0
#define   LPASS_QCA_SB_PGD_IE_STATUS__DEV_CLASS_CODE___M 0xFF000000
#define   LPASS_QCA_SB_PGD_IE_STATUS__DEV_CLASS_CODE___S              24
#define   LPASS_QCA_SB_PGD_IE_STATUS__DEV_CLASS_VER___M 0x00FF0000
#define   LPASS_QCA_SB_PGD_IE_STATUS__DEV_CLASS_VER___S              16
#define   LPASS_QCA_SB_PGD_IE_STATUS__EX_ERROR___M 0x00000008
#define   LPASS_QCA_SB_PGD_IE_STATUS__EX_ERROR___S               3
#define   LPASS_QCA_SB_PGD_IE_STATUS__RECONFIG_OBJ___M 0x00000004
#define   LPASS_QCA_SB_PGD_IE_STATUS__RECONFIG_OBJ___S               2
#define   LPASS_QCA_SB_PGD_IE_STATUS__DATA_TX_COL___M 0x00000002
#define   LPASS_QCA_SB_PGD_IE_STATUS__DATA_TX_COL___S               1
#define   LPASS_QCA_SB_PGD_IE_STATUS__UNSPRTD_MSG___M 0x00000001
#define   LPASS_QCA_SB_PGD_IE_STATUS__UNSPRTD_MSG___S               0
#define   LPASS_QCA_SB_PGD_IE_STATUS___M         0xFFFF000F   
#define   LPASS_QCA_SB_PGD_IE_STATUS___S                       0

#define LPASS_QCA_SB_PGD_VE_STATUS                (0x17240830)
#define   LPASS_QCA_SB_PGD_VE_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_VE_STATUS___POR       0x00000000
#define   LPASS_QCA_SB_PGD_VE_STATUS__VE_VAL___POR 0x00000000
#define   LPASS_QCA_SB_PGD_VE_STATUS__VE_VAL___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_VE_STATUS__VE_VAL___S               0
#define   LPASS_QCA_SB_PGD_VE_STATUS___M         0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_VE_STATUS___S                       0

#define LPASS_QCA_SB_PGD_PC_CFGn(n)      (0x17248000+0x800*(n))
#define   LPASS_QCA_SB_PGD_PC_CFGn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PC_CFGn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PC_CFGn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PC_CFGn___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PC_CFGn___POR         0x00000000
#define   LPASS_QCA_SB_PGD_PC_CFGn__INIT___POR   0x0
#define   LPASS_QCA_SB_PGD_PC_CFGn__INIT_VAL___POR 0x000000
#define   LPASS_QCA_SB_PGD_PC_CFGn__INIT___M     0x80000000
#define   LPASS_QCA_SB_PGD_PC_CFGn__INIT___S                  31
#define   LPASS_QCA_SB_PGD_PC_CFGn__INIT_VAL___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_CFGn__INIT_VAL___S               0
#define   LPASS_QCA_SB_PGD_PC_CFGn___M           0x80FFFFFF   
#define   LPASS_QCA_SB_PGD_PC_CFGn___S                         0
#define LPASS_QCA_SB_PGD_PC_CFG0                  (0x17248000)
#define   LPASS_QCA_SB_PGD_PC_CFG0___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PC_CFG0__INIT___M     0x80000000
#define   LPASS_QCA_SB_PGD_PC_CFG0__INIT___S                  31
#define   LPASS_QCA_SB_PGD_PC_CFG0__INIT_VAL___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_CFG0__INIT_VAL___S               0
#define LPASS_QCA_SB_PGD_PC_CFG1                  (0x17248800)
#define   LPASS_QCA_SB_PGD_PC_CFG1___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PC_CFG1__INIT___M     0x80000000
#define   LPASS_QCA_SB_PGD_PC_CFG1__INIT___S                  31
#define   LPASS_QCA_SB_PGD_PC_CFG1__INIT_VAL___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_CFG1__INIT_VAL___S               0
#define LPASS_QCA_SB_PGD_PC_CFG2                  (0x17249000)
#define   LPASS_QCA_SB_PGD_PC_CFG2___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PC_CFG2__INIT___M     0x80000000
#define   LPASS_QCA_SB_PGD_PC_CFG2__INIT___S                  31
#define   LPASS_QCA_SB_PGD_PC_CFG2__INIT_VAL___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_CFG2__INIT_VAL___S               0
#define LPASS_QCA_SB_PGD_PC_CFG3                  (0x17249800)
#define   LPASS_QCA_SB_PGD_PC_CFG3___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PC_CFG3__INIT___M     0x80000000
#define   LPASS_QCA_SB_PGD_PC_CFG3__INIT___S                  31
#define   LPASS_QCA_SB_PGD_PC_CFG3__INIT_VAL___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_CFG3__INIT_VAL___S               0
#define LPASS_QCA_SB_PGD_PC_CFG4                  (0x1724A000)
#define   LPASS_QCA_SB_PGD_PC_CFG4___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PC_CFG4__INIT___M     0x80000000
#define   LPASS_QCA_SB_PGD_PC_CFG4__INIT___S                  31
#define   LPASS_QCA_SB_PGD_PC_CFG4__INIT_VAL___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_CFG4__INIT_VAL___S               0
#define LPASS_QCA_SB_PGD_PC_CFG5                  (0x1724A800)
#define   LPASS_QCA_SB_PGD_PC_CFG5___RWC            QCSR_REG_RW    
#define   LPASS_QCA_SB_PGD_PC_CFG5__INIT___M     0x80000000
#define   LPASS_QCA_SB_PGD_PC_CFG5__INIT___S                  31
#define   LPASS_QCA_SB_PGD_PC_CFG5__INIT_VAL___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_CFG5__INIT_VAL___S               0

#define LPASS_QCA_SB_PGD_PC_VALn(n)      (0x17248004+0x800*(n))
#define   LPASS_QCA_SB_PGD_PC_VALn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PC_VALn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PC_VALn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PC_VALn___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VALn___POR         0x00000000
#define   LPASS_QCA_SB_PGD_PC_VALn__PC_FIFO_SAMPLES___POR 0x00
#define   LPASS_QCA_SB_PGD_PC_VALn__PC_DMA___POR 0x000000
#define   LPASS_QCA_SB_PGD_PC_VALn__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VALn__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VALn__PC_DMA___M   0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VALn__PC_DMA___S                 0
#define   LPASS_QCA_SB_PGD_PC_VALn___M           0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PC_VALn___S                         0
#define LPASS_QCA_SB_PGD_PC_VAL0                  (0x17248004)
#define   LPASS_QCA_SB_PGD_PC_VAL0___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL0__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL0__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL0__PC_DMA___M   0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL0__PC_DMA___S                 0
#define LPASS_QCA_SB_PGD_PC_VAL1                  (0x17248804)
#define   LPASS_QCA_SB_PGD_PC_VAL1___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL1__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL1__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL1__PC_DMA___M   0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL1__PC_DMA___S                 0
#define LPASS_QCA_SB_PGD_PC_VAL2                  (0x17249004)
#define   LPASS_QCA_SB_PGD_PC_VAL2___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL2__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL2__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL2__PC_DMA___M   0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL2__PC_DMA___S                 0
#define LPASS_QCA_SB_PGD_PC_VAL3                  (0x17249804)
#define   LPASS_QCA_SB_PGD_PC_VAL3___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL3__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL3__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL3__PC_DMA___M   0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL3__PC_DMA___S                 0
#define LPASS_QCA_SB_PGD_PC_VAL4                  (0x1724A004)
#define   LPASS_QCA_SB_PGD_PC_VAL4___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL4__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL4__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL4__PC_DMA___M   0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL4__PC_DMA___S                 0
#define LPASS_QCA_SB_PGD_PC_VAL5                  (0x1724A804)
#define   LPASS_QCA_SB_PGD_PC_VAL5___RWC            QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL5__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL5__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL5__PC_DMA___M   0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL5__PC_DMA___S                 0

#define LPASS_QCA_SB_PGD_PC_VFR_TSn(n)   (0x17248008+0x800*(n))
#define   LPASS_QCA_SB_PGD_PC_VFR_TSn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PC_VFR_TSn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PC_VFR_TSn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PC_VFR_TSn___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TSn___POR      0x00000000
#define   LPASS_QCA_SB_PGD_PC_VFR_TSn__VAL___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PC_VFR_TSn__VAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_VFR_TSn__VAL___S                 0
#define   LPASS_QCA_SB_PGD_PC_VFR_TSn___M        0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PC_VFR_TSn___S                      0
#define LPASS_QCA_SB_PGD_PC_VFR_TS0               (0x17248008)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS0___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS0__VAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_VFR_TS0__VAL___S                 0
#define LPASS_QCA_SB_PGD_PC_VFR_TS1               (0x17248808)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS1___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS1__VAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_VFR_TS1__VAL___S                 0
#define LPASS_QCA_SB_PGD_PC_VFR_TS2               (0x17249008)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS2___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS2__VAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_VFR_TS2__VAL___S                 0
#define LPASS_QCA_SB_PGD_PC_VFR_TS3               (0x17249808)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS3___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS3__VAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_VFR_TS3__VAL___S                 0
#define LPASS_QCA_SB_PGD_PC_VFR_TS4               (0x1724A008)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS4___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS4__VAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_VFR_TS4__VAL___S                 0
#define LPASS_QCA_SB_PGD_PC_VFR_TS5               (0x1724A808)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS5___RWC         QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS5__VAL___M   0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_VFR_TS5__VAL___S                 0

#define LPASS_QCA_SB_PGD_PC_VFR_TS_STATUSn(n) (0x1724800C+0x800*(n))
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUSn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUSn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUSn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUSn___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUSn___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUSn__VFR_INT___POR 0x0
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUSn__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUSn__VFR_INT___S               0
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUSn___M 0x00000001   
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUSn___S               0
#define LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS0        (0x1724800C)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS0___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS0__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS0__VFR_INT___S               0
#define LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS1        (0x1724880C)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS1___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS1__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS1__VFR_INT___S               0
#define LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS2        (0x1724900C)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS2___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS2__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS2__VFR_INT___S               0
#define LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS3        (0x1724980C)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS3___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS3__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS3__VFR_INT___S               0
#define LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS4        (0x1724A00C)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS4___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS4__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS4__VFR_INT___S               0
#define LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS5        (0x1724A80C)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS5___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS5__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_STATUS5__VFR_INT___S               0

#define LPASS_QCA_SB_PGD_PC_VFR_TS_CLRn(n) (0x17248010+0x800*(n))
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLRn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLRn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLRn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLRn___RWC     QCSR_REG_WO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLRn___POR  0x00000000
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLRn__VFR_INT___POR 0x0
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLRn__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLRn__VFR_INT___S               0
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLRn___M    0x00000001   
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLRn___S                  0
#define LPASS_QCA_SB_PGD_PC_VFR_TS_CLR0           (0x17248010)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR0___RWC     QCSR_REG_WO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR0__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR0__VFR_INT___S               0
#define LPASS_QCA_SB_PGD_PC_VFR_TS_CLR1           (0x17248810)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR1___RWC     QCSR_REG_WO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR1__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR1__VFR_INT___S               0
#define LPASS_QCA_SB_PGD_PC_VFR_TS_CLR2           (0x17249010)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR2___RWC     QCSR_REG_WO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR2__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR2__VFR_INT___S               0
#define LPASS_QCA_SB_PGD_PC_VFR_TS_CLR3           (0x17249810)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR3___RWC     QCSR_REG_WO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR3__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR3__VFR_INT___S               0
#define LPASS_QCA_SB_PGD_PC_VFR_TS_CLR4           (0x1724A010)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR4___RWC     QCSR_REG_WO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR4__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR4__VFR_INT___S               0
#define LPASS_QCA_SB_PGD_PC_VFR_TS_CLR5           (0x1724A810)
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR5___RWC     QCSR_REG_WO    
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR5__VFR_INT___M 0x00000001
#define   LPASS_QCA_SB_PGD_PC_VFR_TS_CLR5__VFR_INT___S               0

#define LPASS_QCA_SB_PGD_PC_VAL_SHADOWn(n) (0x17248014+0x800*(n))
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn___POR  0x00000000
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn__PC_FIFO_SAMPLES___POR 0x00
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn__PC_DMA___POR 0x000000
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn__PC_DMA___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn__PC_DMA___S               0
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn___M    0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOWn___S                  0
#define LPASS_QCA_SB_PGD_PC_VAL_SHADOW0           (0x17248014)
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW0___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW0__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW0__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW0__PC_DMA___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW0__PC_DMA___S               0
#define LPASS_QCA_SB_PGD_PC_VAL_SHADOW1           (0x17248814)
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW1___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW1__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW1__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW1__PC_DMA___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW1__PC_DMA___S               0
#define LPASS_QCA_SB_PGD_PC_VAL_SHADOW2           (0x17249014)
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW2___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW2__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW2__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW2__PC_DMA___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW2__PC_DMA___S               0
#define LPASS_QCA_SB_PGD_PC_VAL_SHADOW3           (0x17249814)
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW3___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW3__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW3__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW3__PC_DMA___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW3__PC_DMA___S               0
#define LPASS_QCA_SB_PGD_PC_VAL_SHADOW4           (0x1724A014)
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW4___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW4__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW4__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW4__PC_DMA___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW4__PC_DMA___S               0
#define LPASS_QCA_SB_PGD_PC_VAL_SHADOW5           (0x1724A814)
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW5___RWC     QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW5__PC_FIFO_SAMPLES___M 0xFF000000
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW5__PC_FIFO_SAMPLES___S              24
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW5__PC_DMA___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_VAL_SHADOW5__PC_DMA___S               0

#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSBn(n) (0x17248018+0x800*(n))
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSBn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSBn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSBn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSBn___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSBn___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSBn__PC_TIMESTAMP_LSB___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSBn__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSBn__PC_TIMESTAMP_LSB___S               0
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSBn___M 0xFFFFFFFF   
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSBn___S               0
#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB0        (0x17248018)
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB0___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB0__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB0__PC_TIMESTAMP_LSB___S               0
#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB1        (0x17248818)
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB1___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB1__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB1__PC_TIMESTAMP_LSB___S               0
#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB2        (0x17249018)
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB2___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB2__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB2__PC_TIMESTAMP_LSB___S               0
#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB3        (0x17249818)
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB3___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB3__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB3__PC_TIMESTAMP_LSB___S               0
#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB4        (0x1724A018)
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB4___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB4__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB4__PC_TIMESTAMP_LSB___S               0
#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB5        (0x1724A818)
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB5___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB5__PC_TIMESTAMP_LSB___M 0xFFFFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_LSB5__PC_TIMESTAMP_LSB___S               0

#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn(n) (0x1724801C+0x800*(n))
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn_nMIN 0    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn_nMAX 5    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn_ELEM 6    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn___POR 0x00000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_SAMPLE_VALID___POR 0x0
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_SAMPLE_MISSED___POR 0x0
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_MSB___POR 0x000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn__PC_TIMESTAMP_MSB___S               0
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn___M 0x03FFFFFF   
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSBn___S               0
#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB0        (0x1724801C)
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB0___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB0__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB0__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB0__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB0__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB0__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB0__PC_TIMESTAMP_MSB___S               0
#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB1        (0x1724881C)
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB1___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB1__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB1__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB1__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB1__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB1__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB1__PC_TIMESTAMP_MSB___S               0
#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB2        (0x1724901C)
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB2___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB2__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB2__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB2__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB2__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB2__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB2__PC_TIMESTAMP_MSB___S               0
#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB3        (0x1724981C)
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB3___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB3__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB3__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB3__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB3__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB3__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB3__PC_TIMESTAMP_MSB___S               0
#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB4        (0x1724A01C)
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB4___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB4__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB4__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB4__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB4__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB4__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB4__PC_TIMESTAMP_MSB___S               0
#define LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB5        (0x1724A81C)
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB5___RWC  QCSR_REG_RO    
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB5__PC_TIMESTAMP_SAMPLE_VALID___M 0x02000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB5__PC_TIMESTAMP_SAMPLE_VALID___S              25
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB5__PC_TIMESTAMP_SAMPLE_MISSED___M 0x01000000
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB5__PC_TIMESTAMP_SAMPLE_MISSED___S              24
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB5__PC_TIMESTAMP_MSB___M 0x00FFFFFF
#define   LPASS_QCA_SB_PGD_PC_TIMESTAMP_MSB5__PC_TIMESTAMP_MSB___S               0

#define LPASS_QDSP6SS_VERSION                     (0x17300000)
#define   LPASS_QDSP6SS_VERSION___RWC               QCSR_REG_RO    
#define   LPASS_QDSP6SS_VERSION___POR            0x10000000
#define   LPASS_QDSP6SS_VERSION__MAJOR___POR     0x1
#define   LPASS_QDSP6SS_VERSION__MINOR___POR     0x000
#define   LPASS_QDSP6SS_VERSION__STEP___POR      0x0000
#define   LPASS_QDSP6SS_VERSION__MAJOR___M       0xF0000000
#define   LPASS_QDSP6SS_VERSION__MAJOR___S                    28
#define   LPASS_QDSP6SS_VERSION__MINOR___M       0x0FFF0000
#define   LPASS_QDSP6SS_VERSION__MINOR___S                    16
#define   LPASS_QDSP6SS_VERSION__STEP___M        0x0000FFFF
#define   LPASS_QDSP6SS_VERSION__STEP___S                      0
#define   LPASS_QDSP6SS_VERSION___M              0xFFFFFFFF   
#define   LPASS_QDSP6SS_VERSION___S                            0

#define LPASS_QDSP6SS_CONFIG_ID                   (0x17300004)
#define   LPASS_QDSP6SS_CONFIG_ID___RWC             QCSR_REG_RO    
#define   LPASS_QDSP6SS_CONFIG_ID___POR          0x06111104
#define   LPASS_QDSP6SS_CONFIG_ID__NUM_L2VIC_SRC___POR 0x61
#define   LPASS_QDSP6SS_CONFIG_ID__ZMEAS_PRESENT___POR 0x1
#define   LPASS_QDSP6SS_CONFIG_ID__PMIC_IF_PRESENT___POR 0x0
#define   LPASS_QDSP6SS_CONFIG_ID__IN_SUBSYSTEM___POR 0x1
#define   LPASS_QDSP6SS_CONFIG_ID__LDO_PRESENT___POR 0x0
#define   LPASS_QDSP6SS_CONFIG_ID__BHS_PRESENT___POR 0x0
#define   LPASS_QDSP6SS_CONFIG_ID__PLL_VOTE___POR 0x0
#define   LPASS_QDSP6SS_CONFIG_ID__PLL_PRESENT___POR 0x1
#define   LPASS_QDSP6SS_CONFIG_ID__L2_SIZE___POR 0x4
#define   LPASS_QDSP6SS_CONFIG_ID__NUM_L2VIC_SRC___M 0xFFF00000
#define   LPASS_QDSP6SS_CONFIG_ID__NUM_L2VIC_SRC___S              20
#define   LPASS_QDSP6SS_CONFIG_ID__ZMEAS_PRESENT___M 0x00010000
#define   LPASS_QDSP6SS_CONFIG_ID__ZMEAS_PRESENT___S              16
#define   LPASS_QDSP6SS_CONFIG_ID__PMIC_IF_PRESENT___M 0x00008000
#define   LPASS_QDSP6SS_CONFIG_ID__PMIC_IF_PRESENT___S              15
#define   LPASS_QDSP6SS_CONFIG_ID__IN_SUBSYSTEM___M 0x00007000
#define   LPASS_QDSP6SS_CONFIG_ID__IN_SUBSYSTEM___S              12
#define   LPASS_QDSP6SS_CONFIG_ID__IN_SUBSYSTEM__UNKNOWN             0x0
#define   LPASS_QDSP6SS_CONFIG_ID__IN_SUBSYSTEM__QDSP6SS_IN_LPASS             0x1
#define   LPASS_QDSP6SS_CONFIG_ID__IN_SUBSYSTEM__QDSP6SS_IN_SSC             0x2
#define   LPASS_QDSP6SS_CONFIG_ID__IN_SUBSYSTEM__QDSP6SS_IN_MSS             0x3
#define   LPASS_QDSP6SS_CONFIG_ID__IN_SUBSYSTEM__QDSP6SS_IN_CSS             0x4
#define   LPASS_QDSP6SS_CONFIG_ID__LDO_PRESENT___M 0x00000800
#define   LPASS_QDSP6SS_CONFIG_ID__LDO_PRESENT___S              11
#define   LPASS_QDSP6SS_CONFIG_ID__BHS_PRESENT___M 0x00000400
#define   LPASS_QDSP6SS_CONFIG_ID__BHS_PRESENT___S              10
#define   LPASS_QDSP6SS_CONFIG_ID__PLL_VOTE___M  0x00000200
#define   LPASS_QDSP6SS_CONFIG_ID__PLL_VOTE___S                9
#define   LPASS_QDSP6SS_CONFIG_ID__PLL_PRESENT___M 0x00000100
#define   LPASS_QDSP6SS_CONFIG_ID__PLL_PRESENT___S               8
#define   LPASS_QDSP6SS_CONFIG_ID__L2_SIZE___M   0x0000003F
#define   LPASS_QDSP6SS_CONFIG_ID__L2_SIZE___S                 0
#define   LPASS_QDSP6SS_CONFIG_ID___M            0xFFF1FF3F   
#define   LPASS_QDSP6SS_CONFIG_ID___S                          0

#define LPASS_QDSP6SS_RST_EVB                     (0x17300010)
#define   LPASS_QDSP6SS_RST_EVB___RWC               QCSR_REG_RW    
#define   LPASS_QDSP6SS_RST_EVB___POR            0x00000000
#define   LPASS_QDSP6SS_RST_EVB__EVB___POR       0x000000
#define   LPASS_QDSP6SS_RST_EVB__EVB___M         0x0FFFFFF0
#define   LPASS_QDSP6SS_RST_EVB__EVB___S                       4
#define   LPASS_QDSP6SS_RST_EVB___M              0x0FFFFFF0   
#define   LPASS_QDSP6SS_RST_EVB___S                            4

#define LPASS_QDSP6SS_DBG_CFG                     (0x17300018)
#define   LPASS_QDSP6SS_DBG_CFG___RWC               QCSR_REG_RW    
#define   LPASS_QDSP6SS_DBG_CFG___POR            0x00000000
#define   LPASS_QDSP6SS_DBG_CFG__DBG_SW_REG___POR 0x00
#define   LPASS_QDSP6SS_DBG_CFG__DBG_SPARE___POR 0x00
#define   LPASS_QDSP6SS_DBG_CFG__CTI_TIHS_ENA___POR 0x0
#define   LPASS_QDSP6SS_DBG_CFG__DBG_SW_REG___M  0xFF000000
#define   LPASS_QDSP6SS_DBG_CFG__DBG_SW_REG___S               24
#define   LPASS_QDSP6SS_DBG_CFG__DBG_SPARE___M   0x00FF0000
#define   LPASS_QDSP6SS_DBG_CFG__DBG_SPARE___S                16
#define   LPASS_QDSP6SS_DBG_CFG__CTI_TIHS_ENA___M 0x00000002
#define   LPASS_QDSP6SS_DBG_CFG__CTI_TIHS_ENA___S               1
#define   LPASS_QDSP6SS_DBG_CFG___M              0xFFFF0002   
#define   LPASS_QDSP6SS_DBG_CFG___S                            1

#define LPASS_QDSP6SS_RET_CFG                     (0x1730001C)
#define   LPASS_QDSP6SS_RET_CFG___RWC               QCSR_REG_RW    
#define   LPASS_QDSP6SS_RET_CFG___POR            0x00000000
#define   LPASS_QDSP6SS_RET_CFG__RET_ARES_ENA___POR 0x0
#define   LPASS_QDSP6SS_RET_CFG__RET_ARES_ENA___M 0x00000001
#define   LPASS_QDSP6SS_RET_CFG__RET_ARES_ENA___S               0
#define   LPASS_QDSP6SS_RET_CFG___M              0x00000001   
#define   LPASS_QDSP6SS_RET_CFG___S                            0

#define LPASS_QDSP6SS_CORE_CBCR                   (0x17300020)
#define   LPASS_QDSP6SS_CORE_CBCR___RWC             QCSR_REG_RW    
#define   LPASS_QDSP6SS_CORE_CBCR___POR          0x80000000
#define   LPASS_QDSP6SS_CORE_CBCR__CLKOFF___POR  0x1
#define   LPASS_QDSP6SS_CORE_CBCR__CLKEN___POR   0x0
#define   LPASS_QDSP6SS_CORE_CBCR__CLKOFF___M    0x80000000
#define   LPASS_QDSP6SS_CORE_CBCR__CLKOFF___S                 31
#define   LPASS_QDSP6SS_CORE_CBCR__CLKEN___M     0x00000001
#define   LPASS_QDSP6SS_CORE_CBCR__CLKEN___S                   0
#define   LPASS_QDSP6SS_CORE_CBCR___M            0x80000001   
#define   LPASS_QDSP6SS_CORE_CBCR___S                          0

#define LPASS_QDSP6SS_CORE_CMD_RCGR               (0x17300028)
#define   LPASS_QDSP6SS_CORE_CMD_RCGR___RWC         QCSR_REG_RW    
#define   LPASS_QDSP6SS_CORE_CMD_RCGR___POR      0x00000000
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__ROOT_OFF___POR 0x0
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__DIRTY_CFG_RCGR___POR 0x0
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__ROOT_EN___POR 0x0
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__UPDATE___POR 0x0
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__ROOT_OFF___M 0x80000000
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__ROOT_OFF___S              31
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__DIRTY_CFG_RCGR___M 0x00000010
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__DIRTY_CFG_RCGR___S               4
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__ROOT_EN___M 0x00000002
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__ROOT_EN___S               1
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__ROOT_EN__DISABLE             0x0
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__ROOT_EN__ENABLE             0x1
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__UPDATE___M 0x00000001
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__UPDATE___S               0
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__UPDATE__DISABLE             0x0
#define   LPASS_QDSP6SS_CORE_CMD_RCGR__UPDATE__ENABLE             0x1
#define   LPASS_QDSP6SS_CORE_CMD_RCGR___M        0x80000013   
#define   LPASS_QDSP6SS_CORE_CMD_RCGR___S                      0

#define LPASS_QDSP6SS_CORE_CFG_RCGR               (0x1730002C)
#define   LPASS_QDSP6SS_CORE_CFG_RCGR___RWC         QCSR_REG_RW    
#define   LPASS_QDSP6SS_CORE_CFG_RCGR___POR      0x00000000
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__HW_CLK_CONTROL___POR 0x0
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__RCGLITE_DISABLE___POR 0x0
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_SEL___POR 0x0
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV___POR 0x00
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__HW_CLK_CONTROL___M 0x00100000
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__HW_CLK_CONTROL___S              20
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__HW_CLK_CONTROL__DISABLE             0x0
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__HW_CLK_CONTROL__ENABLE             0x1
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__RCGLITE_DISABLE___M 0x00010000
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__RCGLITE_DISABLE___S              16
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__RCGLITE_DISABLE__RCGLITE_ENABLE             0x0
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__RCGLITE_DISABLE__RCGLITE_DISABLED             0x1
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_SEL___M 0x00000700
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_SEL___S               8
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_SEL__SRC0             0x0
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_SEL__SRC1             0x1
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_SEL__SRC2             0x2
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_SEL__SRC3             0x3
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_SEL__SRC4             0x4
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_SEL__SRC5             0x5
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_SEL__SRC6             0x6
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_SEL__SRC7             0x7
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV___M 0x0000001F
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV___S               0
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__BYPASS            0x00
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV1            0x01
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV1_5            0x02
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV2            0x03
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV2_5            0x04
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV3            0x05
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV3_5            0x06
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV4            0x07
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV4_5            0x08
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV5            0x09
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV5_5            0x0A
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV6            0x0B
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV6_5            0x0C
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV7            0x0D
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV7_5            0x0E
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV8            0x0F
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV8_5            0x10
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV9            0x11
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV9_5            0x12
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV10            0x13
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV10_5            0x14
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV11            0x15
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV11_5            0x16
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV12            0x17
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV12_5            0x18
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV13            0x19
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV13_5            0x1A
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV14            0x1B
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV14_5            0x1C
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV15            0x1D
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV15_5            0x1E
#define   LPASS_QDSP6SS_CORE_CFG_RCGR__SRC_DIV__DIV16            0x1F
#define   LPASS_QDSP6SS_CORE_CFG_RCGR___M        0x0011071F   
#define   LPASS_QDSP6SS_CORE_CFG_RCGR___S                      0

#define LPASS_QDSP6SS_CLOCK_SPDM_MON              (0x17300048)
#define   LPASS_QDSP6SS_CLOCK_SPDM_MON___RWC        QCSR_REG_RW    
#define   LPASS_QDSP6SS_CLOCK_SPDM_MON___POR     0x00000000
#define   LPASS_QDSP6SS_CLOCK_SPDM_MON__Q6_MON_CLKEN___POR 0x0
#define   LPASS_QDSP6SS_CLOCK_SPDM_MON__Q6_MON_CLKEN___M 0x00000001
#define   LPASS_QDSP6SS_CLOCK_SPDM_MON__Q6_MON_CLKEN___S               0
#define   LPASS_QDSP6SS_CLOCK_SPDM_MON___M       0x00000001   
#define   LPASS_QDSP6SS_CLOCK_SPDM_MON___S                     0

#define LPASS_QDSP6SS_XO_CBCR                     (0x17300038)
#define   LPASS_QDSP6SS_XO_CBCR___RWC               QCSR_REG_RW    
#define   LPASS_QDSP6SS_XO_CBCR___POR            0x80000000
#define   LPASS_QDSP6SS_XO_CBCR__CLKOFF___POR    0x1
#define   LPASS_QDSP6SS_XO_CBCR__CLKEN___POR     0x0
#define   LPASS_QDSP6SS_XO_CBCR__CLKOFF___M      0x80000000
#define   LPASS_QDSP6SS_XO_CBCR__CLKOFF___S                   31
#define   LPASS_QDSP6SS_XO_CBCR__CLKEN___M       0x00000001
#define   LPASS_QDSP6SS_XO_CBCR__CLKEN___S                     0
#define   LPASS_QDSP6SS_XO_CBCR___M              0x80000001   
#define   LPASS_QDSP6SS_XO_CBCR___S                            0

#define LPASS_QDSP6SS_SLEEP_CBCR                  (0x1730003C)
#define   LPASS_QDSP6SS_SLEEP_CBCR___RWC            QCSR_REG_RW    
#define   LPASS_QDSP6SS_SLEEP_CBCR___POR         0x80000000
#define   LPASS_QDSP6SS_SLEEP_CBCR__CLKOFF___POR 0x1
#define   LPASS_QDSP6SS_SLEEP_CBCR__CLKEN___POR  0x0
#define   LPASS_QDSP6SS_SLEEP_CBCR__CLKOFF___M   0x80000000
#define   LPASS_QDSP6SS_SLEEP_CBCR__CLKOFF___S                31
#define   LPASS_QDSP6SS_SLEEP_CBCR__CLKEN___M    0x00000001
#define   LPASS_QDSP6SS_SLEEP_CBCR__CLKEN___S                  0
#define   LPASS_QDSP6SS_SLEEP_CBCR___M           0x80000001   
#define   LPASS_QDSP6SS_SLEEP_CBCR___S                         0

#define LPASS_QDSP6SS_NMI                         (0x17300040)
#define   LPASS_QDSP6SS_NMI___RWC                   QCSR_REG_WO    
#define   LPASS_QDSP6SS_NMI__CLEAR_STATUS___M    0x00000002
#define   LPASS_QDSP6SS_NMI__CLEAR_STATUS___S                  1
#define   LPASS_QDSP6SS_NMI__SET_NMI___M         0x00000001
#define   LPASS_QDSP6SS_NMI__SET_NMI___S                       0
#define   LPASS_QDSP6SS_NMI___M                  0x00000003   
#define   LPASS_QDSP6SS_NMI___S                                0

#define LPASS_QDSP6SS_NMI_STATUS                  (0x17300044)
#define   LPASS_QDSP6SS_NMI_STATUS___RWC            QCSR_REG_RO    
#define   LPASS_QDSP6SS_NMI_STATUS___POR         0x00000000
#define   LPASS_QDSP6SS_NMI_STATUS__EXT_DBG_TRIG___POR 0x0
#define   LPASS_QDSP6SS_NMI_STATUS__WDOG_TRIG___POR 0x0
#define   LPASS_QDSP6SS_NMI_STATUS__PUBCSR_TRIG___POR 0x0
#define   LPASS_QDSP6SS_NMI_STATUS__EXT_DBG_TRIG___M 0x00000004
#define   LPASS_QDSP6SS_NMI_STATUS__EXT_DBG_TRIG___S               2
#define   LPASS_QDSP6SS_NMI_STATUS__WDOG_TRIG___M 0x00000002
#define   LPASS_QDSP6SS_NMI_STATUS__WDOG_TRIG___S               1
#define   LPASS_QDSP6SS_NMI_STATUS__PUBCSR_TRIG___M 0x00000001
#define   LPASS_QDSP6SS_NMI_STATUS__PUBCSR_TRIG___S               0
#define   LPASS_QDSP6SS_NMI_STATUS___M           0x00000007   
#define   LPASS_QDSP6SS_NMI_STATUS___S                         0

#define LPASS_QDSP6SS_INTF_HALTREQ                (0x17300088)
#define   LPASS_QDSP6SS_INTF_HALTREQ___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_INTF_HALTREQ___POR       0x00000000
#define   LPASS_QDSP6SS_INTF_HALTREQ__AXIM2___POR 0x0
#define   LPASS_QDSP6SS_INTF_HALTREQ__AXIM___POR 0x0
#define   LPASS_QDSP6SS_INTF_HALTREQ__ALL___POR  0x0
#define   LPASS_QDSP6SS_INTF_HALTREQ__AXIM2___M  0x00000004
#define   LPASS_QDSP6SS_INTF_HALTREQ__AXIM2___S                2
#define   LPASS_QDSP6SS_INTF_HALTREQ__AXIM___M   0x00000002
#define   LPASS_QDSP6SS_INTF_HALTREQ__AXIM___S                 1
#define   LPASS_QDSP6SS_INTF_HALTREQ__ALL___M    0x00000001
#define   LPASS_QDSP6SS_INTF_HALTREQ__ALL___S                  0
#define   LPASS_QDSP6SS_INTF_HALTREQ___M         0x00000007   
#define   LPASS_QDSP6SS_INTF_HALTREQ___S                       0

#define LPASS_QDSP6SS_INTF_HALTACK                (0x1730008C)
#define   LPASS_QDSP6SS_INTF_HALTACK___RWC          QCSR_REG_RO    
#define   LPASS_QDSP6SS_INTF_HALTACK___POR       0x00000000
#define   LPASS_QDSP6SS_INTF_HALTACK__AXIM2___POR 0x0
#define   LPASS_QDSP6SS_INTF_HALTACK__AXIM___POR 0x0
#define   LPASS_QDSP6SS_INTF_HALTACK__ALL___POR  0x0
#define   LPASS_QDSP6SS_INTF_HALTACK__AXIM2___M  0x00000004
#define   LPASS_QDSP6SS_INTF_HALTACK__AXIM2___S                2
#define   LPASS_QDSP6SS_INTF_HALTACK__AXIM___M   0x00000002
#define   LPASS_QDSP6SS_INTF_HALTACK__AXIM___S                 1
#define   LPASS_QDSP6SS_INTF_HALTACK__ALL___M    0x00000001
#define   LPASS_QDSP6SS_INTF_HALTACK__ALL___S                  0
#define   LPASS_QDSP6SS_INTF_HALTACK___M         0x00000007   
#define   LPASS_QDSP6SS_INTF_HALTACK___S                       0

#define LPASS_QDSP6SS_INTFCLAMP_SET               (0x17300090)
#define   LPASS_QDSP6SS_INTFCLAMP_SET___RWC         QCSR_REG_WO    
#define   LPASS_QDSP6SS_INTFCLAMP_SET___POR      0x00000000
#define   LPASS_QDSP6SS_INTFCLAMP_SET__AXIM2_CLAMP_E___POR 0x0
#define   LPASS_QDSP6SS_INTFCLAMP_SET__AXIM2_CLAMP_L___POR 0x0
#define   LPASS_QDSP6SS_INTFCLAMP_SET__AXIM_CLAMP_E___POR 0x0
#define   LPASS_QDSP6SS_INTFCLAMP_SET__AXIM_CLAMP_L___POR 0x0
#define   LPASS_QDSP6SS_INTFCLAMP_SET__AXIM2_CLAMP_E___M 0x00000008
#define   LPASS_QDSP6SS_INTFCLAMP_SET__AXIM2_CLAMP_E___S               3
#define   LPASS_QDSP6SS_INTFCLAMP_SET__AXIM2_CLAMP_L___M 0x00000004
#define   LPASS_QDSP6SS_INTFCLAMP_SET__AXIM2_CLAMP_L___S               2
#define   LPASS_QDSP6SS_INTFCLAMP_SET__AXIM_CLAMP_E___M 0x00000002
#define   LPASS_QDSP6SS_INTFCLAMP_SET__AXIM_CLAMP_E___S               1
#define   LPASS_QDSP6SS_INTFCLAMP_SET__AXIM_CLAMP_L___M 0x00000001
#define   LPASS_QDSP6SS_INTFCLAMP_SET__AXIM_CLAMP_L___S               0
#define   LPASS_QDSP6SS_INTFCLAMP_SET___M        0x0000000F   
#define   LPASS_QDSP6SS_INTFCLAMP_SET___S                      0

#define LPASS_QDSP6SS_INTFCLAMP_CLEAR             (0x17300094)
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR___RWC       QCSR_REG_WO    
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR___POR    0x00000000
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR__AXIM2_CLAMP_E___POR 0x0
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR__AXIM2_CLAMP_L___POR 0x0
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR__AXIM_CLAMP_E___POR 0x0
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR__AXIM_CLAMP_L___POR 0x0
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR__AXIM2_CLAMP_E___M 0x00000008
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR__AXIM2_CLAMP_E___S               3
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR__AXIM2_CLAMP_L___M 0x00000004
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR__AXIM2_CLAMP_L___S               2
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR__AXIM_CLAMP_E___M 0x00000002
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR__AXIM_CLAMP_E___S               1
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR__AXIM_CLAMP_L___M 0x00000001
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR__AXIM_CLAMP_L___S               0
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR___M      0x0000000F   
#define   LPASS_QDSP6SS_INTFCLAMP_CLEAR___S                    0

#define LPASS_QDSP6SS_INTFCLAMP_STATUS            (0x17300098)
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS___POR   0x0000000C
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS__AXIM2_CLAMP_E___POR 0x1
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS__AXIM2_CLAMP_L___POR 0x1
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS__AXIM_CLAMP_E___POR 0x0
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS__AXIM_CLAMP_L___POR 0x0
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS__AXIM2_CLAMP_E___M 0x00000008
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS__AXIM2_CLAMP_E___S               3
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS__AXIM2_CLAMP_L___M 0x00000004
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS__AXIM2_CLAMP_L___S               2
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS__AXIM_CLAMP_E___M 0x00000002
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS__AXIM_CLAMP_E___S               1
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS__AXIM_CLAMP_L___M 0x00000001
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS__AXIM_CLAMP_L___S               0
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS___M     0x0000000F   
#define   LPASS_QDSP6SS_INTFCLAMP_STATUS___S                   0

#define LPASS_QDSP6SS_INTF_FIFO_RESET             (0x1730009C)
#define   LPASS_QDSP6SS_INTF_FIFO_RESET___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_INTF_FIFO_RESET___POR    0x00000000
#define   LPASS_QDSP6SS_INTF_FIFO_RESET__AXIM2___POR 0x0
#define   LPASS_QDSP6SS_INTF_FIFO_RESET__AXIM___POR 0x0
#define   LPASS_QDSP6SS_INTF_FIFO_RESET__AXIM2___M 0x00000002
#define   LPASS_QDSP6SS_INTF_FIFO_RESET__AXIM2___S               1
#define   LPASS_QDSP6SS_INTF_FIFO_RESET__AXIM___M 0x00000001
#define   LPASS_QDSP6SS_INTF_FIFO_RESET__AXIM___S               0
#define   LPASS_QDSP6SS_INTF_FIFO_RESET___M      0x00000003   
#define   LPASS_QDSP6SS_INTF_FIFO_RESET___S                    0

#define LPASS_QDSP6SS_STATERET_CTL                (0x173000A0)
#define   LPASS_QDSP6SS_STATERET_CTL___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_STATERET_CTL___POR       0x00000000
#define   LPASS_QDSP6SS_STATERET_CTL__WAKEUP_IN___POR 0x0
#define   LPASS_QDSP6SS_STATERET_CTL__WAKE_IRQ___POR 0x0
#define   LPASS_QDSP6SS_STATERET_CTL__RESTORE___POR 0x0
#define   LPASS_QDSP6SS_STATERET_CTL__SAVE___POR 0x0
#define   LPASS_QDSP6SS_STATERET_CTL__WAKEUP_IN___M 0x00000008
#define   LPASS_QDSP6SS_STATERET_CTL__WAKEUP_IN___S               3
#define   LPASS_QDSP6SS_STATERET_CTL__WAKE_IRQ___M 0x00000004
#define   LPASS_QDSP6SS_STATERET_CTL__WAKE_IRQ___S               2
#define   LPASS_QDSP6SS_STATERET_CTL__RESTORE___M 0x00000002
#define   LPASS_QDSP6SS_STATERET_CTL__RESTORE___S               1
#define   LPASS_QDSP6SS_STATERET_CTL__SAVE___M   0x00000001
#define   LPASS_QDSP6SS_STATERET_CTL__SAVE___S                 0
#define   LPASS_QDSP6SS_STATERET_CTL___M         0x0000000F   
#define   LPASS_QDSP6SS_STATERET_CTL___S                       0

#define LPASS_QDSP6SS_CGC_OVERRIDE                (0x173000B0)
#define   LPASS_QDSP6SS_CGC_OVERRIDE___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_CGC_OVERRIDE___POR       0x00000408
#define   LPASS_QDSP6SS_CGC_OVERRIDE__CP0_CLK_EN___POR 0x0
#define   LPASS_QDSP6SS_CGC_OVERRIDE__SPARE_BIT14___POR 0x0
#define   LPASS_QDSP6SS_CGC_OVERRIDE__AXIS_CLK_EN___POR 0x0
#define   LPASS_QDSP6SS_CGC_OVERRIDE__SPARE_BIT12___POR 0x0
#define   LPASS_QDSP6SS_CGC_OVERRIDE__AHBM_CLK_EN___POR 0x0
#define   LPASS_QDSP6SS_CGC_OVERRIDE__AHBS_CLK_EN___POR 0x1
#define   LPASS_QDSP6SS_CGC_OVERRIDE__PRIV_AHBS_CLK_EN___POR 0x0
#define   LPASS_QDSP6SS_CGC_OVERRIDE__SPARE_BIT7___POR 0x0
#define   LPASS_QDSP6SS_CGC_OVERRIDE__L2VIC_AHBS_CLK_EN___POR 0x0
#define   LPASS_QDSP6SS_CGC_OVERRIDE__TEST_AHBS_CLK_EN___POR 0x0
#define   LPASS_QDSP6SS_CGC_OVERRIDE__PUB_AHBS_CLK_EN___POR 0x1
#define   LPASS_QDSP6SS_CGC_OVERRIDE__CORE_BUS_EN___POR 0x0
#define   LPASS_QDSP6SS_CGC_OVERRIDE__CORE_RCLK_EN___POR 0x0
#define   LPASS_QDSP6SS_CGC_OVERRIDE__CORE_CLK_EN___POR 0x0
#define   LPASS_QDSP6SS_CGC_OVERRIDE__CP0_CLK_EN___M 0x00008000
#define   LPASS_QDSP6SS_CGC_OVERRIDE__CP0_CLK_EN___S              15
#define   LPASS_QDSP6SS_CGC_OVERRIDE__SPARE_BIT14___M 0x00004000
#define   LPASS_QDSP6SS_CGC_OVERRIDE__SPARE_BIT14___S              14
#define   LPASS_QDSP6SS_CGC_OVERRIDE__AXIS_CLK_EN___M 0x00002000
#define   LPASS_QDSP6SS_CGC_OVERRIDE__AXIS_CLK_EN___S              13
#define   LPASS_QDSP6SS_CGC_OVERRIDE__SPARE_BIT12___M 0x00001000
#define   LPASS_QDSP6SS_CGC_OVERRIDE__SPARE_BIT12___S              12
#define   LPASS_QDSP6SS_CGC_OVERRIDE__AHBM_CLK_EN___M 0x00000800
#define   LPASS_QDSP6SS_CGC_OVERRIDE__AHBM_CLK_EN___S              11
#define   LPASS_QDSP6SS_CGC_OVERRIDE__AHBS_CLK_EN___M 0x00000400
#define   LPASS_QDSP6SS_CGC_OVERRIDE__AHBS_CLK_EN___S              10
#define   LPASS_QDSP6SS_CGC_OVERRIDE__PRIV_AHBS_CLK_EN___M 0x00000300
#define   LPASS_QDSP6SS_CGC_OVERRIDE__PRIV_AHBS_CLK_EN___S               8
#define   LPASS_QDSP6SS_CGC_OVERRIDE__SPARE_BIT7___M 0x00000080
#define   LPASS_QDSP6SS_CGC_OVERRIDE__SPARE_BIT7___S               7
#define   LPASS_QDSP6SS_CGC_OVERRIDE__L2VIC_AHBS_CLK_EN___M 0x00000060
#define   LPASS_QDSP6SS_CGC_OVERRIDE__L2VIC_AHBS_CLK_EN___S               5
#define   LPASS_QDSP6SS_CGC_OVERRIDE__TEST_AHBS_CLK_EN___M 0x00000010
#define   LPASS_QDSP6SS_CGC_OVERRIDE__TEST_AHBS_CLK_EN___S               4
#define   LPASS_QDSP6SS_CGC_OVERRIDE__PUB_AHBS_CLK_EN___M 0x00000008
#define   LPASS_QDSP6SS_CGC_OVERRIDE__PUB_AHBS_CLK_EN___S               3
#define   LPASS_QDSP6SS_CGC_OVERRIDE__CORE_BUS_EN___M 0x00000004
#define   LPASS_QDSP6SS_CGC_OVERRIDE__CORE_BUS_EN___S               2
#define   LPASS_QDSP6SS_CGC_OVERRIDE__CORE_RCLK_EN___M 0x00000002
#define   LPASS_QDSP6SS_CGC_OVERRIDE__CORE_RCLK_EN___S               1
#define   LPASS_QDSP6SS_CGC_OVERRIDE__CORE_CLK_EN___M 0x00000001
#define   LPASS_QDSP6SS_CGC_OVERRIDE__CORE_CLK_EN___S               0
#define   LPASS_QDSP6SS_CGC_OVERRIDE___M         0x0000FFFF   
#define   LPASS_QDSP6SS_CGC_OVERRIDE___S                       0

#define LPASS_QDSP6SS_CORE_BHS_CTL                (0x173000C0)
#define   LPASS_QDSP6SS_CORE_BHS_CTL___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_CORE_BHS_CTL___POR       0x0000000F
#define   LPASS_QDSP6SS_CORE_BHS_CTL__DRIVE_SEL___POR 0xF
#define   LPASS_QDSP6SS_CORE_BHS_CTL__DRIVE_SEL___M 0x0000000F
#define   LPASS_QDSP6SS_CORE_BHS_CTL__DRIVE_SEL___S               0
#define   LPASS_QDSP6SS_CORE_BHS_CTL___M         0x0000000F   
#define   LPASS_QDSP6SS_CORE_BHS_CTL___S                       0

#define LPASS_QDSP6SS_CP_BHS_CTL                  (0x173000C4)
#define   LPASS_QDSP6SS_CP_BHS_CTL___RWC            QCSR_REG_RW    
#define   LPASS_QDSP6SS_CP_BHS_CTL___POR         0x0000000F
#define   LPASS_QDSP6SS_CP_BHS_CTL__DRIVE_SEL___POR 0xF
#define   LPASS_QDSP6SS_CP_BHS_CTL__DRIVE_SEL___M 0x0000000F
#define   LPASS_QDSP6SS_CP_BHS_CTL__DRIVE_SEL___S               0
#define   LPASS_QDSP6SS_CP_BHS_CTL___M           0x0000000F   
#define   LPASS_QDSP6SS_CP_BHS_CTL___S                         0

#define LPASS_QDSP6SS_CPR_OVERRIDE                (0x173000D0)
#define   LPASS_QDSP6SS_CPR_OVERRIDE___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_CPR_OVERRIDE___POR       0x00000000
#define   LPASS_QDSP6SS_CPR_OVERRIDE__EXT_ABYP_DIS___POR 0x0
#define   LPASS_QDSP6SS_CPR_OVERRIDE__LOCAL_BYP_DIS___POR 0x0
#define   LPASS_QDSP6SS_CPR_OVERRIDE__EXT_ABYP_DIS___M 0x00000002
#define   LPASS_QDSP6SS_CPR_OVERRIDE__EXT_ABYP_DIS___S               1
#define   LPASS_QDSP6SS_CPR_OVERRIDE__LOCAL_BYP_DIS___M 0x00000001
#define   LPASS_QDSP6SS_CPR_OVERRIDE__LOCAL_BYP_DIS___S               0
#define   LPASS_QDSP6SS_CPR_OVERRIDE___M         0x00000003   
#define   LPASS_QDSP6SS_CPR_OVERRIDE___S                       0

#define LPASS_QDSP6SS_STRAP_TCM                   (0x17300100)
#define   LPASS_QDSP6SS_STRAP_TCM___RWC             QCSR_REG_RW    
#define   LPASS_QDSP6SS_STRAP_TCM___POR          0x01740000
#define   LPASS_QDSP6SS_STRAP_TCM__BASE_ADDR___POR 0x005D
#define   LPASS_QDSP6SS_STRAP_TCM__BASE_ADDR___M 0xFFFC0000
#define   LPASS_QDSP6SS_STRAP_TCM__BASE_ADDR___S              18
#define   LPASS_QDSP6SS_STRAP_TCM___M            0xFFFC0000   
#define   LPASS_QDSP6SS_STRAP_TCM___S                         18

#define LPASS_QDSP6SS_STRAP_AHBUPPER              (0x17300104)
#define   LPASS_QDSP6SS_STRAP_AHBUPPER___RWC        QCSR_REG_RW    
#define   LPASS_QDSP6SS_STRAP_AHBUPPER___POR     0x01780000
#define   LPASS_QDSP6SS_STRAP_AHBUPPER__UPPER_ADDR___POR 0x005E0
#define   LPASS_QDSP6SS_STRAP_AHBUPPER__UPPER_ADDR___M 0xFFFFC000
#define   LPASS_QDSP6SS_STRAP_AHBUPPER__UPPER_ADDR___S              14
#define   LPASS_QDSP6SS_STRAP_AHBUPPER___M       0xFFFFC000   
#define   LPASS_QDSP6SS_STRAP_AHBUPPER___S                    14

#define LPASS_QDSP6SS_STRAP_AHBLOWER              (0x17300108)
#define   LPASS_QDSP6SS_STRAP_AHBLOWER___RWC        QCSR_REG_RW    
#define   LPASS_QDSP6SS_STRAP_AHBLOWER___POR     0x01700000
#define   LPASS_QDSP6SS_STRAP_AHBLOWER__LOWER_ADDR___POR 0x005C0
#define   LPASS_QDSP6SS_STRAP_AHBLOWER__LOWER_ADDR___M 0xFFFFC000
#define   LPASS_QDSP6SS_STRAP_AHBLOWER__LOWER_ADDR___S              14
#define   LPASS_QDSP6SS_STRAP_AHBLOWER___M       0xFFFFC000   
#define   LPASS_QDSP6SS_STRAP_AHBLOWER___S                    14

#define LPASS_QDSP6SS_STRAP_ACC                   (0x17300110)
#define   LPASS_QDSP6SS_STRAP_ACC___RWC             QCSR_REG_RW    
#define   LPASS_QDSP6SS_STRAP_ACC___POR          0x00000000
#define   LPASS_QDSP6SS_STRAP_ACC__DATA___POR    0x00000000
#define   LPASS_QDSP6SS_STRAP_ACC__DATA___M      0xFFFFFFFF
#define   LPASS_QDSP6SS_STRAP_ACC__DATA___S                    0
#define   LPASS_QDSP6SS_STRAP_ACC___M            0xFFFFFFFF   
#define   LPASS_QDSP6SS_STRAP_ACC___S                          0

#define LPASS_QDSP6SS_DCC_CTRL                    (0x17300118)
#define   LPASS_QDSP6SS_DCC_CTRL___RWC              QCSR_REG_RW    
#define   LPASS_QDSP6SS_DCC_CTRL___POR           0x00000000
#define   LPASS_QDSP6SS_DCC_CTRL__CTRL___POR     0x00000000
#define   LPASS_QDSP6SS_DCC_CTRL__CTRL___M       0xFFFFFFFF
#define   LPASS_QDSP6SS_DCC_CTRL__CTRL___S                     0
#define   LPASS_QDSP6SS_DCC_CTRL___M             0xFFFFFFFF   
#define   LPASS_QDSP6SS_DCC_CTRL___S                           0

#define LPASS_QDSP6SS_STRAP_AXIM2UPPER            (0x1730011C)
#define   LPASS_QDSP6SS_STRAP_AXIM2UPPER___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_STRAP_AXIM2UPPER___POR   0x00000000
#define   LPASS_QDSP6SS_STRAP_AXIM2UPPER__UPPER_ADDR___POR 0x00000
#define   LPASS_QDSP6SS_STRAP_AXIM2UPPER__UPPER_ADDR___M 0xFFFFC000
#define   LPASS_QDSP6SS_STRAP_AXIM2UPPER__UPPER_ADDR___S              14
#define   LPASS_QDSP6SS_STRAP_AXIM2UPPER___M     0xFFFFC000   
#define   LPASS_QDSP6SS_STRAP_AXIM2UPPER___S                  14

#define LPASS_QDSP6SS_STRAP_AXIM2LOWER            (0x17300120)
#define   LPASS_QDSP6SS_STRAP_AXIM2LOWER___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_STRAP_AXIM2LOWER___POR   0x00000000
#define   LPASS_QDSP6SS_STRAP_AXIM2LOWER__LOWER_ADDR___POR 0x00000
#define   LPASS_QDSP6SS_STRAP_AXIM2LOWER__LOWER_ADDR___M 0xFFFFC000
#define   LPASS_QDSP6SS_STRAP_AXIM2LOWER__LOWER_ADDR___S              14
#define   LPASS_QDSP6SS_STRAP_AXIM2LOWER___M     0xFFFFC000   
#define   LPASS_QDSP6SS_STRAP_AXIM2LOWER___S                  14

#define LPASS_QDSP6SS_STRAP_QMC_ACC_SEL           (0x17300124)
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_SEL___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_SEL___POR  0x00000000
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_SEL__STRAP_QMC_ACC_SEL___POR 0x0
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_SEL__STRAP_QMC_ACC_SEL___M 0x00000001
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_SEL__STRAP_QMC_ACC_SEL___S               0
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_SEL___M    0x00000001   
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_SEL___S                  0

#define LPASS_QDSP6SS_STRAP_QMC_ACC               (0x17300128)
#define   LPASS_QDSP6SS_STRAP_QMC_ACC___RWC         QCSR_REG_RW    
#define   LPASS_QDSP6SS_STRAP_QMC_ACC___POR      0x00000000
#define   LPASS_QDSP6SS_STRAP_QMC_ACC__STRAP_QMC_ACC___POR 0x00000000
#define   LPASS_QDSP6SS_STRAP_QMC_ACC__STRAP_QMC_ACC___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_STRAP_QMC_ACC__STRAP_QMC_ACC___S               0
#define   LPASS_QDSP6SS_STRAP_QMC_ACC___M        0xFFFFFFFF   
#define   LPASS_QDSP6SS_STRAP_QMC_ACC___S                      0

#define LPASS_QDSP6SS_STRAP_QMC_ACC_U             (0x1730012C)
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_U___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_U___POR    0x00000000
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_U__STRAP_QMC_ACC_U___POR 0x00000000
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_U__STRAP_QMC_ACC_U___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_U__STRAP_QMC_ACC_U___S               0
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_U___M      0xFFFFFFFF   
#define   LPASS_QDSP6SS_STRAP_QMC_ACC_U___S                    0

#define LPASS_QDSP6SS_QMC_SVS_CTL                 (0x17300130)
#define   LPASS_QDSP6SS_QMC_SVS_CTL___RWC           QCSR_REG_RW    
#define   LPASS_QDSP6SS_QMC_SVS_CTL___POR        0x00000000
#define   LPASS_QDSP6SS_QMC_SVS_CTL__QMC_MEM_SVS_SEL___POR 0x0
#define   LPASS_QDSP6SS_QMC_SVS_CTL__QMC_MEM_SVS___POR 0x0
#define   LPASS_QDSP6SS_QMC_SVS_CTL__QMC_MEM_SVS_SEL___M 0x00000002
#define   LPASS_QDSP6SS_QMC_SVS_CTL__QMC_MEM_SVS_SEL___S               1
#define   LPASS_QDSP6SS_QMC_SVS_CTL__QMC_MEM_SVS___M 0x00000001
#define   LPASS_QDSP6SS_QMC_SVS_CTL__QMC_MEM_SVS___S               0
#define   LPASS_QDSP6SS_QMC_SVS_CTL___M          0x00000003   
#define   LPASS_QDSP6SS_QMC_SVS_CTL___S                        0

#define LPASS_QDSP6SS_PLL_MODE                    (0x17300200)
#define   LPASS_QDSP6SS_PLL_MODE___RWC              QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_MODE___POR           0x00000000
#define   LPASS_QDSP6SS_PLL_MODE__PLL_LOCK_DET___POR 0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_ACTIVE_FLAG___POR 0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_ACK_LATCH___POR 0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_LOCK_DET_FINE___POR 0x0
#define   LPASS_QDSP6SS_PLL_MODE__RESERVE_BITS27_24___POR 0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS___POR 0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_UPDATE___POR 0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_VOTE_FSM_RESET___POR 0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_VOTE_FSM_ENA___POR 0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_BIAS_COUNT___POR 0x00
#define   LPASS_QDSP6SS_PLL_MODE__PLL_LOCK_COUNT___POR 0x00
#define   LPASS_QDSP6SS_PLL_MODE__RESERVE_BITS7_3___POR 0x00
#define   LPASS_QDSP6SS_PLL_MODE__PLL_RESET_N___POR 0x0
#define   LPASS_QDSP6SS_PLL_MODE__RESERVE_BIT1___POR 0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_OUTCTRL___POR 0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_LOCK_DET___M 0x80000000
#define   LPASS_QDSP6SS_PLL_MODE__PLL_LOCK_DET___S              31
#define   LPASS_QDSP6SS_PLL_MODE__PLL_ACTIVE_FLAG___M 0x40000000
#define   LPASS_QDSP6SS_PLL_MODE__PLL_ACTIVE_FLAG___S              30
#define   LPASS_QDSP6SS_PLL_MODE__PLL_ACK_LATCH___M 0x20000000
#define   LPASS_QDSP6SS_PLL_MODE__PLL_ACK_LATCH___S              29
#define   LPASS_QDSP6SS_PLL_MODE__PLL_LOCK_DET_FINE___M 0x10000000
#define   LPASS_QDSP6SS_PLL_MODE__PLL_LOCK_DET_FINE___S              28
#define   LPASS_QDSP6SS_PLL_MODE__RESERVE_BITS27_24___M 0x0F000000
#define   LPASS_QDSP6SS_PLL_MODE__RESERVE_BITS27_24___S              24
#define   LPASS_QDSP6SS_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS___M 0x00800000
#define   LPASS_QDSP6SS_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS___S              23
#define   LPASS_QDSP6SS_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS__NO_BYPASS             0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_HW_UPDATE_LOGIC_BYPASS__BYPASS             0x1
#define   LPASS_QDSP6SS_PLL_MODE__PLL_UPDATE___M 0x00400000
#define   LPASS_QDSP6SS_PLL_MODE__PLL_UPDATE___S              22
#define   LPASS_QDSP6SS_PLL_MODE__PLL_UPDATE__NO_UPDATE             0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_UPDATE__UPDATE             0x1
#define   LPASS_QDSP6SS_PLL_MODE__PLL_VOTE_FSM_RESET___M 0x00200000
#define   LPASS_QDSP6SS_PLL_MODE__PLL_VOTE_FSM_RESET___S              21
#define   LPASS_QDSP6SS_PLL_MODE__PLL_VOTE_FSM_RESET__NO_RESET             0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_VOTE_FSM_RESET__RESET             0x1
#define   LPASS_QDSP6SS_PLL_MODE__PLL_VOTE_FSM_ENA___M 0x00100000
#define   LPASS_QDSP6SS_PLL_MODE__PLL_VOTE_FSM_ENA___S              20
#define   LPASS_QDSP6SS_PLL_MODE__PLL_VOTE_FSM_ENA__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_VOTE_FSM_ENA__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_MODE__PLL_BIAS_COUNT___M 0x000FC000
#define   LPASS_QDSP6SS_PLL_MODE__PLL_BIAS_COUNT___S              14
#define   LPASS_QDSP6SS_PLL_MODE__PLL_LOCK_COUNT___M 0x00003F00
#define   LPASS_QDSP6SS_PLL_MODE__PLL_LOCK_COUNT___S               8
#define   LPASS_QDSP6SS_PLL_MODE__RESERVE_BITS7_3___M 0x000000F8
#define   LPASS_QDSP6SS_PLL_MODE__RESERVE_BITS7_3___S               3
#define   LPASS_QDSP6SS_PLL_MODE__PLL_RESET_N___M 0x00000004
#define   LPASS_QDSP6SS_PLL_MODE__PLL_RESET_N___S               2
#define   LPASS_QDSP6SS_PLL_MODE__PLL_RESET_N__RESET             0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_RESET_N__NO_RESET             0x1
#define   LPASS_QDSP6SS_PLL_MODE__RESERVE_BIT1___M 0x00000002
#define   LPASS_QDSP6SS_PLL_MODE__RESERVE_BIT1___S               1
#define   LPASS_QDSP6SS_PLL_MODE__PLL_OUTCTRL___M 0x00000001
#define   LPASS_QDSP6SS_PLL_MODE__PLL_OUTCTRL___S               0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_OUTCTRL__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_MODE__PLL_OUTCTRL__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_MODE___M             0xFFFFFFFF   
#define   LPASS_QDSP6SS_PLL_MODE___S                           0

#define LPASS_QDSP6SS_PLL_L_VAL                   (0x17300204)
#define   LPASS_QDSP6SS_PLL_L_VAL___RWC             QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_L_VAL___POR          0x00000000
#define   LPASS_QDSP6SS_PLL_L_VAL__PLL_L___POR   0x0000
#define   LPASS_QDSP6SS_PLL_L_VAL__PLL_L___M     0x0000FFFF
#define   LPASS_QDSP6SS_PLL_L_VAL__PLL_L___S                   0
#define   LPASS_QDSP6SS_PLL_L_VAL___M            0x0000FFFF   
#define   LPASS_QDSP6SS_PLL_L_VAL___S                          0

#define LPASS_QDSP6SS_PLL_CAL_L_VAL               (0x17300208)
#define   LPASS_QDSP6SS_PLL_CAL_L_VAL___RWC         QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_CAL_L_VAL___POR      0x00000000
#define   LPASS_QDSP6SS_PLL_CAL_L_VAL__PLL_CAL_L___POR 0x0000
#define   LPASS_QDSP6SS_PLL_CAL_L_VAL__PLL_CAL_L___M 0x0000FFFF
#define   LPASS_QDSP6SS_PLL_CAL_L_VAL__PLL_CAL_L___S               0
#define   LPASS_QDSP6SS_PLL_CAL_L_VAL___M        0x0000FFFF   
#define   LPASS_QDSP6SS_PLL_CAL_L_VAL___S                      0

#define LPASS_QDSP6SS_PLL_USER_CTL                (0x1730020C)
#define   LPASS_QDSP6SS_PLL_USER_CTL___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_USER_CTL___POR       0x00000001
#define   LPASS_QDSP6SS_PLL_USER_CTL__RESERVE_BITS31_19___POR 0x0000
#define   LPASS_QDSP6SS_PLL_USER_CTL__PRE_DIV_RATIO___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_ODD___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_EVEN___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__OUT_CLK_POLARITY___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__RESERVE_BITS6_5___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_TEST___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__RESERVE_BIT3___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_ODD___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_EVEN___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_MAIN___POR 0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL__RESERVE_BITS31_19___M 0xFFF80000
#define   LPASS_QDSP6SS_PLL_USER_CTL__RESERVE_BITS31_19___S              19
#define   LPASS_QDSP6SS_PLL_USER_CTL__PRE_DIV_RATIO___M 0x00070000
#define   LPASS_QDSP6SS_PLL_USER_CTL__PRE_DIV_RATIO___S              16
#define   LPASS_QDSP6SS_PLL_USER_CTL__PRE_DIV_RATIO__DIVIDE_BY_1             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__PRE_DIV_RATIO__DIVIDE_BY_2             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL__PRE_DIV_RATIO__DIVIDE_BY_4             0x3
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_ODD___M 0x0000F000
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_ODD___S              12
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_ODD__DIVIDE_BY_1             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_ODD__DIVIDE_BY_3             0x3
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_ODD__DIVIDE_BY_5             0x5
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_ODD__DIVIDE_BY_7             0x7
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_EVEN___M 0x00000F00
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_EVEN___S               8
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_EVEN__DIVIDE_BY_1             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_EVEN__DIVIDE_BY_2             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_EVEN__DIVIDE_BY_4             0x3
#define   LPASS_QDSP6SS_PLL_USER_CTL__POST_DIV_RATIO_EVEN__DIVIDE_BY_8             0x7
#define   LPASS_QDSP6SS_PLL_USER_CTL__OUT_CLK_POLARITY___M 0x00000080
#define   LPASS_QDSP6SS_PLL_USER_CTL__OUT_CLK_POLARITY___S               7
#define   LPASS_QDSP6SS_PLL_USER_CTL__OUT_CLK_POLARITY__DO_NOT_INVERT_OUTPUT             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__OUT_CLK_POLARITY__INVERT_OUTPUT             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL__RESERVE_BITS6_5___M 0x00000060
#define   LPASS_QDSP6SS_PLL_USER_CTL__RESERVE_BITS6_5___S               5
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_TEST___M 0x00000010
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_TEST___S               4
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_TEST__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_TEST__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL__RESERVE_BIT3___M 0x00000008
#define   LPASS_QDSP6SS_PLL_USER_CTL__RESERVE_BIT3___S               3
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_ODD___M 0x00000004
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_ODD___S               2
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_ODD__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_ODD__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_EVEN___M 0x00000002
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_EVEN___S               1
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_EVEN__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_EVEN__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_MAIN___M 0x00000001
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_MAIN___S               0
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_MAIN__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL__PLLOUT_MAIN__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL___M         0xFFFFFFFF   
#define   LPASS_QDSP6SS_PLL_USER_CTL___S                       0

#define LPASS_QDSP6SS_PLL_USER_CTL_U              (0x17300210)
#define   LPASS_QDSP6SS_PLL_USER_CTL_U___RWC        QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_USER_CTL_U___POR     0x00004000
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__RESERVE_BITS31_19___POR 0x0000
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_PREDIV_WHEN_CAL___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_EXT_SAVERESTORE___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__LOW_JITTER_MODE_EN___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__FRAC_FORMAT_SEL___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__BIAS_ON_IN_STANDBY___POR 0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__REF_CLK_AT_OUT___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__SCALE_FREQ_ON_RESTART___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__LATCH_INTERFACE_BYPASS___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__STATUS_REGISTER___POR 0x00
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__WRITE_STATE_EN___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__CALIB_CTRL___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_ONLY_FINE_LOCK_DET___POR 0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__RESERVE_BITS31_19___M 0xFFF80000
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__RESERVE_BITS31_19___S              19
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_PREDIV_WHEN_CAL___M 0x00040000
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_PREDIV_WHEN_CAL___S              18
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_PREDIV_WHEN_CAL__DO_NOT_USE_SECONDARY_PRE_DIVIDER_SETTING_WHEN_CALIBRATING             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_PREDIV_WHEN_CAL__USE_SECONDARY_PRE_DIVIDER_SETTING_WHEN_CALIBRATING             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_EXT_SAVERESTORE___M 0x00020000
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_EXT_SAVERESTORE___S              17
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_EXT_SAVERESTORE__ACTIVATES_INTERNAL_SAVE_AND_RESTORE             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_EXT_SAVERESTORE__DISABLE_INTERNAL_SAVE_AND_RESTORE             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__LOW_JITTER_MODE_EN___M 0x00010000
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__LOW_JITTER_MODE_EN___S              16
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__LOW_JITTER_MODE_EN__REGUALAR_MODE_WITH_FMAX             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__LOW_JITTER_MODE_EN__LOW_JITTER_MODE_WITH_FMAX             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__FRAC_FORMAT_SEL___M 0x00008000
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__FRAC_FORMAT_SEL___S              15
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__FRAC_FORMAT_SEL__ALPHA_BASED_FRACTIONAL_WORD             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__FRAC_FORMAT_SEL__M_OVER_N_BASED_FRACTIONAL_WORD             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__BIAS_ON_IN_STANDBY___M 0x00004000
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__BIAS_ON_IN_STANDBY___S              14
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__BIAS_ON_IN_STANDBY__BIAS_IS_OFF_WHEN_THE_PLL_IS_IN_STANDBY             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__BIAS_ON_IN_STANDBY__BIAS_IS_ON_WHEN_THE_PLL_IS_IN_STANDBY             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__REF_CLK_AT_OUT___M 0x00002000
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__REF_CLK_AT_OUT___S              13
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__REF_CLK_AT_OUT__OUTPUT_IS_REFERENCE_CLOCK_WHEN_NOT_LOCKED             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__REF_CLK_AT_OUT__REFERENCE_IS_ROUTED_TO_THE_OUTPUT_ONLY_WHEN_RESETN_IS_LOW             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__SCALE_FREQ_ON_RESTART___M 0x00001800
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__SCALE_FREQ_ON_RESTART___S              11
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__SCALE_FREQ_ON_RESTART__NO_SCALING             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__SCALE_FREQ_ON_RESTART__SCALE_FREQUENCY_DOWNWARD_BY_6_PERCENT             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__SCALE_FREQ_ON_RESTART__SCALE_FREQUENCY_DOWNWARD_BY_12_PERCENT             0x2
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__SCALE_FREQ_ON_RESTART__SCALE_FREQUENCY_DOWNWARD_BY_25_PERCENT             0x3
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__LATCH_INTERFACE_BYPASS___M 0x00000400
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__LATCH_INTERFACE_BYPASS___S              10
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__LATCH_INTERFACE_BYPASS__DO_NOT_BYPASS             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__LATCH_INTERFACE_BYPASS__BYPASS             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__STATUS_REGISTER___M 0x000003E0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__STATUS_REGISTER___S               5
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__WRITE_STATE_EN___M 0x00000010
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__WRITE_STATE_EN___S               4
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__WRITE_STATE_EN__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__WRITE_STATE_EN__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__CALIB_CTRL___M 0x0000000E
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__CALIB_CTRL___S               1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__CALIB_CTRL__ALWAYS_PERFORM_CALIBRATION             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__CALIB_CTRL__NEVER_PERFORM_CALIBRATION             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__CALIB_CTRL__AUTOMATIC             0x2
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_ONLY_FINE_LOCK_DET___M 0x00000001
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_ONLY_FINE_LOCK_DET___S               0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_ONLY_FINE_LOCK_DET__USE_BOTH_THE_FINE_AND_COARSE_LOCK_DETECTOR             0x0
#define   LPASS_QDSP6SS_PLL_USER_CTL_U__USE_ONLY_FINE_LOCK_DET__USE_ONLY_THE_FINE_LOCK_DETECTOR             0x1
#define   LPASS_QDSP6SS_PLL_USER_CTL_U___M       0xFFFFFFFF   
#define   LPASS_QDSP6SS_PLL_USER_CTL_U___S                     0

#define LPASS_QDSP6SS_PLL_CONFIG_CTL              (0x17300214)
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL___RWC        QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL___POR     0x21222BBB
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FINE_LDC_THRESHOLD___POR 0x08
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__COARSE_LDC_THRESHOLD___POR 0x4
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__COARSE_LOCK_DET_NEG_THRESHOLD___POR 0x8
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__COARSE_LOCK_DET_POS_THRESHOLD___POR 0x8
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FINE_LOCK_DET_THRESHOLD___POR 0x5
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FINE_LOCK_DET_SAMPLE_SIZE___POR 0x3
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FWD_GAIN_SLEWING_KFN___POR 0xB
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FWD_GAIN_KFN___POR 0xB
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FINE_LDC_THRESHOLD___M 0xFC000000
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FINE_LDC_THRESHOLD___S              26
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__COARSE_LDC_THRESHOLD___M 0x03C00000
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__COARSE_LDC_THRESHOLD___S              22
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__COARSE_LOCK_DET_NEG_THRESHOLD___M 0x003C0000
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__COARSE_LOCK_DET_NEG_THRESHOLD___S              18
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__COARSE_LOCK_DET_POS_THRESHOLD___M 0x0003C000
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__COARSE_LOCK_DET_POS_THRESHOLD___S              14
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FINE_LOCK_DET_THRESHOLD___M 0x00003800
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FINE_LOCK_DET_THRESHOLD___S              11
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FINE_LOCK_DET_SAMPLE_SIZE___M 0x00000700
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FINE_LOCK_DET_SAMPLE_SIZE___S               8
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FWD_GAIN_SLEWING_KFN___M 0x000000F0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FWD_GAIN_SLEWING_KFN___S               4
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FWD_GAIN_KFN___M 0x0000000F
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL__FWD_GAIN_KFN___S               0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL___M       0xFFFFFFFF   
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL___S                     0

#define LPASS_QDSP6SS_PLL_CONFIG_CTL_U            (0x17300218)
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U___POR   0x00000060
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__BIST_CFG___POR 0x000
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__RESERVE_BITS19_12___POR 0x00
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__NUM_STEPS_FAST_LOCK___POR 0x0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__PREDIV_WHEN_CAL___POR 0x0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__INC_MIN_GLITCH_THRESHOLD_4X___POR 0x1
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__MIN_GLITCH_THRESHOLD___POR 0x2
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__USE_BOTH_REF_CLK_EDGE___POR 0x0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__BIAS_WARMUP_TIME___POR 0x0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__DIV_LOCK_DET_THRESHOLDS___POR 0x0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__BIST_CFG___M 0xFFF00000
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__BIST_CFG___S              20
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__RESERVE_BITS19_12___M 0x000FF000
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__RESERVE_BITS19_12___S              12
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__NUM_STEPS_FAST_LOCK___M 0x00000C00
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__NUM_STEPS_FAST_LOCK___S              10
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__NUM_STEPS_FAST_LOCK__USE_12_STEPS             0x0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__NUM_STEPS_FAST_LOCK__USE_10_STEPS             0x1
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__NUM_STEPS_FAST_LOCK__USE_8_STEPS             0x2
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__NUM_STEPS_FAST_LOCK__USE_6_STEPS             0x3
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__PREDIV_WHEN_CAL___M 0x00000380
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__PREDIV_WHEN_CAL___S               7
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__PREDIV_WHEN_CAL__DIVIDE_BY_1             0x0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__PREDIV_WHEN_CAL__DIVIDE_BY_2             0x1
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__PREDIV_WHEN_CAL__DIVIDE_BY_4             0x3
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__PREDIV_WHEN_CAL__DIVIDE_BY_8             0x7
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__INC_MIN_GLITCH_THRESHOLD_4X___M 0x00000040
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__INC_MIN_GLITCH_THRESHOLD_4X___S               6
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__INC_MIN_GLITCH_THRESHOLD_4X__MINIMUM_GLITCH_THRESHOLD_IS_NOT_INCREASED             0x0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__INC_MIN_GLITCH_THRESHOLD_4X__MINIMUM_GLITCH_THRESHOLD_IS_INCREASED_BY_4X             0x1
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__MIN_GLITCH_THRESHOLD___M 0x00000030
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__MIN_GLITCH_THRESHOLD___S               4
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__MIN_GLITCH_THRESHOLD__MINIMUM_OF_4             0x0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__MIN_GLITCH_THRESHOLD__MINIMUM_OF_16             0x1
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__MIN_GLITCH_THRESHOLD__MINIMUM_OF_128             0x2
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__MIN_GLITCH_THRESHOLD__MINIMUM_OF_256             0x3
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__USE_BOTH_REF_CLK_EDGE___M 0x00000008
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__USE_BOTH_REF_CLK_EDGE___S               3
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__USE_BOTH_REF_CLK_EDGE__USE_ONLY_THE_RISING_EDGE             0x0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__USE_BOTH_REF_CLK_EDGE__USE_BOTH_THE_RISING_AND_FALLING_EDGES             0x1
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__BIAS_WARMUP_TIME___M 0x00000006
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__BIAS_WARMUP_TIME___S               1
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__BIAS_WARMUP_TIME__COUNT_0_IE_DO_NOT_WAIT             0x0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__BIAS_WARMUP_TIME__COUNT_1_REFERENCE_CYCLES             0x1
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__BIAS_WARMUP_TIME__COUNT_7_REFERENCE_CYCLES             0x2
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__BIAS_WARMUP_TIME__COUNT_15_REFERENCE_CYCLES             0x3
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__DIV_LOCK_DET_THRESHOLDS___M 0x00000001
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__DIV_LOCK_DET_THRESHOLDS___S               0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__DIV_LOCK_DET_THRESHOLDS__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U__DIV_LOCK_DET_THRESHOLDS__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U___M     0xFFFFFFFF   
#define   LPASS_QDSP6SS_PLL_CONFIG_CTL_U___S                   0

#define LPASS_QDSP6SS_PLL_TEST_CTL                (0x1730021C)
#define   LPASS_QDSP6SS_PLL_TEST_CTL___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_TEST_CTL___POR       0x00500000
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ADD_REF_CYC_CALIB_STEPS___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__GLITCH_DETECTOR_COUNT_LIMIT___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__GLITCH_PREVENTION_DIS___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__FINE_FCW___POR 0x02
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_FINE_FCW___POR 0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL__COARSE_FCW___POR 0x00
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_COARSE_FCW___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__PROCESS_CALIB_WORD___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_CALIB_WORD___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__DISABLE_LFSR___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST1_SEL___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST0_SEL___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST1_EN___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST0_EN___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ADD_REF_CYC_CALIB_STEPS___M 0xC0000000
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ADD_REF_CYC_CALIB_STEPS___S              30
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ADD_REF_CYC_CALIB_STEPS__ADD_0_CYCLES             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ADD_REF_CYC_CALIB_STEPS__ADD_1_CYCLES             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ADD_REF_CYC_CALIB_STEPS__ADD_2_CYCLES             0x2
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ADD_REF_CYC_CALIB_STEPS__ADD_4_CYCLES             0x3
#define   LPASS_QDSP6SS_PLL_TEST_CTL__GLITCH_DETECTOR_COUNT_LIMIT___M 0x30000000
#define   LPASS_QDSP6SS_PLL_TEST_CTL__GLITCH_DETECTOR_COUNT_LIMIT___S              28
#define   LPASS_QDSP6SS_PLL_TEST_CTL__GLITCH_DETECTOR_COUNT_LIMIT__LIMIT_OF_4             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__GLITCH_DETECTOR_COUNT_LIMIT__LIMIT_OF_16             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL__GLITCH_DETECTOR_COUNT_LIMIT__LIMIT_OF_32             0x2
#define   LPASS_QDSP6SS_PLL_TEST_CTL__GLITCH_DETECTOR_COUNT_LIMIT__LIMIT_OF_128             0x3
#define   LPASS_QDSP6SS_PLL_TEST_CTL__GLITCH_PREVENTION_DIS___M 0x08000000
#define   LPASS_QDSP6SS_PLL_TEST_CTL__GLITCH_PREVENTION_DIS___S              27
#define   LPASS_QDSP6SS_PLL_TEST_CTL__GLITCH_PREVENTION_DIS__GLITCH_DETECTOR_IS_ON             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__GLITCH_PREVENTION_DIS__GLITCH_DETECTOR_IS_OFF             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL__FINE_FCW___M 0x07E00000
#define   LPASS_QDSP6SS_PLL_TEST_CTL__FINE_FCW___S              21
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_FINE_FCW___M 0x00100000
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_FINE_FCW___S              20
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_FINE_FCW__DO_NOT_OVERRIDE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_FINE_FCW__OVERRIDE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL__COARSE_FCW___M 0x000FF000
#define   LPASS_QDSP6SS_PLL_TEST_CTL__COARSE_FCW___S              12
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_COARSE_FCW___M 0x00000800
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_COARSE_FCW___S              11
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_COARSE_FCW__DO_NOT_OVERRIDE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_COARSE_FCW__OVERRIDE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL__PROCESS_CALIB_WORD___M 0x00000700
#define   LPASS_QDSP6SS_PLL_TEST_CTL__PROCESS_CALIB_WORD___S               8
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_CALIB_WORD___M 0x00000080
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_CALIB_WORD___S               7
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_CALIB_WORD__DO_NOT_OVERRIDE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__OVERRIDE_CALIB_WORD__OVERRIDE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL__DISABLE_LFSR___M 0x00000040
#define   LPASS_QDSP6SS_PLL_TEST_CTL__DISABLE_LFSR___S               6
#define   LPASS_QDSP6SS_PLL_TEST_CTL__DISABLE_LFSR__ENABLE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__DISABLE_LFSR__DISABLE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST1_SEL___M 0x00000030
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST1_SEL___S               4
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST0_SEL___M 0x0000000C
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST0_SEL___S               2
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST1_EN___M 0x00000002
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST1_EN___S               1
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST1_EN__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST1_EN__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST0_EN___M 0x00000001
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST0_EN___S               0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST0_EN__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL__ATEST0_EN__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL___M         0xFFFFFFFF   
#define   LPASS_QDSP6SS_PLL_TEST_CTL___S                       0

#define LPASS_QDSP6SS_PLL_TEST_CTL_U              (0x17300220)
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U___RWC        QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U___POR     0x06C00000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__ENABLE_TRAINING_SEQ___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_LOGIC_DEP___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_BIAS_DET___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__MSB_CLOCK_SELECT___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_FIRST_ORDER_DSM___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DCO_OFFSET_CURRENT_ADJUST___POR 0x3
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__MIRROR_DEVICE_ADJUST___POR 0x3
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BIAS_STARTUP_CIR_DIS___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DISABLE_CLAMP___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_MODE_OF_BIAS___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_MODE_FOR_BIAS_EN___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BIAS_ADJUST___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DIV2_NMO_EN___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DIS_LEAK_CMP___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SINGLE_DMET_EN___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DEMET_WINDOW_DIS___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NMO_OSC_SEL___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NOISE_MAG___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NOISE_GEN_EN___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__OSC_BIAS_GND___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__STATUS_REG_EN___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SKIP_FINE_TUNE___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SKIP_FAST_LOCK___POR 0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__ENABLE_TRAINING_SEQ___M 0x80000000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__ENABLE_TRAINING_SEQ___S              31
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__ENABLE_TRAINING_SEQ__NO_TRAINING_SEQUENCE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__ENABLE_TRAINING_SEQ__ENABLE_TRAINING_SEQUENCE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_LOGIC_DEP___M 0x40000000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_LOGIC_DEP___S              30
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_LOGIC_DEP__ENABLE_DCO_IS_GATED_BY_EN_BIAS             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_LOGIC_DEP__NO_DEPENDENCY             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_BIAS_DET___M 0x20000000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_BIAS_DET___S              29
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__MSB_CLOCK_SELECT___M 0x10000000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__MSB_CLOCK_SELECT___S              28
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__MSB_CLOCK_SELECT__ODD_DIVIDER_OUTPUT             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__MSB_CLOCK_SELECT__EVEN_DIVIDER_OUTPUT             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_FIRST_ORDER_DSM___M 0x08000000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_FIRST_ORDER_DSM___S              27
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_FIRST_ORDER_DSM__DO_NOT_BYPASS             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_FIRST_ORDER_DSM__BYPASS             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DCO_OFFSET_CURRENT_ADJUST___M 0x06000000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DCO_OFFSET_CURRENT_ADJUST___S              25
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__MIRROR_DEVICE_ADJUST___M 0x01C00000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__MIRROR_DEVICE_ADJUST___S              22
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BIAS_STARTUP_CIR_DIS___M 0x00200000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BIAS_STARTUP_CIR_DIS___S              21
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BIAS_STARTUP_CIR_DIS__ENABLE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BIAS_STARTUP_CIR_DIS__DISABLE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DISABLE_CLAMP___M 0x00100000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DISABLE_CLAMP___S              20
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DISABLE_CLAMP__ENABLE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DISABLE_CLAMP__DISABLE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_MODE_OF_BIAS___M 0x00080000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_MODE_OF_BIAS___S              19
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_MODE_OF_BIAS__USE_EXTERNAL_CURRENT_AS_A_REFERENCE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_MODE_OF_BIAS__OUTPUT_BANDGAP_CURRENT_AS_A_CURRENT_SINK             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_MODE_FOR_BIAS_EN___M 0x00040000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_MODE_FOR_BIAS_EN___S              18
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_MODE_FOR_BIAS_EN__DO_NOT_BYPASS             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BYPASS_MODE_FOR_BIAS_EN__BYPASS_ENABLED             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BIAS_ADJUST___M 0x00030000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BIAS_ADJUST___S              16
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BIAS_ADJUST__NEGATIVE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BIAS_ADJUST__LESS_NEGATIVE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BIAS_ADJUST__EVEN_LESS_NEGATIVE             0x2
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__BIAS_ADJUST__ZERO_TEMPERATURE_COEFFICENT             0x3
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DIV2_NMO_EN___M 0x00008000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DIV2_NMO_EN___S              15
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DIV2_NMO_EN__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DIV2_NMO_EN__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DIS_LEAK_CMP___M 0x00004000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DIS_LEAK_CMP___S              14
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DIS_LEAK_CMP__ENABLE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DIS_LEAK_CMP__DISABLE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SINGLE_DMET_EN___M 0x00002000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SINGLE_DMET_EN___S              13
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SINGLE_DMET_EN__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SINGLE_DMET_EN__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DEMET_WINDOW_DIS___M 0x00001000
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DEMET_WINDOW_DIS___S              12
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DEMET_WINDOW_DIS__ENABLE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__DEMET_WINDOW_DIS__DISABLE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NMO_OSC_SEL___M 0x00000C00
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NMO_OSC_SEL___S              10
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NMO_OSC_SEL__OFF             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NMO_OSC_SEL__FREQ_OF_350MHZ             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NMO_OSC_SEL__FREQ_OF_700MHZ             0x2
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NMO_OSC_SEL__FREQ_OF_1400MHZ             0x3
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NOISE_MAG___M 0x00000380
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NOISE_MAG___S               7
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NOISE_MAG__OFF             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NOISE_MAG__NOISE_OF_34MVRMS             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NOISE_MAG__NOISE_OF_61MVRMS             0x3
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NOISE_MAG__NOISE_OF_72MVRMS             0x7
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NOISE_GEN_EN___M 0x00000040
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NOISE_GEN_EN___S               6
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NOISE_GEN_EN__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__NOISE_GEN_EN__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__OSC_BIAS_GND___M 0x00000020
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__OSC_BIAS_GND___S               5
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__OSC_BIAS_GND__NOT_GROUNDED             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__OSC_BIAS_GND__GROUNDED             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL___M 0x00000018
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL___S               3
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL__RESETN             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL__NMO_OUTPUT             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL__DCO_CLOCK_WITHOUT_POST_DIVISION             0x2
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__PLL_TEST_OUT_SEL__PLL_OUTPUT_SAME_AS_PLL_LV_MAIN             0x3
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__STATUS_REG_EN___M 0x00000004
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__STATUS_REG_EN___S               2
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__STATUS_REG_EN__DISABLE             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__STATUS_REG_EN__ENABLE             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SKIP_FINE_TUNE___M 0x00000002
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SKIP_FINE_TUNE___S               1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SKIP_FINE_TUNE__PERFORM_FINE_TUNING             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SKIP_FINE_TUNE__SKIP_FINE_TUNING             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SKIP_FAST_LOCK___M 0x00000001
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SKIP_FAST_LOCK___S               0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SKIP_FAST_LOCK__USE_FAST_LOCKING             0x0
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U__SKIP_FAST_LOCK__USE_LINEAR_LOCKING             0x1
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U___M       0xFFFFFFFF   
#define   LPASS_QDSP6SS_PLL_TEST_CTL_U___S                     0

#define LPASS_QDSP6SS_PLL_STATUS                  (0x17300224)
#define   LPASS_QDSP6SS_PLL_STATUS___RWC            QCSR_REG_RO    
#define   LPASS_QDSP6SS_PLL_STATUS___POR         0x00000000
#define   LPASS_QDSP6SS_PLL_STATUS__STATUS_31_0___POR 0x00000000
#define   LPASS_QDSP6SS_PLL_STATUS__STATUS_31_0___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_PLL_STATUS__STATUS_31_0___S               0
#define   LPASS_QDSP6SS_PLL_STATUS___M           0xFFFFFFFF   
#define   LPASS_QDSP6SS_PLL_STATUS___S                         0

#define LPASS_QDSP6SS_PLL_FREQ_CTL                (0x17300228)
#define   LPASS_QDSP6SS_PLL_FREQ_CTL___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_FREQ_CTL___POR       0x00000000
#define   LPASS_QDSP6SS_PLL_FREQ_CTL__FREQUENCY_CTL_WORD___POR 0x00000000
#define   LPASS_QDSP6SS_PLL_FREQ_CTL__FREQUENCY_CTL_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_PLL_FREQ_CTL__FREQUENCY_CTL_WORD___S               0
#define   LPASS_QDSP6SS_PLL_FREQ_CTL___M         0xFFFFFFFF   
#define   LPASS_QDSP6SS_PLL_FREQ_CTL___S                       0

#define LPASS_QDSP6SS_PLL_OPMODE                  (0x1730022C)
#define   LPASS_QDSP6SS_PLL_OPMODE___RWC            QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_OPMODE___POR         0x00000000
#define   LPASS_QDSP6SS_PLL_OPMODE__PLL_OPMODE___POR 0x0
#define   LPASS_QDSP6SS_PLL_OPMODE__PLL_OPMODE___M 0x00000007
#define   LPASS_QDSP6SS_PLL_OPMODE__PLL_OPMODE___S               0
#define   LPASS_QDSP6SS_PLL_OPMODE__PLL_OPMODE__STANDBY             0x0
#define   LPASS_QDSP6SS_PLL_OPMODE__PLL_OPMODE__RUN             0x1
#define   LPASS_QDSP6SS_PLL_OPMODE__PLL_OPMODE__NA             0x2
#define   LPASS_QDSP6SS_PLL_OPMODE__PLL_OPMODE__FREEZE             0x3
#define   LPASS_QDSP6SS_PLL_OPMODE___M           0x00000007   
#define   LPASS_QDSP6SS_PLL_OPMODE___S                         0

#define LPASS_QDSP6SS_PLL_STATE                   (0x17300230)
#define   LPASS_QDSP6SS_PLL_STATE___RWC             QCSR_REG_RO    
#define   LPASS_QDSP6SS_PLL_STATE___POR          0x00000000
#define   LPASS_QDSP6SS_PLL_STATE__PLL_STATE___POR 0x0
#define   LPASS_QDSP6SS_PLL_STATE__PLL_STATE___M 0x00000007
#define   LPASS_QDSP6SS_PLL_STATE__PLL_STATE___S               0
#define   LPASS_QDSP6SS_PLL_STATE___M            0x00000007   
#define   LPASS_QDSP6SS_PLL_STATE___S                          0

#define LPASS_QDSP6SS_PLL_DROOP                   (0x17300234)
#define   LPASS_QDSP6SS_PLL_DROOP___RWC             QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_DROOP___POR          0x00000000
#define   LPASS_QDSP6SS_PLL_DROOP__DROOP_CODE___POR 0x00
#define   LPASS_QDSP6SS_PLL_DROOP__DROOP_EN___POR 0x0
#define   LPASS_QDSP6SS_PLL_DROOP__DROOP_CODE___M 0x000000FE
#define   LPASS_QDSP6SS_PLL_DROOP__DROOP_CODE___S               1
#define   LPASS_QDSP6SS_PLL_DROOP__DROOP_EN___M  0x00000001
#define   LPASS_QDSP6SS_PLL_DROOP__DROOP_EN___S                0
#define   LPASS_QDSP6SS_PLL_DROOP___M            0x000000FF   
#define   LPASS_QDSP6SS_PLL_DROOP___S                          0

#define LPASS_QDSP6SS_PLL_FRAC_VAL                (0x17300238)
#define   LPASS_QDSP6SS_PLL_FRAC_VAL___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_FRAC_VAL___POR       0x00000000
#define   LPASS_QDSP6SS_PLL_FRAC_VAL__PLL_FRAC_VAL___POR 0x0000
#define   LPASS_QDSP6SS_PLL_FRAC_VAL__PLL_FRAC_VAL___M 0x0000FFFF
#define   LPASS_QDSP6SS_PLL_FRAC_VAL__PLL_FRAC_VAL___S               0
#define   LPASS_QDSP6SS_PLL_FRAC_VAL___M         0x0000FFFF   
#define   LPASS_QDSP6SS_PLL_FRAC_VAL___S                       0

#define LPASS_QDSP6SS_PLL_SPARE                   (0x1730023C)
#define   LPASS_QDSP6SS_PLL_SPARE___RWC             QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_SPARE___POR          0x00000000
#define   LPASS_QDSP6SS_PLL_SPARE__SPARE_OUTPUTS___POR 0x0
#define   LPASS_QDSP6SS_PLL_SPARE__SPARE_INPUTS___POR 0x0
#define   LPASS_QDSP6SS_PLL_SPARE__SPARE_OUTPUTS___M 0x000000F0
#define   LPASS_QDSP6SS_PLL_SPARE__SPARE_OUTPUTS___S               4
#define   LPASS_QDSP6SS_PLL_SPARE__SPARE_INPUTS___M 0x0000000F
#define   LPASS_QDSP6SS_PLL_SPARE__SPARE_INPUTS___S               0
#define   LPASS_QDSP6SS_PLL_SPARE___M            0x000000FF   
#define   LPASS_QDSP6SS_PLL_SPARE___S                          0

#define LPASS_QDSP6SS_PLL_SSC_DELTA_ALPHA         (0x17300240)
#define   LPASS_QDSP6SS_PLL_SSC_DELTA_ALPHA___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_SSC_DELTA_ALPHA___POR 0x00000000
#define   LPASS_QDSP6SS_PLL_SSC_DELTA_ALPHA__RESERVE_BITS31_8___POR 0x000000
#define   LPASS_QDSP6SS_PLL_SSC_DELTA_ALPHA__SSC_DELTA_ALPHA___POR 0x00
#define   LPASS_QDSP6SS_PLL_SSC_DELTA_ALPHA__RESERVE_BITS31_8___M 0xFFFFFF00
#define   LPASS_QDSP6SS_PLL_SSC_DELTA_ALPHA__RESERVE_BITS31_8___S               8
#define   LPASS_QDSP6SS_PLL_SSC_DELTA_ALPHA__SSC_DELTA_ALPHA___M 0x000000FF
#define   LPASS_QDSP6SS_PLL_SSC_DELTA_ALPHA__SSC_DELTA_ALPHA___S               0
#define   LPASS_QDSP6SS_PLL_SSC_DELTA_ALPHA___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_PLL_SSC_DELTA_ALPHA___S                0

#define LPASS_QDSP6SS_PLL_SSC_UPDATE_RATE         (0x17300244)
#define   LPASS_QDSP6SS_PLL_SSC_UPDATE_RATE___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_SSC_UPDATE_RATE___POR 0x00000000
#define   LPASS_QDSP6SS_PLL_SSC_UPDATE_RATE__RESERVE_BITS31_4___POR 0x0000000
#define   LPASS_QDSP6SS_PLL_SSC_UPDATE_RATE__SSC_UPDATE_RATE___POR 0x0
#define   LPASS_QDSP6SS_PLL_SSC_UPDATE_RATE__RESERVE_BITS31_4___M 0xFFFFFFF0
#define   LPASS_QDSP6SS_PLL_SSC_UPDATE_RATE__RESERVE_BITS31_4___S               4
#define   LPASS_QDSP6SS_PLL_SSC_UPDATE_RATE__SSC_UPDATE_RATE___M 0x0000000F
#define   LPASS_QDSP6SS_PLL_SSC_UPDATE_RATE__SSC_UPDATE_RATE___S               0
#define   LPASS_QDSP6SS_PLL_SSC_UPDATE_RATE___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_PLL_SSC_UPDATE_RATE___S                0

#define LPASS_QDSP6SS_PLL_SSC_NUM_STEPS           (0x17300248)
#define   LPASS_QDSP6SS_PLL_SSC_NUM_STEPS___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_SSC_NUM_STEPS___POR  0x00000000
#define   LPASS_QDSP6SS_PLL_SSC_NUM_STEPS__RESERVE_BITS31_4___POR 0x0000000
#define   LPASS_QDSP6SS_PLL_SSC_NUM_STEPS__SSC_NUM_STEPS___POR 0x0
#define   LPASS_QDSP6SS_PLL_SSC_NUM_STEPS__RESERVE_BITS31_4___M 0xFFFFFFF0
#define   LPASS_QDSP6SS_PLL_SSC_NUM_STEPS__RESERVE_BITS31_4___S               4
#define   LPASS_QDSP6SS_PLL_SSC_NUM_STEPS__SSC_NUM_STEPS___M 0x0000000F
#define   LPASS_QDSP6SS_PLL_SSC_NUM_STEPS__SSC_NUM_STEPS___S               0
#define   LPASS_QDSP6SS_PLL_SSC_NUM_STEPS___M    0xFFFFFFFF   
#define   LPASS_QDSP6SS_PLL_SSC_NUM_STEPS___S                  0

#define LPASS_QDSP6SS_PLL_RCG_UPDATE_STATUS       (0x17300250)
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_STATUS___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_STATUS___POR 0x00000000
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_STATUS__RCG2PLL_UPD_STATUS___POR 0x0
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_STATUS__PLL2RCG_UPD_STATUS___POR 0x0
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_STATUS__RCG2PLL_UPD_STATUS___M 0x00000002
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_STATUS__RCG2PLL_UPD_STATUS___S               1
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_STATUS__PLL2RCG_UPD_STATUS___M 0x00000001
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_STATUS__PLL2RCG_UPD_STATUS___S               0
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_STATUS___M 0x00000003   
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_STATUS___S               0

#define LPASS_QDSP6SS_PLL_RCG_UPDATE_CFG          (0x17300254)
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CFG___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CFG___POR 0x00000000
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CFG__RCG2PLL_UPD_EN___POR 0x0
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CFG__PLL2RCG_UPD_EN___POR 0x0
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CFG__RCG2PLL_UPD_EN___M 0x00000002
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CFG__RCG2PLL_UPD_EN___S               1
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CFG__PLL2RCG_UPD_EN___M 0x00000001
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CFG__PLL2RCG_UPD_EN___S               0
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CFG___M   0x00000003   
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CFG___S                 0

#define LPASS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL       (0x17300258)
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL___POR 0x0000000F
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL__MATCH_VALUE___POR 0x0F
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL__MATCH_VALUE___M 0x0000001F
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL__MATCH_VALUE___S               0
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL___M 0x0000001F   
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_DLYCTL___S               0

#define LPASS_QDSP6SS_PLL_RCG_UPDATE_CMD          (0x1730025C)
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CMD___RWC    QCSR_REG_WO    
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CMD___POR 0x00000000
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CMD__CMD___POR 0x0
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CMD__CMD___M 0x00000001
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CMD__CMD___S               0
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CMD___M   0x00000001   
#define   LPASS_QDSP6SS_PLL_RCG_UPDATE_CMD___S                 0

#define LPASS_QDSP6SS_DBG_NMI_CFG                 (0x17300300)
#define   LPASS_QDSP6SS_DBG_NMI_CFG___RWC           QCSR_REG_RW    
#define   LPASS_QDSP6SS_DBG_NMI_CFG___POR        0x00000001
#define   LPASS_QDSP6SS_DBG_NMI_CFG__DBG_NMI_EN_IN_APCR___POR 0x0
#define   LPASS_QDSP6SS_DBG_NMI_CFG__DBG_NMI_EN_IN_PWR_COLLAPSE___POR 0x0
#define   LPASS_QDSP6SS_DBG_NMI_CFG__DBG_NMI_DISABLE___POR 0x0
#define   LPASS_QDSP6SS_DBG_NMI_CFG__DBG_NMI_WAKEUP_DISABLE___POR 0x1
#define   LPASS_QDSP6SS_DBG_NMI_CFG__DBG_NMI_EN_IN_APCR___M 0x00000008
#define   LPASS_QDSP6SS_DBG_NMI_CFG__DBG_NMI_EN_IN_APCR___S               3
#define   LPASS_QDSP6SS_DBG_NMI_CFG__DBG_NMI_EN_IN_PWR_COLLAPSE___M 0x00000004
#define   LPASS_QDSP6SS_DBG_NMI_CFG__DBG_NMI_EN_IN_PWR_COLLAPSE___S               2
#define   LPASS_QDSP6SS_DBG_NMI_CFG__DBG_NMI_DISABLE___M 0x00000002
#define   LPASS_QDSP6SS_DBG_NMI_CFG__DBG_NMI_DISABLE___S               1
#define   LPASS_QDSP6SS_DBG_NMI_CFG__DBG_NMI_WAKEUP_DISABLE___M 0x00000001
#define   LPASS_QDSP6SS_DBG_NMI_CFG__DBG_NMI_WAKEUP_DISABLE___S               0
#define   LPASS_QDSP6SS_DBG_NMI_CFG___M          0x0000000F   
#define   LPASS_QDSP6SS_DBG_NMI_CFG___S                        0

#define LPASS_QDSP6SS_DBG_NMI_PWR_STATUS          (0x17300304)
#define   LPASS_QDSP6SS_DBG_NMI_PWR_STATUS___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_DBG_NMI_PWR_STATUS___POR 0x00000000
#define   LPASS_QDSP6SS_DBG_NMI_PWR_STATUS__QDSP6_PWR_COLLAPSE___POR 0x0
#define   LPASS_QDSP6SS_DBG_NMI_PWR_STATUS__QDSP6_IN_SLEEP___POR 0x0
#define   LPASS_QDSP6SS_DBG_NMI_PWR_STATUS__QDSP6_PWR_COLLAPSE___M 0x00000002
#define   LPASS_QDSP6SS_DBG_NMI_PWR_STATUS__QDSP6_PWR_COLLAPSE___S               1
#define   LPASS_QDSP6SS_DBG_NMI_PWR_STATUS__QDSP6_IN_SLEEP___M 0x00000001
#define   LPASS_QDSP6SS_DBG_NMI_PWR_STATUS__QDSP6_IN_SLEEP___S               0
#define   LPASS_QDSP6SS_DBG_NMI_PWR_STATUS___M   0x00000003   
#define   LPASS_QDSP6SS_DBG_NMI_PWR_STATUS___S                 0

#define LPASS_QDSP6SS_BOOT_CORE_START             (0x17300400)
#define   LPASS_QDSP6SS_BOOT_CORE_START___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_BOOT_CORE_START___POR    0x00000000
#define   LPASS_QDSP6SS_BOOT_CORE_START__START___POR 0x0
#define   LPASS_QDSP6SS_BOOT_CORE_START__START___M 0x00000001
#define   LPASS_QDSP6SS_BOOT_CORE_START__START___S               0
#define   LPASS_QDSP6SS_BOOT_CORE_START___M      0x00000001   
#define   LPASS_QDSP6SS_BOOT_CORE_START___S                    0

#define LPASS_QDSP6SS_BOOT_CMD                    (0x17300404)
#define   LPASS_QDSP6SS_BOOT_CMD___RWC              QCSR_REG_WO    
#define   LPASS_QDSP6SS_BOOT_CMD___POR           0x00000000
#define   LPASS_QDSP6SS_BOOT_CMD__CMD___POR      0x0
#define   LPASS_QDSP6SS_BOOT_CMD__CMD___M        0x00000001
#define   LPASS_QDSP6SS_BOOT_CMD__CMD___S                      0
#define   LPASS_QDSP6SS_BOOT_CMD___M             0x00000001   
#define   LPASS_QDSP6SS_BOOT_CMD___S                           0

#define LPASS_QDSP6SS_BOOT_STATUS                 (0x17300408)
#define   LPASS_QDSP6SS_BOOT_STATUS___RWC           QCSR_REG_RO    
#define   LPASS_QDSP6SS_BOOT_STATUS___POR        0x00000000
#define   LPASS_QDSP6SS_BOOT_STATUS__STATUS___POR 0x0
#define   LPASS_QDSP6SS_BOOT_STATUS__STATUS___M  0x00000001
#define   LPASS_QDSP6SS_BOOT_STATUS__STATUS___S                0
#define   LPASS_QDSP6SS_BOOT_STATUS___M          0x00000001   
#define   LPASS_QDSP6SS_BOOT_STATUS___S                        0

#define LPASS_QDSP6SS_CORE_BHS_CFG                (0x17300410)
#define   LPASS_QDSP6SS_CORE_BHS_CFG___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_CORE_BHS_CFG___POR       0x00000001
#define   LPASS_QDSP6SS_CORE_BHS_CFG__BHS_ON___POR 0x1
#define   LPASS_QDSP6SS_CORE_BHS_CFG__BHS_ON___M 0x00000001
#define   LPASS_QDSP6SS_CORE_BHS_CFG__BHS_ON___S               0
#define   LPASS_QDSP6SS_CORE_BHS_CFG___M         0x00000001   
#define   LPASS_QDSP6SS_CORE_BHS_CFG___S                       0

#define LPASS_QDSP6SS_CORE_BHS_CMD                (0x17300414)
#define   LPASS_QDSP6SS_CORE_BHS_CMD___RWC          QCSR_REG_WO    
#define   LPASS_QDSP6SS_CORE_BHS_CMD___POR       0x00000000
#define   LPASS_QDSP6SS_CORE_BHS_CMD__UPDATE___POR 0x0
#define   LPASS_QDSP6SS_CORE_BHS_CMD__UPDATE___M 0x00000001
#define   LPASS_QDSP6SS_CORE_BHS_CMD__UPDATE___S               0
#define   LPASS_QDSP6SS_CORE_BHS_CMD___M         0x00000001   
#define   LPASS_QDSP6SS_CORE_BHS_CMD___S                       0

#define LPASS_QDSP6SS_CORE_BHS_STATUS             (0x17300418)
#define   LPASS_QDSP6SS_CORE_BHS_STATUS___RWC       QCSR_REG_RO    
#define   LPASS_QDSP6SS_CORE_BHS_STATUS___POR    0x00000000
#define   LPASS_QDSP6SS_CORE_BHS_STATUS__BHS_ON___POR 0x0
#define   LPASS_QDSP6SS_CORE_BHS_STATUS__BHS_ON___M 0x00000001
#define   LPASS_QDSP6SS_CORE_BHS_STATUS__BHS_ON___S               0
#define   LPASS_QDSP6SS_CORE_BHS_STATUS___M      0x00000001   
#define   LPASS_QDSP6SS_CORE_BHS_STATUS___S                    0

#define LPASS_QDSP6SS_LDO_CTL_CFG                 (0x17300420)
#define   LPASS_QDSP6SS_LDO_CTL_CFG___RWC           QCSR_REG_RW    
#define   LPASS_QDSP6SS_LDO_CTL_CFG___POR        0x00000001
#define   LPASS_QDSP6SS_LDO_CTL_CFG__LDO_PWR_UP_BG___POR 0x0
#define   LPASS_QDSP6SS_LDO_CTL_CFG__LDO_PWR_UP___POR 0x0
#define   LPASS_QDSP6SS_LDO_CTL_CFG__LDO_BYP___POR 0x1
#define   LPASS_QDSP6SS_LDO_CTL_CFG__LDO_PWR_UP_BG___M 0x00000004
#define   LPASS_QDSP6SS_LDO_CTL_CFG__LDO_PWR_UP_BG___S               2
#define   LPASS_QDSP6SS_LDO_CTL_CFG__LDO_PWR_UP___M 0x00000002
#define   LPASS_QDSP6SS_LDO_CTL_CFG__LDO_PWR_UP___S               1
#define   LPASS_QDSP6SS_LDO_CTL_CFG__LDO_BYP___M 0x00000001
#define   LPASS_QDSP6SS_LDO_CTL_CFG__LDO_BYP___S               0
#define   LPASS_QDSP6SS_LDO_CTL_CFG___M          0x00000007   
#define   LPASS_QDSP6SS_LDO_CTL_CFG___S                        0

#define LPASS_QDSP6SS_LDO_CTL_CMD                 (0x17300424)
#define   LPASS_QDSP6SS_LDO_CTL_CMD___RWC           QCSR_REG_WO    
#define   LPASS_QDSP6SS_LDO_CTL_CMD___POR        0x00000000
#define   LPASS_QDSP6SS_LDO_CTL_CMD__LDO_PWR_UP_BG_UPDATE___POR 0x0
#define   LPASS_QDSP6SS_LDO_CTL_CMD__LDO_PWR_UP_UPDATE___POR 0x0
#define   LPASS_QDSP6SS_LDO_CTL_CMD__LDO_BYP_UPDATE___POR 0x0
#define   LPASS_QDSP6SS_LDO_CTL_CMD__LDO_PWR_UP_BG_UPDATE___M 0x00000004
#define   LPASS_QDSP6SS_LDO_CTL_CMD__LDO_PWR_UP_BG_UPDATE___S               2
#define   LPASS_QDSP6SS_LDO_CTL_CMD__LDO_PWR_UP_UPDATE___M 0x00000002
#define   LPASS_QDSP6SS_LDO_CTL_CMD__LDO_PWR_UP_UPDATE___S               1
#define   LPASS_QDSP6SS_LDO_CTL_CMD__LDO_BYP_UPDATE___M 0x00000001
#define   LPASS_QDSP6SS_LDO_CTL_CMD__LDO_BYP_UPDATE___S               0
#define   LPASS_QDSP6SS_LDO_CTL_CMD___M          0x00000007   
#define   LPASS_QDSP6SS_LDO_CTL_CMD___S                        0

#define LPASS_QDSP6SS_LDO_CTL_STATUS              (0x17300428)
#define   LPASS_QDSP6SS_LDO_CTL_STATUS___RWC        QCSR_REG_RO    
#define   LPASS_QDSP6SS_LDO_CTL_STATUS___POR     0x00000000
#define   LPASS_QDSP6SS_LDO_CTL_STATUS__LDO_PWR_UP_BG___POR 0x0
#define   LPASS_QDSP6SS_LDO_CTL_STATUS__LDO_PWR_UP___POR 0x0
#define   LPASS_QDSP6SS_LDO_CTL_STATUS__LDO_BYP___POR 0x0
#define   LPASS_QDSP6SS_LDO_CTL_STATUS__LDO_PWR_UP_BG___M 0x00000004
#define   LPASS_QDSP6SS_LDO_CTL_STATUS__LDO_PWR_UP_BG___S               2
#define   LPASS_QDSP6SS_LDO_CTL_STATUS__LDO_PWR_UP___M 0x00000002
#define   LPASS_QDSP6SS_LDO_CTL_STATUS__LDO_PWR_UP___S               1
#define   LPASS_QDSP6SS_LDO_CTL_STATUS__LDO_BYP___M 0x00000001
#define   LPASS_QDSP6SS_LDO_CTL_STATUS__LDO_BYP___S               0
#define   LPASS_QDSP6SS_LDO_CTL_STATUS___M       0x00000007   
#define   LPASS_QDSP6SS_LDO_CTL_STATUS___S                     0

#define LPASS_QDSP6SS_MEM_CFG                     (0x17300430)
#define   LPASS_QDSP6SS_MEM_CFG___RWC               QCSR_REG_RW    
#define   LPASS_QDSP6SS_MEM_CFG___POR            0x001F001F
#define   LPASS_QDSP6SS_MEM_CFG__L2MEM_SLP_RET_N___POR 0xF
#define   LPASS_QDSP6SS_MEM_CFG__MEM_SLP_RET_N___POR 0x1
#define   LPASS_QDSP6SS_MEM_CFG__L2MEM_SLP_NRET_N___POR 0xF
#define   LPASS_QDSP6SS_MEM_CFG__MEM_SLP_NRET_N___POR 0x1
#define   LPASS_QDSP6SS_MEM_CFG__L2MEM_SLP_RET_N___M 0x001E0000
#define   LPASS_QDSP6SS_MEM_CFG__L2MEM_SLP_RET_N___S              17
#define   LPASS_QDSP6SS_MEM_CFG__MEM_SLP_RET_N___M 0x00010000
#define   LPASS_QDSP6SS_MEM_CFG__MEM_SLP_RET_N___S              16
#define   LPASS_QDSP6SS_MEM_CFG__L2MEM_SLP_NRET_N___M 0x0000001E
#define   LPASS_QDSP6SS_MEM_CFG__L2MEM_SLP_NRET_N___S               1
#define   LPASS_QDSP6SS_MEM_CFG__MEM_SLP_NRET_N___M 0x00000001
#define   LPASS_QDSP6SS_MEM_CFG__MEM_SLP_NRET_N___S               0
#define   LPASS_QDSP6SS_MEM_CFG___M              0x001F001F   
#define   LPASS_QDSP6SS_MEM_CFG___S                            0

#define LPASS_QDSP6SS_MEM_CMD                     (0x17300434)
#define   LPASS_QDSP6SS_MEM_CMD___RWC               QCSR_REG_WO    
#define   LPASS_QDSP6SS_MEM_CMD___POR            0x00000000
#define   LPASS_QDSP6SS_MEM_CMD__UPDATE_SLP_RET_N___POR 0x0
#define   LPASS_QDSP6SS_MEM_CMD__UPDATE_SLP_NRET_N___POR 0x0
#define   LPASS_QDSP6SS_MEM_CMD__UPDATE_SLP_RET_N___M 0x00000002
#define   LPASS_QDSP6SS_MEM_CMD__UPDATE_SLP_RET_N___S               1
#define   LPASS_QDSP6SS_MEM_CMD__UPDATE_SLP_NRET_N___M 0x00000001
#define   LPASS_QDSP6SS_MEM_CMD__UPDATE_SLP_NRET_N___S               0
#define   LPASS_QDSP6SS_MEM_CMD___M              0x00000003   
#define   LPASS_QDSP6SS_MEM_CMD___S                            0

#define LPASS_QDSP6SS_MEM_STATUS                  (0x17300438)
#define   LPASS_QDSP6SS_MEM_STATUS___RWC            QCSR_REG_RO    
#define   LPASS_QDSP6SS_MEM_STATUS___POR         0x001F001F
#define   LPASS_QDSP6SS_MEM_STATUS__L2MEM_SLP_RET_N___POR 0xF
#define   LPASS_QDSP6SS_MEM_STATUS__MEM_SLP_RET_N___POR 0x1
#define   LPASS_QDSP6SS_MEM_STATUS__L2MEM_SLP_NRET_N___POR 0xF
#define   LPASS_QDSP6SS_MEM_STATUS__MEM_SLP_NRET_N___POR 0x1
#define   LPASS_QDSP6SS_MEM_STATUS__L2MEM_SLP_RET_N___M 0x001E0000
#define   LPASS_QDSP6SS_MEM_STATUS__L2MEM_SLP_RET_N___S              17
#define   LPASS_QDSP6SS_MEM_STATUS__MEM_SLP_RET_N___M 0x00010000
#define   LPASS_QDSP6SS_MEM_STATUS__MEM_SLP_RET_N___S              16
#define   LPASS_QDSP6SS_MEM_STATUS__L2MEM_SLP_NRET_N___M 0x0000001E
#define   LPASS_QDSP6SS_MEM_STATUS__L2MEM_SLP_NRET_N___S               1
#define   LPASS_QDSP6SS_MEM_STATUS__MEM_SLP_NRET_N___M 0x00000001
#define   LPASS_QDSP6SS_MEM_STATUS__MEM_SLP_NRET_N___S               0
#define   LPASS_QDSP6SS_MEM_STATUS___M           0x001F001F   
#define   LPASS_QDSP6SS_MEM_STATUS___S                         0

#define LPASS_QDSP6SS_RESET_CFG                   (0x17300440)
#define   LPASS_QDSP6SS_RESET_CFG___RWC             QCSR_REG_RW    
#define   LPASS_QDSP6SS_RESET_CFG___POR          0x00000000
#define   LPASS_QDSP6SS_RESET_CFG__APB___POR     0x0
#define   LPASS_QDSP6SS_RESET_CFG__AXIS2___POR   0x0
#define   LPASS_QDSP6SS_RESET_CFG__CSI1___POR    0x0
#define   LPASS_QDSP6SS_RESET_CFG__CSI0___POR    0x0
#define   LPASS_QDSP6SS_RESET_CFG__ARCH___POR    0x0
#define   LPASS_QDSP6SS_RESET_CFG__CORE___POR    0x0
#define   LPASS_QDSP6SS_RESET_CFG__AXIM2___POR   0x0
#define   LPASS_QDSP6SS_RESET_CFG__AXIS___POR    0x0
#define   LPASS_QDSP6SS_RESET_CFG__ATBM___POR    0x0
#define   LPASS_QDSP6SS_RESET_CFG__AHBM___POR    0x0
#define   LPASS_QDSP6SS_RESET_CFG__AXIM___POR    0x0
#define   LPASS_QDSP6SS_RESET_CFG__ISDB_ETM___POR 0x0
#define   LPASS_QDSP6SS_RESET_CFG__RET___POR     0x0
#define   LPASS_QDSP6SS_RESET_CFG__APB___M       0x00001000
#define   LPASS_QDSP6SS_RESET_CFG__APB___S                    12
#define   LPASS_QDSP6SS_RESET_CFG__AXIS2___M     0x00000800
#define   LPASS_QDSP6SS_RESET_CFG__AXIS2___S                  11
#define   LPASS_QDSP6SS_RESET_CFG__CSI1___M      0x00000400
#define   LPASS_QDSP6SS_RESET_CFG__CSI1___S                   10
#define   LPASS_QDSP6SS_RESET_CFG__CSI0___M      0x00000200
#define   LPASS_QDSP6SS_RESET_CFG__CSI0___S                    9
#define   LPASS_QDSP6SS_RESET_CFG__ARCH___M      0x00000100
#define   LPASS_QDSP6SS_RESET_CFG__ARCH___S                    8
#define   LPASS_QDSP6SS_RESET_CFG__CORE___M      0x00000080
#define   LPASS_QDSP6SS_RESET_CFG__CORE___S                    7
#define   LPASS_QDSP6SS_RESET_CFG__AXIM2___M     0x00000040
#define   LPASS_QDSP6SS_RESET_CFG__AXIM2___S                   6
#define   LPASS_QDSP6SS_RESET_CFG__AXIS___M      0x00000020
#define   LPASS_QDSP6SS_RESET_CFG__AXIS___S                    5
#define   LPASS_QDSP6SS_RESET_CFG__ATBM___M      0x00000010
#define   LPASS_QDSP6SS_RESET_CFG__ATBM___S                    4
#define   LPASS_QDSP6SS_RESET_CFG__AHBM___M      0x00000008
#define   LPASS_QDSP6SS_RESET_CFG__AHBM___S                    3
#define   LPASS_QDSP6SS_RESET_CFG__AXIM___M      0x00000004
#define   LPASS_QDSP6SS_RESET_CFG__AXIM___S                    2
#define   LPASS_QDSP6SS_RESET_CFG__ISDB_ETM___M  0x00000002
#define   LPASS_QDSP6SS_RESET_CFG__ISDB_ETM___S                1
#define   LPASS_QDSP6SS_RESET_CFG__RET___M       0x00000001
#define   LPASS_QDSP6SS_RESET_CFG__RET___S                     0
#define   LPASS_QDSP6SS_RESET_CFG___M            0x00001FFF   
#define   LPASS_QDSP6SS_RESET_CFG___S                          0

#define LPASS_QDSP6SS_RESET_CMD                   (0x17300444)
#define   LPASS_QDSP6SS_RESET_CMD___RWC             QCSR_REG_WO    
#define   LPASS_QDSP6SS_RESET_CMD___POR          0x00000000
#define   LPASS_QDSP6SS_RESET_CMD__UPDATE___POR  0x0
#define   LPASS_QDSP6SS_RESET_CMD__UPDATE___M    0x00000001
#define   LPASS_QDSP6SS_RESET_CMD__UPDATE___S                  0
#define   LPASS_QDSP6SS_RESET_CMD___M            0x00000001   
#define   LPASS_QDSP6SS_RESET_CMD___S                          0

#define LPASS_QDSP6SS_RESET_STATUS                (0x17300448)
#define   LPASS_QDSP6SS_RESET_STATUS___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_RESET_STATUS___POR       0x00000000
#define   LPASS_QDSP6SS_RESET_STATUS__APB___POR  0x0
#define   LPASS_QDSP6SS_RESET_STATUS__AXIS2___POR 0x0
#define   LPASS_QDSP6SS_RESET_STATUS__CSI1___POR 0x0
#define   LPASS_QDSP6SS_RESET_STATUS__CSI0___POR 0x0
#define   LPASS_QDSP6SS_RESET_STATUS__ARCH___POR 0x0
#define   LPASS_QDSP6SS_RESET_STATUS__CORE___POR 0x0
#define   LPASS_QDSP6SS_RESET_STATUS__AXIM2___POR 0x0
#define   LPASS_QDSP6SS_RESET_STATUS__AXIS___POR 0x0
#define   LPASS_QDSP6SS_RESET_STATUS__ATBM___POR 0x0
#define   LPASS_QDSP6SS_RESET_STATUS__AHBM___POR 0x0
#define   LPASS_QDSP6SS_RESET_STATUS__AXIM___POR 0x0
#define   LPASS_QDSP6SS_RESET_STATUS__ISDB_ETM___POR 0x0
#define   LPASS_QDSP6SS_RESET_STATUS__RET___POR  0x0
#define   LPASS_QDSP6SS_RESET_STATUS__APB___M    0x00001000
#define   LPASS_QDSP6SS_RESET_STATUS__APB___S                 12
#define   LPASS_QDSP6SS_RESET_STATUS__AXIS2___M  0x00000800
#define   LPASS_QDSP6SS_RESET_STATUS__AXIS2___S               11
#define   LPASS_QDSP6SS_RESET_STATUS__CSI1___M   0x00000400
#define   LPASS_QDSP6SS_RESET_STATUS__CSI1___S                10
#define   LPASS_QDSP6SS_RESET_STATUS__CSI0___M   0x00000200
#define   LPASS_QDSP6SS_RESET_STATUS__CSI0___S                 9
#define   LPASS_QDSP6SS_RESET_STATUS__ARCH___M   0x00000100
#define   LPASS_QDSP6SS_RESET_STATUS__ARCH___S                 8
#define   LPASS_QDSP6SS_RESET_STATUS__CORE___M   0x00000080
#define   LPASS_QDSP6SS_RESET_STATUS__CORE___S                 7
#define   LPASS_QDSP6SS_RESET_STATUS__AXIM2___M  0x00000040
#define   LPASS_QDSP6SS_RESET_STATUS__AXIM2___S                6
#define   LPASS_QDSP6SS_RESET_STATUS__AXIS___M   0x00000020
#define   LPASS_QDSP6SS_RESET_STATUS__AXIS___S                 5
#define   LPASS_QDSP6SS_RESET_STATUS__ATBM___M   0x00000010
#define   LPASS_QDSP6SS_RESET_STATUS__ATBM___S                 4
#define   LPASS_QDSP6SS_RESET_STATUS__AHBM___M   0x00000008
#define   LPASS_QDSP6SS_RESET_STATUS__AHBM___S                 3
#define   LPASS_QDSP6SS_RESET_STATUS__AXIM___M   0x00000004
#define   LPASS_QDSP6SS_RESET_STATUS__AXIM___S                 2
#define   LPASS_QDSP6SS_RESET_STATUS__ISDB_ETM___M 0x00000002
#define   LPASS_QDSP6SS_RESET_STATUS__ISDB_ETM___S               1
#define   LPASS_QDSP6SS_RESET_STATUS__RET___M    0x00000001
#define   LPASS_QDSP6SS_RESET_STATUS__RET___S                  0
#define   LPASS_QDSP6SS_RESET_STATUS___M         0x00001FFF   
#define   LPASS_QDSP6SS_RESET_STATUS___S                       0

#define LPASS_QDSP6SS_CLAMP_CFG                   (0x17300450)
#define   LPASS_QDSP6SS_CLAMP_CFG___RWC             QCSR_REG_RW    
#define   LPASS_QDSP6SS_CLAMP_CFG___POR          0x00000000
#define   LPASS_QDSP6SS_CLAMP_CFG__CLAMP_MSS2CX___POR 0x0
#define   LPASS_QDSP6SS_CLAMP_CFG__CLAMP_QMC_MEM___POR 0x0
#define   LPASS_QDSP6SS_CLAMP_CFG__CLAMP_WL___POR 0x0
#define   LPASS_QDSP6SS_CLAMP_CFG__CLAMP_IO___POR 0x0
#define   LPASS_QDSP6SS_CLAMP_CFG__CLAMP_MSS2CX___M 0x00000008
#define   LPASS_QDSP6SS_CLAMP_CFG__CLAMP_MSS2CX___S               3
#define   LPASS_QDSP6SS_CLAMP_CFG__CLAMP_QMC_MEM___M 0x00000004
#define   LPASS_QDSP6SS_CLAMP_CFG__CLAMP_QMC_MEM___S               2
#define   LPASS_QDSP6SS_CLAMP_CFG__CLAMP_WL___M  0x00000002
#define   LPASS_QDSP6SS_CLAMP_CFG__CLAMP_WL___S                1
#define   LPASS_QDSP6SS_CLAMP_CFG__CLAMP_IO___M  0x00000001
#define   LPASS_QDSP6SS_CLAMP_CFG__CLAMP_IO___S                0
#define   LPASS_QDSP6SS_CLAMP_CFG___M            0x0000000F   
#define   LPASS_QDSP6SS_CLAMP_CFG___S                          0

#define LPASS_QDSP6SS_CLAMP_CMD                   (0x17300454)
#define   LPASS_QDSP6SS_CLAMP_CMD___RWC             QCSR_REG_WO    
#define   LPASS_QDSP6SS_CLAMP_CMD___POR          0x00000000
#define   LPASS_QDSP6SS_CLAMP_CMD__UPDATE_CLAMP_MSS2CX___POR 0x0
#define   LPASS_QDSP6SS_CLAMP_CMD__UPDATE_CLAMP_QMC_MEM___POR 0x0
#define   LPASS_QDSP6SS_CLAMP_CMD__UPDATE_CLAMP_WL___POR 0x0
#define   LPASS_QDSP6SS_CLAMP_CMD__UPDATE_CLAMP_IO___POR 0x0
#define   LPASS_QDSP6SS_CLAMP_CMD__UPDATE_CLAMP_MSS2CX___M 0x00000008
#define   LPASS_QDSP6SS_CLAMP_CMD__UPDATE_CLAMP_MSS2CX___S               3
#define   LPASS_QDSP6SS_CLAMP_CMD__UPDATE_CLAMP_QMC_MEM___M 0x00000004
#define   LPASS_QDSP6SS_CLAMP_CMD__UPDATE_CLAMP_QMC_MEM___S               2
#define   LPASS_QDSP6SS_CLAMP_CMD__UPDATE_CLAMP_WL___M 0x00000002
#define   LPASS_QDSP6SS_CLAMP_CMD__UPDATE_CLAMP_WL___S               1
#define   LPASS_QDSP6SS_CLAMP_CMD__UPDATE_CLAMP_IO___M 0x00000001
#define   LPASS_QDSP6SS_CLAMP_CMD__UPDATE_CLAMP_IO___S               0
#define   LPASS_QDSP6SS_CLAMP_CMD___M            0x0000000F   
#define   LPASS_QDSP6SS_CLAMP_CMD___S                          0

#define LPASS_QDSP6SS_CLAMP_STATUS                (0x17300458)
#define   LPASS_QDSP6SS_CLAMP_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_QDSP6SS_CLAMP_STATUS___POR       0x00000000
#define   LPASS_QDSP6SS_CLAMP_STATUS__CLAMP_MSS2CX___POR 0x0
#define   LPASS_QDSP6SS_CLAMP_STATUS__CLAMP_QMC_MEM___POR 0x0
#define   LPASS_QDSP6SS_CLAMP_STATUS__CLAMP_WL___POR 0x0
#define   LPASS_QDSP6SS_CLAMP_STATUS__CLAMP_IO___POR 0x0
#define   LPASS_QDSP6SS_CLAMP_STATUS__CLAMP_MSS2CX___M 0x00000008
#define   LPASS_QDSP6SS_CLAMP_STATUS__CLAMP_MSS2CX___S               3
#define   LPASS_QDSP6SS_CLAMP_STATUS__CLAMP_QMC_MEM___M 0x00000004
#define   LPASS_QDSP6SS_CLAMP_STATUS__CLAMP_QMC_MEM___S               2
#define   LPASS_QDSP6SS_CLAMP_STATUS__CLAMP_WL___M 0x00000002
#define   LPASS_QDSP6SS_CLAMP_STATUS__CLAMP_WL___S               1
#define   LPASS_QDSP6SS_CLAMP_STATUS__CLAMP_IO___M 0x00000001
#define   LPASS_QDSP6SS_CLAMP_STATUS__CLAMP_IO___S               0
#define   LPASS_QDSP6SS_CLAMP_STATUS___M         0x0000000F   
#define   LPASS_QDSP6SS_CLAMP_STATUS___S                       0

#define LPASS_QDSP6SS_CLK_CFG                     (0x17300460)
#define   LPASS_QDSP6SS_CLK_CFG___RWC               QCSR_REG_RW    
#define   LPASS_QDSP6SS_CLK_CFG___POR            0x000003FF
#define   LPASS_QDSP6SS_CLK_CFG__AXIS2___POR     0x1
#define   LPASS_QDSP6SS_CLK_CFG__CSI1___POR      0x1
#define   LPASS_QDSP6SS_CLK_CFG__CSI0___POR      0x1
#define   LPASS_QDSP6SS_CLK_CFG__AXIM2___POR     0x1
#define   LPASS_QDSP6SS_CLK_CFG__AXIS___POR      0x1
#define   LPASS_QDSP6SS_CLK_CFG__ATBM___POR      0x1
#define   LPASS_QDSP6SS_CLK_CFG__AHBM___POR      0x1
#define   LPASS_QDSP6SS_CLK_CFG__AXIM___POR      0x1
#define   LPASS_QDSP6SS_CLK_CFG__APB___POR       0x1
#define   LPASS_QDSP6SS_CLK_CFG__CORE___POR      0x1
#define   LPASS_QDSP6SS_CLK_CFG__AXIS2___M       0x00000200
#define   LPASS_QDSP6SS_CLK_CFG__AXIS2___S                     9
#define   LPASS_QDSP6SS_CLK_CFG__CSI1___M        0x00000100
#define   LPASS_QDSP6SS_CLK_CFG__CSI1___S                      8
#define   LPASS_QDSP6SS_CLK_CFG__CSI0___M        0x00000080
#define   LPASS_QDSP6SS_CLK_CFG__CSI0___S                      7
#define   LPASS_QDSP6SS_CLK_CFG__AXIM2___M       0x00000040
#define   LPASS_QDSP6SS_CLK_CFG__AXIM2___S                     6
#define   LPASS_QDSP6SS_CLK_CFG__AXIS___M        0x00000020
#define   LPASS_QDSP6SS_CLK_CFG__AXIS___S                      5
#define   LPASS_QDSP6SS_CLK_CFG__ATBM___M        0x00000010
#define   LPASS_QDSP6SS_CLK_CFG__ATBM___S                      4
#define   LPASS_QDSP6SS_CLK_CFG__AHBM___M        0x00000008
#define   LPASS_QDSP6SS_CLK_CFG__AHBM___S                      3
#define   LPASS_QDSP6SS_CLK_CFG__AXIM___M        0x00000004
#define   LPASS_QDSP6SS_CLK_CFG__AXIM___S                      2
#define   LPASS_QDSP6SS_CLK_CFG__APB___M         0x00000002
#define   LPASS_QDSP6SS_CLK_CFG__APB___S                       1
#define   LPASS_QDSP6SS_CLK_CFG__CORE___M        0x00000001
#define   LPASS_QDSP6SS_CLK_CFG__CORE___S                      0
#define   LPASS_QDSP6SS_CLK_CFG___M              0x000003FF   
#define   LPASS_QDSP6SS_CLK_CFG___S                            0

#define LPASS_QDSP6SS_CLK_CMD                     (0x17300464)
#define   LPASS_QDSP6SS_CLK_CMD___RWC               QCSR_REG_WO    
#define   LPASS_QDSP6SS_CLK_CMD___POR            0x00000000
#define   LPASS_QDSP6SS_CLK_CMD__UPDATE_CLK___POR 0x0
#define   LPASS_QDSP6SS_CLK_CMD__UPDATE_CLK___M  0x00000001
#define   LPASS_QDSP6SS_CLK_CMD__UPDATE_CLK___S                0
#define   LPASS_QDSP6SS_CLK_CMD___M              0x00000001   
#define   LPASS_QDSP6SS_CLK_CMD___S                            0

#define LPASS_QDSP6SS_CLK_STATUS                  (0x17300468)
#define   LPASS_QDSP6SS_CLK_STATUS___RWC            QCSR_REG_RO    
#define   LPASS_QDSP6SS_CLK_STATUS___POR         0x000003FF
#define   LPASS_QDSP6SS_CLK_STATUS__AXIS2___POR  0x1
#define   LPASS_QDSP6SS_CLK_STATUS__CSI1___POR   0x1
#define   LPASS_QDSP6SS_CLK_STATUS__CSI0___POR   0x1
#define   LPASS_QDSP6SS_CLK_STATUS__AXIM2___POR  0x1
#define   LPASS_QDSP6SS_CLK_STATUS__AXIS___POR   0x1
#define   LPASS_QDSP6SS_CLK_STATUS__ATBM___POR   0x1
#define   LPASS_QDSP6SS_CLK_STATUS__AHBM___POR   0x1
#define   LPASS_QDSP6SS_CLK_STATUS__AXIM___POR   0x1
#define   LPASS_QDSP6SS_CLK_STATUS__APB___POR    0x1
#define   LPASS_QDSP6SS_CLK_STATUS__CORE___POR   0x1
#define   LPASS_QDSP6SS_CLK_STATUS__AXIS2___M    0x00000200
#define   LPASS_QDSP6SS_CLK_STATUS__AXIS2___S                  9
#define   LPASS_QDSP6SS_CLK_STATUS__CSI1___M     0x00000100
#define   LPASS_QDSP6SS_CLK_STATUS__CSI1___S                   8
#define   LPASS_QDSP6SS_CLK_STATUS__CSI0___M     0x00000080
#define   LPASS_QDSP6SS_CLK_STATUS__CSI0___S                   7
#define   LPASS_QDSP6SS_CLK_STATUS__AXIM2___M    0x00000040
#define   LPASS_QDSP6SS_CLK_STATUS__AXIM2___S                  6
#define   LPASS_QDSP6SS_CLK_STATUS__AXIS___M     0x00000020
#define   LPASS_QDSP6SS_CLK_STATUS__AXIS___S                   5
#define   LPASS_QDSP6SS_CLK_STATUS__ATBM___M     0x00000010
#define   LPASS_QDSP6SS_CLK_STATUS__ATBM___S                   4
#define   LPASS_QDSP6SS_CLK_STATUS__AHBM___M     0x00000008
#define   LPASS_QDSP6SS_CLK_STATUS__AHBM___S                   3
#define   LPASS_QDSP6SS_CLK_STATUS__AXIM___M     0x00000004
#define   LPASS_QDSP6SS_CLK_STATUS__AXIM___S                   2
#define   LPASS_QDSP6SS_CLK_STATUS__APB___M      0x00000002
#define   LPASS_QDSP6SS_CLK_STATUS__APB___S                    1
#define   LPASS_QDSP6SS_CLK_STATUS__CORE___M     0x00000001
#define   LPASS_QDSP6SS_CLK_STATUS__CORE___S                   0
#define   LPASS_QDSP6SS_CLK_STATUS___M           0x000003FF   
#define   LPASS_QDSP6SS_CLK_STATUS___S                         0

#define LPASS_QDSP6SS_CP_PWR_CTL                  (0x17300500)
#define   LPASS_QDSP6SS_CP_PWR_CTL___RWC            QCSR_REG_RW    
#define   LPASS_QDSP6SS_CP_PWR_CTL___POR         0x00000011
#define   LPASS_QDSP6SS_CP_PWR_CTL__CLAMP_QMC_MEM___POR 0x1
#define   LPASS_QDSP6SS_CP_PWR_CTL__LDO_2PASS_ON___POR 0x0
#define   LPASS_QDSP6SS_CP_PWR_CTL__SHUNT_BHS_ON___POR 0x0
#define   LPASS_QDSP6SS_CP_PWR_CTL__CLAMP_IO___POR 0x1
#define   LPASS_QDSP6SS_CP_PWR_CTL__CLAMP_QMC_MEM___M 0x00000010
#define   LPASS_QDSP6SS_CP_PWR_CTL__CLAMP_QMC_MEM___S               4
#define   LPASS_QDSP6SS_CP_PWR_CTL__LDO_2PASS_ON___M 0x00000008
#define   LPASS_QDSP6SS_CP_PWR_CTL__LDO_2PASS_ON___S               3
#define   LPASS_QDSP6SS_CP_PWR_CTL__SHUNT_BHS_ON___M 0x00000004
#define   LPASS_QDSP6SS_CP_PWR_CTL__SHUNT_BHS_ON___S               2
#define   LPASS_QDSP6SS_CP_PWR_CTL__CLAMP_IO___M 0x00000001
#define   LPASS_QDSP6SS_CP_PWR_CTL__CLAMP_IO___S               0
#define   LPASS_QDSP6SS_CP_PWR_CTL___M           0x0000001D   
#define   LPASS_QDSP6SS_CP_PWR_CTL___S                         0

#define LPASS_QDSP6SS_CP_RESET                    (0x17300504)
#define   LPASS_QDSP6SS_CP_RESET___RWC              QCSR_REG_RW    
#define   LPASS_QDSP6SS_CP_RESET___POR           0x00000001
#define   LPASS_QDSP6SS_CP_RESET__ARES___POR     0x1
#define   LPASS_QDSP6SS_CP_RESET__ARES___M       0x00000001
#define   LPASS_QDSP6SS_CP_RESET__ARES___S                     0
#define   LPASS_QDSP6SS_CP_RESET___M             0x00000001   
#define   LPASS_QDSP6SS_CP_RESET___S                           0

#define LPASS_QDSP6SS_CP_CLK_CTL                  (0x17300508)
#define   LPASS_QDSP6SS_CP_CLK_CTL___RWC            QCSR_REG_RW    
#define   LPASS_QDSP6SS_CP_CLK_CTL___POR         0x00000000
#define   LPASS_QDSP6SS_CP_CLK_CTL__CLK_ENA___POR 0x0
#define   LPASS_QDSP6SS_CP_CLK_CTL__CLK_ENA___M  0x00000001
#define   LPASS_QDSP6SS_CP_CLK_CTL__CLK_ENA___S                0
#define   LPASS_QDSP6SS_CP_CLK_CTL___M           0x00000001   
#define   LPASS_QDSP6SS_CP_CLK_CTL___S                         0

#define LPASS_QDSP6SS_CP_BHS_CFG                  (0x17300510)
#define   LPASS_QDSP6SS_CP_BHS_CFG___RWC            QCSR_REG_RW    
#define   LPASS_QDSP6SS_CP_BHS_CFG___POR         0x00000000
#define   LPASS_QDSP6SS_CP_BHS_CFG__BHS_ON___POR 0x0
#define   LPASS_QDSP6SS_CP_BHS_CFG__BHS_ON___M   0x00000001
#define   LPASS_QDSP6SS_CP_BHS_CFG__BHS_ON___S                 0
#define   LPASS_QDSP6SS_CP_BHS_CFG___M           0x00000001   
#define   LPASS_QDSP6SS_CP_BHS_CFG___S                         0

#define LPASS_QDSP6SS_CP_BHS_CMD                  (0x17300514)
#define   LPASS_QDSP6SS_CP_BHS_CMD___RWC            QCSR_REG_WO    
#define   LPASS_QDSP6SS_CP_BHS_CMD___POR         0x00000000
#define   LPASS_QDSP6SS_CP_BHS_CMD__UPDATE___POR 0x0
#define   LPASS_QDSP6SS_CP_BHS_CMD__UPDATE___M   0x00000001
#define   LPASS_QDSP6SS_CP_BHS_CMD__UPDATE___S                 0
#define   LPASS_QDSP6SS_CP_BHS_CMD___M           0x00000001   
#define   LPASS_QDSP6SS_CP_BHS_CMD___S                         0

#define LPASS_QDSP6SS_CP_BHS_STATUS               (0x17300518)
#define   LPASS_QDSP6SS_CP_BHS_STATUS___RWC         QCSR_REG_RO    
#define   LPASS_QDSP6SS_CP_BHS_STATUS___POR      0x00000000
#define   LPASS_QDSP6SS_CP_BHS_STATUS__BHS_ON___POR 0x0
#define   LPASS_QDSP6SS_CP_BHS_STATUS__BHS_ON___M 0x00000001
#define   LPASS_QDSP6SS_CP_BHS_STATUS__BHS_ON___S               0
#define   LPASS_QDSP6SS_CP_BHS_STATUS___M        0x00000001   
#define   LPASS_QDSP6SS_CP_BHS_STATUS___S                      0

#define LPASS_QDSP6SS_CPMEM_CFG                   (0x17300520)
#define   LPASS_QDSP6SS_CPMEM_CFG___RWC             QCSR_REG_RW    
#define   LPASS_QDSP6SS_CPMEM_CFG___POR          0x00000000
#define   LPASS_QDSP6SS_CPMEM_CFG__VTCM_SLP_RET_N___POR 0x0
#define   LPASS_QDSP6SS_CPMEM_CFG__VTCM_SLP_NRET_N___POR 0x0
#define   LPASS_QDSP6SS_CPMEM_CFG__VTCM_SLP_RET_N___M 0x00000002
#define   LPASS_QDSP6SS_CPMEM_CFG__VTCM_SLP_RET_N___S               1
#define   LPASS_QDSP6SS_CPMEM_CFG__VTCM_SLP_NRET_N___M 0x00000001
#define   LPASS_QDSP6SS_CPMEM_CFG__VTCM_SLP_NRET_N___S               0
#define   LPASS_QDSP6SS_CPMEM_CFG___M            0x00000003   
#define   LPASS_QDSP6SS_CPMEM_CFG___S                          0

#define LPASS_QDSP6SS_CPMEM_CMD                   (0x17300524)
#define   LPASS_QDSP6SS_CPMEM_CMD___RWC             QCSR_REG_WO    
#define   LPASS_QDSP6SS_CPMEM_CMD___POR          0x00000000
#define   LPASS_QDSP6SS_CPMEM_CMD__UPDATE_VTCM_SLP_RET_N___POR 0x0
#define   LPASS_QDSP6SS_CPMEM_CMD__UPDATE_VTCM_SLP_NRET_N___POR 0x0
#define   LPASS_QDSP6SS_CPMEM_CMD__UPDATE_VTCM_SLP_RET_N___M 0x00000002
#define   LPASS_QDSP6SS_CPMEM_CMD__UPDATE_VTCM_SLP_RET_N___S               1
#define   LPASS_QDSP6SS_CPMEM_CMD__UPDATE_VTCM_SLP_NRET_N___M 0x00000001
#define   LPASS_QDSP6SS_CPMEM_CMD__UPDATE_VTCM_SLP_NRET_N___S               0
#define   LPASS_QDSP6SS_CPMEM_CMD___M            0x00000003   
#define   LPASS_QDSP6SS_CPMEM_CMD___S                          0

#define LPASS_QDSP6SS_CPMEM_STATUS                (0x17300528)
#define   LPASS_QDSP6SS_CPMEM_STATUS___RWC          QCSR_REG_RO    
#define   LPASS_QDSP6SS_CPMEM_STATUS___POR       0x00000000
#define   LPASS_QDSP6SS_CPMEM_STATUS__VTCM_SLP_RET_N___POR 0x0
#define   LPASS_QDSP6SS_CPMEM_STATUS__VTCM_SLP_NRET_N___POR 0x0
#define   LPASS_QDSP6SS_CPMEM_STATUS__VTCM_SLP_RET_N___M 0x00000002
#define   LPASS_QDSP6SS_CPMEM_STATUS__VTCM_SLP_RET_N___S               1
#define   LPASS_QDSP6SS_CPMEM_STATUS__VTCM_SLP_NRET_N___M 0x00000001
#define   LPASS_QDSP6SS_CPMEM_STATUS__VTCM_SLP_NRET_N___S               0
#define   LPASS_QDSP6SS_CPMEM_STATUS___M         0x00000003   
#define   LPASS_QDSP6SS_CPMEM_STATUS___S                       0

#define LPASS_QDSP6SS_TEST_BUS_CTL                (0x17302000)
#define   LPASS_QDSP6SS_TEST_BUS_CTL___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_TEST_BUS_CTL___POR       0x00000000
#define   LPASS_QDSP6SS_TEST_BUS_CTL__SPARE_CFG___POR 0x00
#define   LPASS_QDSP6SS_TEST_BUS_CTL__HWE_INV___POR 0x0
#define   LPASS_QDSP6SS_TEST_BUS_CTL__HWE_SEL___POR 0x00
#define   LPASS_QDSP6SS_TEST_BUS_CTL__TESTBUS_EN___POR 0x0
#define   LPASS_QDSP6SS_TEST_BUS_CTL__Q6_SEL___POR 0x0
#define   LPASS_QDSP6SS_TEST_BUS_CTL__SEL___POR  0x0000
#define   LPASS_QDSP6SS_TEST_BUS_CTL__SPARE_CFG___M 0xFF000000
#define   LPASS_QDSP6SS_TEST_BUS_CTL__SPARE_CFG___S              24
#define   LPASS_QDSP6SS_TEST_BUS_CTL__HWE_INV___M 0x00800000
#define   LPASS_QDSP6SS_TEST_BUS_CTL__HWE_INV___S              23
#define   LPASS_QDSP6SS_TEST_BUS_CTL__HWE_SEL___M 0x007C0000
#define   LPASS_QDSP6SS_TEST_BUS_CTL__HWE_SEL___S              18
#define   LPASS_QDSP6SS_TEST_BUS_CTL__TESTBUS_EN___M 0x00020000
#define   LPASS_QDSP6SS_TEST_BUS_CTL__TESTBUS_EN___S              17
#define   LPASS_QDSP6SS_TEST_BUS_CTL__Q6_SEL___M 0x00010000
#define   LPASS_QDSP6SS_TEST_BUS_CTL__Q6_SEL___S              16
#define   LPASS_QDSP6SS_TEST_BUS_CTL__SEL___M    0x0000FFFF
#define   LPASS_QDSP6SS_TEST_BUS_CTL__SEL___S                  0
#define   LPASS_QDSP6SS_TEST_BUS_CTL___M         0xFFFFFFFF   
#define   LPASS_QDSP6SS_TEST_BUS_CTL___S                       0

#define LPASS_QDSP6SS_TEST_BUS_VALUE              (0x17302004)
#define   LPASS_QDSP6SS_TEST_BUS_VALUE___RWC        QCSR_REG_RO    
#define   LPASS_QDSP6SS_TEST_BUS_VALUE___POR     0x00000000
#define   LPASS_QDSP6SS_TEST_BUS_VALUE__VALUE___POR 0x00000000
#define   LPASS_QDSP6SS_TEST_BUS_VALUE__VALUE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_TEST_BUS_VALUE__VALUE___S               0
#define   LPASS_QDSP6SS_TEST_BUS_VALUE___M       0xFFFFFFFF   
#define   LPASS_QDSP6SS_TEST_BUS_VALUE___S                     0

#define LPASS_QDSP6SS_TEST_BUS_WDATA              (0x17302008)
#define   LPASS_QDSP6SS_TEST_BUS_WDATA___RWC        QCSR_REG_RW    
#define   LPASS_QDSP6SS_TEST_BUS_WDATA___POR     0x00000000
#define   LPASS_QDSP6SS_TEST_BUS_WDATA__VALUE___POR 0x00000000
#define   LPASS_QDSP6SS_TEST_BUS_WDATA__VALUE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_TEST_BUS_WDATA__VALUE___S               0
#define   LPASS_QDSP6SS_TEST_BUS_WDATA___M       0xFFFFFFFF   
#define   LPASS_QDSP6SS_TEST_BUS_WDATA___S                     0

#define LPASS_QDSP6SS_PWRDBG_CTL                  (0x1730200C)
#define   LPASS_QDSP6SS_PWRDBG_CTL___RWC            QCSR_REG_RW    
#define   LPASS_QDSP6SS_PWRDBG_CTL___POR         0x00000000
#define   LPASS_QDSP6SS_PWRDBG_CTL__ENA___POR    0x0
#define   LPASS_QDSP6SS_PWRDBG_CTL__ENA___M      0x00000001
#define   LPASS_QDSP6SS_PWRDBG_CTL__ENA___S                    0
#define   LPASS_QDSP6SS_PWRDBG_CTL___M           0x00000001   
#define   LPASS_QDSP6SS_PWRDBG_CTL___S                         0

#define LPASS_QDSP6SS_TEST_CLK_CTL                (0x17302010)
#define   LPASS_QDSP6SS_TEST_CLK_CTL___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_TEST_CLK_CTL___POR       0x00000000
#define   LPASS_QDSP6SS_TEST_CLK_CTL__Q6_DBG_CLK_EN___POR 0x0
#define   LPASS_QDSP6SS_TEST_CLK_CTL__Q6_DBG_CLK_INV___POR 0x0
#define   LPASS_QDSP6SS_TEST_CLK_CTL__DBG_CLK_SEL___POR 0x00
#define   LPASS_QDSP6SS_TEST_CLK_CTL__Q6_DBG_CLK_EN___M 0x00000040
#define   LPASS_QDSP6SS_TEST_CLK_CTL__Q6_DBG_CLK_EN___S               6
#define   LPASS_QDSP6SS_TEST_CLK_CTL__Q6_DBG_CLK_INV___M 0x00000020
#define   LPASS_QDSP6SS_TEST_CLK_CTL__Q6_DBG_CLK_INV___S               5
#define   LPASS_QDSP6SS_TEST_CLK_CTL__DBG_CLK_SEL___M 0x0000001F
#define   LPASS_QDSP6SS_TEST_CLK_CTL__DBG_CLK_SEL___S               0
#define   LPASS_QDSP6SS_TEST_CLK_CTL___M         0x0000007F   
#define   LPASS_QDSP6SS_TEST_CLK_CTL___S                       0

#define LPASS_QDSP6SS_BHS_TEST                    (0x17302014)
#define   LPASS_QDSP6SS_BHS_TEST___RWC              QCSR_REG_RW    
#define   LPASS_QDSP6SS_BHS_TEST___POR           0x00000000
#define   LPASS_QDSP6SS_BHS_TEST__INSTANT_ON___POR 0x0
#define   LPASS_QDSP6SS_BHS_TEST__INSTANT_ON___M 0x00000001
#define   LPASS_QDSP6SS_BHS_TEST__INSTANT_ON___S               0
#define   LPASS_QDSP6SS_BHS_TEST___M             0x00000001   
#define   LPASS_QDSP6SS_BHS_TEST___S                           0

#define LPASS_QDSP6SS_ZMEAS_CONFIG                (0x17302018)
#define   LPASS_QDSP6SS_ZMEAS_CONFIG___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_ZMEAS_CONFIG___POR       0x00000000
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_COUNT___POR 0x00000
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__MUX_SEL___POR 0x0
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_CLK_R_ENA___POR 0x0
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_CGC_EN___POR 0x0
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_BYPASS___POR 0x0
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_SW_RESET___POR 0x0
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_COUNT___M 0x00FFFFE0
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_COUNT___S               5
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__MUX_SEL___M 0x00000010
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__MUX_SEL___S               4
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_CLK_R_ENA___M 0x00000008
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_CLK_R_ENA___S               3
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_CGC_EN___M 0x00000004
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_CGC_EN___S               2
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_BYPASS___M 0x00000002
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_BYPASS___S               1
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_SW_RESET___M 0x00000001
#define   LPASS_QDSP6SS_ZMEAS_CONFIG__ZMEAS_SW_RESET___S               0
#define   LPASS_QDSP6SS_ZMEAS_CONFIG___M         0x00FFFFFF   
#define   LPASS_QDSP6SS_ZMEAS_CONFIG___S                       0

#define LPASS_QDSP6SS_CORE_STATUS                 (0x17302028)
#define   LPASS_QDSP6SS_CORE_STATUS___RWC           QCSR_REG_RO    
#define   LPASS_QDSP6SS_CORE_STATUS___POR        0x00000000
#define   LPASS_QDSP6SS_CORE_STATUS__CP0_IDLE___POR 0x0
#define   LPASS_QDSP6SS_CORE_STATUS__CORE_IN_SLEEP___POR 0x0
#define   LPASS_QDSP6SS_CORE_STATUS__CORE_STATE___POR 0x0
#define   LPASS_QDSP6SS_CORE_STATUS__CP0_IDLE___M 0x00000004
#define   LPASS_QDSP6SS_CORE_STATUS__CP0_IDLE___S               2
#define   LPASS_QDSP6SS_CORE_STATUS__CORE_IN_SLEEP___M 0x00000002
#define   LPASS_QDSP6SS_CORE_STATUS__CORE_IN_SLEEP___S               1
#define   LPASS_QDSP6SS_CORE_STATUS__CORE_STATE___M 0x00000001
#define   LPASS_QDSP6SS_CORE_STATUS__CORE_STATE___S               0
#define   LPASS_QDSP6SS_CORE_STATUS___M          0x00000007   
#define   LPASS_QDSP6SS_CORE_STATUS___S                        0

#define LPASS_QDSP6SS_MEM_DEBUG                   (0x17302030)
#define   LPASS_QDSP6SS_MEM_DEBUG___RWC             QCSR_REG_RW    
#define   LPASS_QDSP6SS_MEM_DEBUG___POR          0x00000000
#define   LPASS_QDSP6SS_MEM_DEBUG__OFF___POR     0x00000000
#define   LPASS_QDSP6SS_MEM_DEBUG__OFF___M       0xFFFFFFFF
#define   LPASS_QDSP6SS_MEM_DEBUG__OFF___S                     0
#define   LPASS_QDSP6SS_MEM_DEBUG___M            0xFFFFFFFF   
#define   LPASS_QDSP6SS_MEM_DEBUG___S                          0

#define LPASS_QDSP6SS_L2MEM_DEBUG0                (0x17302034)
#define   LPASS_QDSP6SS_L2MEM_DEBUG0___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2MEM_DEBUG0___POR       0x00000000
#define   LPASS_QDSP6SS_L2MEM_DEBUG0__OFF___POR  0x00000000
#define   LPASS_QDSP6SS_L2MEM_DEBUG0__OFF___M    0xFFFFFFFF
#define   LPASS_QDSP6SS_L2MEM_DEBUG0__OFF___S                  0
#define   LPASS_QDSP6SS_L2MEM_DEBUG0___M         0xFFFFFFFF   
#define   LPASS_QDSP6SS_L2MEM_DEBUG0___S                       0

#define LPASS_QDSP6SS_L2MEM_DEBUG1                (0x17302038)
#define   LPASS_QDSP6SS_L2MEM_DEBUG1___RWC          QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2MEM_DEBUG1___POR       0x00000000
#define   LPASS_QDSP6SS_L2MEM_DEBUG1__OFF___POR  0x00000000
#define   LPASS_QDSP6SS_L2MEM_DEBUG1__OFF___M    0xFFFFFFFF
#define   LPASS_QDSP6SS_L2MEM_DEBUG1__OFF___S                  0
#define   LPASS_QDSP6SS_L2MEM_DEBUG1___M         0xFFFFFFFF   
#define   LPASS_QDSP6SS_L2MEM_DEBUG1___S                       0

#define LPASS_QDSP6SS_CPMEM_DEBUG                 (0x1730203C)
#define   LPASS_QDSP6SS_CPMEM_DEBUG___RWC           QCSR_REG_RW    
#define   LPASS_QDSP6SS_CPMEM_DEBUG___POR        0x00000000
#define   LPASS_QDSP6SS_CPMEM_DEBUG__OFF___POR   0x00000000
#define   LPASS_QDSP6SS_CPMEM_DEBUG__OFF___M     0xFFFFFFFF
#define   LPASS_QDSP6SS_CPMEM_DEBUG__OFF___S                   0
#define   LPASS_QDSP6SS_CPMEM_DEBUG___M          0xFFFFFFFF   
#define   LPASS_QDSP6SS_CPMEM_DEBUG___S                        0

#define LPASS_QDSP6SS_INSTANCE_ID                 (0x17380000)
#define   LPASS_QDSP6SS_INSTANCE_ID___RWC           QCSR_REG_RO    
#define   LPASS_QDSP6SS_INSTANCE_ID__ID___M      0x00000007
#define   LPASS_QDSP6SS_INSTANCE_ID__ID___S                    0
#define   LPASS_QDSP6SS_INSTANCE_ID___M          0x00000007   
#define   LPASS_QDSP6SS_INSTANCE_ID___S                        0

#define LPASS_QDSP6SS_CP_EFUSE_STATUS             (0x17380100)
#define   LPASS_QDSP6SS_CP_EFUSE_STATUS___RWC       QCSR_REG_RO    
#define   LPASS_QDSP6SS_CP_EFUSE_STATUS__HVX_EN___M 0x00000001
#define   LPASS_QDSP6SS_CP_EFUSE_STATUS__HVX_EN___S               0
#define   LPASS_QDSP6SS_CP_EFUSE_STATUS___M      0x00000001   
#define   LPASS_QDSP6SS_CP_EFUSE_STATUS___S                    0

#define LPASS_QDSP6SS_WDOG_RESET                  (0x17384000)
#define   LPASS_QDSP6SS_WDOG_RESET___RWC            QCSR_REG_WO    
#define   LPASS_QDSP6SS_WDOG_RESET__WDOG_RESET___M 0x00000001
#define   LPASS_QDSP6SS_WDOG_RESET__WDOG_RESET___S               0
#define   LPASS_QDSP6SS_WDOG_RESET___M           0x00000001   
#define   LPASS_QDSP6SS_WDOG_RESET___S                         0

#define LPASS_QDSP6SS_WDOG_CTL                    (0x17384004)
#define   LPASS_QDSP6SS_WDOG_CTL___RWC              QCSR_REG_RW    
#define   LPASS_QDSP6SS_WDOG_CTL___POR           0x00000004
#define   LPASS_QDSP6SS_WDOG_CTL__WDOG_TO_NMI_EN___POR 0x1
#define   LPASS_QDSP6SS_WDOG_CTL__UNMASKED_INT_EN___POR 0x0
#define   LPASS_QDSP6SS_WDOG_CTL__ENABLE___POR   0x0
#define   LPASS_QDSP6SS_WDOG_CTL__WDOG_TO_NMI_EN___M 0x00000004
#define   LPASS_QDSP6SS_WDOG_CTL__WDOG_TO_NMI_EN___S               2
#define   LPASS_QDSP6SS_WDOG_CTL__UNMASKED_INT_EN___M 0x00000002
#define   LPASS_QDSP6SS_WDOG_CTL__UNMASKED_INT_EN___S               1
#define   LPASS_QDSP6SS_WDOG_CTL__ENABLE___M     0x00000001
#define   LPASS_QDSP6SS_WDOG_CTL__ENABLE___S                   0
#define   LPASS_QDSP6SS_WDOG_CTL___M             0x00000007   
#define   LPASS_QDSP6SS_WDOG_CTL___S                           0

#define LPASS_QDSP6SS_WDOG_STATUS                 (0x17384008)
#define   LPASS_QDSP6SS_WDOG_STATUS___RWC           QCSR_REG_RO    
#define   LPASS_QDSP6SS_WDOG_STATUS___POR        0x00000000
#define   LPASS_QDSP6SS_WDOG_STATUS__RESET_SYNC_STATUS___POR 0x0
#define   LPASS_QDSP6SS_WDOG_STATUS__BITE_TIME_SYNC_STATUS___POR 0x0
#define   LPASS_QDSP6SS_WDOG_STATUS__BARK_TIME_SYNC_STATUS___POR 0x0
#define   LPASS_QDSP6SS_WDOG_STATUS__NMI_TIME_SYNC_STATUS___POR 0x0
#define   LPASS_QDSP6SS_WDOG_STATUS__TEST_LOAD_SYNC_STATUS___POR 0x0
#define   LPASS_QDSP6SS_WDOG_STATUS__WDOG_COUNT___POR 0x00000
#define   LPASS_QDSP6SS_WDOG_STATUS__WDOG_EXPIRED_STATUS___POR 0x0
#define   LPASS_QDSP6SS_WDOG_STATUS__RESET_SYNC_STATUS___M 0x80000000
#define   LPASS_QDSP6SS_WDOG_STATUS__RESET_SYNC_STATUS___S              31
#define   LPASS_QDSP6SS_WDOG_STATUS__BITE_TIME_SYNC_STATUS___M 0x40000000
#define   LPASS_QDSP6SS_WDOG_STATUS__BITE_TIME_SYNC_STATUS___S              30
#define   LPASS_QDSP6SS_WDOG_STATUS__BARK_TIME_SYNC_STATUS___M 0x20000000
#define   LPASS_QDSP6SS_WDOG_STATUS__BARK_TIME_SYNC_STATUS___S              29
#define   LPASS_QDSP6SS_WDOG_STATUS__NMI_TIME_SYNC_STATUS___M 0x10000000
#define   LPASS_QDSP6SS_WDOG_STATUS__NMI_TIME_SYNC_STATUS___S              28
#define   LPASS_QDSP6SS_WDOG_STATUS__TEST_LOAD_SYNC_STATUS___M 0x08000000
#define   LPASS_QDSP6SS_WDOG_STATUS__TEST_LOAD_SYNC_STATUS___S              27
#define   LPASS_QDSP6SS_WDOG_STATUS__WDOG_COUNT___M 0x001FFFFE
#define   LPASS_QDSP6SS_WDOG_STATUS__WDOG_COUNT___S               1
#define   LPASS_QDSP6SS_WDOG_STATUS__WDOG_EXPIRED_STATUS___M 0x00000001
#define   LPASS_QDSP6SS_WDOG_STATUS__WDOG_EXPIRED_STATUS___S               0
#define   LPASS_QDSP6SS_WDOG_STATUS___M          0xF81FFFFF   
#define   LPASS_QDSP6SS_WDOG_STATUS___S                        0

#define LPASS_QDSP6SS_WDOG_BARK_TIME              (0x1738400C)
#define   LPASS_QDSP6SS_WDOG_BARK_TIME___RWC        QCSR_REG_RW    
#define   LPASS_QDSP6SS_WDOG_BARK_TIME___POR     0x00000000
#define   LPASS_QDSP6SS_WDOG_BARK_TIME__DATA___POR 0x00000
#define   LPASS_QDSP6SS_WDOG_BARK_TIME__DATA___M 0x000FFFFF
#define   LPASS_QDSP6SS_WDOG_BARK_TIME__DATA___S               0
#define   LPASS_QDSP6SS_WDOG_BARK_TIME___M       0x000FFFFF   
#define   LPASS_QDSP6SS_WDOG_BARK_TIME___S                     0

#define LPASS_QDSP6SS_WDOG_BITE_TIME              (0x17384010)
#define   LPASS_QDSP6SS_WDOG_BITE_TIME___RWC        QCSR_REG_RW    
#define   LPASS_QDSP6SS_WDOG_BITE_TIME___POR     0x00000000
#define   LPASS_QDSP6SS_WDOG_BITE_TIME__DATA___POR 0x00000
#define   LPASS_QDSP6SS_WDOG_BITE_TIME__DATA___M 0x000FFFFF
#define   LPASS_QDSP6SS_WDOG_BITE_TIME__DATA___S               0
#define   LPASS_QDSP6SS_WDOG_BITE_TIME___M       0x000FFFFF   
#define   LPASS_QDSP6SS_WDOG_BITE_TIME___S                     0

#define LPASS_QDSP6SS_WDOG_NMI_TIME               (0x17384014)
#define   LPASS_QDSP6SS_WDOG_NMI_TIME___RWC         QCSR_REG_RW    
#define   LPASS_QDSP6SS_WDOG_NMI_TIME___POR      0x00000000
#define   LPASS_QDSP6SS_WDOG_NMI_TIME__DATA___POR 0x00000
#define   LPASS_QDSP6SS_WDOG_NMI_TIME__DATA___M  0x000FFFFF
#define   LPASS_QDSP6SS_WDOG_NMI_TIME__DATA___S                0
#define   LPASS_QDSP6SS_WDOG_NMI_TIME___M        0x000FFFFF   
#define   LPASS_QDSP6SS_WDOG_NMI_TIME___S                      0

#define LPASS_QDSP6SS_WDOG_TEST_LOAD              (0x17384018)
#define   LPASS_QDSP6SS_WDOG_TEST_LOAD___RWC        QCSR_REG_WO    
#define   LPASS_QDSP6SS_WDOG_TEST_LOAD__LOAD___M 0x00000001
#define   LPASS_QDSP6SS_WDOG_TEST_LOAD__LOAD___S               0
#define   LPASS_QDSP6SS_WDOG_TEST_LOAD___M       0x00000001   
#define   LPASS_QDSP6SS_WDOG_TEST_LOAD___S                     0

#define LPASS_QDSP6SS_WDOG_TEST                   (0x1738401C)
#define   LPASS_QDSP6SS_WDOG_TEST___RWC             QCSR_REG_RW    
#define   LPASS_QDSP6SS_WDOG_TEST___POR          0x00000000
#define   LPASS_QDSP6SS_WDOG_TEST__SYNC_STATUS___POR 0x0
#define   LPASS_QDSP6SS_WDOG_TEST__LOAD_VALUE___POR 0x00000
#define   LPASS_QDSP6SS_WDOG_TEST__SYNC_STATUS___M 0x00100000
#define   LPASS_QDSP6SS_WDOG_TEST__SYNC_STATUS___S              20
#define   LPASS_QDSP6SS_WDOG_TEST__LOAD_VALUE___M 0x000FFFFF
#define   LPASS_QDSP6SS_WDOG_TEST__LOAD_VALUE___S               0
#define   LPASS_QDSP6SS_WDOG_TEST___M            0x001FFFFF   
#define   LPASS_QDSP6SS_WDOG_TEST___S                          0

#define LPASS_QDSP6SS_GLBCNT_TRIG_CFG             (0x17384100)
#define   LPASS_QDSP6SS_GLBCNT_TRIG_CFG___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_GLBCNT_TRIG_CFG___POR    0x00000008
#define   LPASS_QDSP6SS_GLBCNT_TRIG_CFG__MAX_COUNT___POR 0x4
#define   LPASS_QDSP6SS_GLBCNT_TRIG_CFG__DISABLE___POR 0x0
#define   LPASS_QDSP6SS_GLBCNT_TRIG_CFG__MAX_COUNT___M 0x0000000E
#define   LPASS_QDSP6SS_GLBCNT_TRIG_CFG__MAX_COUNT___S               1
#define   LPASS_QDSP6SS_GLBCNT_TRIG_CFG__DISABLE___M 0x00000001
#define   LPASS_QDSP6SS_GLBCNT_TRIG_CFG__DISABLE___S               0
#define   LPASS_QDSP6SS_GLBCNT_TRIG_CFG___M      0x0000000F   
#define   LPASS_QDSP6SS_GLBCNT_TRIG_CFG___S                    0

#define LPASS_QDSP6SS_TS_m_EN(m)         (0x17385000+0x10*(m))
#define   LPASS_QDSP6SS_TS_m_EN_mMIN 0    
#define   LPASS_QDSP6SS_TS_m_EN_mMAX 3    
#define   LPASS_QDSP6SS_TS_m_EN_ELEM 4    
#define   LPASS_QDSP6SS_TS_m_EN___RWC               QCSR_REG_RW    
#define   LPASS_QDSP6SS_TS_m_EN___POR            0x00000000
#define   LPASS_QDSP6SS_TS_m_EN__MODE___POR      0x0
#define   LPASS_QDSP6SS_TS_m_EN__CLEAR___POR     0x0
#define   LPASS_QDSP6SS_TS_m_EN__EN___POR        0x0
#define   LPASS_QDSP6SS_TS_m_EN__MODE___M        0x00000004
#define   LPASS_QDSP6SS_TS_m_EN__MODE___S                      2
#define   LPASS_QDSP6SS_TS_m_EN__CLEAR___M       0x00000002
#define   LPASS_QDSP6SS_TS_m_EN__CLEAR___S                     1
#define   LPASS_QDSP6SS_TS_m_EN__EN___M          0x00000001
#define   LPASS_QDSP6SS_TS_m_EN__EN___S                        0
#define   LPASS_QDSP6SS_TS_m_EN___M              0x00000007   
#define   LPASS_QDSP6SS_TS_m_EN___S                            0
#define LPASS_QDSP6SS_TS_0_EN                     (0x17385000)
#define   LPASS_QDSP6SS_TS_0_EN___RWC               QCSR_REG_RW    
#define   LPASS_QDSP6SS_TS_0_EN__MODE___M        0x00000004
#define   LPASS_QDSP6SS_TS_0_EN__MODE___S                      2
#define   LPASS_QDSP6SS_TS_0_EN__CLEAR___M       0x00000002
#define   LPASS_QDSP6SS_TS_0_EN__CLEAR___S                     1
#define   LPASS_QDSP6SS_TS_0_EN__EN___M          0x00000001
#define   LPASS_QDSP6SS_TS_0_EN__EN___S                        0
#define LPASS_QDSP6SS_TS_1_EN                     (0x17385010)
#define   LPASS_QDSP6SS_TS_1_EN___RWC               QCSR_REG_RW    
#define   LPASS_QDSP6SS_TS_1_EN__MODE___M        0x00000004
#define   LPASS_QDSP6SS_TS_1_EN__MODE___S                      2
#define   LPASS_QDSP6SS_TS_1_EN__CLEAR___M       0x00000002
#define   LPASS_QDSP6SS_TS_1_EN__CLEAR___S                     1
#define   LPASS_QDSP6SS_TS_1_EN__EN___M          0x00000001
#define   LPASS_QDSP6SS_TS_1_EN__EN___S                        0
#define LPASS_QDSP6SS_TS_2_EN                     (0x17385020)
#define   LPASS_QDSP6SS_TS_2_EN___RWC               QCSR_REG_RW    
#define   LPASS_QDSP6SS_TS_2_EN__MODE___M        0x00000004
#define   LPASS_QDSP6SS_TS_2_EN__MODE___S                      2
#define   LPASS_QDSP6SS_TS_2_EN__CLEAR___M       0x00000002
#define   LPASS_QDSP6SS_TS_2_EN__CLEAR___S                     1
#define   LPASS_QDSP6SS_TS_2_EN__EN___M          0x00000001
#define   LPASS_QDSP6SS_TS_2_EN__EN___S                        0
#define LPASS_QDSP6SS_TS_3_EN                     (0x17385030)
#define   LPASS_QDSP6SS_TS_3_EN___RWC               QCSR_REG_RW    
#define   LPASS_QDSP6SS_TS_3_EN__MODE___M        0x00000004
#define   LPASS_QDSP6SS_TS_3_EN__MODE___S                      2
#define   LPASS_QDSP6SS_TS_3_EN__CLEAR___M       0x00000002
#define   LPASS_QDSP6SS_TS_3_EN__CLEAR___S                     1
#define   LPASS_QDSP6SS_TS_3_EN__EN___M          0x00000001
#define   LPASS_QDSP6SS_TS_3_EN__EN___S                        0

#define LPASS_QDSP6SS_TS_m_STATUS(m)     (0x17385004+0x10*(m))
#define   LPASS_QDSP6SS_TS_m_STATUS_mMIN 0    
#define   LPASS_QDSP6SS_TS_m_STATUS_mMAX 3    
#define   LPASS_QDSP6SS_TS_m_STATUS_ELEM 4    
#define   LPASS_QDSP6SS_TS_m_STATUS___RWC           QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_m_STATUS___POR        0x00000000
#define   LPASS_QDSP6SS_TS_m_STATUS__OVERFLOW___POR 0x0
#define   LPASS_QDSP6SS_TS_m_STATUS__VALID___POR 0x0
#define   LPASS_QDSP6SS_TS_m_STATUS__OVERFLOW___M 0x00000100
#define   LPASS_QDSP6SS_TS_m_STATUS__OVERFLOW___S               8
#define   LPASS_QDSP6SS_TS_m_STATUS__VALID___M   0x00000001
#define   LPASS_QDSP6SS_TS_m_STATUS__VALID___S                 0
#define   LPASS_QDSP6SS_TS_m_STATUS___M          0x00000101   
#define   LPASS_QDSP6SS_TS_m_STATUS___S                        0
#define LPASS_QDSP6SS_TS_0_STATUS                 (0x17385004)
#define   LPASS_QDSP6SS_TS_0_STATUS___RWC           QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_0_STATUS__OVERFLOW___M 0x00000100
#define   LPASS_QDSP6SS_TS_0_STATUS__OVERFLOW___S               8
#define   LPASS_QDSP6SS_TS_0_STATUS__VALID___M   0x00000001
#define   LPASS_QDSP6SS_TS_0_STATUS__VALID___S                 0
#define LPASS_QDSP6SS_TS_1_STATUS                 (0x17385014)
#define   LPASS_QDSP6SS_TS_1_STATUS___RWC           QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_1_STATUS__OVERFLOW___M 0x00000100
#define   LPASS_QDSP6SS_TS_1_STATUS__OVERFLOW___S               8
#define   LPASS_QDSP6SS_TS_1_STATUS__VALID___M   0x00000001
#define   LPASS_QDSP6SS_TS_1_STATUS__VALID___S                 0
#define LPASS_QDSP6SS_TS_2_STATUS                 (0x17385024)
#define   LPASS_QDSP6SS_TS_2_STATUS___RWC           QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_2_STATUS__OVERFLOW___M 0x00000100
#define   LPASS_QDSP6SS_TS_2_STATUS__OVERFLOW___S               8
#define   LPASS_QDSP6SS_TS_2_STATUS__VALID___M   0x00000001
#define   LPASS_QDSP6SS_TS_2_STATUS__VALID___S                 0
#define LPASS_QDSP6SS_TS_3_STATUS                 (0x17385034)
#define   LPASS_QDSP6SS_TS_3_STATUS___RWC           QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_3_STATUS__OVERFLOW___M 0x00000100
#define   LPASS_QDSP6SS_TS_3_STATUS__OVERFLOW___S               8
#define   LPASS_QDSP6SS_TS_3_STATUS__VALID___M   0x00000001
#define   LPASS_QDSP6SS_TS_3_STATUS__VALID___S                 0

#define LPASS_QDSP6SS_TS_m_TIMESTAMP_L(m) (0x17385008+0x10*(m))
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_L_mMIN 0    
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_L_mMAX 3    
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_L_ELEM 4    
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_L___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_L___POR   0x00000000
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_L__DATA_L___POR 0x00000000
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_L__DATA_L___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_L__DATA_L___S               0
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_L___M     0xFFFFFFFF   
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_L___S                   0
#define LPASS_QDSP6SS_TS_0_TIMESTAMP_L            (0x17385008)
#define   LPASS_QDSP6SS_TS_0_TIMESTAMP_L___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_0_TIMESTAMP_L__DATA_L___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_TS_0_TIMESTAMP_L__DATA_L___S               0
#define LPASS_QDSP6SS_TS_1_TIMESTAMP_L            (0x17385018)
#define   LPASS_QDSP6SS_TS_1_TIMESTAMP_L___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_1_TIMESTAMP_L__DATA_L___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_TS_1_TIMESTAMP_L__DATA_L___S               0
#define LPASS_QDSP6SS_TS_2_TIMESTAMP_L            (0x17385028)
#define   LPASS_QDSP6SS_TS_2_TIMESTAMP_L___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_2_TIMESTAMP_L__DATA_L___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_TS_2_TIMESTAMP_L__DATA_L___S               0
#define LPASS_QDSP6SS_TS_3_TIMESTAMP_L            (0x17385038)
#define   LPASS_QDSP6SS_TS_3_TIMESTAMP_L___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_3_TIMESTAMP_L__DATA_L___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_TS_3_TIMESTAMP_L__DATA_L___S               0

#define LPASS_QDSP6SS_TS_m_TIMESTAMP_H(m) (0x1738500C+0x10*(m))
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_H_mMIN 0    
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_H_mMAX 3    
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_H_ELEM 4    
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_H___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_H___POR   0x00000000
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_H__DATA_H___POR 0x000000
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_H__DATA_H___M 0x00FFFFFF
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_H__DATA_H___S               0
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_H___M     0x00FFFFFF   
#define   LPASS_QDSP6SS_TS_m_TIMESTAMP_H___S                   0
#define LPASS_QDSP6SS_TS_0_TIMESTAMP_H            (0x1738500C)
#define   LPASS_QDSP6SS_TS_0_TIMESTAMP_H___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_0_TIMESTAMP_H__DATA_H___M 0x00FFFFFF
#define   LPASS_QDSP6SS_TS_0_TIMESTAMP_H__DATA_H___S               0
#define LPASS_QDSP6SS_TS_1_TIMESTAMP_H            (0x1738501C)
#define   LPASS_QDSP6SS_TS_1_TIMESTAMP_H___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_1_TIMESTAMP_H__DATA_H___M 0x00FFFFFF
#define   LPASS_QDSP6SS_TS_1_TIMESTAMP_H__DATA_H___S               0
#define LPASS_QDSP6SS_TS_2_TIMESTAMP_H            (0x1738502C)
#define   LPASS_QDSP6SS_TS_2_TIMESTAMP_H___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_2_TIMESTAMP_H__DATA_H___M 0x00FFFFFF
#define   LPASS_QDSP6SS_TS_2_TIMESTAMP_H__DATA_H___S               0
#define LPASS_QDSP6SS_TS_3_TIMESTAMP_H            (0x1738503C)
#define   LPASS_QDSP6SS_TS_3_TIMESTAMP_H___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_TS_3_TIMESTAMP_H__DATA_H___M 0x00FFFFFF
#define   LPASS_QDSP6SS_TS_3_TIMESTAMP_H__DATA_H___S               0

#define LPASS_QDSP6SS_TS_HWE_SEL                  (0x17385100)
#define   LPASS_QDSP6SS_TS_HWE_SEL___RWC            QCSR_REG_RW    
#define   LPASS_QDSP6SS_TS_HWE_SEL___POR         0x00000000
#define   LPASS_QDSP6SS_TS_HWE_SEL__MUX_SEL___POR 0x00
#define   LPASS_QDSP6SS_TS_HWE_SEL__MUX_SEL___M  0x0000001F
#define   LPASS_QDSP6SS_TS_HWE_SEL__MUX_SEL___S                0
#define   LPASS_QDSP6SS_TS_HWE_SEL___M           0x0000001F   
#define   LPASS_QDSP6SS_TS_HWE_SEL___S                         0

#define LPASS_QDSP6SS_IPC                         (0x17388000)
#define   LPASS_QDSP6SS_IPC___RWC                   QCSR_REG_WO    
#define   LPASS_QDSP6SS_IPC__INTR___M            0xFFFFFFFF
#define   LPASS_QDSP6SS_IPC__INTR___S                          0
#define   LPASS_QDSP6SS_IPC___M                  0xFFFFFFFF   
#define   LPASS_QDSP6SS_IPC___S                                0

#define LPASS_QDSP6SS_IPC1                        (0x17388004)
#define   LPASS_QDSP6SS_IPC1___RWC                  QCSR_REG_WO    
#define   LPASS_QDSP6SS_IPC1__INTR___M           0xFFFFFFFF
#define   LPASS_QDSP6SS_IPC1__INTR___S                         0
#define   LPASS_QDSP6SS_IPC1___M                 0xFFFFFFFF   
#define   LPASS_QDSP6SS_IPC1___S                               0

#define LPASS_QDSP6SS_BLOCK_INTR                  (0x1738C008)
#define   LPASS_QDSP6SS_BLOCK_INTR___RWC            QCSR_REG_RW    
#define   LPASS_QDSP6SS_BLOCK_INTR___POR         0x00000000
#define   LPASS_QDSP6SS_BLOCK_INTR__CLEAR_BLOCK___POR 0x0
#define   LPASS_QDSP6SS_BLOCK_INTR__BLOCK_STATUS___POR 0x0
#define   LPASS_QDSP6SS_BLOCK_INTR__BLOCK_INTR___POR 0x0
#define   LPASS_QDSP6SS_BLOCK_INTR__CLEAR_BLOCK___M 0x00000004
#define   LPASS_QDSP6SS_BLOCK_INTR__CLEAR_BLOCK___S               2
#define   LPASS_QDSP6SS_BLOCK_INTR__BLOCK_STATUS___M 0x00000002
#define   LPASS_QDSP6SS_BLOCK_INTR__BLOCK_STATUS___S               1
#define   LPASS_QDSP6SS_BLOCK_INTR__BLOCK_INTR___M 0x00000001
#define   LPASS_QDSP6SS_BLOCK_INTR__BLOCK_INTR___S               0
#define   LPASS_QDSP6SS_BLOCK_INTR___M           0x00000007   
#define   LPASS_QDSP6SS_BLOCK_INTR___S                         0

#define LPASS_QDSP6SS_SLPC_CFG                    (0x1738C01C)
#define   LPASS_QDSP6SS_SLPC_CFG___RWC              QCSR_REG_RW    
#define   LPASS_QDSP6SS_SLPC_CFG___POR           0x0000DAA0
#define   LPASS_QDSP6SS_SLPC_CFG__STAGGER_LKAD_DIS___POR 0x1
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_FAST_STAGGER___POR 0x1
#define   LPASS_QDSP6SS_SLPC_CFG__IDLE_CORE_CLK_EN___POR 0x0
#define   LPASS_QDSP6SS_SLPC_CFG__EXTHW_WAKE_EN___POR 0x1
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_PU_PERI_STAGGER___POR 0x1
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_PD_PERI_STAGGER___POR 0x0
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_PU_ARRY_STAGGER___POR 0x1
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_PD_ARRY_STAGGER___POR 0x0
#define   LPASS_QDSP6SS_SLPC_CFG__WAKEUP_IN_EN___POR 0x1
#define   LPASS_QDSP6SS_SLPC_CFG__CLK_GATING_MODE___POR 0x1
#define   LPASS_QDSP6SS_SLPC_CFG__STAGGER_LKAD_DIS___M 0x00008000
#define   LPASS_QDSP6SS_SLPC_CFG__STAGGER_LKAD_DIS___S              15
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_FAST_STAGGER___M 0x00004000
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_FAST_STAGGER___S              14
#define   LPASS_QDSP6SS_SLPC_CFG__IDLE_CORE_CLK_EN___M 0x00002000
#define   LPASS_QDSP6SS_SLPC_CFG__IDLE_CORE_CLK_EN___S              13
#define   LPASS_QDSP6SS_SLPC_CFG__EXTHW_WAKE_EN___M 0x00001000
#define   LPASS_QDSP6SS_SLPC_CFG__EXTHW_WAKE_EN___S              12
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_PU_PERI_STAGGER___M 0x00000800
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_PU_PERI_STAGGER___S              11
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_PD_PERI_STAGGER___M 0x00000400
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_PD_PERI_STAGGER___S              10
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_PU_ARRY_STAGGER___M 0x00000200
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_PU_ARRY_STAGGER___S               9
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_PD_ARRY_STAGGER___M 0x00000100
#define   LPASS_QDSP6SS_SLPC_CFG__MEM_PD_ARRY_STAGGER___S               8
#define   LPASS_QDSP6SS_SLPC_CFG__WAKEUP_IN_EN___M 0x00000080
#define   LPASS_QDSP6SS_SLPC_CFG__WAKEUP_IN_EN___S               7
#define   LPASS_QDSP6SS_SLPC_CFG__CLK_GATING_MODE___M 0x00000020
#define   LPASS_QDSP6SS_SLPC_CFG__CLK_GATING_MODE___S               5
#define   LPASS_QDSP6SS_SLPC_CFG___M             0x0000FFA0   
#define   LPASS_QDSP6SS_SLPC_CFG___S                           5

#define LPASS_QDSP6SS_RSCCTL_BR                   (0x1738C020)
#define   LPASS_QDSP6SS_RSCCTL_BR___RWC             QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_BR___POR          0x00000000
#define   LPASS_QDSP6SS_RSCCTL_BR__EVENT___POR   0x0
#define   LPASS_QDSP6SS_RSCCTL_BR__EVENT___M     0x0000000E
#define   LPASS_QDSP6SS_RSCCTL_BR__EVENT___S                   1
#define   LPASS_QDSP6SS_RSCCTL_BR___M            0x0000000E   
#define   LPASS_QDSP6SS_RSCCTL_BR___S                          1

#define LPASS_QDSP6SS_WAKEUP_CTL                  (0x1738C024)
#define   LPASS_QDSP6SS_WAKEUP_CTL___RWC            QCSR_REG_RW    
#define   LPASS_QDSP6SS_WAKEUP_CTL___POR         0x00000003
#define   LPASS_QDSP6SS_WAKEUP_CTL__NMI_WAKE_EN___POR 0x1
#define   LPASS_QDSP6SS_WAKEUP_CTL__L2VIC_WAKE_EN___POR 0x1
#define   LPASS_QDSP6SS_WAKEUP_CTL__NMI_WAKE_EN___M 0x00000002
#define   LPASS_QDSP6SS_WAKEUP_CTL__NMI_WAKE_EN___S               1
#define   LPASS_QDSP6SS_WAKEUP_CTL__L2VIC_WAKE_EN___M 0x00000001
#define   LPASS_QDSP6SS_WAKEUP_CTL__L2VIC_WAKE_EN___S               0
#define   LPASS_QDSP6SS_WAKEUP_CTL___M           0x00000003   
#define   LPASS_QDSP6SS_WAKEUP_CTL___S                         0

#define LPASS_QDSP6SS_L2VIC_WAKEUP_EN             (0x1738C028)
#define   LPASS_QDSP6SS_L2VIC_WAKEUP_EN___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_WAKEUP_EN___POR    0x0000001C
#define   LPASS_QDSP6SS_L2VIC_WAKEUP_EN__WAKEUP_EN___POR 0x7
#define   LPASS_QDSP6SS_L2VIC_WAKEUP_EN__WAKEUP_EN___M 0x0000001C
#define   LPASS_QDSP6SS_L2VIC_WAKEUP_EN__WAKEUP_EN___S               2
#define   LPASS_QDSP6SS_L2VIC_WAKEUP_EN___M      0x0000001C   
#define   LPASS_QDSP6SS_L2VIC_WAKEUP_EN___S                    2

#define LPASS_QDSP6SS_WAKEUP_STATUS               (0x1738C02C)
#define   LPASS_QDSP6SS_WAKEUP_STATUS___RWC         QCSR_REG_RW    
#define   LPASS_QDSP6SS_WAKEUP_STATUS___POR      0x00000000
#define   LPASS_QDSP6SS_WAKEUP_STATUS__AXIS_WAKEUP_STICKY___POR 0x0
#define   LPASS_QDSP6SS_WAKEUP_STATUS__AXIS_WAKEUP___POR 0x0
#define   LPASS_QDSP6SS_WAKEUP_STATUS__DBG_NMI___POR 0x0
#define   LPASS_QDSP6SS_WAKEUP_STATUS__EXT_TRIGGER___POR 0x0
#define   LPASS_QDSP6SS_WAKEUP_STATUS__L2VIC_WAKEUP___POR 0x0
#define   LPASS_QDSP6SS_WAKEUP_STATUS__AXIS_WAKEUP_STICKY___M 0x00000010
#define   LPASS_QDSP6SS_WAKEUP_STATUS__AXIS_WAKEUP_STICKY___S               4
#define   LPASS_QDSP6SS_WAKEUP_STATUS__AXIS_WAKEUP___M 0x00000008
#define   LPASS_QDSP6SS_WAKEUP_STATUS__AXIS_WAKEUP___S               3
#define   LPASS_QDSP6SS_WAKEUP_STATUS__DBG_NMI___M 0x00000004
#define   LPASS_QDSP6SS_WAKEUP_STATUS__DBG_NMI___S               2
#define   LPASS_QDSP6SS_WAKEUP_STATUS__EXT_TRIGGER___M 0x00000002
#define   LPASS_QDSP6SS_WAKEUP_STATUS__EXT_TRIGGER___S               1
#define   LPASS_QDSP6SS_WAKEUP_STATUS__L2VIC_WAKEUP___M 0x00000001
#define   LPASS_QDSP6SS_WAKEUP_STATUS__L2VIC_WAKEUP___S               0
#define   LPASS_QDSP6SS_WAKEUP_STATUS___M        0x0000001F   
#define   LPASS_QDSP6SS_WAKEUP_STATUS___S                      0

#define LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR       (0x1738C054)
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR___POR 0x00000000
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR__AXIM2_HALTACK_OVRRD___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR__AXIM_HALTACK_OVRRD___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR__ALL_HALTACK_OVRRD___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR__AXIM2_HALTACK_OVRRD___M 0x00000004
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR__AXIM2_HALTACK_OVRRD___S               2
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR__AXIM_HALTACK_OVRRD___M 0x00000002
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR__AXIM_HALTACK_OVRRD___S               1
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR__ALL_HALTACK_OVRRD___M 0x00000001
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR__ALL_HALTACK_OVRRD___S               0
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR___M 0x00000007   
#define   LPASS_QDSP6SS_RSC_EVENT_ISOINTF_OVR___S               0

#define LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR          (0x1738C058)
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR___POR 0x00000000
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR__SPARE_OVRRD___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR__TCS_HW_ACK_OVRRD___POR 0x00
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR__BRINGUP_ACK_OVRRD___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR__SHUTDOWN_ACK_OVRRD___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR__SPARE_OVRRD___M 0x00003C00
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR__SPARE_OVRRD___S              10
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR__TCS_HW_ACK_OVRRD___M 0x000003FC
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR__TCS_HW_ACK_OVRRD___S               2
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR__BRINGUP_ACK_OVRRD___M 0x00000002
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR__BRINGUP_ACK_OVRRD___S               1
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR__SHUTDOWN_ACK_OVRRD___M 0x00000001
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR__SHUTDOWN_ACK_OVRRD___S               0
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR___M   0x00003FFF   
#define   LPASS_QDSP6SS_RSC_EVENT_PRSC_OVR___S                 0

#define LPASS_QDSP6SS_RSC_EVENT_PLL_OVR           (0x1738C05C)
#define   LPASS_QDSP6SS_RSC_EVENT_PLL_OVR___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSC_EVENT_PLL_OVR___POR  0x00000000
#define   LPASS_QDSP6SS_RSC_EVENT_PLL_OVR__PLL_FINE_OVRRD___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_PLL_OVR__PLL_OVRRD___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_PLL_OVR__PLL_FINE_OVRRD___M 0x00000002
#define   LPASS_QDSP6SS_RSC_EVENT_PLL_OVR__PLL_FINE_OVRRD___S               1
#define   LPASS_QDSP6SS_RSC_EVENT_PLL_OVR__PLL_OVRRD___M 0x00000001
#define   LPASS_QDSP6SS_RSC_EVENT_PLL_OVR__PLL_OVRRD___S               0
#define   LPASS_QDSP6SS_RSC_EVENT_PLL_OVR___M    0x00000003   
#define   LPASS_QDSP6SS_RSC_EVENT_PLL_OVR___S                  0

#define LPASS_QDSP6SS_RSC_EVENT_MEM_OVR           (0x1738C060)
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR___POR  0x00000000
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__REFRESH___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__PERIPH_PD___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__PERIPH_READY___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__CORE_PD___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__CORE_READY___POR 0x0
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__REFRESH___M 0x00000010
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__REFRESH___S               4
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__PERIPH_PD___M 0x00000008
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__PERIPH_PD___S               3
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__PERIPH_READY___M 0x00000004
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__PERIPH_READY___S               2
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__CORE_PD___M 0x00000002
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__CORE_PD___S               1
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__CORE_READY___M 0x00000001
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR__CORE_READY___S               0
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR___M    0x0000001F   
#define   LPASS_QDSP6SS_RSC_EVENT_MEM_OVR___S                  0

#define LPASS_QDSP6SS_RSCCTL_EN_ARES              (0x1738C100)
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES___RWC        QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES___POR     0x00001FFF
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__APB___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AXIS2___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__CSI1___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__CSI0___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__ARCH___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__CORE___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AXIM2___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AXIS___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__ATBM___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AHBM___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AXIM___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__ISDB_ETM___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__RET___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__APB___M  0x00001000
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__APB___S               12
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AXIS2___M 0x00000800
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AXIS2___S              11
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__CSI1___M 0x00000400
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__CSI1___S              10
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__CSI0___M 0x00000200
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__CSI0___S               9
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__ARCH___M 0x00000100
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__ARCH___S               8
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__CORE___M 0x00000080
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__CORE___S               7
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AXIM2___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AXIM2___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AXIS___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AXIS___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__ATBM___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__ATBM___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AHBM___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AHBM___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AXIM___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__AXIM___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__ISDB_ETM___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__ISDB_ETM___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__RET___M  0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES__RET___S                0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES___M       0x00001FFF   
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES___S                     0

#define LPASS_QDSP6SS_RSCCTL_EN_CLAMP             (0x1738C104)
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP___POR    0x00000003
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP__CLAMP_MSS2CX___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP__CLAMP_IO___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP__CLAMP_MSS2CX___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP__CLAMP_MSS2CX___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP__CLAMP_IO___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP__CLAMP_IO___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP___M      0x00000003   
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP___S                    0

#define LPASS_QDSP6SS_RSCCTL_EN_CLK               (0x1738C108)
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK___RWC         QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK___POR      0x000003FF
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AXIS2___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__CSI1___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__CSI0___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AXIM2___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AXIS___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__ATBM___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AHBM___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AXIM___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__APB___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__CORE___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AXIS2___M 0x00000200
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AXIS2___S               9
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__CSI1___M  0x00000100
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__CSI1___S                8
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__CSI0___M  0x00000080
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__CSI0___S                7
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AXIM2___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AXIM2___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AXIS___M  0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AXIS___S                5
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__ATBM___M  0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__ATBM___S                4
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AHBM___M  0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AHBM___S                3
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AXIM___M  0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__AXIM___S                2
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__APB___M   0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__APB___S                 1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__CORE___M  0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK__CORE___S                0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK___M        0x000003FF   
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK___S                      0

#define LPASS_QDSP6SS_RSCCTL_EN_MEM_RET           (0x1738C10C)
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET___POR  0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L2CLADE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L2TAG___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1DU___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1IU___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1DU_TAG___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__JU___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L2PLRU___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__ETB___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L2STBUF___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1IU_BTB___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1IU_TAG___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1IU_PDEC___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L2CLADE___M 0x000C0000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L2CLADE___S              18
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L2TAG___M 0x0003C000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L2TAG___S              14
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1DU___M 0x00003000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1DU___S              12
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1IU___M 0x00000C00
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1IU___S              10
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1DU_TAG___M 0x00000200
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1DU_TAG___S               9
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__JU___M 0x00000100
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__JU___S               8
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L2PLRU___M 0x00000080
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L2PLRU___S               7
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__ETB___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__ETB___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L2STBUF___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L2STBUF___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1IU_BTB___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1IU_BTB___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1IU_TAG___M 0x0000000C
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1IU_TAG___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1IU_PDEC___M 0x00000003
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET__L1IU_PDEC___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET___M    0x000FFFFF   
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET___S                  0

#define LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL           (0x1738C110)
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL___POR  0x0000000E
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL__CLAMP_QMC_MEM___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL__CLAMP_WL___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL__MEM_PERIPH___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL__CLAMP_QMC_MEM___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL__CLAMP_QMC_MEM___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL__CLAMP_WL___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL__CLAMP_WL___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL__MEM_PERIPH___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL__MEM_PERIPH___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL___M    0x0000000E   
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL___S                  1

#define LPASS_QDSP6SS_RSCCTL_EN_BHS               (0x1738C114)
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS___RWC         QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS___POR      0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS__BHS___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS__BHS___M   0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS__BHS___S                 0
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS___M        0x00000001   
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS___S                      0

#define LPASS_QDSP6SS_RSCCTL_EN_LDO               (0x1738C118)
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO___RWC         QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO___POR      0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__BG_OFF___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__FORCEOFF___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__SPARE_BITS4_2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__VREF_SEL_UPDATE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__BYPASS_OPEN___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__BG_OFF___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__BG_OFF___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__FORCEOFF___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__FORCEOFF___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__SPARE_BITS4_2___M 0x0000001C
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__SPARE_BITS4_2___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__VREF_SEL_UPDATE___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__VREF_SEL_UPDATE___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__BYPASS_OPEN___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO__BYPASS_OPEN___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO___M        0x0000007F   
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO___S                      0

#define LPASS_QDSP6SS_RSCCTL_EN_EXT               (0x1738C11C)
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT___RWC         QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT___POR      0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT__XO_ENABLE___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT__XO_ENABLE___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT__XO_ENABLE___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT___M        0x00000001   
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT___S                      0

#define LPASS_QDSP6SS_RSCCTL_EN_PLL               (0x1738C120)
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL___RWC         QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL___POR      0x00000015
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL__PLL_STBY___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL__PLL_OUTDIS___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL__PLL_OPMODE1___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL__PLL_RESET___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL__PLL_STBY___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL__PLL_STBY___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL__PLL_OUTDIS___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL__PLL_OUTDIS___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL__PLL_OPMODE1___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL__PLL_OPMODE1___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL__PLL_RESET___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL__PLL_RESET___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL___M        0x00000017   
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL___S                      0

#define LPASS_QDSP6SS_RSCCTL_EN_STATERET          (0x1738C124)
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET__WAKE_IRQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET__RESTORE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET__SAVE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET__WAKE_IRQ___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET__WAKE_IRQ___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET__RESTORE___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET__RESTORE___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET__SAVE___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET__SAVE___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET___M   0x00000007   
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET___S                 0

#define LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL       (0x1738C128)
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__AXIM2_FIFO_ARESET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__AXIM2_HALTREQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__AXIM_FIFO_ARESET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__AXIM_HALTREQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__BUSM_HALTREQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__AXIM2_FIFO_ARESET___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__AXIM2_FIFO_ARESET___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__AXIM2_HALTREQ___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__AXIM2_HALTREQ___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__AXIM_FIFO_ARESET___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__AXIM_FIFO_ARESET___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__AXIM_HALTREQ___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__AXIM_HALTREQ___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__BUSM_HALTREQ___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL__BUSM_HALTREQ___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL___M 0x0000003D   
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP     (0x1738C12C)
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM2_CLAMP_E_CLEAR___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM2_CLAMP_E_SET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM2_CLAMP_L_CLEAR___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM2_CLAMP_L_SET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM_CLAMP_E_CLEAR___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM_CLAMP_E_SET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM_CLAMP_L_CLEAR___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM_CLAMP_L_SET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM2_CLAMP_E_CLEAR___M 0x00000080
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM2_CLAMP_E_CLEAR___S               7
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM2_CLAMP_E_SET___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM2_CLAMP_E_SET___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM2_CLAMP_L_CLEAR___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM2_CLAMP_L_CLEAR___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM2_CLAMP_L_SET___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM2_CLAMP_L_SET___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM_CLAMP_E_CLEAR___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM_CLAMP_E_CLEAR___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM_CLAMP_E_SET___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM_CLAMP_E_SET___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM_CLAMP_L_CLEAR___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM_CLAMP_L_CLEAR___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM_CLAMP_L_SET___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP__AXIM_CLAMP_L_SET___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP___M 0x000000FF   
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK       (0x1738C130)
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK__AXIM2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK__AXIM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK__CORE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK__AXIM2___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK__AXIM2___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK__AXIM___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK__AXIM___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK__CORE___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK__CORE___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK___M 0x00000007   
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET         (0x1738C134)
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET__L2DATA___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET__L2DATA___M 0x0000000F
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET__L2DATA___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET___M  0x0000000F   
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET___S                0

#define LPASS_QDSP6SS_RSCCTL_EN_PRSC              (0x1738C138)
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC___RWC        QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC___POR     0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC__SPARE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC__TCS_HW_TRIGGER___POR 0x00
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC__BRINGUP_REQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC__SHUTDOWN_REQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC__SPARE___M 0x00003C00
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC__SPARE___S              10
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC__TCS_HW_TRIGGER___M 0x000003FC
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC__TCS_HW_TRIGGER___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC__BRINGUP_REQ___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC__BRINGUP_REQ___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC__SHUTDOWN_REQ___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC__SHUTDOWN_REQ___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC___M       0x00003FFF   
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC___S                     0

#define LPASS_QDSP6SS_RSCCTL_EN_ARES_SET          (0x1738C180)
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET___RWC    QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__APB___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AXIS2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__CSI1___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__CSI0___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__ARCH___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__CORE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AXIM2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AXIS___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__ATBM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AHBM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AXIM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__ISDB_ETM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__RET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__APB___M 0x00001000
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__APB___S              12
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AXIS2___M 0x00000800
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AXIS2___S              11
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__CSI1___M 0x00000400
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__CSI1___S              10
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__CSI0___M 0x00000200
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__CSI0___S               9
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__ARCH___M 0x00000100
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__ARCH___S               8
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__CORE___M 0x00000080
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__CORE___S               7
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AXIM2___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AXIM2___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AXIS___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AXIS___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__ATBM___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__ATBM___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AHBM___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AHBM___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AXIM___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__AXIM___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__ISDB_ETM___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__ISDB_ETM___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__RET___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET__RET___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET___M   0x00001FFF   
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_SET___S                 0

#define LPASS_QDSP6SS_RSCCTL_EN_CLAMP_SET         (0x1738C184)
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_SET___RWC   QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_SET___POR 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_SET__CLAMP_MSS2CX___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_SET__CLAMP_IO___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_SET__CLAMP_MSS2CX___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_SET__CLAMP_MSS2CX___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_SET__CLAMP_IO___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_SET__CLAMP_IO___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_SET___M  0x00000003   
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_SET___S                0

#define LPASS_QDSP6SS_RSCCTL_EN_CLK_SET           (0x1738C188)
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET___POR  0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AXIS2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__CSI1___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__CSI0___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AXIM2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AXIS___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__ATBM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AHBM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AXIM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__APB___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__CORE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AXIS2___M 0x00000200
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AXIS2___S               9
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__CSI1___M 0x00000100
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__CSI1___S               8
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__CSI0___M 0x00000080
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__CSI0___S               7
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AXIM2___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AXIM2___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AXIS___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AXIS___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__ATBM___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__ATBM___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AHBM___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AHBM___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AXIM___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__AXIM___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__APB___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__APB___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__CORE___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET__CORE___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET___M    0x000003FF   
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_SET___S                  0

#define LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET       (0x1738C18C)
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L2CLADE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L2TAG___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1DU___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1IU___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1DU_TAG___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__JU___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L2PLRU___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__ETB___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L2STBUF___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1IU_BTB___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1IU_TAG___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1IU_PDEC___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L2CLADE___M 0x000C0000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L2CLADE___S              18
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L2TAG___M 0x0003C000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L2TAG___S              14
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1DU___M 0x00003000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1DU___S              12
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1IU___M 0x00000C00
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1IU___S              10
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1DU_TAG___M 0x00000200
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1DU_TAG___S               9
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__JU___M 0x00000100
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__JU___S               8
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L2PLRU___M 0x00000080
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L2PLRU___S               7
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__ETB___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__ETB___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L2STBUF___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L2STBUF___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1IU_BTB___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1IU_BTB___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1IU_TAG___M 0x0000000C
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1IU_TAG___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1IU_PDEC___M 0x00000003
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET__L1IU_PDEC___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET___M 0x000FFFFF   
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_SET___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET       (0x1738C190)
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET__CLAMP_QMC_MEM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET__CLAMP_WL___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET__MEM_PERIPH___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET__CLAMP_QMC_MEM___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET__CLAMP_QMC_MEM___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET__CLAMP_WL___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET__CLAMP_WL___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET__MEM_PERIPH___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET__MEM_PERIPH___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET___M 0x0000000E   
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_SET___S               1

#define LPASS_QDSP6SS_RSCCTL_EN_BHS_SET           (0x1738C194)
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_SET___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_SET___POR  0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_SET__BHS___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_SET__BHS___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_SET__BHS___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_SET___M    0x00000001   
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_SET___S                  0

#define LPASS_QDSP6SS_RSCCTL_EN_LDO_SET           (0x1738C198)
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET___POR  0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__BG_OFF___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__FORCEOFF___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__SPARE_BITS4_2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__UPDATE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__BYPASS_OPEN___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__BG_OFF___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__BG_OFF___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__FORCEOFF___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__FORCEOFF___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__SPARE_BITS4_2___M 0x0000001C
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__SPARE_BITS4_2___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__UPDATE___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__UPDATE___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__BYPASS_OPEN___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET__BYPASS_OPEN___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET___M    0x0000007F   
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_SET___S                  0

#define LPASS_QDSP6SS_RSCCTL_EN_EXT_SET           (0x1738C19C)
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_SET___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_SET___POR  0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_SET__XO_ENABLE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_SET__XO_ENABLE___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_SET__XO_ENABLE___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_SET___M    0x00000001   
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_SET___S                  0

#define LPASS_QDSP6SS_RSCCTL_EN_PLL_SET           (0x1738C1A0)
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET___POR  0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET__PLL_STBY___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET__PLL_OUTDIS___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET__PLL_OPMODE1___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET__PLL_RESET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET__PLL_STBY___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET__PLL_STBY___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET__PLL_OUTDIS___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET__PLL_OUTDIS___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET__PLL_OPMODE1___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET__PLL_OPMODE1___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET__PLL_RESET___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET__PLL_RESET___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET___M    0x00000017   
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_SET___S                  0

#define LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET      (0x1738C1A4)
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET__WAKE_IRQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET__RESTORE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET__SAVE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET__WAKE_IRQ___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET__WAKE_IRQ___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET__RESTORE___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET__RESTORE___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET__SAVE___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET__SAVE___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET___M 0x00000007   
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_SET___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET   (0x1738C1A8)
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__AXIM2_FIFO_ARESET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__AXIM2_HALTREQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__AXIM_FIFO_ARESET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__AXIM_HALTREQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__BUSM_HALTREQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__AXIM2_FIFO_ARESET___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__AXIM2_FIFO_ARESET___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__AXIM2_HALTREQ___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__AXIM2_HALTREQ___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__AXIM_FIFO_ARESET___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__AXIM_FIFO_ARESET___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__AXIM_HALTREQ___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__AXIM_HALTREQ___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__BUSM_HALTREQ___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET__BUSM_HALTREQ___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET___M 0x0000003D   
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_SET___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET (0x1738C1AC)
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM2_CLAMP_E_CLEAR___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM2_CLAMP_E_SET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM2_CLAMP_L_CLEAR___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM2_CLAMP_L_SET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM_CLAMP_E_CLEAR___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM_CLAMP_E_SET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM_CLAMP_L_CLEAR___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM_CLAMP_L_SET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM2_CLAMP_E_CLEAR___M 0x00000080
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM2_CLAMP_E_CLEAR___S               7
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM2_CLAMP_E_SET___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM2_CLAMP_E_SET___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM2_CLAMP_L_CLEAR___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM2_CLAMP_L_CLEAR___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM2_CLAMP_L_SET___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM2_CLAMP_L_SET___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM_CLAMP_E_CLEAR___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM_CLAMP_E_CLEAR___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM_CLAMP_E_SET___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM_CLAMP_E_SET___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM_CLAMP_L_CLEAR___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM_CLAMP_L_CLEAR___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM_CLAMP_L_SET___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET__AXIM_CLAMP_L_SET___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET___M 0x000000FF   
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_SET___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET   (0x1738C1B0)
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET__AXIM2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET__AXIM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET__CORE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET__AXIM2___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET__AXIM2___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET__AXIM___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET__AXIM___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET__CORE___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET__CORE___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET___M 0x00000007   
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_SET___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET     (0x1738C1B4)
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET__L2DATA___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET__L2DATA___M 0x0000000F
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET__L2DATA___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET___M 0x0000000F   
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_SET___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET          (0x1738C1B8)
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET___RWC    QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET__SPARE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET__TCS_HW_TRIGGER___POR 0x00
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET__BRINGUP_REQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET__SHUTDOWN_REQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET__SPARE___M 0x00003C00
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET__SPARE___S              10
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET__TCS_HW_TRIGGER___M 0x000003FC
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET__TCS_HW_TRIGGER___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET__BRINGUP_REQ___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET__BRINGUP_REQ___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET__SHUTDOWN_REQ___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET__SHUTDOWN_REQ___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET___M   0x00003FFF   
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_SET___S                 0

#define LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR        (0x1738C200)
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR___RWC  QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__APB___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AXIS2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__CSI1___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__CSI0___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__ARCH___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__CORE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AXIM2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AXIS___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__ATBM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AHBM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AXIM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__ISDB_ETM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__RET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__APB___M 0x00001000
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__APB___S              12
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AXIS2___M 0x00000800
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AXIS2___S              11
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__CSI1___M 0x00000400
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__CSI1___S              10
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__CSI0___M 0x00000200
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__CSI0___S               9
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__ARCH___M 0x00000100
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__ARCH___S               8
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__CORE___M 0x00000080
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__CORE___S               7
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AXIM2___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AXIM2___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AXIS___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AXIS___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__ATBM___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__ATBM___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AHBM___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AHBM___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AXIM___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__AXIM___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__ISDB_ETM___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__ISDB_ETM___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__RET___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR__RET___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR___M 0x00001FFF   
#define   LPASS_QDSP6SS_RSCCTL_EN_ARES_CLEAR___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR       (0x1738C204)
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR___POR 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR__CLAMP_MSS2CX___POR 0x1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR__CLAMP_IO___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR__CLAMP_MSS2CX___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR__CLAMP_MSS2CX___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR__CLAMP_IO___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR__CLAMP_IO___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR___M 0x00000003   
#define   LPASS_QDSP6SS_RSCCTL_EN_CLAMP_CLEAR___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR         (0x1738C208)
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR___RWC   QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AXIS2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__CSI1___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__CSI0___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AXIM2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AXIS___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__ATBM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AHBM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AXIM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__APB___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__CORE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AXIS2___M 0x00000200
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AXIS2___S               9
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__CSI1___M 0x00000100
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__CSI1___S               8
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__CSI0___M 0x00000080
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__CSI0___S               7
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AXIM2___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AXIM2___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AXIS___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AXIS___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__ATBM___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__ATBM___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AHBM___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AHBM___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AXIM___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__AXIM___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__APB___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__APB___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__CORE___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR__CORE___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR___M  0x000003FF   
#define   LPASS_QDSP6SS_RSCCTL_EN_CLK_CLEAR___S                0

#define LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR     (0x1738C20C)
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L2CLADE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L2TAG___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1DU___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1IU___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1DU_TAG___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__JU___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L2PLRU___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__ETB___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L2STBUF___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1IU_BTB___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1IU_TAG___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1IU_PDEC___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L2CLADE___M 0x000C0000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L2CLADE___S              18
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L2TAG___M 0x0003C000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L2TAG___S              14
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1DU___M 0x00003000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1DU___S              12
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1IU___M 0x00000C00
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1IU___S              10
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1DU_TAG___M 0x00000200
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1DU_TAG___S               9
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__JU___M 0x00000100
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__JU___S               8
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L2PLRU___M 0x00000080
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L2PLRU___S               7
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__ETB___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__ETB___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L2STBUF___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L2STBUF___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1IU_BTB___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1IU_BTB___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1IU_TAG___M 0x0000000C
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1IU_TAG___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1IU_PDEC___M 0x00000003
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR__L1IU_PDEC___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR___M 0x000FFFFF   
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_RET_CLEAR___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR     (0x1738C210)
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR__CLAMP_QMC_MEM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR__CLAMP_WL___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR__MEM_PERIPH___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR__CLAMP_QMC_MEM___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR__CLAMP_QMC_MEM___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR__CLAMP_WL___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR__CLAMP_WL___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR__MEM_PERIPH___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR__MEM_PERIPH___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR___M 0x0000000E   
#define   LPASS_QDSP6SS_RSCCTL_EN_MEM_CTL_CLEAR___S               1

#define LPASS_QDSP6SS_RSCCTL_EN_BHS_CLEAR         (0x1738C214)
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_CLEAR___RWC   QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_CLEAR__BHS___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_CLEAR__BHS___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_CLEAR__BHS___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_CLEAR___M  0x00000001   
#define   LPASS_QDSP6SS_RSCCTL_EN_BHS_CLEAR___S                0

#define LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR         (0x1738C218)
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR___RWC   QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__BG_OFF___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__FORCEOFF___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__SPARE_BITS4_2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__UPDATE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__BYPASS_OPEN___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__BG_OFF___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__BG_OFF___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__FORCEOFF___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__FORCEOFF___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__SPARE_BITS4_2___M 0x0000001C
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__SPARE_BITS4_2___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__UPDATE___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__UPDATE___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__BYPASS_OPEN___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR__BYPASS_OPEN___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR___M  0x0000007F   
#define   LPASS_QDSP6SS_RSCCTL_EN_LDO_CLEAR___S                0

#define LPASS_QDSP6SS_RSCCTL_EN_EXT_CLEAR         (0x1738C21C)
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_CLEAR___RWC   QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_CLEAR__XO_ENABLE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_CLEAR__XO_ENABLE___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_CLEAR__XO_ENABLE___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_CLEAR___M  0x00000001   
#define   LPASS_QDSP6SS_RSCCTL_EN_EXT_CLEAR___S                0

#define LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR         (0x1738C220)
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR___RWC   QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR__PLL_STBY___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR__PLL_OUTDIS___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR__PLL_OPMODE1___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR__PLL_RESET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR__PLL_STBY___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR__PLL_STBY___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR__PLL_OUTDIS___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR__PLL_OUTDIS___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR__PLL_OPMODE1___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR__PLL_OPMODE1___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR__PLL_RESET___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR__PLL_RESET___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR___M  0x00000017   
#define   LPASS_QDSP6SS_RSCCTL_EN_PLL_CLEAR___S                0

#define LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR    (0x1738C224)
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR__WAKE_IRQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR__RESTORE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR__SAVE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR__WAKE_IRQ___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR__WAKE_IRQ___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR__RESTORE___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR__RESTORE___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR__SAVE___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR__SAVE___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR___M 0x00000007   
#define   LPASS_QDSP6SS_RSCCTL_EN_STATERET_CLEAR___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR (0x1738C228)
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__AXIM2_FIFO_ARESET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__AXIM2_HALTREQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__AXIM_FIFO_ARESET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__AXIM_HALTREQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__BUSM_HALTREQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__AXIM2_FIFO_ARESET___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__AXIM2_FIFO_ARESET___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__AXIM2_HALTREQ___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__AXIM2_HALTREQ___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__AXIM_FIFO_ARESET___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__AXIM_FIFO_ARESET___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__AXIM_HALTREQ___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__AXIM_HALTREQ___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__BUSM_HALTREQ___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR__BUSM_HALTREQ___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR___M 0x0000003D   
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CTL_CLEAR___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR (0x1738C22C)
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM2_CLAMP_E_CLEAR___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM2_CLAMP_E_SET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM2_CLAMP_L_CLEAR___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM2_CLAMP_L_SET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM_CLAMP_E_CLEAR___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM_CLAMP_E_SET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM_CLAMP_L_CLEAR___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM_CLAMP_L_SET___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM2_CLAMP_E_CLEAR___M 0x00000080
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM2_CLAMP_E_CLEAR___S               7
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM2_CLAMP_E_SET___M 0x00000040
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM2_CLAMP_E_SET___S               6
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM2_CLAMP_L_CLEAR___M 0x00000020
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM2_CLAMP_L_CLEAR___S               5
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM2_CLAMP_L_SET___M 0x00000010
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM2_CLAMP_L_SET___S               4
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM_CLAMP_E_CLEAR___M 0x00000008
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM_CLAMP_E_CLEAR___S               3
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM_CLAMP_E_SET___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM_CLAMP_E_SET___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM_CLAMP_L_CLEAR___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM_CLAMP_L_CLEAR___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM_CLAMP_L_SET___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR__AXIM_CLAMP_L_SET___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR___M 0x000000FF   
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLAMP_CLEAR___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR (0x1738C230)
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR__AXIM2___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR__AXIM___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR__CORE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR__AXIM2___M 0x00000004
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR__AXIM2___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR__AXIM___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR__AXIM___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR__CORE___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR__CORE___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR___M 0x00000007   
#define   LPASS_QDSP6SS_RSCCTL_EN_ISOINTF_CLK_CLEAR___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR   (0x1738C234)
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR__L2DATA___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR__L2DATA___M 0x0000000F
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR__L2DATA___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR___M 0x0000000F   
#define   LPASS_QDSP6SS_RSCCTL_EN_L2MEM_RET_CLEAR___S               0

#define LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR        (0x1738C238)
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR___RWC  QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR__SPARE___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR__TCS_HW_TRIGGER___POR 0x00
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR__BRINGUP_REQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR__SHUTDOWN_REQ___POR 0x0
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR__SPARE___M 0x00003C00
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR__SPARE___S              10
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR__TCS_HW_TRIGGER___M 0x000003FC
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR__TCS_HW_TRIGGER___S               2
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR__BRINGUP_REQ___M 0x00000002
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR__BRINGUP_REQ___S               1
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR__SHUTDOWN_REQ___M 0x00000001
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR__SHUTDOWN_REQ___S               0
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR___M 0x00003FFF   
#define   LPASS_QDSP6SS_RSCCTL_EN_PRSC_CLEAR___S               0

#define LPASS_QDSP6SS_L2VIC_VID                   (0x17390000)
#define   LPASS_QDSP6SS_L2VIC_VID___RWC             QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_VID__VID___M       0x000003FF
#define   LPASS_QDSP6SS_L2VIC_VID__VID___S                     0
#define   LPASS_QDSP6SS_L2VIC_VID___M            0x000003FF   
#define   LPASS_QDSP6SS_L2VIC_VID___S                          0

#define LPASS_QDSP6SS_L2VIC_INT_ENABLEn(n) (0x17390100+0x4*(n))
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLEn_nMIN 0    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLEn_nMAX 31   
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLEn_ELEM 32   
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLEn___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLEn___POR  0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLEn__ENABLE___POR 0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLEn__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLEn__ENABLE___S               0
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLEn___M    0xFFFFFFFF   
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLEn___S                  0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE0           (0x17390100)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE0___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE0__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE0__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE1           (0x17390104)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE1___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE1__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE1__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE2           (0x17390108)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE2___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE2__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE2__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE3           (0x1739010C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE3___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE3__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE3__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE4           (0x17390110)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE4___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE4__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE4__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE5           (0x17390114)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE5___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE5__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE5__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE6           (0x17390118)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE6___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE6__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE6__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE7           (0x1739011C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE7___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE7__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE7__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE8           (0x17390120)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE8___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE8__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE8__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE9           (0x17390124)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE9___RWC     QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE9__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE9__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE10          (0x17390128)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE10___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE10__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE10__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE11          (0x1739012C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE11___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE11__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE11__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE12          (0x17390130)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE12___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE12__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE12__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE13          (0x17390134)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE13___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE13__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE13__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE14          (0x17390138)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE14___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE14__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE14__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE15          (0x1739013C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE15___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE15__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE15__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE16          (0x17390140)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE16___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE16__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE16__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE17          (0x17390144)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE17___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE17__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE17__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE18          (0x17390148)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE18___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE18__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE18__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE19          (0x1739014C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE19___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE19__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE19__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE20          (0x17390150)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE20___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE20__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE20__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE21          (0x17390154)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE21___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE21__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE21__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE22          (0x17390158)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE22___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE22__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE22__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE23          (0x1739015C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE23___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE23__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE23__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE24          (0x17390160)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE24___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE24__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE24__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE25          (0x17390164)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE25___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE25__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE25__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE26          (0x17390168)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE26___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE26__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE26__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE27          (0x1739016C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE27___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE27__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE27__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE28          (0x17390170)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE28___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE28__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE28__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE29          (0x17390174)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE29___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE29__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE29__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE30          (0x17390178)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE30___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE30__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE30__ENABLE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE31          (0x1739017C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE31___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE31__ENABLE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE31__ENABLE___S               0

#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEARn(n) (0x17390180+0x4*(n))
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEARn_nMIN 0    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEARn_nMAX 31   
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEARn_ELEM 32   
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEARn___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEARn___POR 0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEARn__CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEARn__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEARn__CLEAR___S               0
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEARn___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEARn___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR0     (0x17390180)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR0___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR0__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR0__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR1     (0x17390184)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR1___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR1__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR1__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR2     (0x17390188)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR2___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR2__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR2__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR3     (0x1739018C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR3___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR3__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR3__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR4     (0x17390190)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR4___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR4__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR4__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR5     (0x17390194)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR5___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR5__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR5__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR6     (0x17390198)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR6___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR6__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR6__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR7     (0x1739019C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR7___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR7__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR7__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR8     (0x173901A0)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR8___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR8__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR8__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR9     (0x173901A4)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR9___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR9__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR9__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR10    (0x173901A8)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR10___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR10__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR10__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR11    (0x173901AC)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR11___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR11__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR11__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR12    (0x173901B0)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR12___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR12__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR12__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR13    (0x173901B4)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR13___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR13__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR13__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR14    (0x173901B8)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR14___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR14__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR14__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR15    (0x173901BC)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR15___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR15__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR15__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR16    (0x173901C0)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR16___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR16__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR16__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR17    (0x173901C4)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR17___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR17__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR17__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR18    (0x173901C8)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR18___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR18__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR18__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR19    (0x173901CC)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR19___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR19__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR19__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR20    (0x173901D0)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR20___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR20__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR20__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR21    (0x173901D4)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR21___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR21__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR21__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR22    (0x173901D8)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR22___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR22__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR22__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR23    (0x173901DC)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR23___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR23__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR23__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR24    (0x173901E0)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR24___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR24__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR24__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR25    (0x173901E4)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR25___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR25__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR25__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR26    (0x173901E8)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR26___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR26__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR26__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR27    (0x173901EC)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR27___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR27__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR27__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR28    (0x173901F0)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR28___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR28__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR28__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR29    (0x173901F4)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR29___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR29__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR29__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR30    (0x173901F8)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR30___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR30__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR30__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR31    (0x173901FC)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR31___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR31__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_CLEAR31__CLEAR___S               0

#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SETn(n) (0x17390200+0x4*(n))
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SETn_nMIN 0    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SETn_nMAX 31   
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SETn_ELEM 32   
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SETn___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SETn___POR 0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SETn__SET___POR 0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SETn__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SETn__SET___S               0
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SETn___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SETn___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET0       (0x17390200)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET0___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET0__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET0__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET1       (0x17390204)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET1___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET1__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET1__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET2       (0x17390208)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET2___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET2__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET2__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET3       (0x1739020C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET3___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET3__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET3__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET4       (0x17390210)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET4___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET4__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET4__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET5       (0x17390214)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET5___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET5__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET5__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET6       (0x17390218)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET6___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET6__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET6__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET7       (0x1739021C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET7___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET7__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET7__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET8       (0x17390220)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET8___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET8__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET8__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET9       (0x17390224)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET9___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET9__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET9__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET10      (0x17390228)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET10___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET10__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET10__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET11      (0x1739022C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET11___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET11__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET11__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET12      (0x17390230)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET12___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET12__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET12__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET13      (0x17390234)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET13___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET13__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET13__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET14      (0x17390238)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET14___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET14__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET14__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET15      (0x1739023C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET15___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET15__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET15__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET16      (0x17390240)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET16___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET16__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET16__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET17      (0x17390244)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET17___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET17__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET17__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET18      (0x17390248)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET18___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET18__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET18__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET19      (0x1739024C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET19___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET19__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET19__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET20      (0x17390250)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET20___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET20__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET20__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET21      (0x17390254)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET21___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET21__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET21__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET22      (0x17390258)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET22___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET22__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET22__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET23      (0x1739025C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET23___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET23__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET23__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET24      (0x17390260)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET24___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET24__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET24__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET25      (0x17390264)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET25___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET25__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET25__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET26      (0x17390268)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET26___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET26__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET26__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET27      (0x1739026C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET27___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET27__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET27__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET28      (0x17390270)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET28___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET28__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET28__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET29      (0x17390274)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET29___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET29__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET29__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET30      (0x17390278)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET30___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET30__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET30__SET___S               0
#define LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET31      (0x1739027C)
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET31___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET31__SET___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_ENABLE_SET31__SET___S               0

#define LPASS_QDSP6SS_L2VIC_INT_TYPEn(n) (0x17390280+0x4*(n))
#define   LPASS_QDSP6SS_L2VIC_INT_TYPEn_nMIN 0    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPEn_nMAX 31   
#define   LPASS_QDSP6SS_L2VIC_INT_TYPEn_ELEM 32   
#define   LPASS_QDSP6SS_L2VIC_INT_TYPEn___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPEn___POR    0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_TYPEn__SRC_TYPE___POR 0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_TYPEn__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPEn__SRC_TYPE___S               0
#define   LPASS_QDSP6SS_L2VIC_INT_TYPEn___M      0xFFFFFFFF   
#define   LPASS_QDSP6SS_L2VIC_INT_TYPEn___S                    0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE0             (0x17390280)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE0___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE0__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE0__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE1             (0x17390284)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE1___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE1__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE1__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE2             (0x17390288)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE2___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE2__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE2__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE3             (0x1739028C)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE3___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE3__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE3__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE4             (0x17390290)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE4___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE4__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE4__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE5             (0x17390294)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE5___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE5__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE5__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE6             (0x17390298)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE6___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE6__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE6__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE7             (0x1739029C)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE7___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE7__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE7__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE8             (0x173902A0)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE8___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE8__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE8__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE9             (0x173902A4)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE9___RWC       QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE9__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE9__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE10            (0x173902A8)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE10___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE10__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE10__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE11            (0x173902AC)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE11___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE11__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE11__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE12            (0x173902B0)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE12___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE12__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE12__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE13            (0x173902B4)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE13___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE13__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE13__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE14            (0x173902B8)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE14___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE14__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE14__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE15            (0x173902BC)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE15___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE15__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE15__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE16            (0x173902C0)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE16___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE16__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE16__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE17            (0x173902C4)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE17___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE17__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE17__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE18            (0x173902C8)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE18___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE18__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE18__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE19            (0x173902CC)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE19___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE19__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE19__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE20            (0x173902D0)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE20___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE20__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE20__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE21            (0x173902D4)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE21___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE21__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE21__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE22            (0x173902D8)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE22___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE22__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE22__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE23            (0x173902DC)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE23___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE23__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE23__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE24            (0x173902E0)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE24___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE24__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE24__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE25            (0x173902E4)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE25___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE25__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE25__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE26            (0x173902E8)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE26___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE26__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE26__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE27            (0x173902EC)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE27___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE27__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE27__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE28            (0x173902F0)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE28___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE28__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE28__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE29            (0x173902F4)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE29___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE29__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE29__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE30            (0x173902F8)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE30___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE30__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE30__SRC_TYPE___S               0
#define LPASS_QDSP6SS_L2VIC_INT_TYPE31            (0x173902FC)
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE31___RWC      QCSR_REG_RW    
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE31__SRC_TYPE___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_TYPE31__SRC_TYPE___S               0

#define LPASS_QDSP6SS_L2VIC_INT_STATUSn(n) (0x17390380+0x4*(n))
#define   LPASS_QDSP6SS_L2VIC_INT_STATUSn_nMIN 0    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUSn_nMAX 31   
#define   LPASS_QDSP6SS_L2VIC_INT_STATUSn_ELEM 32   
#define   LPASS_QDSP6SS_L2VIC_INT_STATUSn___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUSn___POR  0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_STATUSn__STATUS___POR 0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_STATUSn__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUSn__STATUS___S               0
#define   LPASS_QDSP6SS_L2VIC_INT_STATUSn___M    0xFFFFFFFF   
#define   LPASS_QDSP6SS_L2VIC_INT_STATUSn___S                  0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS0           (0x17390380)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS0___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS0__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS0__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS1           (0x17390384)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS1___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS1__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS1__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS2           (0x17390388)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS2___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS2__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS2__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS3           (0x1739038C)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS3___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS3__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS3__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS4           (0x17390390)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS4___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS4__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS4__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS5           (0x17390394)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS5___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS5__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS5__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS6           (0x17390398)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS6___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS6__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS6__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS7           (0x1739039C)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS7___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS7__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS7__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS8           (0x173903A0)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS8___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS8__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS8__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS9           (0x173903A4)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS9___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS9__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS9__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS10          (0x173903A8)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS10___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS10__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS10__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS11          (0x173903AC)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS11___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS11__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS11__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS12          (0x173903B0)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS12___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS12__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS12__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS13          (0x173903B4)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS13___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS13__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS13__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS14          (0x173903B8)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS14___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS14__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS14__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS15          (0x173903BC)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS15___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS15__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS15__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS16          (0x173903C0)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS16___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS16__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS16__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS17          (0x173903C4)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS17___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS17__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS17__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS18          (0x173903C8)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS18___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS18__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS18__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS19          (0x173903CC)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS19___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS19__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS19__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS20          (0x173903D0)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS20___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS20__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS20__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS21          (0x173903D4)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS21___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS21__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS21__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS22          (0x173903D8)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS22___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS22__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS22__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS23          (0x173903DC)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS23___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS23__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS23__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS24          (0x173903E0)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS24___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS24__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS24__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS25          (0x173903E4)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS25___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS25__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS25__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS26          (0x173903E8)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS26___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS26__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS26__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS27          (0x173903EC)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS27___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS27__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS27__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS28          (0x173903F0)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS28___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS28__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS28__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS29          (0x173903F4)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS29___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS29__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS29__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS30          (0x173903F8)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS30___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS30__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS30__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_STATUS31          (0x173903FC)
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS31___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS31__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_STATUS31__STATUS___S               0

#define LPASS_QDSP6SS_L2VIC_INT_CLEARn(n) (0x17390400+0x4*(n))
#define   LPASS_QDSP6SS_L2VIC_INT_CLEARn_nMIN 0    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEARn_nMAX 31   
#define   LPASS_QDSP6SS_L2VIC_INT_CLEARn_ELEM 32   
#define   LPASS_QDSP6SS_L2VIC_INT_CLEARn___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEARn___POR   0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_CLEARn__CLEAR___POR 0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_CLEARn__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEARn__CLEAR___S               0
#define   LPASS_QDSP6SS_L2VIC_INT_CLEARn___M     0xFFFFFFFF   
#define   LPASS_QDSP6SS_L2VIC_INT_CLEARn___S                   0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR0            (0x17390400)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR0___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR0__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR0__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR1            (0x17390404)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR1___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR1__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR1__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR2            (0x17390408)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR2___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR2__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR2__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR3            (0x1739040C)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR3___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR3__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR3__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR4            (0x17390410)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR4___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR4__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR4__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR5            (0x17390414)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR5___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR5__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR5__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR6            (0x17390418)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR6___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR6__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR6__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR7            (0x1739041C)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR7___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR7__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR7__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR8            (0x17390420)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR8___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR8__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR8__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR9            (0x17390424)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR9___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR9__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR9__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR10           (0x17390428)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR10___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR10__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR10__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR11           (0x1739042C)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR11___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR11__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR11__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR12           (0x17390430)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR12___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR12__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR12__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR13           (0x17390434)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR13___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR13__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR13__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR14           (0x17390438)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR14___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR14__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR14__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR15           (0x1739043C)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR15___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR15__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR15__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR16           (0x17390440)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR16___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR16__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR16__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR17           (0x17390444)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR17___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR17__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR17__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR18           (0x17390448)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR18___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR18__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR18__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR19           (0x1739044C)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR19___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR19__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR19__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR20           (0x17390450)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR20___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR20__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR20__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR21           (0x17390454)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR21___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR21__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR21__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR22           (0x17390458)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR22___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR22__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR22__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR23           (0x1739045C)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR23___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR23__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR23__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR24           (0x17390460)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR24___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR24__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR24__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR25           (0x17390464)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR25___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR25__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR25__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR26           (0x17390468)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR26___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR26__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR26__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR27           (0x1739046C)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR27___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR27__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR27__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR28           (0x17390470)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR28___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR28__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR28__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR29           (0x17390474)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR29___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR29__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR29__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR30           (0x17390478)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR30___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR30__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR30__CLEAR___S               0
#define LPASS_QDSP6SS_L2VIC_INT_CLEAR31           (0x1739047C)
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR31___RWC     QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR31__CLEAR___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_CLEAR31__CLEAR___S               0

#define LPASS_QDSP6SS_L2VIC_SOFT_INTn(n) (0x17390480+0x4*(n))
#define   LPASS_QDSP6SS_L2VIC_SOFT_INTn_nMIN 0    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INTn_nMAX 31   
#define   LPASS_QDSP6SS_L2VIC_SOFT_INTn_ELEM 32   
#define   LPASS_QDSP6SS_L2VIC_SOFT_INTn___RWC       QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INTn___POR    0x00000000
#define   LPASS_QDSP6SS_L2VIC_SOFT_INTn__SW_INT___POR 0x00000000
#define   LPASS_QDSP6SS_L2VIC_SOFT_INTn__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INTn__SW_INT___S               0
#define   LPASS_QDSP6SS_L2VIC_SOFT_INTn___M      0xFFFFFFFF   
#define   LPASS_QDSP6SS_L2VIC_SOFT_INTn___S                    0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT0             (0x17390480)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT0___RWC       QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT0__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT0__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT1             (0x17390484)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT1___RWC       QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT1__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT1__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT2             (0x17390488)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT2___RWC       QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT2__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT2__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT3             (0x1739048C)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT3___RWC       QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT3__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT3__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT4             (0x17390490)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT4___RWC       QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT4__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT4__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT5             (0x17390494)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT5___RWC       QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT5__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT5__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT6             (0x17390498)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT6___RWC       QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT6__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT6__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT7             (0x1739049C)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT7___RWC       QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT7__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT7__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT8             (0x173904A0)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT8___RWC       QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT8__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT8__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT9             (0x173904A4)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT9___RWC       QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT9__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT9__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT10            (0x173904A8)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT10___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT10__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT10__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT11            (0x173904AC)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT11___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT11__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT11__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT12            (0x173904B0)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT12___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT12__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT12__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT13            (0x173904B4)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT13___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT13__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT13__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT14            (0x173904B8)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT14___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT14__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT14__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT15            (0x173904BC)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT15___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT15__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT15__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT16            (0x173904C0)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT16___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT16__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT16__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT17            (0x173904C4)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT17___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT17__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT17__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT18            (0x173904C8)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT18___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT18__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT18__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT19            (0x173904CC)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT19___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT19__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT19__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT20            (0x173904D0)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT20___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT20__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT20__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT21            (0x173904D4)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT21___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT21__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT21__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT22            (0x173904D8)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT22___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT22__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT22__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT23            (0x173904DC)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT23___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT23__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT23__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT24            (0x173904E0)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT24___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT24__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT24__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT25            (0x173904E4)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT25___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT25__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT25__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT26            (0x173904E8)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT26___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT26__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT26__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT27            (0x173904EC)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT27___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT27__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT27__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT28            (0x173904F0)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT28___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT28__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT28__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT29            (0x173904F4)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT29___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT29__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT29__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT30            (0x173904F8)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT30___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT30__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT30__SW_INT___S               0
#define LPASS_QDSP6SS_L2VIC_SOFT_INT31            (0x173904FC)
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT31___RWC      QCSR_REG_WO    
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT31__SW_INT___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_SOFT_INT31__SW_INT___S               0

#define LPASS_QDSP6SS_L2VIC_INT_PENDINGn(n) (0x17390500+0x4*(n))
#define   LPASS_QDSP6SS_L2VIC_INT_PENDINGn_nMIN 0    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDINGn_nMAX 31   
#define   LPASS_QDSP6SS_L2VIC_INT_PENDINGn_ELEM 32   
#define   LPASS_QDSP6SS_L2VIC_INT_PENDINGn___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDINGn___POR 0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_PENDINGn__STATUS___POR 0x00000000
#define   LPASS_QDSP6SS_L2VIC_INT_PENDINGn__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDINGn__STATUS___S               0
#define   LPASS_QDSP6SS_L2VIC_INT_PENDINGn___M   0xFFFFFFFF   
#define   LPASS_QDSP6SS_L2VIC_INT_PENDINGn___S                 0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING0          (0x17390500)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING0___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING0__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING0__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING1          (0x17390504)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING1___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING1__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING1__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING2          (0x17390508)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING2___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING2__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING2__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING3          (0x1739050C)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING3___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING3__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING3__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING4          (0x17390510)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING4___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING4__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING4__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING5          (0x17390514)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING5___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING5__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING5__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING6          (0x17390518)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING6___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING6__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING6__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING7          (0x1739051C)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING7___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING7__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING7__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING8          (0x17390520)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING8___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING8__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING8__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING9          (0x17390524)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING9___RWC    QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING9__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING9__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING10         (0x17390528)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING10___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING10__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING10__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING11         (0x1739052C)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING11___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING11__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING11__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING12         (0x17390530)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING12___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING12__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING12__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING13         (0x17390534)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING13___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING13__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING13__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING14         (0x17390538)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING14___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING14__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING14__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING15         (0x1739053C)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING15___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING15__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING15__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING16         (0x17390540)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING16___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING16__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING16__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING17         (0x17390544)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING17___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING17__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING17__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING18         (0x17390548)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING18___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING18__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING18__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING19         (0x1739054C)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING19___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING19__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING19__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING20         (0x17390550)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING20___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING20__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING20__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING21         (0x17390554)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING21___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING21__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING21__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING22         (0x17390558)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING22___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING22__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING22__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING23         (0x1739055C)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING23___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING23__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING23__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING24         (0x17390560)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING24___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING24__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING24__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING25         (0x17390564)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING25___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING25__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING25__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING26         (0x17390568)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING26___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING26__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING26__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING27         (0x1739056C)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING27___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING27__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING27__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING28         (0x17390570)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING28___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING28__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING28__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING29         (0x17390574)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING29___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING29__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING29__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING30         (0x17390578)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING30___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING30__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING30__STATUS___S               0
#define LPASS_QDSP6SS_L2VIC_INT_PENDING31         (0x1739057C)
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING31___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING31__STATUS___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_L2VIC_INT_PENDING31__STATUS___S               0

#define LPASS_QDSP6SS_QTMR_AC_CNTFRQ              (0x173A0000)
#define   LPASS_QDSP6SS_QTMR_AC_CNTFRQ___RWC        QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTFRQ___POR     0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_CNTFRQ__CNTFRQ___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_CNTFRQ__CNTFRQ___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_AC_CNTFRQ__CNTFRQ___S               0
#define   LPASS_QDSP6SS_QTMR_AC_CNTFRQ___M       0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_AC_CNTFRQ___S                     0

#define LPASS_QDSP6SS_QTMR_AC_CNTNSAR_FG0         (0x173A0004)
#define   LPASS_QDSP6SS_QTMR_AC_CNTNSAR_FG0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTNSAR_FG0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_CNTNSAR_FG0__NSN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTNSAR_FG0__NSN___M 0x00000007
#define   LPASS_QDSP6SS_QTMR_AC_CNTNSAR_FG0__NSN___S               0
#define   LPASS_QDSP6SS_QTMR_AC_CNTNSAR_FG0__NSN__SECURE_ONLY             0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTNSAR_FG0__NSN__SECURE_OR_NONSECURE             0x1
#define   LPASS_QDSP6SS_QTMR_AC_CNTNSAR_FG0___M  0x00000007   
#define   LPASS_QDSP6SS_QTMR_AC_CNTNSAR_FG0___S                0

#define LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0         (0x173A0008)
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F7_CFG___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F6_CFG___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F5_CFG___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F4_CFG___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F3_CFG___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F2_CFG___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F1_CFG___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F0_CFG___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F7_CFG___M 0xF0000000
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F7_CFG___S              28
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F6_CFG___M 0x0F000000
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F6_CFG___S              24
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F5_CFG___M 0x00F00000
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F5_CFG___S              20
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F4_CFG___M 0x000F0000
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F4_CFG___S              16
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F3_CFG___M 0x0000F000
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F3_CFG___S              12
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F2_CFG___M 0x00000F00
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F2_CFG___S               8
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F1_CFG___M 0x000000F0
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F1_CFG___S               4
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F0_CFG___M 0x0000000F
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F0_CFG___S               0
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F0_CFG__FI             0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F0_CFG__FVI             0x1
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F0_CFG__FPLO             0x2
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0__F0_CFG__RSVD             0x3
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_AC_CNTTIDR_FG0___S                0

#define LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0(n) (0x173A0040+0x4*(n))
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0_nMIN 0    
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0_nMAX 2    
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0_ELEM 3    
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RWPT___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RWVT___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RVOFF___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RFRQ___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RPVCT___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RPCT___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RWPT___M 0x00000020
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RWPT___S               5
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RWPT__ACCESS_DENIED             0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RWPT__ACCESS_ALLOWED             0x1
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RWVT___M 0x00000010
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RWVT___S               4
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RWVT__ACCESS_DENIED             0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RWVT__ACCESS_ALLOWED             0x1
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RVOFF___M 0x00000008
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RVOFF___S               3
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RVOFF__ACCESS_DENIED             0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RVOFF__ACCESS_ALLOWED             0x1
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RFRQ___M 0x00000004
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RFRQ___S               2
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RFRQ__ACCESS_DENIED             0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RFRQ__ACCESS_ALLOWED             0x1
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RPVCT___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RPVCT___S               1
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RPVCT__ACCESS_DENIED             0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RPVCT__ACCESS_ALLOWED             0x1
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RPCT___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RPCT___S               0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RPCT__ACCESS_DENIED             0x0
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0__RPCT__ACCESS_ALLOWED             0x1
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0___M  0x0000003F   
#define   LPASS_QDSP6SS_QTMR_AC_CNTACRn_FG0___S                0
#define LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0         (0x173A0040)
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0__RWPT___M 0x00000020
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0__RWPT___S               5
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0__RWVT___M 0x00000010
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0__RWVT___S               4
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0__RVOFF___M 0x00000008
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0__RVOFF___S               3
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0__RFRQ___M 0x00000004
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0__RFRQ___S               2
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0__RPVCT___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0__RPVCT___S               1
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0__RPCT___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR0_FG0__RPCT___S               0
#define LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0         (0x173A0044)
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0__RWPT___M 0x00000020
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0__RWPT___S               5
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0__RWVT___M 0x00000010
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0__RWVT___S               4
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0__RVOFF___M 0x00000008
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0__RVOFF___S               3
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0__RFRQ___M 0x00000004
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0__RFRQ___S               2
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0__RPVCT___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0__RPVCT___S               1
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0__RPCT___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR1_FG0__RPCT___S               0
#define LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0         (0x173A0048)
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0__RWPT___M 0x00000020
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0__RWPT___S               5
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0__RWVT___M 0x00000010
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0__RWVT___S               4
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0__RVOFF___M 0x00000008
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0__RVOFF___S               3
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0__RFRQ___M 0x00000004
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0__RFRQ___S               2
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0__RPVCT___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0__RPVCT___S               1
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0__RPCT___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_AC_CNTACR2_FG0__RPCT___S               0

#define LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n(n) (0x173A0080+0x8*(n))
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_nMIN 0    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_nMAX 2    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n_ELEM 3    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n__CNTVOFF_LO___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n__CNTVOFF_LO___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n__CNTVOFF_LO___S               0
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_n___S               0
#define LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_0    (0x173A0080)
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_0__CNTVOFF_LO___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_0__CNTVOFF_LO___S               0
#define LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_1    (0x173A0088)
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_1___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_1__CNTVOFF_LO___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_1__CNTVOFF_LO___S               0
#define LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_2    (0x173A0090)
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_2___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_2__CNTVOFF_LO___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_LO_2__CNTVOFF_LO___S               0

#define LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n(n) (0x173A0084+0x8*(n))
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_nMIN 0    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_nMAX 2    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n_ELEM 3    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n__CNTVOFF_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n__CNTVOFF_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n__CNTVOFF_HI___S               0
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n___M 0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_n___S               0
#define LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_0    (0x173A0084)
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_0__CNTVOFF_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_0__CNTVOFF_HI___S               0
#define LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_1    (0x173A008C)
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_1___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_1__CNTVOFF_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_1__CNTVOFF_HI___S               0
#define LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_2    (0x173A0094)
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_2___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_2__CNTVOFF_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_AC_CNTVOFF_FG0_HI_2__CNTVOFF_HI___S               0

#define LPASS_QDSP6SS_QTMR_AC_CFG                 (0x173A0FC0)
#define   LPASS_QDSP6SS_QTMR_AC_CFG___RWC           QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_CFG___POR        0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_CFG__DSBL_ATOMIC___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CFG__TEST_BUS_EN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_AC_CFG__DSBL_ATOMIC___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_AC_CFG__DSBL_ATOMIC___S               1
#define   LPASS_QDSP6SS_QTMR_AC_CFG__TEST_BUS_EN___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_AC_CFG__TEST_BUS_EN___S               0
#define   LPASS_QDSP6SS_QTMR_AC_CFG___M          0x00000003   
#define   LPASS_QDSP6SS_QTMR_AC_CFG___S                        0

#define LPASS_QDSP6SS_QTMR_AC_VERSION             (0x173A0FD0)
#define   LPASS_QDSP6SS_QTMR_AC_VERSION___RWC       QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_AC_VERSION___POR    0x10020001
#define   LPASS_QDSP6SS_QTMR_AC_VERSION__MAJOR___POR 0x1
#define   LPASS_QDSP6SS_QTMR_AC_VERSION__MINOR___POR 0x002
#define   LPASS_QDSP6SS_QTMR_AC_VERSION__STEP___POR 0x0001
#define   LPASS_QDSP6SS_QTMR_AC_VERSION__MAJOR___M 0xF0000000
#define   LPASS_QDSP6SS_QTMR_AC_VERSION__MAJOR___S              28
#define   LPASS_QDSP6SS_QTMR_AC_VERSION__MINOR___M 0x0FFF0000
#define   LPASS_QDSP6SS_QTMR_AC_VERSION__MINOR___S              16
#define   LPASS_QDSP6SS_QTMR_AC_VERSION__STEP___M 0x0000FFFF
#define   LPASS_QDSP6SS_QTMR_AC_VERSION__STEP___S               0
#define   LPASS_QDSP6SS_QTMR_AC_VERSION___M      0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_AC_VERSION___S                    0

#define LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1      (0x173A0FE0)
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1__HW_FRAME_SEL1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1__HW_FRAME_SEL1___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1__HW_FRAME_SEL1___S               0
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_1___S               0

#define LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2      (0x173A0FF0)
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2__HW_FRAME_SEL2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2__HW_FRAME_SEL2___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2__HW_FRAME_SEL2___S               0
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_AC_HW_FRAME_SEL_2___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_0         (0x173A1000)
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_0___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_0__CNTPCT_LO___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_0__CNTPCT_LO___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_0__CNTPCT_LO___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_0___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_0___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_0         (0x173A1004)
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_0___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_0__CNTPCT_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_0__CNTPCT_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_0__CNTPCT_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_0___M  0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_0___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_0         (0x173A1008)
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_0___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_0__CNTVCT_LO___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_0__CNTVCT_LO___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_0__CNTVCT_LO___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_0___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_0___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_0         (0x173A100C)
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_0___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_0__CNTVCT_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_0__CNTVCT_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_0__CNTVCT_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_0___M  0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_0___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTFRQ_0            (0x173A1010)
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_0___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_0___POR   0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_0__CNTFRQ___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_0__CNTFRQ___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_0__CNTFRQ___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_0___M     0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_0___S                   0

#define LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0         (0x173A1014)
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0__PL0CTEN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0__PL0VTEN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0__PL0VCTEN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0__PL0PCTEN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0__PL0CTEN___M 0x00000200
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0__PL0CTEN___S               9
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0__PL0VTEN___M 0x00000100
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0__PL0VTEN___S               8
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0__PL0VCTEN___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0__PL0VCTEN___S               1
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0__PL0PCTEN___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0__PL0PCTEN___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0___M  0x00000303   
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_0___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_0        (0x173A1018)
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_0___RWC  QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_0__CNTVOFF_L0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_0__CNTVOFF_L0___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_0__CNTVOFF_L0___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_0___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_0___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_0        (0x173A101C)
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_0___RWC  QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_0__CNTVOFF_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_0__CNTVOFF_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_0__CNTVOFF_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_0___M 0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_0___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0      (0x173A1020)
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0__CNTP_CVAL_L0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0__CNTP_CVAL_L0___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0__CNTP_CVAL_L0___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_0___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0      (0x173A1024)
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0__CNTP_CVAL_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0__CNTP_CVAL_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0__CNTP_CVAL_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0___M 0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_0___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_0         (0x173A1028)
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_0__CNTP_TVAL___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_0__CNTP_TVAL___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_0__CNTP_TVAL___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_0___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_0___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0          (0x173A102C)
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__ISTAT___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__IMSK___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__EN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__ISTAT___M 0x00000004
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__ISTAT___S               2
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__ISTAT__INTERRUPT_NOT_PENDING             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__ISTAT__INTERRUPT_PENDING             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__IMSK___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__IMSK___S               1
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__IMSK__UNMASK_INTERRUPT             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__IMSK__MASK_INTERRUPT             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__EN___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__EN___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__EN__DISABLED             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0__EN__ENABLED             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0___M   0x00000007   
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_0___S                 0

#define LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0      (0x173A1030)
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0__CNTV_CVAL_L0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0__CNTV_CVAL_L0___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0__CNTV_CVAL_L0___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_0___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0      (0x173A1034)
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0__CNTV_CVAL_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0__CNTV_CVAL_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0__CNTV_CVAL_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0___M 0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_0___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_0         (0x173A1038)
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_0__CNTV_TVAL___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_0__CNTV_TVAL___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_0__CNTV_TVAL___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_0___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_0___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0          (0x173A103C)
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__ISTAT___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__IMSK___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__EN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__ISTAT___M 0x00000004
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__ISTAT___S               2
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__ISTAT__INTERRUPT_NOT_PENDING             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__ISTAT__INTERRUPT_PENDING             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__IMSK___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__IMSK___S               1
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__IMSK__UNMASK_INTERRUPT             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__IMSK__MASK_INTERRUPT             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__EN___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__EN___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__EN__DISABLED             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0__EN__ENABLED             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0___M   0x00000007   
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_0___S                 0

#define LPASS_QDSP6SS_QTMR_V1_VERSION_0           (0x173A1FD0)
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0___POR  0x10020001
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0__MAJOR___POR 0x1
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0__MINOR___POR 0x002
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0__STEP___POR 0x0001
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0__MAJOR___M 0xF0000000
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0__MAJOR___S              28
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0__MINOR___M 0x0FFF0000
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0__MINOR___S              16
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0__STEP___M 0x0000FFFF
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0__STEP___S               0
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0___M    0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_0___S                  0

#define LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_1         (0x173A2000)
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_1___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_1__CNTPCT_LO___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_1__CNTPCT_LO___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_1__CNTPCT_LO___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_1___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_1___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_1         (0x173A2004)
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_1___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_1__CNTPCT_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_1__CNTPCT_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_1__CNTPCT_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_1___M  0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_1___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_1         (0x173A2008)
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_1___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_1__CNTVCT_LO___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_1__CNTVCT_LO___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_1__CNTVCT_LO___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_1___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_1___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_1         (0x173A200C)
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_1___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_1__CNTVCT_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_1__CNTVCT_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_1__CNTVCT_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_1___M  0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_1___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTFRQ_1            (0x173A2010)
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_1___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_1___POR   0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_1__CNTFRQ___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_1__CNTFRQ___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_1__CNTFRQ___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_1___M     0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_1___S                   0

#define LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1         (0x173A2014)
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1__PL0CTEN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1__PL0VTEN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1__PL0VCTEN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1__PL0PCTEN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1__PL0CTEN___M 0x00000200
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1__PL0CTEN___S               9
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1__PL0VTEN___M 0x00000100
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1__PL0VTEN___S               8
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1__PL0VCTEN___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1__PL0VCTEN___S               1
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1__PL0PCTEN___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1__PL0PCTEN___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1___M  0x00000303   
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_1___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_1        (0x173A2018)
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_1___RWC  QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_1__CNTVOFF_L0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_1__CNTVOFF_L0___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_1__CNTVOFF_L0___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_1___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_1___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_1        (0x173A201C)
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_1___RWC  QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_1__CNTVOFF_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_1__CNTVOFF_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_1__CNTVOFF_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_1___M 0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_1___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1      (0x173A2020)
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1__CNTP_CVAL_L0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1__CNTP_CVAL_L0___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1__CNTP_CVAL_L0___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_1___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1      (0x173A2024)
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1__CNTP_CVAL_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1__CNTP_CVAL_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1__CNTP_CVAL_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1___M 0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_1___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_1         (0x173A2028)
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_1___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_1__CNTP_TVAL___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_1__CNTP_TVAL___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_1__CNTP_TVAL___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_1___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_1___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1          (0x173A202C)
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__ISTAT___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__IMSK___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__EN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__ISTAT___M 0x00000004
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__ISTAT___S               2
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__ISTAT__INTERRUPT_NOT_PENDING             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__ISTAT__INTERRUPT_PENDING             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__IMSK___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__IMSK___S               1
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__IMSK__UNMASK_INTERRUPT             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__IMSK__MASK_INTERRUPT             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__EN___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__EN___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__EN__DISABLED             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1__EN__ENABLED             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1___M   0x00000007   
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_1___S                 0

#define LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1      (0x173A2030)
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1__CNTV_CVAL_L0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1__CNTV_CVAL_L0___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1__CNTV_CVAL_L0___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_1___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1      (0x173A2034)
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1__CNTV_CVAL_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1__CNTV_CVAL_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1__CNTV_CVAL_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1___M 0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_1___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_1         (0x173A2038)
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_1___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_1__CNTV_TVAL___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_1__CNTV_TVAL___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_1__CNTV_TVAL___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_1___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_1___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1          (0x173A203C)
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__ISTAT___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__IMSK___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__EN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__ISTAT___M 0x00000004
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__ISTAT___S               2
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__ISTAT__INTERRUPT_NOT_PENDING             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__ISTAT__INTERRUPT_PENDING             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__IMSK___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__IMSK___S               1
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__IMSK__UNMASK_INTERRUPT             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__IMSK__MASK_INTERRUPT             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__EN___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__EN___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__EN__DISABLED             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1__EN__ENABLED             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1___M   0x00000007   
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_1___S                 0

#define LPASS_QDSP6SS_QTMR_V1_VERSION_1           (0x173A2FD0)
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1___POR  0x10020001
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1__MAJOR___POR 0x1
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1__MINOR___POR 0x002
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1__STEP___POR 0x0001
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1__MAJOR___M 0xF0000000
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1__MAJOR___S              28
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1__MINOR___M 0x0FFF0000
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1__MINOR___S              16
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1__STEP___M 0x0000FFFF
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1__STEP___S               0
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1___M    0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_1___S                  0

#define LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_2         (0x173A3000)
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_2___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_2__CNTPCT_LO___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_2__CNTPCT_LO___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_2__CNTPCT_LO___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_2___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_LO_2___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_2         (0x173A3004)
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_2___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_2__CNTPCT_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_2__CNTPCT_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_2__CNTPCT_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_2___M  0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTPCT_HI_2___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_2         (0x173A3008)
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_2___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_2__CNTVCT_LO___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_2__CNTVCT_LO___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_2__CNTVCT_LO___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_2___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_LO_2___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_2         (0x173A300C)
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_2___RWC   QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_2__CNTVCT_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_2__CNTVCT_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_2__CNTVCT_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_2___M  0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTVCT_HI_2___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTFRQ_2            (0x173A3010)
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_2___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_2___POR   0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_2__CNTFRQ___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_2__CNTFRQ___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_2__CNTFRQ___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_2___M     0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTFRQ_2___S                   0

#define LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2         (0x173A3014)
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2__PL0CTEN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2__PL0VTEN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2__PL0VCTEN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2__PL0PCTEN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2__PL0CTEN___M 0x00000200
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2__PL0CTEN___S               9
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2__PL0VTEN___M 0x00000100
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2__PL0VTEN___S               8
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2__PL0VCTEN___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2__PL0VCTEN___S               1
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2__PL0PCTEN___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2__PL0PCTEN___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2___M  0x00000303   
#define   LPASS_QDSP6SS_QTMR_V1_CNTPL0ACR_2___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_2        (0x173A3018)
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_2___RWC  QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_2__CNTVOFF_L0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_2__CNTVOFF_L0___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_2__CNTVOFF_L0___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_2___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_LO_2___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_2        (0x173A301C)
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_2___RWC  QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_2__CNTVOFF_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_2__CNTVOFF_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_2__CNTVOFF_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_2___M 0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTVOFF_HI_2___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2      (0x173A3020)
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2__CNTP_CVAL_L0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2__CNTP_CVAL_L0___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2__CNTP_CVAL_L0___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_LO_2___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2      (0x173A3024)
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2__CNTP_CVAL_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2__CNTP_CVAL_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2__CNTP_CVAL_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2___M 0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CVAL_HI_2___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_2         (0x173A3028)
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_2___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_2__CNTP_TVAL___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_2__CNTP_TVAL___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_2__CNTP_TVAL___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_2___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_TVAL_2___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2          (0x173A302C)
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__ISTAT___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__IMSK___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__EN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__ISTAT___M 0x00000004
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__ISTAT___S               2
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__ISTAT__INTERRUPT_NOT_PENDING             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__ISTAT__INTERRUPT_PENDING             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__IMSK___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__IMSK___S               1
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__IMSK__UNMASK_INTERRUPT             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__IMSK__MASK_INTERRUPT             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__EN___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__EN___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__EN__DISABLED             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2__EN__ENABLED             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2___M   0x00000007   
#define   LPASS_QDSP6SS_QTMR_V1_CNTP_CTL_2___S                 0

#define LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2      (0x173A3030)
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2__CNTV_CVAL_L0___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2__CNTV_CVAL_L0___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2__CNTV_CVAL_L0___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_LO_2___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2      (0x173A3034)
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2__CNTV_CVAL_HI___POR 0x000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2__CNTV_CVAL_HI___M 0x00FFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2__CNTV_CVAL_HI___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2___M 0x00FFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CVAL_HI_2___S               0

#define LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_2         (0x173A3038)
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_2___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_2__CNTV_TVAL___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_2__CNTV_TVAL___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_2__CNTV_TVAL___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_2___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_TVAL_2___S                0

#define LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2          (0x173A303C)
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2___RWC    QCSR_REG_RW    
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2___POR 0x00000000
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__ISTAT___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__IMSK___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__EN___POR 0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__ISTAT___M 0x00000004
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__ISTAT___S               2
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__ISTAT__INTERRUPT_NOT_PENDING             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__ISTAT__INTERRUPT_PENDING             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__IMSK___M 0x00000002
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__IMSK___S               1
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__IMSK__UNMASK_INTERRUPT             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__IMSK__MASK_INTERRUPT             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__EN___M 0x00000001
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__EN___S               0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__EN__DISABLED             0x0
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2__EN__ENABLED             0x1
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2___M   0x00000007   
#define   LPASS_QDSP6SS_QTMR_V1_CNTV_CTL_2___S                 0

#define LPASS_QDSP6SS_QTMR_V1_VERSION_2           (0x173A3FD0)
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2___RWC     QCSR_REG_RO    
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2___POR  0x10020001
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2__MAJOR___POR 0x1
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2__MINOR___POR 0x002
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2__STEP___POR 0x0001
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2__MAJOR___M 0xF0000000
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2__MAJOR___S              28
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2__MINOR___M 0x0FFF0000
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2__MINOR___S              16
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2__STEP___M 0x0000FFFF
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2__STEP___S               0
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2___M    0xFFFFFFFF   
#define   LPASS_QDSP6SS_QTMR_V1_VERSION_2___S                  0

#define LPASS_QDSP6SS_RSCC_RSC_ID_DRVd(d) (0x173B0000+0x10000*(d))
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd_dMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd_dMAX 0    
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd_ELEM 1    
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd___POR   0x00010000
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd__MAJOR_VER___POR 0x01
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd__MINOR_VER___POR 0x00
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd__STEP_VER___POR 0x00
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd__MAJOR_VER___M 0x00FF0000
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd__MAJOR_VER___S              16
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd__MINOR_VER___M 0x0000FF00
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd__MINOR_VER___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd__STEP_VER___M 0x000000FF
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd__STEP_VER___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd___M     0x00FFFFFF   
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRVd___S                   0
#define LPASS_QDSP6SS_RSCC_RSC_ID_DRV0            (0x173B0000)
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRV0___RWC      QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRV0__MAJOR_VER___M 0x00FF0000
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRV0__MAJOR_VER___S              16
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRV0__MINOR_VER___M 0x0000FF00
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRV0__MINOR_VER___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRV0__STEP_VER___M 0x000000FF
#define   LPASS_QDSP6SS_RSCC_RSC_ID_DRV0__STEP_VER___S               0

#define LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd(d) (0x173B0004+0x10000*(d))
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd_dMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd_dMAX 0    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd_ELEM 1    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd___POR 0x02010100
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__IS_CHILD_RSC___POR 0x1
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__HW_SOLVER___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__SOLVER_SLOTS___POR 0x1
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__SOLVER_MODES___POR 0x1
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__NUM_TIMERS___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__IS_CHILD_RSC___M 0x02000000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__IS_CHILD_RSC___S              25
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__IS_CHILD_RSC__PARENT_RSC             0x0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__IS_CHILD_RSC__CHILD_RSC             0x1
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__HW_SOLVER___M 0x01000000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__HW_SOLVER___S              24
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__HW_SOLVER__SOLVER_FALSE             0x0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__HW_SOLVER__SOLVER_TRUE             0x1
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__SOLVER_SLOTS___M 0x001F0000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__SOLVER_SLOTS___S              16
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__SOLVER_MODES___M 0x00001F00
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__SOLVER_MODES___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__NUM_TIMERS___M 0x0000001F
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd__NUM_TIMERS___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd___M 0x031F1F1F   
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRVd___S               0
#define LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0 (0x173B0004)
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__IS_CHILD_RSC___M 0x02000000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__IS_CHILD_RSC___S              25
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__HW_SOLVER___M 0x01000000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__HW_SOLVER___S              24
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__SOLVER_SLOTS___M 0x001F0000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__SOLVER_SLOTS___S              16
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__SOLVER_MODES___M 0x00001F00
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__SOLVER_MODES___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__NUM_TIMERS___M 0x0000001F
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_SOLVER_CONFIG_DRV0__NUM_TIMERS___S               0

#define LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd(d) (0x173B0008+0x10000*(d))
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd_dMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd_dMAX 0    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd_ELEM 1    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd___POR 0x01600214
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_DRV___POR 0x1
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_SEQ_CMD_WORDS___POR 0x60
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_TS_EVENTS___POR 0x2
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__DELAY_CNTR_BITWIDTH___POR 0x14
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_DRV___M 0x07000000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_DRV___S              24
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_SEQ_CMD_WORDS___M 0x00FF0000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_SEQ_CMD_WORDS___S              16
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_TS_EVENTS___M 0x00000F00
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__NUM_TS_EVENTS___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__DELAY_CNTR_BITWIDTH___M 0x0000001F
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd__DELAY_CNTR_BITWIDTH___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd___M 0x07FF0F1F   
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRVd___S               0
#define LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0 (0x173B0008)
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__NUM_DRV___M 0x07000000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__NUM_DRV___S              24
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__NUM_SEQ_CMD_WORDS___M 0x00FF0000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__NUM_SEQ_CMD_WORDS___S              16
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__NUM_TS_EVENTS___M 0x00000F00
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__NUM_TS_EVENTS___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__DELAY_CNTR_BITWIDTH___M 0x0000001F
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_CONFIG_DRV0__DELAY_CNTR_BITWIDTH___S               0

#define LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd(d) (0x173B000C+0x10000*(d))
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd_dMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd_dMAX 0    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd_ELEM 1    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd___POR 0x20000000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_CMDS_PER_TCS___POR 0x4
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV3___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV2___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV1___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV0___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_CMDS_PER_TCS___M 0xF8000000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_CMDS_PER_TCS___S              27
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV3___M 0x00FC0000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV3___S              18
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV2___M 0x0003F000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV2___S              12
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV1___M 0x00000FC0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV1___S               6
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV0___M 0x0000003F
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd__NUM_TCS_DRV0___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd___M 0xF8FFFFFF   
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRVd___S               0
#define LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0 (0x173B000C)
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_CMDS_PER_TCS___M 0xF8000000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_CMDS_PER_TCS___S              27
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV3___M 0x00FC0000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV3___S              18
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV2___M 0x0003F000
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV2___S              12
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV1___M 0x00000FC0
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV1___S               6
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV0___M 0x0000003F
#define   LPASS_QDSP6SS_RSCC_RSC_PARAM_RSC_PARENTCHILD_CONFIG_DRV0__NUM_TCS_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRVd(d) (0x173B0010+0x10000*(d))
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRVd_dMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRVd_dMAX 0    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRVd_ELEM 1    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRVd___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRVd___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRVd__STATUS_SLEEP_CTL_FSM___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRVd__STATUS_SLEEP_CTL_FSM___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRVd__STATUS_SLEEP_CTL_FSM___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRVd___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRVd___S               0
#define LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRV0       (0x173B0010)
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRV0__STATUS_SLEEP_CTL_FSM___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS0_DRV0__STATUS_SLEEP_CTL_FSM___S               0

#define LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRVd(d) (0x173B0014+0x10000*(d))
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRVd_dMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRVd_dMAX 0    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRVd_ELEM 1    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRVd___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRVd___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRVd__STATUS_TBD___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRVd__STATUS_TBD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRVd__STATUS_TBD___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRVd___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRVd___S               0
#define LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRV0       (0x173B0014)
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRV0__STATUS_TBD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS1_DRV0__STATUS_TBD___S               0

#define LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRVd(d) (0x173B0018+0x10000*(d))
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRVd_dMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRVd_dMAX 0    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRVd_ELEM 1    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRVd___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRVd___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRVd__STATUS_TBD___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRVd__STATUS_TBD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRVd__STATUS_TBD___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRVd___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRVd___S               0
#define LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRV0       (0x173B0018)
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRV0__STATUS_TBD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_STATUS2_DRV0__STATUS_TBD___S               0

#define LPASS_QDSP6SS_RSCC_HW_EVENT_OWNER_DRV0    (0x173B004C)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_OWNER_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_OWNER_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_OWNER_DRV0__OWNER___POR 0x0
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_OWNER_DRV0__OWNER___M 0x00000003
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_OWNER_DRV0__OWNER___S               0
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_OWNER_DRV0___M 0x00000003   
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_OWNER_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd(d,m) (0x173B0050+0x4*(m)+0x10000*(d))
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd_dMIN 0    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd_dMAX 0    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd_mMIN 0    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd_mMAX 31   
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd_ELEM 32   
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__ENABLE___POR 0x0
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__EVENT_SELECT___POR 0x0
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__ENABLE__NOT_ENABLED             0x0
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__ENABLE__ENABLED             0x1
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd__EVENT_SELECT___S               0
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd___M 0x80000007   
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUXm_SELECT_DRVd___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX0_SELECT_DRV0 (0x173B0050)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX0_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX0_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX0_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX0_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX0_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX1_SELECT_DRV0 (0x173B0054)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX1_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX1_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX1_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX1_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX1_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX2_SELECT_DRV0 (0x173B0058)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX2_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX2_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX2_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX2_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX2_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX3_SELECT_DRV0 (0x173B005C)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX3_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX3_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX3_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX3_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX3_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX4_SELECT_DRV0 (0x173B0060)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX4_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX4_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX4_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX4_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX4_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX5_SELECT_DRV0 (0x173B0064)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX5_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX5_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX5_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX5_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX5_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX6_SELECT_DRV0 (0x173B0068)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX6_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX6_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX6_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX6_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX6_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX7_SELECT_DRV0 (0x173B006C)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX7_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX7_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX7_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX7_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX7_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX8_SELECT_DRV0 (0x173B0070)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX8_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX8_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX8_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX8_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX8_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX9_SELECT_DRV0 (0x173B0074)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX9_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX9_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX9_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX9_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX9_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX10_SELECT_DRV0 (0x173B0078)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX10_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX10_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX10_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX10_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX10_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX11_SELECT_DRV0 (0x173B007C)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX11_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX11_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX11_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX11_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX11_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX12_SELECT_DRV0 (0x173B0080)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX12_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX12_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX12_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX12_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX12_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX13_SELECT_DRV0 (0x173B0084)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX13_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX13_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX13_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX13_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX13_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX14_SELECT_DRV0 (0x173B0088)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX14_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX14_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX14_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX14_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX14_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX15_SELECT_DRV0 (0x173B008C)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX15_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX15_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX15_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX15_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX15_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX16_SELECT_DRV0 (0x173B0090)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX16_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX16_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX16_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX16_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX16_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX17_SELECT_DRV0 (0x173B0094)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX17_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX17_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX17_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX17_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX17_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX18_SELECT_DRV0 (0x173B0098)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX18_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX18_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX18_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX18_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX18_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX19_SELECT_DRV0 (0x173B009C)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX19_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX19_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX19_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX19_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX19_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX20_SELECT_DRV0 (0x173B00A0)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX20_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX20_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX20_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX20_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX20_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX21_SELECT_DRV0 (0x173B00A4)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX21_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX21_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX21_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX21_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX21_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX22_SELECT_DRV0 (0x173B00A8)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX22_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX22_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX22_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX22_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX22_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX23_SELECT_DRV0 (0x173B00AC)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX23_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX23_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX23_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX23_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX23_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX24_SELECT_DRV0 (0x173B00B0)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX24_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX24_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX24_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX24_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX24_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX25_SELECT_DRV0 (0x173B00B4)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX25_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX25_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX25_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX25_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX25_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX26_SELECT_DRV0 (0x173B00B8)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX26_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX26_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX26_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX26_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX26_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX27_SELECT_DRV0 (0x173B00BC)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX27_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX27_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX27_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX27_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX27_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX28_SELECT_DRV0 (0x173B00C0)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX28_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX28_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX28_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX28_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX28_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX29_SELECT_DRV0 (0x173B00C4)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX29_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX29_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX29_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX29_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX29_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX30_SELECT_DRV0 (0x173B00C8)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX30_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX30_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX30_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX30_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX30_SELECT_DRV0__EVENT_SELECT___S               0
#define LPASS_QDSP6SS_RSCC_HW_EVENT_MUX31_SELECT_DRV0 (0x173B00CC)
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX31_SELECT_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX31_SELECT_DRV0__ENABLE___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX31_SELECT_DRV0__ENABLE___S              31
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX31_SELECT_DRV0__EVENT_SELECT___M 0x00000007
#define   LPASS_QDSP6SS_RSCC_HW_EVENT_MUX31_SELECT_DRV0__EVENT_SELECT___S               0

#define LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0 (0x173B00D0)
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0__EPCB_TIMEOUT_IRQ___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0__EPCB_TIMEOUT_IRQ___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0__EPCB_TIMEOUT_IRQ___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0___M 0x00000001   
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_STATUS_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0 (0x173B00D4)
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0___RWC QCSR_REG_WO    
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0__CLR_EPCB_TIMEOUT_IRQ___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0__CLR_EPCB_TIMEOUT_IRQ___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0__CLR_EPCB_TIMEOUT_IRQ___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0___M 0x00000001   
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_CLEAR_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0 (0x173B00D8)
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_IRQ_EN___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_THRESHOLD___POR 0x0000
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_IRQ_EN___M 0x00100000
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_IRQ_EN___S              20
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_IRQ_EN__NOT_ENABLED             0x0
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_IRQ_EN__ENABLED             0x1
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_THRESHOLD___M 0x0000FFFF
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0__EPCB_TIMEOUT_THRESHOLD___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0___M 0x0010FFFF   
#define   LPASS_QDSP6SS_RSCC_RSC_ERROR_IRQ_ENABLE_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0 (0x173B0200)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0__OWNER___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0__OWNER___M 0x00000003
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0__OWNER___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0___M 0x00000003   
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT_OWNER_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd(d,m) (0x173B0204+0x20*(m)+0x10000*(d))
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd_dMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd_dMAX 0    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd_mMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd_mMAX 5    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd_ELEM 6    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd__ENABLE___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd__ENABLE___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd__ENABLE___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd__ENABLE__NOT_ENABLED             0x0
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd__ENABLE__ENABLED             0x1
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd___M 0x00000001   
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_EN_DRVd___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_EN_DRV0 (0x173B0204)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_EN_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_EN_DRV0__ENABLE___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_EN_DRV0__ENABLE___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_EN_DRV0 (0x173B0224)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_EN_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_EN_DRV0__ENABLE___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_EN_DRV0__ENABLE___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_EN_DRV0 (0x173B0244)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_EN_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_EN_DRV0__ENABLE___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_EN_DRV0__ENABLE___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_EN_DRV0 (0x173B0264)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_EN_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_EN_DRV0__ENABLE___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_EN_DRV0__ENABLE___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_EN_DRV0 (0x173B0284)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_EN_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_EN_DRV0__ENABLE___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_EN_DRV0__ENABLE___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_EN_DRV0 (0x173B02A4)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_EN_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_EN_DRV0__ENABLE___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_EN_DRV0__ENABLE___S               0

#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd(d,m) (0x173B0208+0x20*(m)+0x10000*(d))
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd_dMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd_dMAX 0    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd_mMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd_mMAX 5    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd_ELEM 6    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd__TS_DATA_L___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd__TS_DATA_L___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd___M 0xFFFFFFFF   
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_L_DRVd___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_L_DRV0 (0x173B0208)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_L_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_L_DRV0__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_L_DRV0__TS_DATA_L___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_L_DRV0 (0x173B0228)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_L_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_L_DRV0__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_L_DRV0__TS_DATA_L___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_L_DRV0 (0x173B0248)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_L_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_L_DRV0__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_L_DRV0__TS_DATA_L___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_L_DRV0 (0x173B0268)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_L_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_L_DRV0__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_L_DRV0__TS_DATA_L___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_L_DRV0 (0x173B0288)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_L_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_L_DRV0__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_L_DRV0__TS_DATA_L___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_L_DRV0 (0x173B02A8)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_L_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_L_DRV0__TS_DATA_L___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_L_DRV0__TS_DATA_L___S               0

#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd(d,m) (0x173B020C+0x20*(m)+0x10000*(d))
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd_dMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd_dMAX 0    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd_mMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd_mMAX 5    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd_ELEM 6    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd__TS_DATA_H___POR 0x000000
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd__TS_DATA_H___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd___M 0x00FFFFFF   
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_TIMESTAMP_H_DRVd___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_H_DRV0 (0x173B020C)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_H_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_H_DRV0__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_TIMESTAMP_H_DRV0__TS_DATA_H___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_H_DRV0 (0x173B022C)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_H_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_H_DRV0__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_TIMESTAMP_H_DRV0__TS_DATA_H___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_H_DRV0 (0x173B024C)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_H_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_H_DRV0__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_TIMESTAMP_H_DRV0__TS_DATA_H___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_H_DRV0 (0x173B026C)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_H_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_H_DRV0__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_TIMESTAMP_H_DRV0__TS_DATA_H___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_H_DRV0 (0x173B028C)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_H_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_H_DRV0__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_TIMESTAMP_H_DRV0__TS_DATA_H___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_H_DRV0 (0x173B02AC)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_H_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_H_DRV0__TS_DATA_H___M 0x00FFFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_TIMESTAMP_H_DRV0__TS_DATA_H___S               0

#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd(d,m) (0x173B0210+0x20*(m)+0x10000*(d))
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd_dMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd_dMAX 0    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd_mMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd_mMAX 5    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd_ELEM 6    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_OVERFLOW___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_VALID___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_OVERFLOW___M 0x00000100
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_OVERFLOW___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_OVERFLOW__MULTIPLE_EVENT_CAPTURES_FALSE             0x0
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_OVERFLOW__MULTIPLE_EVENT_CAPTURES_TRUE             0x1
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_VALID___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_VALID___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_VALID__EVENT_CAPTURED_FALSE             0x0
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd__TS_VALID__EVENT_CAPTURED_TRUE             0x1
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd___M 0x00000101   
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNITm_OUTPUT_DRVd___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0 (0x173B0210)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0__TS_OVERFLOW___M 0x00000100
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0__TS_OVERFLOW___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0__TS_VALID___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT0_OUTPUT_DRV0__TS_VALID___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_OUTPUT_DRV0 (0x173B0230)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_OUTPUT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_OUTPUT_DRV0__TS_OVERFLOW___M 0x00000100
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_OUTPUT_DRV0__TS_OVERFLOW___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_OUTPUT_DRV0__TS_VALID___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT1_OUTPUT_DRV0__TS_VALID___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_OUTPUT_DRV0 (0x173B0250)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_OUTPUT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_OUTPUT_DRV0__TS_OVERFLOW___M 0x00000100
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_OUTPUT_DRV0__TS_OVERFLOW___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_OUTPUT_DRV0__TS_VALID___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT2_OUTPUT_DRV0__TS_VALID___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_OUTPUT_DRV0 (0x173B0270)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_OUTPUT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_OUTPUT_DRV0__TS_OVERFLOW___M 0x00000100
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_OUTPUT_DRV0__TS_OVERFLOW___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_OUTPUT_DRV0__TS_VALID___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT3_OUTPUT_DRV0__TS_VALID___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_OUTPUT_DRV0 (0x173B0290)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_OUTPUT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_OUTPUT_DRV0__TS_OVERFLOW___M 0x00000100
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_OUTPUT_DRV0__TS_OVERFLOW___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_OUTPUT_DRV0__TS_VALID___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT4_OUTPUT_DRV0__TS_VALID___S               0
#define LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_OUTPUT_DRV0 (0x173B02B0)
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_OUTPUT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_OUTPUT_DRV0__TS_OVERFLOW___M 0x00000100
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_OUTPUT_DRV0__TS_OVERFLOW___S               8
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_OUTPUT_DRV0__TS_VALID___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_TIMESTAMP_UNIT5_OUTPUT_DRV0__TS_VALID___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0 (0x173B0400)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0__VALID___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0__ADDR___POR 0x000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0__VALID___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0__VALID___S              31
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0__ADDR___M 0x000003FF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0__ADDR___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0___M 0x800003FF   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_START_ADDR_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_BUSY_DRV0      (0x173B0404)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_BUSY_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_BUSY_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_BUSY_DRV0__BUSY_STAT___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_BUSY_DRV0__BUSY_STAT___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_BUSY_DRV0__BUSY_STAT___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_BUSY_DRV0___M 0x00000001   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_BUSY_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0 (0x173B0408)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0__CURRENT_INSTR_ADDR___POR 0x000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0__CURRENT_INSTR_ADDR___M 0x000003FF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0__CURRENT_INSTR_ADDR___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0___M 0x000003FF   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_PROGRAM_COUNTER_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0(i) (0x173B0410+0x4*(i))
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0_iMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0_iMAX 3    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0_ELEM 4    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0__ADDR___POR 0x000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0__ADDR___M 0x000003FF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0__ADDR___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0___M 0x000003FF   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_i_DRV0___S               0
#define LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_0_DRV0 (0x173B0410)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_0_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_0_DRV0__ADDR___M 0x000003FF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_0_DRV0__ADDR___S               0
#define LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_1_DRV0 (0x173B0414)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_1_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_1_DRV0__ADDR___M 0x000003FF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_1_DRV0__ADDR___S               0
#define LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_2_DRV0 (0x173B0418)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_2_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_2_DRV0__ADDR___M 0x000003FF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_2_DRV0__ADDR___S               0
#define LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_3_DRV0 (0x173B041C)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_3_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_3_DRV0__ADDR___M 0x000003FF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_BR_ADDR_3_DRV0__ADDR___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0(i) (0x173B0450+0x4*(i))
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0_iMIN 0    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0_iMAX 3    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0_ELEM 4    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0__DELAY_VAL___POR 0x00000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0__DELAY_VAL___M 0x000FFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0__DELAY_VAL___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0___M 0x000FFFFF   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_i_DRV0___S               0
#define LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_0_DRV0 (0x173B0450)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_0_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_0_DRV0__DELAY_VAL___M 0x000FFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_0_DRV0__DELAY_VAL___S               0
#define LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_1_DRV0 (0x173B0454)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_1_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_1_DRV0__DELAY_VAL___M 0x000FFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_1_DRV0__DELAY_VAL___S               0
#define LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_2_DRV0 (0x173B0458)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_2_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_2_DRV0__DELAY_VAL___M 0x000FFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_2_DRV0__DELAY_VAL___S               0
#define LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_3_DRV0 (0x173B045C)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_3_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_3_DRV0__DELAY_VAL___M 0x000FFFFF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_CFG_DELAY_VAL_3_DRV0__DELAY_VAL___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0 (0x173B0460)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0__SEQ_OVERRIDE_TRIGGER___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0__SEQ_OVERRIDE_TRIGGER___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0__SEQ_OVERRIDE_TRIGGER___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0___M 0x00000001   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0 (0x173B0464)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0__SEQ_OVERRIDE_TRIGGER_START_ADDR___POR 0x000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0__SEQ_OVERRIDE_TRIGGER_START_ADDR___M 0x000003FF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0__SEQ_OVERRIDE_TRIGGER_START_ADDR___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0___M 0x000003FF   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_TRIGGER_START_ADDRESS_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0 (0x173B0490)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0__DBG_BREAKPOINT_VALID___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0__DBG_BREAKPOINT_ADDR___POR 0x000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0__DBG_BREAKPOINT_VALID___M 0x80000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0__DBG_BREAKPOINT_VALID___S              31
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0__DBG_BREAKPOINT_ADDR___M 0x000003FF
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0__DBG_BREAKPOINT_ADDR___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0___M 0x800003FF   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_BREAKPOINT_ADDR_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STEP_DRV0  (0x173B0494)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STEP_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STEP_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STEP_DRV0__DBG_STEP_TRIGGER___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STEP_DRV0__DBG_STEP_TRIGGER___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STEP_DRV0__DBG_STEP_TRIGGER___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STEP_DRV0___M 0x00000001   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STEP_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0 (0x173B0498)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0__DBG_STEP_CONTINUE___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0__DBG_STEP_CONTINUE___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0__DBG_STEP_CONTINUE___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0___M 0x00000001   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_CONTINUE_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STAT_DRV0  (0x173B049C)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STAT_DRV0___RWC QCSR_REG_RO    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STAT_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STAT_DRV0__DBG_STEPPING_STATUS___POR 0x0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STAT_DRV0__DBG_STEPPING_STATUS___M 0x00000001
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STAT_DRV0__DBG_STEPPING_STATUS___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STAT_DRV0___M 0x00000001   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_DBG_STAT_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0 (0x173B04A0)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0__SEQ_OVERRIDE_PWR_CNTRL_MASK___POR 0x00
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0__SEQ_OVERRIDE_PWR_CNTRL_MASK___M 0x0000003F
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0__SEQ_OVERRIDE_PWR_CNTRL_MASK___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0___M 0x0000003F   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_MASK_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0 (0x173B04A4)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0__SEQ_OVERRIDE_PWR_CNTRL_VAL___POR 0x00
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0__SEQ_OVERRIDE_PWR_CNTRL_VAL___M 0x0000003F
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0__SEQ_OVERRIDE_PWR_CNTRL_VAL___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0___M 0x0000003F   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_PWR_CNTRL_VAL_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0 (0x173B04A8)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0__SEQ_OVERRIDE_WAIT_EVENT_MASK___POR 0x00
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0__SEQ_OVERRIDE_WAIT_EVENT_MASK___M 0x0000003F
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0__SEQ_OVERRIDE_WAIT_EVENT_MASK___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0___M 0x0000003F   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_MASK_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0 (0x173B04AC)
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0___RWC QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0__SEQ_OVERRIDE_WAIT_EVENT_VAL___POR 0x00
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0__SEQ_OVERRIDE_WAIT_EVENT_VAL___M 0x0000003F
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0__SEQ_OVERRIDE_WAIT_EVENT_VAL___S               0
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0___M 0x0000003F   
#define   LPASS_QDSP6SS_RSCC_RSC_SEQ_OVERRIDE_WAIT_EVENT_VAL_DRV0___S               0

#define LPASS_QDSP6SS_RSCC_SEQ_MEM_m_DRV0(m) (0x173B0600+0x4*(m))
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_m_DRV0_mMIN 0    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_m_DRV0_mMAX 95   
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_m_DRV0_ELEM 96   
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_m_DRV0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_m_DRV0___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_m_DRV0__CMD_WORD___POR 0x00000000
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_m_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_m_DRV0__CMD_WORD___S               0
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_m_DRV0___M  0xFFFFFFFF   
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_m_DRV0___S                0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_0_DRV0         (0x173B0600)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_0_DRV0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_0_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_0_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_1_DRV0         (0x173B0604)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_1_DRV0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_1_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_1_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_2_DRV0         (0x173B0608)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_2_DRV0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_2_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_2_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_3_DRV0         (0x173B060C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_3_DRV0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_3_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_3_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_4_DRV0         (0x173B0610)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_4_DRV0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_4_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_4_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_5_DRV0         (0x173B0614)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_5_DRV0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_5_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_5_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_6_DRV0         (0x173B0618)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_6_DRV0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_6_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_6_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_7_DRV0         (0x173B061C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_7_DRV0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_7_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_7_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_8_DRV0         (0x173B0620)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_8_DRV0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_8_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_8_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_9_DRV0         (0x173B0624)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_9_DRV0___RWC   QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_9_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_9_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_10_DRV0        (0x173B0628)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_10_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_10_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_10_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_11_DRV0        (0x173B062C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_11_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_11_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_11_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_12_DRV0        (0x173B0630)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_12_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_12_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_12_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_13_DRV0        (0x173B0634)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_13_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_13_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_13_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_14_DRV0        (0x173B0638)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_14_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_14_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_14_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_15_DRV0        (0x173B063C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_15_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_15_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_15_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_16_DRV0        (0x173B0640)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_16_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_16_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_16_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_17_DRV0        (0x173B0644)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_17_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_17_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_17_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_18_DRV0        (0x173B0648)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_18_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_18_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_18_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_19_DRV0        (0x173B064C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_19_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_19_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_19_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_20_DRV0        (0x173B0650)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_20_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_20_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_20_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_21_DRV0        (0x173B0654)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_21_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_21_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_21_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_22_DRV0        (0x173B0658)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_22_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_22_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_22_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_23_DRV0        (0x173B065C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_23_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_23_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_23_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_24_DRV0        (0x173B0660)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_24_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_24_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_24_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_25_DRV0        (0x173B0664)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_25_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_25_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_25_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_26_DRV0        (0x173B0668)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_26_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_26_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_26_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_27_DRV0        (0x173B066C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_27_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_27_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_27_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_28_DRV0        (0x173B0670)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_28_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_28_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_28_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_29_DRV0        (0x173B0674)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_29_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_29_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_29_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_30_DRV0        (0x173B0678)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_30_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_30_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_30_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_31_DRV0        (0x173B067C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_31_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_31_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_31_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_32_DRV0        (0x173B0680)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_32_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_32_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_32_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_33_DRV0        (0x173B0684)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_33_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_33_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_33_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_34_DRV0        (0x173B0688)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_34_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_34_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_34_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_35_DRV0        (0x173B068C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_35_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_35_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_35_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_36_DRV0        (0x173B0690)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_36_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_36_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_36_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_37_DRV0        (0x173B0694)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_37_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_37_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_37_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_38_DRV0        (0x173B0698)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_38_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_38_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_38_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_39_DRV0        (0x173B069C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_39_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_39_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_39_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_40_DRV0        (0x173B06A0)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_40_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_40_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_40_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_41_DRV0        (0x173B06A4)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_41_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_41_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_41_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_42_DRV0        (0x173B06A8)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_42_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_42_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_42_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_43_DRV0        (0x173B06AC)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_43_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_43_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_43_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_44_DRV0        (0x173B06B0)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_44_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_44_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_44_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_45_DRV0        (0x173B06B4)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_45_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_45_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_45_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_46_DRV0        (0x173B06B8)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_46_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_46_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_46_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_47_DRV0        (0x173B06BC)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_47_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_47_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_47_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_48_DRV0        (0x173B06C0)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_48_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_48_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_48_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_49_DRV0        (0x173B06C4)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_49_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_49_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_49_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_50_DRV0        (0x173B06C8)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_50_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_50_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_50_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_51_DRV0        (0x173B06CC)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_51_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_51_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_51_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_52_DRV0        (0x173B06D0)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_52_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_52_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_52_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_53_DRV0        (0x173B06D4)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_53_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_53_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_53_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_54_DRV0        (0x173B06D8)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_54_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_54_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_54_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_55_DRV0        (0x173B06DC)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_55_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_55_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_55_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_56_DRV0        (0x173B06E0)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_56_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_56_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_56_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_57_DRV0        (0x173B06E4)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_57_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_57_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_57_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_58_DRV0        (0x173B06E8)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_58_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_58_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_58_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_59_DRV0        (0x173B06EC)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_59_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_59_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_59_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_60_DRV0        (0x173B06F0)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_60_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_60_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_60_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_61_DRV0        (0x173B06F4)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_61_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_61_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_61_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_62_DRV0        (0x173B06F8)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_62_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_62_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_62_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_63_DRV0        (0x173B06FC)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_63_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_63_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_63_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_64_DRV0        (0x173B0700)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_64_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_64_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_64_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_65_DRV0        (0x173B0704)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_65_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_65_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_65_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_66_DRV0        (0x173B0708)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_66_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_66_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_66_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_67_DRV0        (0x173B070C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_67_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_67_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_67_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_68_DRV0        (0x173B0710)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_68_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_68_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_68_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_69_DRV0        (0x173B0714)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_69_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_69_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_69_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_70_DRV0        (0x173B0718)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_70_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_70_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_70_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_71_DRV0        (0x173B071C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_71_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_71_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_71_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_72_DRV0        (0x173B0720)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_72_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_72_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_72_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_73_DRV0        (0x173B0724)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_73_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_73_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_73_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_74_DRV0        (0x173B0728)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_74_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_74_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_74_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_75_DRV0        (0x173B072C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_75_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_75_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_75_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_76_DRV0        (0x173B0730)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_76_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_76_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_76_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_77_DRV0        (0x173B0734)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_77_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_77_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_77_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_78_DRV0        (0x173B0738)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_78_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_78_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_78_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_79_DRV0        (0x173B073C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_79_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_79_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_79_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_80_DRV0        (0x173B0740)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_80_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_80_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_80_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_81_DRV0        (0x173B0744)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_81_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_81_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_81_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_82_DRV0        (0x173B0748)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_82_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_82_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_82_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_83_DRV0        (0x173B074C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_83_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_83_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_83_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_84_DRV0        (0x173B0750)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_84_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_84_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_84_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_85_DRV0        (0x173B0754)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_85_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_85_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_85_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_86_DRV0        (0x173B0758)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_86_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_86_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_86_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_87_DRV0        (0x173B075C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_87_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_87_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_87_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_88_DRV0        (0x173B0760)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_88_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_88_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_88_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_89_DRV0        (0x173B0764)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_89_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_89_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_89_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_90_DRV0        (0x173B0768)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_90_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_90_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_90_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_91_DRV0        (0x173B076C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_91_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_91_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_91_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_92_DRV0        (0x173B0770)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_92_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_92_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_92_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_93_DRV0        (0x173B0774)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_93_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_93_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_93_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_94_DRV0        (0x173B0778)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_94_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_94_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_94_DRV0__CMD_WORD___S               0
#define LPASS_QDSP6SS_RSCC_SEQ_MEM_95_DRV0        (0x173B077C)
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_95_DRV0___RWC  QCSR_REG_RW    
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_95_DRV0__CMD_WORD___M 0xFFFFFFFF
#define   LPASS_QDSP6SS_RSCC_SEQ_MEM_95_DRV0__CMD_WORD___S               0


#define LPASS_APB                   (0x05140000)

#define LPASS_TPDM0_TPDM_DSB_CR                   (0x05140780)
#define   LPASS_TPDM0_TPDM_DSB_CR___RWC             QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_CR___POR          0x00000000
#define   LPASS_TPDM0_TPDM_DSB_CR__TRIG_TYPE___POR 0x0
#define   LPASS_TPDM0_TPDM_DSB_CR__ATBFLOWERR___POR 0x0
#define   LPASS_TPDM0_TPDM_DSB_CR__EBITSET___POR 0x0
#define   LPASS_TPDM0_TPDM_DSB_CR__HPSEL___POR   0x00
#define   LPASS_TPDM0_TPDM_DSB_CR__MODE___POR    0x0
#define   LPASS_TPDM0_TPDM_DSB_CR__E___POR       0x0
#define   LPASS_TPDM0_TPDM_DSB_CR__TRIG_TYPE___M 0x00001000
#define   LPASS_TPDM0_TPDM_DSB_CR__TRIG_TYPE___S              12
#define   LPASS_TPDM0_TPDM_DSB_CR__ATBFLOWERR___M 0x00000100
#define   LPASS_TPDM0_TPDM_DSB_CR__ATBFLOWERR___S               8
#define   LPASS_TPDM0_TPDM_DSB_CR__EBITSET___M   0x00000080
#define   LPASS_TPDM0_TPDM_DSB_CR__EBITSET___S                 7
#define   LPASS_TPDM0_TPDM_DSB_CR__HPSEL___M     0x0000007C
#define   LPASS_TPDM0_TPDM_DSB_CR__HPSEL___S                   2
#define   LPASS_TPDM0_TPDM_DSB_CR__MODE___M      0x00000002
#define   LPASS_TPDM0_TPDM_DSB_CR__MODE___S                    1
#define   LPASS_TPDM0_TPDM_DSB_CR__E___M         0x00000001
#define   LPASS_TPDM0_TPDM_DSB_CR__E___S                       0
#define   LPASS_TPDM0_TPDM_DSB_CR___M            0x000011FF   
#define   LPASS_TPDM0_TPDM_DSB_CR___S                          0

#define LPASS_TPDM0_TPDM_DSB_TIER                 (0x05140784)
#define   LPASS_TPDM0_TPDM_DSB_TIER___RWC           QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_TIER___POR        0x00000000
#define   LPASS_TPDM0_TPDM_DSB_TIER__PATT_TYPE___POR 0x0
#define   LPASS_TPDM0_TPDM_DSB_TIER__XTRIG_TSENAB___POR 0x0
#define   LPASS_TPDM0_TPDM_DSB_TIER__PATT_TSENAB___POR 0x0
#define   LPASS_TPDM0_TPDM_DSB_TIER__PATT_TYPE___M 0x00000004
#define   LPASS_TPDM0_TPDM_DSB_TIER__PATT_TYPE___S               2
#define   LPASS_TPDM0_TPDM_DSB_TIER__XTRIG_TSENAB___M 0x00000002
#define   LPASS_TPDM0_TPDM_DSB_TIER__XTRIG_TSENAB___S               1
#define   LPASS_TPDM0_TPDM_DSB_TIER__PATT_TSENAB___M 0x00000001
#define   LPASS_TPDM0_TPDM_DSB_TIER__PATT_TSENAB___S               0
#define   LPASS_TPDM0_TPDM_DSB_TIER___M          0x00000007   
#define   LPASS_TPDM0_TPDM_DSB_TIER___S                        0

#define LPASS_TPDM0_TPDM_DSB_TPRm(m)     (0x05140788+0x4*(m))
#define   LPASS_TPDM0_TPDM_DSB_TPRm_mMIN 0    
#define   LPASS_TPDM0_TPDM_DSB_TPRm_mMAX 0    
#define   LPASS_TPDM0_TPDM_DSB_TPRm_ELEM 1    
#define   LPASS_TPDM0_TPDM_DSB_TPRm___RWC           QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_TPRm___POR        0x00000000
#define   LPASS_TPDM0_TPDM_DSB_TPRm__VAL___POR   0x00000000
#define   LPASS_TPDM0_TPDM_DSB_TPRm__VAL___M     0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_TPRm__VAL___S                   0
#define   LPASS_TPDM0_TPDM_DSB_TPRm___M          0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DSB_TPRm___S                        0
#define LPASS_TPDM0_TPDM_DSB_TPR0                 (0x05140788)
#define   LPASS_TPDM0_TPDM_DSB_TPR0___RWC           QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_TPR0__VAL___M     0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_TPR0__VAL___S                   0

#define LPASS_TPDM0_TPDM_DSB_TPMRm(m)    (0x051407A8+0x4*(m))
#define   LPASS_TPDM0_TPDM_DSB_TPMRm_mMIN 0    
#define   LPASS_TPDM0_TPDM_DSB_TPMRm_mMAX 0    
#define   LPASS_TPDM0_TPDM_DSB_TPMRm_ELEM 1    
#define   LPASS_TPDM0_TPDM_DSB_TPMRm___RWC          QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_TPMRm___POR       0x00000000
#define   LPASS_TPDM0_TPDM_DSB_TPMRm__VAL___POR  0x00000000
#define   LPASS_TPDM0_TPDM_DSB_TPMRm__VAL___M    0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_TPMRm__VAL___S                  0
#define   LPASS_TPDM0_TPDM_DSB_TPMRm___M         0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DSB_TPMRm___S                       0
#define LPASS_TPDM0_TPDM_DSB_TPMR0                (0x051407A8)
#define   LPASS_TPDM0_TPDM_DSB_TPMR0___RWC          QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_TPMR0__VAL___M    0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_TPMR0__VAL___S                  0

#define LPASS_TPDM0_TPDM_DSB_XPRm(m)     (0x051407C8+0x4*(m))
#define   LPASS_TPDM0_TPDM_DSB_XPRm_mMIN 0    
#define   LPASS_TPDM0_TPDM_DSB_XPRm_mMAX 0    
#define   LPASS_TPDM0_TPDM_DSB_XPRm_ELEM 1    
#define   LPASS_TPDM0_TPDM_DSB_XPRm___RWC           QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_XPRm___POR        0x00000000
#define   LPASS_TPDM0_TPDM_DSB_XPRm__VAL___POR   0x00000000
#define   LPASS_TPDM0_TPDM_DSB_XPRm__VAL___M     0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_XPRm__VAL___S                   0
#define   LPASS_TPDM0_TPDM_DSB_XPRm___M          0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DSB_XPRm___S                        0
#define LPASS_TPDM0_TPDM_DSB_XPR0                 (0x051407C8)
#define   LPASS_TPDM0_TPDM_DSB_XPR0___RWC           QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_XPR0__VAL___M     0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_XPR0__VAL___S                   0

#define LPASS_TPDM0_TPDM_DSB_XPMRm(m)    (0x051407E8+0x4*(m))
#define   LPASS_TPDM0_TPDM_DSB_XPMRm_mMIN 0    
#define   LPASS_TPDM0_TPDM_DSB_XPMRm_mMAX 0    
#define   LPASS_TPDM0_TPDM_DSB_XPMRm_ELEM 1    
#define   LPASS_TPDM0_TPDM_DSB_XPMRm___RWC          QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_XPMRm___POR       0x00000000
#define   LPASS_TPDM0_TPDM_DSB_XPMRm__VAL___POR  0x00000000
#define   LPASS_TPDM0_TPDM_DSB_XPMRm__VAL___M    0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_XPMRm__VAL___S                  0
#define   LPASS_TPDM0_TPDM_DSB_XPMRm___M         0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DSB_XPMRm___S                       0
#define LPASS_TPDM0_TPDM_DSB_XPMR0                (0x051407E8)
#define   LPASS_TPDM0_TPDM_DSB_XPMR0___RWC          QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_XPMR0__VAL___M    0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_XPMR0__VAL___S                  0

#define LPASS_TPDM0_TPDM_DSB_EDCRn(n)    (0x05140808+0x4*(n))
#define   LPASS_TPDM0_TPDM_DSB_EDCRn_nMIN 0    
#define   LPASS_TPDM0_TPDM_DSB_EDCRn_nMAX 0    
#define   LPASS_TPDM0_TPDM_DSB_EDCRn_ELEM 1    
#define   LPASS_TPDM0_TPDM_DSB_EDCRn___RWC          QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_EDCRn___POR       0x00000000
#define   LPASS_TPDM0_TPDM_DSB_EDCRn__EDGECONTROL___POR 0x00000000
#define   LPASS_TPDM0_TPDM_DSB_EDCRn__EDGECONTROL___M 0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_EDCRn__EDGECONTROL___S               0
#define   LPASS_TPDM0_TPDM_DSB_EDCRn___M         0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DSB_EDCRn___S                       0
#define LPASS_TPDM0_TPDM_DSB_EDCR0                (0x05140808)
#define   LPASS_TPDM0_TPDM_DSB_EDCR0___RWC          QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_EDCR0__EDGECONTROL___M 0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_EDCR0__EDGECONTROL___S               0

#define LPASS_TPDM0_TPDM_DSB_EDCRm(m)    (0x05140808+0x4*(m))
#define   LPASS_TPDM0_TPDM_DSB_EDCRm_mMIN 1    
#define   LPASS_TPDM0_TPDM_DSB_EDCRm_mMAX 1    
#define   LPASS_TPDM0_TPDM_DSB_EDCRm_ELEM 1    
#define   LPASS_TPDM0_TPDM_DSB_EDCRm___RWC          QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_EDCRm___POR       0x00000000
#define   LPASS_TPDM0_TPDM_DSB_EDCRm__EDGECONTROL___POR 0x00000000
#define   LPASS_TPDM0_TPDM_DSB_EDCRm__EDGECONTROL___M 0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_EDCRm__EDGECONTROL___S               0
#define   LPASS_TPDM0_TPDM_DSB_EDCRm___M         0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DSB_EDCRm___S                       0
#define LPASS_TPDM0_TPDM_DSB_EDCR1                (0x0514080C)
#define   LPASS_TPDM0_TPDM_DSB_EDCR1___RWC          QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_EDCR1__EDGECONTROL___M 0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_EDCR1__EDGECONTROL___S               0

#define LPASS_TPDM0_TPDM_DSB_EDCMRm(m)   (0x05140848+0x4*(m))
#define   LPASS_TPDM0_TPDM_DSB_EDCMRm_mMIN 0    
#define   LPASS_TPDM0_TPDM_DSB_EDCMRm_mMAX 0    
#define   LPASS_TPDM0_TPDM_DSB_EDCMRm_ELEM 1    
#define   LPASS_TPDM0_TPDM_DSB_EDCMRm___RWC         QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_EDCMRm___POR      0x00000000
#define   LPASS_TPDM0_TPDM_DSB_EDCMRm__VAL___POR 0x00000000
#define   LPASS_TPDM0_TPDM_DSB_EDCMRm__VAL___M   0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_EDCMRm__VAL___S                 0
#define   LPASS_TPDM0_TPDM_DSB_EDCMRm___M        0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DSB_EDCMRm___S                      0
#define LPASS_TPDM0_TPDM_DSB_EDCMR0               (0x05140848)
#define   LPASS_TPDM0_TPDM_DSB_EDCMR0___RWC         QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_EDCMR0__VAL___M   0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_EDCMR0__VAL___S                 0

#define LPASS_TPDM0_TPDM_DSB_READCTL              (0x05140970)
#define   LPASS_TPDM0_TPDM_DSB_READCTL___RWC        QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_READCTL___POR     0x00000000
#define   LPASS_TPDM0_TPDM_DSB_READCTL__MODE___POR 0x0
#define   LPASS_TPDM0_TPDM_DSB_READCTL__SLICESEL___POR 0x0
#define   LPASS_TPDM0_TPDM_DSB_READCTL__MODE___M 0x00000008
#define   LPASS_TPDM0_TPDM_DSB_READCTL__MODE___S               3
#define   LPASS_TPDM0_TPDM_DSB_READCTL__SLICESEL___M 0x00000007
#define   LPASS_TPDM0_TPDM_DSB_READCTL__SLICESEL___S               0
#define   LPASS_TPDM0_TPDM_DSB_READCTL___M       0x0000000F   
#define   LPASS_TPDM0_TPDM_DSB_READCTL___S                     0

#define LPASS_TPDM0_TPDM_DSB_READVAL              (0x05140974)
#define   LPASS_TPDM0_TPDM_DSB_READVAL___RWC        QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_DSB_READVAL___POR     0x00000000
#define   LPASS_TPDM0_TPDM_DSB_READVAL__VALUE___POR 0x00000000
#define   LPASS_TPDM0_TPDM_DSB_READVAL__VALUE___M 0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DSB_READVAL__VALUE___S               0
#define   LPASS_TPDM0_TPDM_DSB_READVAL___M       0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DSB_READVAL___S                     0

#define LPASS_TPDM0_TPDM_DSB_MSR0                 (0x05140980)
#define   LPASS_TPDM0_TPDM_DSB_MSR0___RWC           QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_MSR0___POR        0x00000000
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL7___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL6___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL5___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL4___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL3___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL2___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL1___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL0___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL7___M    0xF0000000
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL7___S                 28
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL6___M    0x0F000000
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL6___S                 24
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL5___M    0x00F00000
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL5___S                 20
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL4___M    0x000F0000
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL4___S                 16
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL3___M    0x0000F000
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL3___S                 12
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL2___M    0x00000F00
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL2___S                  8
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL1___M    0x000000F0
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL1___S                  4
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL0___M    0x0000000F
#define   LPASS_TPDM0_TPDM_DSB_MSR0__SEL0___S                  0
#define   LPASS_TPDM0_TPDM_DSB_MSR0___M          0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DSB_MSR0___S                        0

#define LPASS_TPDM0_TPDM_DSB_MSR1                 (0x05140984)
#define   LPASS_TPDM0_TPDM_DSB_MSR1___RWC           QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_MSR1___POR        0x00000000
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL7___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL6___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL5___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL4___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL3___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL2___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL1___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL0___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL7___M    0xF0000000
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL7___S                 28
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL6___M    0x0F000000
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL6___S                 24
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL5___M    0x00F00000
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL5___S                 20
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL4___M    0x000F0000
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL4___S                 16
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL3___M    0x0000F000
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL3___S                 12
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL2___M    0x00000F00
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL2___S                  8
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL1___M    0x000000F0
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL1___S                  4
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL0___M    0x0000000F
#define   LPASS_TPDM0_TPDM_DSB_MSR1__SEL0___S                  0
#define   LPASS_TPDM0_TPDM_DSB_MSR1___M          0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DSB_MSR1___S                        0

#define LPASS_TPDM0_TPDM_DSB_MSR2                 (0x05140988)
#define   LPASS_TPDM0_TPDM_DSB_MSR2___RWC           QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_MSR2___POR        0x00000000
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL7___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL6___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL5___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL4___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL3___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL2___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL1___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL0___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL7___M    0xF0000000
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL7___S                 28
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL6___M    0x0F000000
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL6___S                 24
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL5___M    0x00F00000
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL5___S                 20
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL4___M    0x000F0000
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL4___S                 16
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL3___M    0x0000F000
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL3___S                 12
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL2___M    0x00000F00
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL2___S                  8
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL1___M    0x000000F0
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL1___S                  4
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL0___M    0x0000000F
#define   LPASS_TPDM0_TPDM_DSB_MSR2__SEL0___S                  0
#define   LPASS_TPDM0_TPDM_DSB_MSR2___M          0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DSB_MSR2___S                        0

#define LPASS_TPDM0_TPDM_DSB_MSR3                 (0x0514098C)
#define   LPASS_TPDM0_TPDM_DSB_MSR3___RWC           QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_DSB_MSR3___POR        0x00000000
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL7___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL6___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL5___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL4___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL3___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL2___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL1___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL0___POR  0x0
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL7___M    0xF0000000
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL7___S                 28
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL6___M    0x0F000000
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL6___S                 24
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL5___M    0x00F00000
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL5___S                 20
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL4___M    0x000F0000
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL4___S                 16
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL3___M    0x0000F000
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL3___S                 12
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL2___M    0x00000F00
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL2___S                  8
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL1___M    0x000000F0
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL1___S                  4
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL0___M    0x0000000F
#define   LPASS_TPDM0_TPDM_DSB_MSR3__SEL0___S                  0
#define   LPASS_TPDM0_TPDM_DSB_MSR3___M          0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DSB_MSR3___S                        0

#define LPASS_TPDM0_TPDM_ITATBCNTRL               (0x05140EF0)
#define   LPASS_TPDM0_TPDM_ITATBCNTRL___RWC         QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_ITATBCNTRL___POR      0x00000000
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__TSREQ___POR 0x0
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATVALID___POR 0x0
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATDATAMODE___POR 0x0
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATBYTES___POR 0x0
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATDATA___POR 0x00
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATID___POR 0x00
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__TSVAL___POR 0x0
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__TSREQ___M 0x80000000
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__TSREQ___S              31
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATVALID___M 0x40000000
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATVALID___S              30
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATDATAMODE___M 0x00400000
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATDATAMODE___S              22
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATBYTES___M 0x003C0000
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATBYTES___S              18
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATDATA___M 0x0003FC00
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATDATA___S              10
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATID___M  0x000003F8
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__ATID___S                3
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__TSVAL___M 0x00000007
#define   LPASS_TPDM0_TPDM_ITATBCNTRL__TSVAL___S               0
#define   LPASS_TPDM0_TPDM_ITATBCNTRL___M        0xC07FFFFF   
#define   LPASS_TPDM0_TPDM_ITATBCNTRL___S                      0

#define LPASS_TPDM0_TPDM_ITCNTRL                  (0x05140F00)
#define   LPASS_TPDM0_TPDM_ITCNTRL___RWC            QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_ITCNTRL___POR         0x00000000
#define   LPASS_TPDM0_TPDM_ITCNTRL__IME___POR    0x0
#define   LPASS_TPDM0_TPDM_ITCNTRL__IME___M      0x00000001
#define   LPASS_TPDM0_TPDM_ITCNTRL__IME___S                    0
#define   LPASS_TPDM0_TPDM_ITCNTRL___M           0x00000001   
#define   LPASS_TPDM0_TPDM_ITCNTRL___S                         0

#define LPASS_TPDM0_TPDM_CLAIMSET                 (0x05140FA0)
#define   LPASS_TPDM0_TPDM_CLAIMSET___RWC           QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_CLAIMSET___POR        0x00000000
#define   LPASS_TPDM0_TPDM_CLAIMSET__VAL_SET___POR 0x00000000
#define   LPASS_TPDM0_TPDM_CLAIMSET__VAL_SET___M 0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_CLAIMSET__VAL_SET___S               0
#define   LPASS_TPDM0_TPDM_CLAIMSET___M          0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_CLAIMSET___S                        0

#define LPASS_TPDM0_TPDM_CLAIMCLR                 (0x05140FA4)
#define   LPASS_TPDM0_TPDM_CLAIMCLR___RWC           QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_CLAIMCLR___POR        0x00000000
#define   LPASS_TPDM0_TPDM_CLAIMCLR__VAL_CLR___POR 0x00000000
#define   LPASS_TPDM0_TPDM_CLAIMCLR__VAL_CLR___M 0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_CLAIMCLR__VAL_CLR___S               0
#define   LPASS_TPDM0_TPDM_CLAIMCLR___M          0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_CLAIMCLR___S                        0

#define LPASS_TPDM0_TPDM_DEVAFF0                  (0x05140FA8)
#define   LPASS_TPDM0_TPDM_DEVAFF0___RWC            QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_DEVAFF0___POR         0x00000000
#define   LPASS_TPDM0_TPDM_DEVAFF0__VAL___POR    0x00000000
#define   LPASS_TPDM0_TPDM_DEVAFF0__VAL___M      0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DEVAFF0__VAL___S                    0
#define   LPASS_TPDM0_TPDM_DEVAFF0___M           0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DEVAFF0___S                         0

#define LPASS_TPDM0_TPDM_DEVAFF1                  (0x05140FAC)
#define   LPASS_TPDM0_TPDM_DEVAFF1___RWC            QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_DEVAFF1___POR         0x00000000
#define   LPASS_TPDM0_TPDM_DEVAFF1__VAL___POR    0x00000000
#define   LPASS_TPDM0_TPDM_DEVAFF1__VAL___M      0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_DEVAFF1__VAL___S                    0
#define   LPASS_TPDM0_TPDM_DEVAFF1___M           0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DEVAFF1___S                         0

#define LPASS_TPDM0_TPDM_LAR                      (0x05140FB0)
#define   LPASS_TPDM0_TPDM_LAR___RWC                QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_LAR___POR             0x00000000
#define   LPASS_TPDM0_TPDM_LAR__KEY___POR        0x00000000
#define   LPASS_TPDM0_TPDM_LAR__KEY___M          0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_LAR__KEY___S                        0
#define   LPASS_TPDM0_TPDM_LAR___M               0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_LAR___S                             0

#define LPASS_TPDM0_TPDM_LSR                      (0x05140FB4)
#define   LPASS_TPDM0_TPDM_LSR___RWC                QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_LSR___POR             0x00000003
#define   LPASS_TPDM0_TPDM_LSR__NTT___POR        0x0
#define   LPASS_TPDM0_TPDM_LSR__SLK___POR        0x1
#define   LPASS_TPDM0_TPDM_LSR__SLI___POR        0x1
#define   LPASS_TPDM0_TPDM_LSR__NTT___M          0x00000004
#define   LPASS_TPDM0_TPDM_LSR__NTT___S                        2
#define   LPASS_TPDM0_TPDM_LSR__SLK___M          0x00000002
#define   LPASS_TPDM0_TPDM_LSR__SLK___S                        1
#define   LPASS_TPDM0_TPDM_LSR__SLI___M          0x00000001
#define   LPASS_TPDM0_TPDM_LSR__SLI___S                        0
#define   LPASS_TPDM0_TPDM_LSR___M               0x00000007   
#define   LPASS_TPDM0_TPDM_LSR___S                             0

#define LPASS_TPDM0_TPDM_AUTHSTATUS               (0x05140FB8)
#define   LPASS_TPDM0_TPDM_AUTHSTATUS___RWC         QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_AUTHSTATUS___POR      0x000000AA
#define   LPASS_TPDM0_TPDM_AUTHSTATUS__SNID___POR 0x2
#define   LPASS_TPDM0_TPDM_AUTHSTATUS__SID___POR 0x2
#define   LPASS_TPDM0_TPDM_AUTHSTATUS__NSNID___POR 0x2
#define   LPASS_TPDM0_TPDM_AUTHSTATUS__NSID___POR 0x2
#define   LPASS_TPDM0_TPDM_AUTHSTATUS__SNID___M  0x000000C0
#define   LPASS_TPDM0_TPDM_AUTHSTATUS__SNID___S                6
#define   LPASS_TPDM0_TPDM_AUTHSTATUS__SID___M   0x00000030
#define   LPASS_TPDM0_TPDM_AUTHSTATUS__SID___S                 4
#define   LPASS_TPDM0_TPDM_AUTHSTATUS__NSNID___M 0x0000000C
#define   LPASS_TPDM0_TPDM_AUTHSTATUS__NSNID___S               2
#define   LPASS_TPDM0_TPDM_AUTHSTATUS__NSID___M  0x00000003
#define   LPASS_TPDM0_TPDM_AUTHSTATUS__NSID___S                0
#define   LPASS_TPDM0_TPDM_AUTHSTATUS___M        0x000000FF   
#define   LPASS_TPDM0_TPDM_AUTHSTATUS___S                      0

#define LPASS_TPDM0_TPDM_DEVARCH                  (0x05140FBC)
#define   LPASS_TPDM0_TPDM_DEVARCH___RWC            QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_DEVARCH___POR         0x0E105CDA
#define   LPASS_TPDM0_TPDM_DEVARCH__ARCHITECT___POR 0x070
#define   LPASS_TPDM0_TPDM_DEVARCH__PRESENT___POR 0x1
#define   LPASS_TPDM0_TPDM_DEVARCH__REVISION___POR 0x0
#define   LPASS_TPDM0_TPDM_DEVARCH__ARCHID___POR 0x5CDA
#define   LPASS_TPDM0_TPDM_DEVARCH__ARCHITECT___M 0xFFE00000
#define   LPASS_TPDM0_TPDM_DEVARCH__ARCHITECT___S              21
#define   LPASS_TPDM0_TPDM_DEVARCH__PRESENT___M  0x00100000
#define   LPASS_TPDM0_TPDM_DEVARCH__PRESENT___S               20
#define   LPASS_TPDM0_TPDM_DEVARCH__REVISION___M 0x000F0000
#define   LPASS_TPDM0_TPDM_DEVARCH__REVISION___S              16
#define   LPASS_TPDM0_TPDM_DEVARCH__ARCHID___M   0x0000FFFF
#define   LPASS_TPDM0_TPDM_DEVARCH__ARCHID___S                 0
#define   LPASS_TPDM0_TPDM_DEVARCH___M           0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_DEVARCH___S                         0

#define LPASS_TPDM0_TPDM_DEVID1                   (0x05140FC4)
#define   LPASS_TPDM0_TPDM_DEVID1___RWC             QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_DEVID1___POR          0x80000000
#define   LPASS_TPDM0_TPDM_DEVID1__CMB_LIVE___POR 0x1
#define   LPASS_TPDM0_TPDM_DEVID1__DSB_LIVE___POR 0x0
#define   LPASS_TPDM0_TPDM_DEVID1__CMB_LIVE___M  0x80000000
#define   LPASS_TPDM0_TPDM_DEVID1__CMB_LIVE___S               31
#define   LPASS_TPDM0_TPDM_DEVID1__DSB_LIVE___M  0x40000000
#define   LPASS_TPDM0_TPDM_DEVID1__DSB_LIVE___S               30
#define   LPASS_TPDM0_TPDM_DEVID1___M            0xC0000000   
#define   LPASS_TPDM0_TPDM_DEVID1___S                         30

#define LPASS_TPDM0_TPDM_DEVID                    (0x05140FC8)
#define   LPASS_TPDM0_TPDM_DEVID___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_DEVID___POR           0x15000000
#define   LPASS_TPDM0_TPDM_DEVID__TC_LVL_TRIG___POR 0x2
#define   LPASS_TPDM0_TPDM_DEVID__BC_LVL_TRIG___POR 0x2
#define   LPASS_TPDM0_TPDM_DEVID__BC_GANG___POR  0x2
#define   LPASS_TPDM0_TPDM_DEVID__DSB_ELEM___POR 0x0
#define   LPASS_TPDM0_TPDM_DEVID__TC_LVL_TRIG___M 0x18000000
#define   LPASS_TPDM0_TPDM_DEVID__TC_LVL_TRIG___S              27
#define   LPASS_TPDM0_TPDM_DEVID__BC_LVL_TRIG___M 0x06000000
#define   LPASS_TPDM0_TPDM_DEVID__BC_LVL_TRIG___S              25
#define   LPASS_TPDM0_TPDM_DEVID__BC_GANG___M    0x01800000
#define   LPASS_TPDM0_TPDM_DEVID__BC_GANG___S                 23
#define   LPASS_TPDM0_TPDM_DEVID__DSB_ELEM___M   0x00000002
#define   LPASS_TPDM0_TPDM_DEVID__DSB_ELEM___S                 1
#define   LPASS_TPDM0_TPDM_DEVID___M             0x1F800002   
#define   LPASS_TPDM0_TPDM_DEVID___S                           1

#define LPASS_TPDM0_TPDM_DEVTYPE                  (0x05140FCC)
#define   LPASS_TPDM0_TPDM_DEVTYPE___RWC            QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_DEVTYPE___POR         0x00000003
#define   LPASS_TPDM0_TPDM_DEVTYPE__SUB___POR    0x0
#define   LPASS_TPDM0_TPDM_DEVTYPE__MAJOR___POR  0x3
#define   LPASS_TPDM0_TPDM_DEVTYPE__SUB___M      0x000000F0
#define   LPASS_TPDM0_TPDM_DEVTYPE__SUB___S                    4
#define   LPASS_TPDM0_TPDM_DEVTYPE__MAJOR___M    0x0000000F
#define   LPASS_TPDM0_TPDM_DEVTYPE__MAJOR___S                  0
#define   LPASS_TPDM0_TPDM_DEVTYPE___M           0x000000FF   
#define   LPASS_TPDM0_TPDM_DEVTYPE___S                         0

#define LPASS_TPDM0_TPDM_PIDR4                    (0x05140FD0)
#define   LPASS_TPDM0_TPDM_PIDR4___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_PIDR4___POR           0x00000000
#define   LPASS_TPDM0_TPDM_PIDR4__SIZE___POR     0x0
#define   LPASS_TPDM0_TPDM_PIDR4__DES_2___POR    0x0
#define   LPASS_TPDM0_TPDM_PIDR4__SIZE___M       0x000000F0
#define   LPASS_TPDM0_TPDM_PIDR4__SIZE___S                     4
#define   LPASS_TPDM0_TPDM_PIDR4__DES_2___M      0x0000000F
#define   LPASS_TPDM0_TPDM_PIDR4__DES_2___S                    0
#define   LPASS_TPDM0_TPDM_PIDR4___M             0x000000FF   
#define   LPASS_TPDM0_TPDM_PIDR4___S                           0

#define LPASS_TPDM0_TPDM_PIDR5                    (0x05140FD4)
#define   LPASS_TPDM0_TPDM_PIDR5___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_PIDR5___POR           0x00000000
#define   LPASS_TPDM0_TPDM_PIDR5__EMPTY___POR    0x00000000
#define   LPASS_TPDM0_TPDM_PIDR5__EMPTY___M      0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_PIDR5__EMPTY___S                    0
#define   LPASS_TPDM0_TPDM_PIDR5___M             0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_PIDR5___S                           0

#define LPASS_TPDM0_TPDM_PIDR6                    (0x05140FD8)
#define   LPASS_TPDM0_TPDM_PIDR6___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_PIDR6___POR           0x00000000
#define   LPASS_TPDM0_TPDM_PIDR6__EMPTY___POR    0x00000000
#define   LPASS_TPDM0_TPDM_PIDR6__EMPTY___M      0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_PIDR6__EMPTY___S                    0
#define   LPASS_TPDM0_TPDM_PIDR6___M             0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_PIDR6___S                           0

#define LPASS_TPDM0_TPDM_PIDR7                    (0x05140FDC)
#define   LPASS_TPDM0_TPDM_PIDR7___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_PIDR7___POR           0x00000000
#define   LPASS_TPDM0_TPDM_PIDR7__EMPTY___POR    0x00000000
#define   LPASS_TPDM0_TPDM_PIDR7__EMPTY___M      0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_PIDR7__EMPTY___S                    0
#define   LPASS_TPDM0_TPDM_PIDR7___M             0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_PIDR7___S                           0

#define LPASS_TPDM0_TPDM_PIDR0                    (0x05140FE0)
#define   LPASS_TPDM0_TPDM_PIDR0___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_PIDR0___POR           0x00000002
#define   LPASS_TPDM0_TPDM_PIDR0__PART_7___POR   0x0
#define   LPASS_TPDM0_TPDM_PIDR0__PART_6___POR   0x0
#define   LPASS_TPDM0_TPDM_PIDR0__PART_5___POR   0x0
#define   LPASS_TPDM0_TPDM_PIDR0__PART_4___POR   0x0
#define   LPASS_TPDM0_TPDM_PIDR0__PART_3___POR   0x0
#define   LPASS_TPDM0_TPDM_PIDR0__PART_2___POR   0x0
#define   LPASS_TPDM0_TPDM_PIDR0__PART_1___POR   0x1
#define   LPASS_TPDM0_TPDM_PIDR0__PART_0___POR   0x0
#define   LPASS_TPDM0_TPDM_PIDR0__PART_7___M     0x00000080
#define   LPASS_TPDM0_TPDM_PIDR0__PART_7___S                   7
#define   LPASS_TPDM0_TPDM_PIDR0__PART_6___M     0x00000040
#define   LPASS_TPDM0_TPDM_PIDR0__PART_6___S                   6
#define   LPASS_TPDM0_TPDM_PIDR0__PART_5___M     0x00000020
#define   LPASS_TPDM0_TPDM_PIDR0__PART_5___S                   5
#define   LPASS_TPDM0_TPDM_PIDR0__PART_4___M     0x00000010
#define   LPASS_TPDM0_TPDM_PIDR0__PART_4___S                   4
#define   LPASS_TPDM0_TPDM_PIDR0__PART_3___M     0x00000008
#define   LPASS_TPDM0_TPDM_PIDR0__PART_3___S                   3
#define   LPASS_TPDM0_TPDM_PIDR0__PART_2___M     0x00000004
#define   LPASS_TPDM0_TPDM_PIDR0__PART_2___S                   2
#define   LPASS_TPDM0_TPDM_PIDR0__PART_1___M     0x00000002
#define   LPASS_TPDM0_TPDM_PIDR0__PART_1___S                   1
#define   LPASS_TPDM0_TPDM_PIDR0__PART_0___M     0x00000001
#define   LPASS_TPDM0_TPDM_PIDR0__PART_0___S                   0
#define   LPASS_TPDM0_TPDM_PIDR0___M             0x000000FF   
#define   LPASS_TPDM0_TPDM_PIDR0___S                           0

#define LPASS_TPDM0_TPDM_PIDR1                    (0x05140FE4)
#define   LPASS_TPDM0_TPDM_PIDR1___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_PIDR1___POR           0x0000000E
#define   LPASS_TPDM0_TPDM_PIDR1__DES_0___POR    0x0
#define   LPASS_TPDM0_TPDM_PIDR1__PART_1___POR   0xE
#define   LPASS_TPDM0_TPDM_PIDR1__DES_0___M      0x000000F0
#define   LPASS_TPDM0_TPDM_PIDR1__DES_0___S                    4
#define   LPASS_TPDM0_TPDM_PIDR1__PART_1___M     0x0000000F
#define   LPASS_TPDM0_TPDM_PIDR1__PART_1___S                   0
#define   LPASS_TPDM0_TPDM_PIDR1___M             0x000000FF   
#define   LPASS_TPDM0_TPDM_PIDR1___S                           0

#define LPASS_TPDM0_TPDM_PIDR2                    (0x05140FE8)
#define   LPASS_TPDM0_TPDM_PIDR2___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_PIDR2___POR           0x00000018
#define   LPASS_TPDM0_TPDM_PIDR2__REVISION___POR 0x1
#define   LPASS_TPDM0_TPDM_PIDR2__JEDEC___POR    0x1
#define   LPASS_TPDM0_TPDM_PIDR2__DES_1___POR    0x0
#define   LPASS_TPDM0_TPDM_PIDR2__REVISION___M   0x000000F0
#define   LPASS_TPDM0_TPDM_PIDR2__REVISION___S                 4
#define   LPASS_TPDM0_TPDM_PIDR2__JEDEC___M      0x00000008
#define   LPASS_TPDM0_TPDM_PIDR2__JEDEC___S                    3
#define   LPASS_TPDM0_TPDM_PIDR2__DES_1___M      0x00000007
#define   LPASS_TPDM0_TPDM_PIDR2__DES_1___S                    0
#define   LPASS_TPDM0_TPDM_PIDR2___M             0x000000FF   
#define   LPASS_TPDM0_TPDM_PIDR2___S                           0

#define LPASS_TPDM0_TPDM_PIDR3                    (0x05140FEC)
#define   LPASS_TPDM0_TPDM_PIDR3___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_PIDR3___POR           0x00000000
#define   LPASS_TPDM0_TPDM_PIDR3__REVAND___POR   0x0
#define   LPASS_TPDM0_TPDM_PIDR3__CMOD___POR     0x0
#define   LPASS_TPDM0_TPDM_PIDR3__REVAND___M     0x000000F0
#define   LPASS_TPDM0_TPDM_PIDR3__REVAND___S                   4
#define   LPASS_TPDM0_TPDM_PIDR3__CMOD___M       0x0000000F
#define   LPASS_TPDM0_TPDM_PIDR3__CMOD___S                     0
#define   LPASS_TPDM0_TPDM_PIDR3___M             0x000000FF   
#define   LPASS_TPDM0_TPDM_PIDR3___S                           0

#define LPASS_TPDM0_TPDM_CIDR0                    (0x05140FF0)
#define   LPASS_TPDM0_TPDM_CIDR0___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_CIDR0___POR           0x0000000D
#define   LPASS_TPDM0_TPDM_CIDR0__PRMBL_0___POR  0x0D
#define   LPASS_TPDM0_TPDM_CIDR0__PRMBL_0___M    0x000000FF
#define   LPASS_TPDM0_TPDM_CIDR0__PRMBL_0___S                  0
#define   LPASS_TPDM0_TPDM_CIDR0___M             0x000000FF   
#define   LPASS_TPDM0_TPDM_CIDR0___S                           0

#define LPASS_TPDM0_TPDM_CIDR1                    (0x05140FF4)
#define   LPASS_TPDM0_TPDM_CIDR1___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_CIDR1___POR           0x00000090
#define   LPASS_TPDM0_TPDM_CIDR1__CLASS___POR    0x9
#define   LPASS_TPDM0_TPDM_CIDR1__PRMBL_1___POR  0x0
#define   LPASS_TPDM0_TPDM_CIDR1__CLASS___M      0x000000F0
#define   LPASS_TPDM0_TPDM_CIDR1__CLASS___S                    4
#define   LPASS_TPDM0_TPDM_CIDR1__PRMBL_1___M    0x0000000F
#define   LPASS_TPDM0_TPDM_CIDR1__PRMBL_1___S                  0
#define   LPASS_TPDM0_TPDM_CIDR1___M             0x000000FF   
#define   LPASS_TPDM0_TPDM_CIDR1___S                           0

#define LPASS_TPDM0_TPDM_CIDR2                    (0x05140FF8)
#define   LPASS_TPDM0_TPDM_CIDR2___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_CIDR2___POR           0x00000005
#define   LPASS_TPDM0_TPDM_CIDR2__PRMBL_2___POR  0x05
#define   LPASS_TPDM0_TPDM_CIDR2__PRMBL_2___M    0x000000FF
#define   LPASS_TPDM0_TPDM_CIDR2__PRMBL_2___S                  0
#define   LPASS_TPDM0_TPDM_CIDR2___M             0x000000FF   
#define   LPASS_TPDM0_TPDM_CIDR2___S                           0

#define LPASS_TPDM0_TPDM_CIDR3                    (0x05140FFC)
#define   LPASS_TPDM0_TPDM_CIDR3___RWC              QCSR_REG_RO    
#define   LPASS_TPDM0_TPDM_CIDR3___POR           0x000000B1
#define   LPASS_TPDM0_TPDM_CIDR3__PRMBL_3___POR  0xB1
#define   LPASS_TPDM0_TPDM_CIDR3__PRMBL_3___M    0x000000FF
#define   LPASS_TPDM0_TPDM_CIDR3__PRMBL_3___S                  0
#define   LPASS_TPDM0_TPDM_CIDR3___M             0x000000FF   
#define   LPASS_TPDM0_TPDM_CIDR3___S                           0

#define LPASS_TPDM0_TPDM_GPRn(n)         (0x05140000+0x4*(n))
#define   LPASS_TPDM0_TPDM_GPRn_nMIN 0    
#define   LPASS_TPDM0_TPDM_GPRn_nMAX 0    
#define   LPASS_TPDM0_TPDM_GPRn_ELEM 1    
#define   LPASS_TPDM0_TPDM_GPRn___RWC               QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_GPRn___POR            0x00000000
#define   LPASS_TPDM0_TPDM_GPRn__VAL___POR       0x00000000
#define   LPASS_TPDM0_TPDM_GPRn__VAL___M         0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_GPRn__VAL___S                       0
#define   LPASS_TPDM0_TPDM_GPRn___M              0xFFFFFFFF   
#define   LPASS_TPDM0_TPDM_GPRn___S                            0
#define LPASS_TPDM0_TPDM_GPR0                     (0x05140000)
#define   LPASS_TPDM0_TPDM_GPR0___RWC               QCSR_REG_RW    
#define   LPASS_TPDM0_TPDM_GPR0__VAL___M         0xFFFFFFFF
#define   LPASS_TPDM0_TPDM_GPR0__VAL___S                       0

#define LPASS_QATBFUNNEL_CTRL_REG                 (0x05141000)
#define   LPASS_QATBFUNNEL_CTRL_REG___RWC           QCSR_REG_RW    
#define   LPASS_QATBFUNNEL_CTRL_REG___POR        0x00000300
#define   LPASS_QATBFUNNEL_CTRL_REG__HT___POR    0x3
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS7___POR  0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS6___POR  0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS5___POR  0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS4___POR  0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS3___POR  0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS2___POR  0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS1___POR  0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS0___POR  0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__HT___M      0x00000F00
#define   LPASS_QATBFUNNEL_CTRL_REG__HT___S                    8
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_1             0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_2             0x1
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_3             0x2
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_4             0x3
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_5             0x4
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_6             0x5
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_7             0x6
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_8             0x7
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_9             0x8
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_10             0x9
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_11             0xA
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_12             0xB
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_13             0xC
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_14             0xD
#define   LPASS_QATBFUNNEL_CTRL_REG__HT__HOLD_TIME_VAL_15             0xE
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS7___M    0x00000080
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS7___S                  7
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS7__DISABLE             0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS7__ENABLE             0x1
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS6___M    0x00000040
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS6___S                  6
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS6__DISABLE             0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS6__ENABLE             0x1
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS5___M    0x00000020
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS5___S                  5
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS5__DISABLE             0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS5__ENABLE             0x1
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS4___M    0x00000010
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS4___S                  4
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS4__DISABLE             0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS4__ENABLE             0x1
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS3___M    0x00000008
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS3___S                  3
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS3__DISABLE             0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS3__ENABLE             0x1
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS2___M    0x00000004
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS2___S                  2
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS2__DISABLE             0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS2__ENABLE             0x1
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS1___M    0x00000002
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS1___S                  1
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS1__DISABLE             0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS1__ENABLE             0x1
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS0___M    0x00000001
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS0___S                  0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS0__DISABLE             0x0
#define   LPASS_QATBFUNNEL_CTRL_REG__ENS0__ENABLE             0x1
#define   LPASS_QATBFUNNEL_CTRL_REG___M          0x00000FFF   
#define   LPASS_QATBFUNNEL_CTRL_REG___S                        0

#define LPASS_QATBFUNNEL_PRIORITY_CTRL_REG        (0x05141004)
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG___RWC  QCSR_REG_RW    
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG___POR 0x00000000
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT7___POR 0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT6___POR 0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT5___POR 0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT4___POR 0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT3___POR 0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT2___POR 0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT1___POR 0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT0___POR 0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT7___M 0x00E00000
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT7___S              21
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT7__PRORITY_LEVEL_0             0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT7__PRORITY_LEVEL_1             0x1
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT7__PRORITY_LEVEL_2             0x2
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT7__PRORITY_LEVEL_3             0x3
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT7__PRORITY_LEVEL_4             0x4
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT7__PRORITY_LEVEL_5             0x5
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT7__PRORITY_LEVEL_6             0x6
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT7__PRORITY_LEVEL_7             0x7
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT6___M 0x001C0000
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT6___S              18
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT6__PRORITY_LEVEL_0             0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT6__PRORITY_LEVEL_1             0x1
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT6__PRORITY_LEVEL_2             0x2
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT6__PRORITY_LEVEL_3             0x3
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT6__PRORITY_LEVEL_4             0x4
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT6__PRORITY_LEVEL_5             0x5
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT6__PRORITY_LEVEL_6             0x6
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT6__PRORITY_LEVEL_7             0x7
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT5___M 0x00038000
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT5___S              15
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT5__PRORITY_LEVEL_0             0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT5__PRORITY_LEVEL_1             0x1
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT5__PRORITY_LEVEL_2             0x2
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT5__PRORITY_LEVEL_3             0x3
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT5__PRORITY_LEVEL_4             0x4
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT5__PRORITY_LEVEL_5             0x5
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT5__PRORITY_LEVEL_6             0x6
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT5__PRORITY_LEVEL_7             0x7
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT4___M 0x00007000
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT4___S              12
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT4__PRORITY_LEVEL_0             0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT4__PRORITY_LEVEL_1             0x1
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT4__PRORITY_LEVEL_2             0x2
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT4__PRORITY_LEVEL_3             0x3
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT4__PRORITY_LEVEL_4             0x4
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT4__PRORITY_LEVEL_5             0x5
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT4__PRORITY_LEVEL_6             0x6
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT4__PRORITY_LEVEL_7             0x7
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT3___M 0x00000E00
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT3___S               9
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT3__PRORITY_LEVEL_0             0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT3__PRORITY_LEVEL_1             0x1
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT3__PRORITY_LEVEL_2             0x2
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT3__PRORITY_LEVEL_3             0x3
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT3__PRORITY_LEVEL_4             0x4
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT3__PRORITY_LEVEL_5             0x5
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT3__PRORITY_LEVEL_6             0x6
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT3__PRORITY_LEVEL_7             0x7
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT2___M 0x000001C0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT2___S               6
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT2__PRORITY_LEVEL_0             0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT2__PRORITY_LEVEL_1             0x1
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT2__PRORITY_LEVEL_2             0x2
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT2__PRORITY_LEVEL_3             0x3
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT2__PRORITY_LEVEL_4             0x4
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT2__PRORITY_LEVEL_5             0x5
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT2__PRORITY_LEVEL_6             0x6
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT2__PRORITY_LEVEL_7             0x7
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT1___M 0x00000038
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT1___S               3
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT1__PRORITY_LEVEL_0             0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT1__PRORITY_LEVEL_1             0x1
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT1__PRORITY_LEVEL_2             0x2
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT1__PRORITY_LEVEL_3             0x3
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT1__PRORITY_LEVEL_4             0x4
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT1__PRORITY_LEVEL_5             0x5
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT1__PRORITY_LEVEL_6             0x6
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT1__PRORITY_LEVEL_7             0x7
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT0___M 0x00000007
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT0___S               0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT0__PRORITY_LEVEL_0             0x0
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT0__PRORITY_LEVEL_1             0x1
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT0__PRORITY_LEVEL_2             0x2
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT0__PRORITY_LEVEL_3             0x3
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT0__PRORITY_LEVEL_4             0x4
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT0__PRORITY_LEVEL_5             0x5
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT0__PRORITY_LEVEL_6             0x6
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG__PRIPORT0__PRORITY_LEVEL_7             0x7
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG___M 0x00FFFFFF   
#define   LPASS_QATBFUNNEL_PRIORITY_CTRL_REG___S               0

#define LPASS_QATBFUNNEL_ITATBDATA0               (0x05141EEC)
#define   LPASS_QATBFUNNEL_ITATBDATA0___RWC         QCSR_REG_RW    
#define   LPASS_QATBFUNNEL_ITATBDATA0___POR      0x00000000
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA63___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA55___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA47___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA39___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA31___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATAM23___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA15___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA7___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA0___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA63___M 0x00000100
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA63___S               8
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA63__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA63__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA55___M 0x00000080
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA55___S               7
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA55__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA55__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA47___M 0x00000040
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA47___S               6
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA47__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA47__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA39___M 0x00000020
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA39___S               5
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA39__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA39__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA31___M 0x00000010
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA31___S               4
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA31__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA31__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATAM23___M 0x00000008
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATAM23___S               3
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATAM23__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATAM23__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA15___M 0x00000004
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA15___S               2
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA15__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA15__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA7___M 0x00000002
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA7___S               1
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA7__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA7__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA0___M 0x00000001
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA0___S               0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA0__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBDATA0__ATDATA0__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBDATA0___M        0x000001FF   
#define   LPASS_QATBFUNNEL_ITATBDATA0___S                      0

#define LPASS_QATBFUNNEL_ITATBCTR2                (0x05141EF0)
#define   LPASS_QATBFUNNEL_ITATBCTR2___RWC          QCSR_REG_RW    
#define   LPASS_QATBFUNNEL_ITATBCTR2___POR       0x00000000
#define   LPASS_QATBFUNNEL_ITATBCTR2__AFVALID___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBCTR2__ATREADY___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBCTR2__AFVALID___M 0x00000002
#define   LPASS_QATBFUNNEL_ITATBCTR2__AFVALID___S               1
#define   LPASS_QATBFUNNEL_ITATBCTR2__AFVALID__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBCTR2__AFVALID__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBCTR2__ATREADY___M 0x00000001
#define   LPASS_QATBFUNNEL_ITATBCTR2__ATREADY___S               0
#define   LPASS_QATBFUNNEL_ITATBCTR2__ATREADY__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBCTR2__ATREADY__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBCTR2___M         0x00000003   
#define   LPASS_QATBFUNNEL_ITATBCTR2___S                       0

#define LPASS_QATBFUNNEL_ITATBCTR1                (0x05141EF4)
#define   LPASS_QATBFUNNEL_ITATBCTR1___RWC          QCSR_REG_RW    
#define   LPASS_QATBFUNNEL_ITATBCTR1__ATID___M   0x0000007F
#define   LPASS_QATBFUNNEL_ITATBCTR1__ATID___S                 0
#define   LPASS_QATBFUNNEL_ITATBCTR1___M         0x0000007F   
#define   LPASS_QATBFUNNEL_ITATBCTR1___S                       0

#define LPASS_QATBFUNNEL_ITATBCTR0                (0x05141EF8)
#define   LPASS_QATBFUNNEL_ITATBCTR0___RWC          QCSR_REG_RW    
#define   LPASS_QATBFUNNEL_ITATBCTR0___POR       0x00000000
#define   LPASS_QATBFUNNEL_ITATBCTR0__ATBYTES___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBCTR0__AFREADY___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBCTR0__ATVALID___POR 0x0
#define   LPASS_QATBFUNNEL_ITATBCTR0__ATBYTES___M 0x00000700
#define   LPASS_QATBFUNNEL_ITATBCTR0__ATBYTES___S               8
#define   LPASS_QATBFUNNEL_ITATBCTR0__ATBYTES__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBCTR0__ATBYTES__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBCTR0__AFREADY___M 0x00000002
#define   LPASS_QATBFUNNEL_ITATBCTR0__AFREADY___S               1
#define   LPASS_QATBFUNNEL_ITATBCTR0__AFREADY__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBCTR0__AFREADY__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBCTR0__ATVALID___M 0x00000001
#define   LPASS_QATBFUNNEL_ITATBCTR0__ATVALID___S               0
#define   LPASS_QATBFUNNEL_ITATBCTR0__ATVALID__LOW             0x0
#define   LPASS_QATBFUNNEL_ITATBCTR0__ATVALID__HIGH             0x1
#define   LPASS_QATBFUNNEL_ITATBCTR0___M         0x00000703   
#define   LPASS_QATBFUNNEL_ITATBCTR0___S                       0

#define LPASS_QATBFUNNEL_ITCTRL                   (0x05141F00)
#define   LPASS_QATBFUNNEL_ITCTRL___RWC             QCSR_REG_RW    
#define   LPASS_QATBFUNNEL_ITCTRL___POR          0x00000000
#define   LPASS_QATBFUNNEL_ITCTRL__INTEGRATION_MODE___POR 0x0
#define   LPASS_QATBFUNNEL_ITCTRL__INTEGRATION_MODE___M 0x00000001
#define   LPASS_QATBFUNNEL_ITCTRL__INTEGRATION_MODE___S               0
#define   LPASS_QATBFUNNEL_ITCTRL__INTEGRATION_MODE__FUNCTIONAL_MODE             0x0
#define   LPASS_QATBFUNNEL_ITCTRL__INTEGRATION_MODE__INTG_MODE             0x1
#define   LPASS_QATBFUNNEL_ITCTRL___M            0x00000001   
#define   LPASS_QATBFUNNEL_ITCTRL___S                          0

#define LPASS_QATBFUNNEL_CLAIMSET                 (0x05141FA0)
#define   LPASS_QATBFUNNEL_CLAIMSET___RWC           QCSR_REG_RW    
#define   LPASS_QATBFUNNEL_CLAIMSET___POR        0x0000000F
#define   LPASS_QATBFUNNEL_CLAIMSET__CLAIMSET___POR 0xF
#define   LPASS_QATBFUNNEL_CLAIMSET__CLAIMSET___M 0x0000000F
#define   LPASS_QATBFUNNEL_CLAIMSET__CLAIMSET___S               0
#define   LPASS_QATBFUNNEL_CLAIMSET__CLAIMSET__CLAIM_TAG_IMPLEMENTED_BITS             0xF
#define   LPASS_QATBFUNNEL_CLAIMSET___M          0x0000000F   
#define   LPASS_QATBFUNNEL_CLAIMSET___S                        0

#define LPASS_QATBFUNNEL_CLAIMCLR                 (0x05141FA4)
#define   LPASS_QATBFUNNEL_CLAIMCLR___RWC           QCSR_REG_RW    
#define   LPASS_QATBFUNNEL_CLAIMCLR___POR        0x00000000
#define   LPASS_QATBFUNNEL_CLAIMCLR__CLAIMCLR___POR 0x0
#define   LPASS_QATBFUNNEL_CLAIMCLR__CLAIMCLR___M 0x0000000F
#define   LPASS_QATBFUNNEL_CLAIMCLR__CLAIMCLR___S               0
#define   LPASS_QATBFUNNEL_CLAIMCLR___M          0x0000000F   
#define   LPASS_QATBFUNNEL_CLAIMCLR___S                        0

#define LPASS_QATBFUNNEL_LOCKACCESS               (0x05141FB0)
#define   LPASS_QATBFUNNEL_LOCKACCESS___RWC         QCSR_REG_WO    
#define   LPASS_QATBFUNNEL_LOCKACCESS__KEY___M   0xFFFFFFFF
#define   LPASS_QATBFUNNEL_LOCKACCESS__KEY___S                 0
#define   LPASS_QATBFUNNEL_LOCKACCESS__KEY__UNLOCK      0xC5ACCE55
#define   LPASS_QATBFUNNEL_LOCKACCESS__KEY__LOCK      0xDEADBEEF
#define   LPASS_QATBFUNNEL_LOCKACCESS___M        0xFFFFFFFF   
#define   LPASS_QATBFUNNEL_LOCKACCESS___S                      0

#define LPASS_QATBFUNNEL_LOCKSTATUS               (0x05141FB4)
#define   LPASS_QATBFUNNEL_LOCKSTATUS___RWC         QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_LOCKSTATUS___POR      0x00000003
#define   LPASS_QATBFUNNEL_LOCKSTATUS__NTT___POR 0x0
#define   LPASS_QATBFUNNEL_LOCKSTATUS__SLK___POR 0x1
#define   LPASS_QATBFUNNEL_LOCKSTATUS__SLI___POR 0x1
#define   LPASS_QATBFUNNEL_LOCKSTATUS__NTT___M   0x00000004
#define   LPASS_QATBFUNNEL_LOCKSTATUS__NTT___S                 2
#define   LPASS_QATBFUNNEL_LOCKSTATUS__NTT__SIZE_32BIT             0x0
#define   LPASS_QATBFUNNEL_LOCKSTATUS__SLK___M   0x00000002
#define   LPASS_QATBFUNNEL_LOCKSTATUS__SLK___S                 1
#define   LPASS_QATBFUNNEL_LOCKSTATUS__SLK__ACCESS_PERMITTED             0x0
#define   LPASS_QATBFUNNEL_LOCKSTATUS__SLK__DEVICE_LOCKED             0x1
#define   LPASS_QATBFUNNEL_LOCKSTATUS__SLI___M   0x00000001
#define   LPASS_QATBFUNNEL_LOCKSTATUS__SLI___S                 0
#define   LPASS_QATBFUNNEL_LOCKSTATUS__SLI__LOCK_NOT_PRESENT             0x0
#define   LPASS_QATBFUNNEL_LOCKSTATUS__SLI__LOCK_PRESENT             0x1
#define   LPASS_QATBFUNNEL_LOCKSTATUS___M        0x00000007   
#define   LPASS_QATBFUNNEL_LOCKSTATUS___S                      0

#define LPASS_QATBFUNNEL_AUTHSTATUS               (0x05141FB8)
#define   LPASS_QATBFUNNEL_AUTHSTATUS___RWC         QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_AUTHSTATUS___POR      0x00000000
#define   LPASS_QATBFUNNEL_AUTHSTATUS__SNID___POR 0x0
#define   LPASS_QATBFUNNEL_AUTHSTATUS__SID___POR 0x0
#define   LPASS_QATBFUNNEL_AUTHSTATUS__NSNID___POR 0x0
#define   LPASS_QATBFUNNEL_AUTHSTATUS__NSID___POR 0x0
#define   LPASS_QATBFUNNEL_AUTHSTATUS__SNID___M  0x000000C0
#define   LPASS_QATBFUNNEL_AUTHSTATUS__SNID___S                6
#define   LPASS_QATBFUNNEL_AUTHSTATUS__SNID__NOT_IMPLEMENTED             0x0
#define   LPASS_QATBFUNNEL_AUTHSTATUS__SID___M   0x00000030
#define   LPASS_QATBFUNNEL_AUTHSTATUS__SID___S                 4
#define   LPASS_QATBFUNNEL_AUTHSTATUS__SID__NOT_IMPLEMENTED             0x0
#define   LPASS_QATBFUNNEL_AUTHSTATUS__NSNID___M 0x0000000C
#define   LPASS_QATBFUNNEL_AUTHSTATUS__NSNID___S               2
#define   LPASS_QATBFUNNEL_AUTHSTATUS__NSNID__NOT_IMPLEMENTED             0x0
#define   LPASS_QATBFUNNEL_AUTHSTATUS__NSID___M  0x00000003
#define   LPASS_QATBFUNNEL_AUTHSTATUS__NSID___S                0
#define   LPASS_QATBFUNNEL_AUTHSTATUS__NSID__NOT_IMPLEMENTED             0x0
#define   LPASS_QATBFUNNEL_AUTHSTATUS___M        0x000000FF   
#define   LPASS_QATBFUNNEL_AUTHSTATUS___S                      0

#define LPASS_QATBFUNNEL_DEVID                    (0x05141FC8)
#define   LPASS_QATBFUNNEL_DEVID___RWC              QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_DEVID___POR           0x00000038
#define   LPASS_QATBFUNNEL_DEVID__SCHEME___POR   0x3
#define   LPASS_QATBFUNNEL_DEVID__PORTCOUNT___POR 0x8
#define   LPASS_QATBFUNNEL_DEVID__SCHEME___M     0x000000F0
#define   LPASS_QATBFUNNEL_DEVID__SCHEME___S                   4
#define   LPASS_QATBFUNNEL_DEVID__SCHEME__STATIC_PRIORITY             0x3
#define   LPASS_QATBFUNNEL_DEVID__PORTCOUNT___M  0x0000000F
#define   LPASS_QATBFUNNEL_DEVID__PORTCOUNT___S                0
#define   LPASS_QATBFUNNEL_DEVID__PORTCOUNT__VAL_2             0x2
#define   LPASS_QATBFUNNEL_DEVID__PORTCOUNT__VAL_3             0x3
#define   LPASS_QATBFUNNEL_DEVID__PORTCOUNT__VAL_4             0x4
#define   LPASS_QATBFUNNEL_DEVID__PORTCOUNT__VAL_5             0x5
#define   LPASS_QATBFUNNEL_DEVID__PORTCOUNT__VAL_6             0x6
#define   LPASS_QATBFUNNEL_DEVID__PORTCOUNT__VAL_7             0x7
#define   LPASS_QATBFUNNEL_DEVID__PORTCOUNT__VAL_8             0x8
#define   LPASS_QATBFUNNEL_DEVID___M             0x000000FF   
#define   LPASS_QATBFUNNEL_DEVID___S                           0

#define LPASS_QATBFUNNEL_DEVTYPE                  (0x05141FCC)
#define   LPASS_QATBFUNNEL_DEVTYPE___RWC            QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_DEVTYPE___POR         0x00000012
#define   LPASS_QATBFUNNEL_DEVTYPE__SUB_TYPE___POR 0x1
#define   LPASS_QATBFUNNEL_DEVTYPE__MAJOR_TYPE___POR 0x2
#define   LPASS_QATBFUNNEL_DEVTYPE__SUB_TYPE___M 0x000000F0
#define   LPASS_QATBFUNNEL_DEVTYPE__SUB_TYPE___S               4
#define   LPASS_QATBFUNNEL_DEVTYPE__SUB_TYPE__FUNNEL_ROUTER             0x1
#define   LPASS_QATBFUNNEL_DEVTYPE__MAJOR_TYPE___M 0x0000000F
#define   LPASS_QATBFUNNEL_DEVTYPE__MAJOR_TYPE___S               0
#define   LPASS_QATBFUNNEL_DEVTYPE__MAJOR_TYPE__TRACE_LINK             0x2
#define   LPASS_QATBFUNNEL_DEVTYPE___M           0x000000FF   
#define   LPASS_QATBFUNNEL_DEVTYPE___S                         0

#define LPASS_QATBFUNNEL_PIDR0                    (0x05141FE0)
#define   LPASS_QATBFUNNEL_PIDR0___RWC              QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_PIDR0___POR           0x00000008
#define   LPASS_QATBFUNNEL_PIDR0__PART_NUMBER_BITS7TO0___POR 0x08
#define   LPASS_QATBFUNNEL_PIDR0__PART_NUMBER_BITS7TO0___M 0x000000FF
#define   LPASS_QATBFUNNEL_PIDR0__PART_NUMBER_BITS7TO0___S               0
#define   LPASS_QATBFUNNEL_PIDR0__PART_NUMBER_BITS7TO0__CORESIGHT_FUNNEL_PART_NUMBER_BITS7TO0            0x08
#define   LPASS_QATBFUNNEL_PIDR0___M             0x000000FF   
#define   LPASS_QATBFUNNEL_PIDR0___S                           0

#define LPASS_QATBFUNNEL_PIDR1                    (0x05141FE4)
#define   LPASS_QATBFUNNEL_PIDR1___RWC              QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_PIDR1___POR           0x000000B9
#define   LPASS_QATBFUNNEL_PIDR1__JEP106_BITS3TO0___POR 0xB
#define   LPASS_QATBFUNNEL_PIDR1__PART_NUMBER_BITS11TO8___POR 0x9
#define   LPASS_QATBFUNNEL_PIDR1__JEP106_BITS3TO0___M 0x000000F0
#define   LPASS_QATBFUNNEL_PIDR1__JEP106_BITS3TO0___S               4
#define   LPASS_QATBFUNNEL_PIDR1__JEP106_BITS3TO0__ARM_JEP106_IDENTITY_CODE_BITS3TO0             0xB
#define   LPASS_QATBFUNNEL_PIDR1__PART_NUMBER_BITS11TO8___M 0x0000000F
#define   LPASS_QATBFUNNEL_PIDR1__PART_NUMBER_BITS11TO8___S               0
#define   LPASS_QATBFUNNEL_PIDR1__PART_NUMBER_BITS11TO8__CORESIGHT_FUNNEL_PART_NUMBER_BITS11TO8             0x9
#define   LPASS_QATBFUNNEL_PIDR1___M             0x000000FF   
#define   LPASS_QATBFUNNEL_PIDR1___S                           0

#define LPASS_QATBFUNNEL_PIDR2                    (0x05141FE8)
#define   LPASS_QATBFUNNEL_PIDR2___RWC              QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_PIDR2___POR           0x0000003B
#define   LPASS_QATBFUNNEL_PIDR2__REVISION___POR 0x3
#define   LPASS_QATBFUNNEL_PIDR2__JEDEC___POR    0x1
#define   LPASS_QATBFUNNEL_PIDR2__JEP106_BITS6TO4___POR 0x3
#define   LPASS_QATBFUNNEL_PIDR2__REVISION___M   0x000000F0
#define   LPASS_QATBFUNNEL_PIDR2__REVISION___S                 4
#define   LPASS_QATBFUNNEL_PIDR2__REVISION__R3P2             0x3
#define   LPASS_QATBFUNNEL_PIDR2__JEDEC___M      0x00000008
#define   LPASS_QATBFUNNEL_PIDR2__JEDEC___S                    3
#define   LPASS_QATBFUNNEL_PIDR2__JEDEC__JEDEC_IDENTITY             0x1
#define   LPASS_QATBFUNNEL_PIDR2__JEP106_BITS6TO4___M 0x00000007
#define   LPASS_QATBFUNNEL_PIDR2__JEP106_BITS6TO4___S               0
#define   LPASS_QATBFUNNEL_PIDR2__JEP106_BITS6TO4__ARM_JEP106_IDENTITY_CODE_BITS6TO4             0x3
#define   LPASS_QATBFUNNEL_PIDR2___M             0x000000FF   
#define   LPASS_QATBFUNNEL_PIDR2___S                           0

#define LPASS_QATBFUNNEL_PIDR3                    (0x05141FEC)
#define   LPASS_QATBFUNNEL_PIDR3___RWC              QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_PIDR3___POR           0x00000000
#define   LPASS_QATBFUNNEL_PIDR3__REVAND___POR   0x0
#define   LPASS_QATBFUNNEL_PIDR3__CUSTOMER_MODIFIED___POR 0x0
#define   LPASS_QATBFUNNEL_PIDR3__REVAND___M     0x000000F0
#define   LPASS_QATBFUNNEL_PIDR3__REVAND___S                   4
#define   LPASS_QATBFUNNEL_PIDR3__REVAND__NO_MODS             0x0
#define   LPASS_QATBFUNNEL_PIDR3__CUSTOMER_MODIFIED___M 0x0000000F
#define   LPASS_QATBFUNNEL_PIDR3__CUSTOMER_MODIFIED___S               0
#define   LPASS_QATBFUNNEL_PIDR3__CUSTOMER_MODIFIED__NO_MODS             0x0
#define   LPASS_QATBFUNNEL_PIDR3___M             0x000000FF   
#define   LPASS_QATBFUNNEL_PIDR3___S                           0

#define LPASS_QATBFUNNEL_PIDR4                    (0x05141FD0)
#define   LPASS_QATBFUNNEL_PIDR4___RWC              QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_PIDR4___POR           0x00000004
#define   LPASS_QATBFUNNEL_PIDR4__FOURKB_COUNT___POR 0x0
#define   LPASS_QATBFUNNEL_PIDR4__JEP106_CONT___POR 0x4
#define   LPASS_QATBFUNNEL_PIDR4__FOURKB_COUNT___M 0x000000F0
#define   LPASS_QATBFUNNEL_PIDR4__FOURKB_COUNT___S               4
#define   LPASS_QATBFUNNEL_PIDR4__FOURKB_COUNT__SIZE_4KB             0x0
#define   LPASS_QATBFUNNEL_PIDR4__JEP106_CONT___M 0x0000000F
#define   LPASS_QATBFUNNEL_PIDR4__JEP106_CONT___S               0
#define   LPASS_QATBFUNNEL_PIDR4__JEP106_CONT__ARM_JEP106_CONTINUATION_CODE             0x4
#define   LPASS_QATBFUNNEL_PIDR4___M             0x000000FF   
#define   LPASS_QATBFUNNEL_PIDR4___S                           0

#define LPASS_QATBFUNNEL_PERIPHID5                (0x05141FD4)
#define   LPASS_QATBFUNNEL_PERIPHID5___RWC          QCSR_REG_RW    
#define   LPASS_QATBFUNNEL_PERIPHID5__PERIPHID5___M 0xFFFFFFFF
#define   LPASS_QATBFUNNEL_PERIPHID5__PERIPHID5___S               0
#define   LPASS_QATBFUNNEL_PERIPHID5___M         0xFFFFFFFF   
#define   LPASS_QATBFUNNEL_PERIPHID5___S                       0

#define LPASS_QATBFUNNEL_PERIPHID6                (0x05141FD8)
#define   LPASS_QATBFUNNEL_PERIPHID6___RWC          QCSR_REG_RW    
#define   LPASS_QATBFUNNEL_PERIPHID6__PERIPHID6___M 0xFFFFFFFF
#define   LPASS_QATBFUNNEL_PERIPHID6__PERIPHID6___S               0
#define   LPASS_QATBFUNNEL_PERIPHID6___M         0xFFFFFFFF   
#define   LPASS_QATBFUNNEL_PERIPHID6___S                       0

#define LPASS_QATBFUNNEL_PERIPHID7                (0x05141FDC)
#define   LPASS_QATBFUNNEL_PERIPHID7___RWC          QCSR_REG_RW    
#define   LPASS_QATBFUNNEL_PERIPHID7__PERIPHID7___M 0xFFFFFFFF
#define   LPASS_QATBFUNNEL_PERIPHID7__PERIPHID7___S               0
#define   LPASS_QATBFUNNEL_PERIPHID7___M         0xFFFFFFFF   
#define   LPASS_QATBFUNNEL_PERIPHID7___S                       0

#define LPASS_QATBFUNNEL_CID0                     (0x05141FF0)
#define   LPASS_QATBFUNNEL_CID0___RWC               QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_CID0___POR            0x0000000D
#define   LPASS_QATBFUNNEL_CID0__PREAMBLE___POR  0x0D
#define   LPASS_QATBFUNNEL_CID0__PREAMBLE___M    0x000000FF
#define   LPASS_QATBFUNNEL_CID0__PREAMBLE___S                  0
#define   LPASS_QATBFUNNEL_CID0__PREAMBLE__ID_VALUE_0D            0x0D
#define   LPASS_QATBFUNNEL_CID0___M              0x000000FF   
#define   LPASS_QATBFUNNEL_CID0___S                            0

#define LPASS_QATBFUNNEL_CID1                     (0x05141FF4)
#define   LPASS_QATBFUNNEL_CID1___RWC               QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_CID1___POR            0x00000090
#define   LPASS_QATBFUNNEL_CID1__CLASS___POR     0x9
#define   LPASS_QATBFUNNEL_CID1__PREAMBLE___POR  0x0
#define   LPASS_QATBFUNNEL_CID1__CLASS___M       0x000000F0
#define   LPASS_QATBFUNNEL_CID1__CLASS___S                     4
#define   LPASS_QATBFUNNEL_CID1__CLASS__CORESIGHT_COMPONENT             0x9
#define   LPASS_QATBFUNNEL_CID1__PREAMBLE___M    0x0000000F
#define   LPASS_QATBFUNNEL_CID1__PREAMBLE___S                  0
#define   LPASS_QATBFUNNEL_CID1__PREAMBLE__ID_VALUE_0             0x0
#define   LPASS_QATBFUNNEL_CID1___M              0x000000FF   
#define   LPASS_QATBFUNNEL_CID1___S                            0

#define LPASS_QATBFUNNEL_CID2                     (0x05141FF8)
#define   LPASS_QATBFUNNEL_CID2___RWC               QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_CID2___POR            0x00000005
#define   LPASS_QATBFUNNEL_CID2__PREAMBLE___POR  0x05
#define   LPASS_QATBFUNNEL_CID2__PREAMBLE___M    0x000000FF
#define   LPASS_QATBFUNNEL_CID2__PREAMBLE___S                  0
#define   LPASS_QATBFUNNEL_CID2__PREAMBLE__ID_VALUE_05            0x05
#define   LPASS_QATBFUNNEL_CID2___M              0x000000FF   
#define   LPASS_QATBFUNNEL_CID2___S                            0

#define LPASS_QATBFUNNEL_CID3                     (0x05141FFC)
#define   LPASS_QATBFUNNEL_CID3___RWC               QCSR_REG_RO    
#define   LPASS_QATBFUNNEL_CID3___POR            0x000000B1
#define   LPASS_QATBFUNNEL_CID3__PREAMBLE___POR  0xB1
#define   LPASS_QATBFUNNEL_CID3__PREAMBLE___M    0x000000FF
#define   LPASS_QATBFUNNEL_CID3__PREAMBLE___S                  0
#define   LPASS_QATBFUNNEL_CID3__PREAMBLE__ID_VALUE_B1            0xB1
#define   LPASS_QATBFUNNEL_CID3___M              0x000000FF   
#define   LPASS_QATBFUNNEL_CID3___S                            0

#define LPASS_CTI_CTICONTROL                      (0x05147000)
#define   LPASS_CTI_CTICONTROL___RWC                QCSR_REG_RW    
#define   LPASS_CTI_CTICONTROL___POR             0x00000000
#define   LPASS_CTI_CTICONTROL__GLBEN___POR      0x0
#define   LPASS_CTI_CTICONTROL__GLBEN___M        0x00000001
#define   LPASS_CTI_CTICONTROL__GLBEN___S                      0
#define   LPASS_CTI_CTICONTROL__GLBEN__DISABLED              0x0
#define   LPASS_CTI_CTICONTROL__GLBEN__ENABLED               0x1
#define   LPASS_CTI_CTICONTROL___M               0x00000001   
#define   LPASS_CTI_CTICONTROL___S                             0

#define LPASS_CTI_CTIINTACK                       (0x05147010)
#define   LPASS_CTI_CTIINTACK___RWC                 QCSR_REG_WO    
#define   LPASS_CTI_CTIINTACK___POR              0x00000000
#define   LPASS_CTI_CTIINTACK__INTACK___POR      0x00
#define   LPASS_CTI_CTIINTACK__INTACK___M        0x000000FF
#define   LPASS_CTI_CTIINTACK__INTACK___S                      0
#define   LPASS_CTI_CTIINTACK___M                0x000000FF   
#define   LPASS_CTI_CTIINTACK___S                              0

#define LPASS_CTI_CTIAPPSET                       (0x05147014)
#define   LPASS_CTI_CTIAPPSET___RWC                 QCSR_REG_WO    
#define   LPASS_CTI_CTIAPPSET___POR              0x00000000
#define   LPASS_CTI_CTIAPPSET__APPSET___POR      0x0
#define   LPASS_CTI_CTIAPPSET__APPSET___M        0x0000000F
#define   LPASS_CTI_CTIAPPSET__APPSET___S                      0
#define   LPASS_CTI_CTIAPPSET___M                0x0000000F   
#define   LPASS_CTI_CTIAPPSET___S                              0

#define LPASS_CTI_CTIAPPCLEAR                     (0x05147018)
#define   LPASS_CTI_CTIAPPCLEAR___RWC               QCSR_REG_WO    
#define   LPASS_CTI_CTIAPPCLEAR___POR            0x00000000
#define   LPASS_CTI_CTIAPPCLEAR__APPCLEAR___POR  0x0
#define   LPASS_CTI_CTIAPPCLEAR__APPCLEAR___M    0x0000000F
#define   LPASS_CTI_CTIAPPCLEAR__APPCLEAR___S                  0
#define   LPASS_CTI_CTIAPPCLEAR___M              0x0000000F   
#define   LPASS_CTI_CTIAPPCLEAR___S                            0

#define LPASS_CTI_CTIAPPPULSE                     (0x0514701C)
#define   LPASS_CTI_CTIAPPPULSE___RWC               QCSR_REG_WO    
#define   LPASS_CTI_CTIAPPPULSE___POR            0x00000000
#define   LPASS_CTI_CTIAPPPULSE__APPULSE___POR   0x0
#define   LPASS_CTI_CTIAPPPULSE__APPULSE___M     0x0000000F
#define   LPASS_CTI_CTIAPPPULSE__APPULSE___S                   0
#define   LPASS_CTI_CTIAPPPULSE___M              0x0000000F   
#define   LPASS_CTI_CTIAPPPULSE___S                            0

#define LPASS_CTI_CTIINEN0                        (0x05147020)
#define   LPASS_CTI_CTIINEN0___RWC                  QCSR_REG_RW    
#define   LPASS_CTI_CTIINEN0___POR               0x00000000
#define   LPASS_CTI_CTIINEN0__TRIGINEN___POR     0x0
#define   LPASS_CTI_CTIINEN0__TRIGINEN___M       0x0000000F
#define   LPASS_CTI_CTIINEN0__TRIGINEN___S                     0
#define   LPASS_CTI_CTIINEN0___M                 0x0000000F   
#define   LPASS_CTI_CTIINEN0___S                               0

#define LPASS_CTI_CTIINEN1                        (0x05147024)
#define   LPASS_CTI_CTIINEN1___RWC                  QCSR_REG_RW    
#define   LPASS_CTI_CTIINEN1___POR               0x00000000
#define   LPASS_CTI_CTIINEN1__TRIGINEN___POR     0x0
#define   LPASS_CTI_CTIINEN1__TRIGINEN___M       0x0000000F
#define   LPASS_CTI_CTIINEN1__TRIGINEN___S                     0
#define   LPASS_CTI_CTIINEN1___M                 0x0000000F   
#define   LPASS_CTI_CTIINEN1___S                               0

#define LPASS_CTI_CTIINEN2                        (0x05147028)
#define   LPASS_CTI_CTIINEN2___RWC                  QCSR_REG_RW    
#define   LPASS_CTI_CTIINEN2___POR               0x00000000
#define   LPASS_CTI_CTIINEN2__TRIGINEN___POR     0x0
#define   LPASS_CTI_CTIINEN2__TRIGINEN___M       0x0000000F
#define   LPASS_CTI_CTIINEN2__TRIGINEN___S                     0
#define   LPASS_CTI_CTIINEN2___M                 0x0000000F   
#define   LPASS_CTI_CTIINEN2___S                               0

#define LPASS_CTI_CTIINEN3                        (0x0514702C)
#define   LPASS_CTI_CTIINEN3___RWC                  QCSR_REG_RW    
#define   LPASS_CTI_CTIINEN3___POR               0x00000000
#define   LPASS_CTI_CTIINEN3__TRIGINEN___POR     0x0
#define   LPASS_CTI_CTIINEN3__TRIGINEN___M       0x0000000F
#define   LPASS_CTI_CTIINEN3__TRIGINEN___S                     0
#define   LPASS_CTI_CTIINEN3___M                 0x0000000F   
#define   LPASS_CTI_CTIINEN3___S                               0

#define LPASS_CTI_CTIINEN4                        (0x05147030)
#define   LPASS_CTI_CTIINEN4___RWC                  QCSR_REG_RW    
#define   LPASS_CTI_CTIINEN4___POR               0x00000000
#define   LPASS_CTI_CTIINEN4__TRIGINEN___POR     0x0
#define   LPASS_CTI_CTIINEN4__TRIGINEN___M       0x0000000F
#define   LPASS_CTI_CTIINEN4__TRIGINEN___S                     0
#define   LPASS_CTI_CTIINEN4___M                 0x0000000F   
#define   LPASS_CTI_CTIINEN4___S                               0

#define LPASS_CTI_CTIINEN5                        (0x05147034)
#define   LPASS_CTI_CTIINEN5___RWC                  QCSR_REG_RW    
#define   LPASS_CTI_CTIINEN5___POR               0x00000000
#define   LPASS_CTI_CTIINEN5__TRIGINEN___POR     0x0
#define   LPASS_CTI_CTIINEN5__TRIGINEN___M       0x0000000F
#define   LPASS_CTI_CTIINEN5__TRIGINEN___S                     0
#define   LPASS_CTI_CTIINEN5___M                 0x0000000F   
#define   LPASS_CTI_CTIINEN5___S                               0

#define LPASS_CTI_CTIINEN6                        (0x05147038)
#define   LPASS_CTI_CTIINEN6___RWC                  QCSR_REG_RW    
#define   LPASS_CTI_CTIINEN6___POR               0x00000000
#define   LPASS_CTI_CTIINEN6__TRIGINEN___POR     0x0
#define   LPASS_CTI_CTIINEN6__TRIGINEN___M       0x0000000F
#define   LPASS_CTI_CTIINEN6__TRIGINEN___S                     0
#define   LPASS_CTI_CTIINEN6___M                 0x0000000F   
#define   LPASS_CTI_CTIINEN6___S                               0

#define LPASS_CTI_CTIINEN7                        (0x0514703C)
#define   LPASS_CTI_CTIINEN7___RWC                  QCSR_REG_RW    
#define   LPASS_CTI_CTIINEN7___POR               0x00000000
#define   LPASS_CTI_CTIINEN7__TRIGINEN___POR     0x0
#define   LPASS_CTI_CTIINEN7__TRIGINEN___M       0x0000000F
#define   LPASS_CTI_CTIINEN7__TRIGINEN___S                     0
#define   LPASS_CTI_CTIINEN7___M                 0x0000000F   
#define   LPASS_CTI_CTIINEN7___S                               0

#define LPASS_CTI_CTIOUTEN0                       (0x051470A0)
#define   LPASS_CTI_CTIOUTEN0___RWC                 QCSR_REG_RW    
#define   LPASS_CTI_CTIOUTEN0___POR              0x00000000
#define   LPASS_CTI_CTIOUTEN0__TRIGOUTEN___POR   0x0
#define   LPASS_CTI_CTIOUTEN0__TRIGOUTEN___M     0x0000000F
#define   LPASS_CTI_CTIOUTEN0__TRIGOUTEN___S                   0
#define   LPASS_CTI_CTIOUTEN0___M                0x0000000F   
#define   LPASS_CTI_CTIOUTEN0___S                              0

#define LPASS_CTI_CTIOUTEN1                       (0x051470A4)
#define   LPASS_CTI_CTIOUTEN1___RWC                 QCSR_REG_RW    
#define   LPASS_CTI_CTIOUTEN1___POR              0x00000000
#define   LPASS_CTI_CTIOUTEN1__TRIGOUTEN___POR   0x0
#define   LPASS_CTI_CTIOUTEN1__TRIGOUTEN___M     0x0000000F
#define   LPASS_CTI_CTIOUTEN1__TRIGOUTEN___S                   0
#define   LPASS_CTI_CTIOUTEN1___M                0x0000000F   
#define   LPASS_CTI_CTIOUTEN1___S                              0

#define LPASS_CTI_CTIOUTEN2                       (0x051470A8)
#define   LPASS_CTI_CTIOUTEN2___RWC                 QCSR_REG_RW    
#define   LPASS_CTI_CTIOUTEN2___POR              0x00000000
#define   LPASS_CTI_CTIOUTEN2__TRIGOUTEN___POR   0x0
#define   LPASS_CTI_CTIOUTEN2__TRIGOUTEN___M     0x0000000F
#define   LPASS_CTI_CTIOUTEN2__TRIGOUTEN___S                   0
#define   LPASS_CTI_CTIOUTEN2___M                0x0000000F   
#define   LPASS_CTI_CTIOUTEN2___S                              0

#define LPASS_CTI_CTIOUTEN3                       (0x051470AC)
#define   LPASS_CTI_CTIOUTEN3___RWC                 QCSR_REG_RW    
#define   LPASS_CTI_CTIOUTEN3___POR              0x00000000
#define   LPASS_CTI_CTIOUTEN3__TRIGOUTEN___POR   0x0
#define   LPASS_CTI_CTIOUTEN3__TRIGOUTEN___M     0x0000000F
#define   LPASS_CTI_CTIOUTEN3__TRIGOUTEN___S                   0
#define   LPASS_CTI_CTIOUTEN3___M                0x0000000F   
#define   LPASS_CTI_CTIOUTEN3___S                              0

#define LPASS_CTI_CTIOUTEN4                       (0x051470B0)
#define   LPASS_CTI_CTIOUTEN4___RWC                 QCSR_REG_RW    
#define   LPASS_CTI_CTIOUTEN4___POR              0x00000000
#define   LPASS_CTI_CTIOUTEN4__TRIGOUTEN___POR   0x0
#define   LPASS_CTI_CTIOUTEN4__TRIGOUTEN___M     0x0000000F
#define   LPASS_CTI_CTIOUTEN4__TRIGOUTEN___S                   0
#define   LPASS_CTI_CTIOUTEN4___M                0x0000000F   
#define   LPASS_CTI_CTIOUTEN4___S                              0

#define LPASS_CTI_CTIOUTEN5                       (0x051470B4)
#define   LPASS_CTI_CTIOUTEN5___RWC                 QCSR_REG_RW    
#define   LPASS_CTI_CTIOUTEN5___POR              0x00000000
#define   LPASS_CTI_CTIOUTEN5__TRIGOUTEN___POR   0x0
#define   LPASS_CTI_CTIOUTEN5__TRIGOUTEN___M     0x0000000F
#define   LPASS_CTI_CTIOUTEN5__TRIGOUTEN___S                   0
#define   LPASS_CTI_CTIOUTEN5___M                0x0000000F   
#define   LPASS_CTI_CTIOUTEN5___S                              0

#define LPASS_CTI_CTIOUTEN6                       (0x051470B8)
#define   LPASS_CTI_CTIOUTEN6___RWC                 QCSR_REG_RW    
#define   LPASS_CTI_CTIOUTEN6___POR              0x00000000
#define   LPASS_CTI_CTIOUTEN6__TRIGOUTEN___POR   0x0
#define   LPASS_CTI_CTIOUTEN6__TRIGOUTEN___M     0x0000000F
#define   LPASS_CTI_CTIOUTEN6__TRIGOUTEN___S                   0
#define   LPASS_CTI_CTIOUTEN6___M                0x0000000F   
#define   LPASS_CTI_CTIOUTEN6___S                              0

#define LPASS_CTI_CTIOUTEN7                       (0x051470BC)
#define   LPASS_CTI_CTIOUTEN7___RWC                 QCSR_REG_RW    
#define   LPASS_CTI_CTIOUTEN7___POR              0x00000000
#define   LPASS_CTI_CTIOUTEN7__TRIGOUTEN___POR   0x0
#define   LPASS_CTI_CTIOUTEN7__TRIGOUTEN___M     0x0000000F
#define   LPASS_CTI_CTIOUTEN7__TRIGOUTEN___S                   0
#define   LPASS_CTI_CTIOUTEN7___M                0x0000000F   
#define   LPASS_CTI_CTIOUTEN7___S                              0

#define LPASS_CTI_CTITRIGINSTATUS                 (0x05147130)
#define   LPASS_CTI_CTITRIGINSTATUS___RWC           QCSR_REG_RO    
#define   LPASS_CTI_CTITRIGINSTATUS__TRIGINSTATUS___M 0x000000FF
#define   LPASS_CTI_CTITRIGINSTATUS__TRIGINSTATUS___S               0
#define   LPASS_CTI_CTITRIGINSTATUS___M          0x000000FF   
#define   LPASS_CTI_CTITRIGINSTATUS___S                        0

#define LPASS_CTI_CTITRIGOUTSTATUS                (0x05147134)
#define   LPASS_CTI_CTITRIGOUTSTATUS___RWC          QCSR_REG_RO    
#define   LPASS_CTI_CTITRIGOUTSTATUS___POR       0x00000000
#define   LPASS_CTI_CTITRIGOUTSTATUS__TRIGOUTSTATUS___POR 0x00
#define   LPASS_CTI_CTITRIGOUTSTATUS__TRIGOUTSTATUS___M 0x000000FF
#define   LPASS_CTI_CTITRIGOUTSTATUS__TRIGOUTSTATUS___S               0
#define   LPASS_CTI_CTITRIGOUTSTATUS___M         0x000000FF   
#define   LPASS_CTI_CTITRIGOUTSTATUS___S                       0

#define LPASS_CTI_CTICHINSTATUS                   (0x05147138)
#define   LPASS_CTI_CTICHINSTATUS___RWC             QCSR_REG_RO    
#define   LPASS_CTI_CTICHINSTATUS__CTICHINSTATUS___M 0x0000000F
#define   LPASS_CTI_CTICHINSTATUS__CTICHINSTATUS___S               0
#define   LPASS_CTI_CTICHINSTATUS___M            0x0000000F   
#define   LPASS_CTI_CTICHINSTATUS___S                          0

#define LPASS_CTI_CTICHOUTSTATUS                  (0x0514713C)
#define   LPASS_CTI_CTICHOUTSTATUS___RWC            QCSR_REG_RO    
#define   LPASS_CTI_CTICHOUTSTATUS___POR         0x00000000
#define   LPASS_CTI_CTICHOUTSTATUS__CTICHOUTSTATUS___POR 0x0
#define   LPASS_CTI_CTICHOUTSTATUS__CTICHOUTSTATUS___M 0x0000000F
#define   LPASS_CTI_CTICHOUTSTATUS__CTICHOUTSTATUS___S               0
#define   LPASS_CTI_CTICHOUTSTATUS___M           0x0000000F   
#define   LPASS_CTI_CTICHOUTSTATUS___S                         0

#define LPASS_CTI_CTIGATE                         (0x05147140)
#define   LPASS_CTI_CTIGATE___RWC                   QCSR_REG_RW    
#define   LPASS_CTI_CTIGATE___POR                0x0000000F
#define   LPASS_CTI_CTIGATE__CTIGATEEN3___POR    0x1
#define   LPASS_CTI_CTIGATE__CTIGATEEN2___POR    0x1
#define   LPASS_CTI_CTIGATE__CTIGATEEN1___POR    0x1
#define   LPASS_CTI_CTIGATE__CTIGATEEN0___POR    0x1
#define   LPASS_CTI_CTIGATE__CTIGATEEN3___M      0x00000008
#define   LPASS_CTI_CTIGATE__CTIGATEEN3___S                    3
#define   LPASS_CTI_CTIGATE__CTIGATEEN2___M      0x00000004
#define   LPASS_CTI_CTIGATE__CTIGATEEN2___S                    2
#define   LPASS_CTI_CTIGATE__CTIGATEEN1___M      0x00000002
#define   LPASS_CTI_CTIGATE__CTIGATEEN1___S                    1
#define   LPASS_CTI_CTIGATE__CTIGATEEN0___M      0x00000001
#define   LPASS_CTI_CTIGATE__CTIGATEEN0___S                    0
#define   LPASS_CTI_CTIGATE___M                  0x0000000F   
#define   LPASS_CTI_CTIGATE___S                                0

#define LPASS_CTI_ASICCTL                         (0x05147144)
#define   LPASS_CTI_ASICCTL___RWC                   QCSR_REG_RW    
#define   LPASS_CTI_ASICCTL___POR                0x00000000
#define   LPASS_CTI_ASICCTL__ASICCTL___POR       0x00
#define   LPASS_CTI_ASICCTL__ASICCTL___M         0x000000FF
#define   LPASS_CTI_ASICCTL__ASICCTL___S                       0
#define   LPASS_CTI_ASICCTL___M                  0x000000FF   
#define   LPASS_CTI_ASICCTL___S                                0

#define LPASS_CTI_ITCHINACK                       (0x05147EDC)
#define   LPASS_CTI_ITCHINACK___RWC                 QCSR_REG_WO    
#define   LPASS_CTI_ITCHINACK___POR              0x00000000
#define   LPASS_CTI_ITCHINACK__CTCHINACK___POR   0x0
#define   LPASS_CTI_ITCHINACK__CTCHINACK___M     0x0000000F
#define   LPASS_CTI_ITCHINACK__CTCHINACK___S                   0
#define   LPASS_CTI_ITCHINACK___M                0x0000000F   
#define   LPASS_CTI_ITCHINACK___S                              0

#define LPASS_CTI_ITTRIGINACK                     (0x05147EE0)
#define   LPASS_CTI_ITTRIGINACK___RWC               QCSR_REG_WO    
#define   LPASS_CTI_ITTRIGINACK___POR            0x00000000
#define   LPASS_CTI_ITTRIGINACK__CTTRIGINACK___POR 0x00
#define   LPASS_CTI_ITTRIGINACK__CTTRIGINACK___M 0x000000FF
#define   LPASS_CTI_ITTRIGINACK__CTTRIGINACK___S               0
#define   LPASS_CTI_ITTRIGINACK___M              0x000000FF   
#define   LPASS_CTI_ITTRIGINACK___S                            0

#define LPASS_CTI_ITCHOUT                         (0x05147EE4)
#define   LPASS_CTI_ITCHOUT___RWC                   QCSR_REG_WO    
#define   LPASS_CTI_ITCHOUT___POR                0x00000000
#define   LPASS_CTI_ITCHOUT__CTCHOUT___POR       0x0
#define   LPASS_CTI_ITCHOUT__CTCHOUT___M         0x0000000F
#define   LPASS_CTI_ITCHOUT__CTCHOUT___S                       0
#define   LPASS_CTI_ITCHOUT___M                  0x0000000F   
#define   LPASS_CTI_ITCHOUT___S                                0

#define LPASS_CTI_ITTRIGOUT                       (0x05147EE8)
#define   LPASS_CTI_ITTRIGOUT___RWC                 QCSR_REG_WO    
#define   LPASS_CTI_ITTRIGOUT___POR              0x00000000
#define   LPASS_CTI_ITTRIGOUT__CTTRIGOUT___POR   0x00
#define   LPASS_CTI_ITTRIGOUT__CTTRIGOUT___M     0x000000FF
#define   LPASS_CTI_ITTRIGOUT__CTTRIGOUT___S                   0
#define   LPASS_CTI_ITTRIGOUT___M                0x000000FF   
#define   LPASS_CTI_ITTRIGOUT___S                              0

#define LPASS_CTI_ITCHOUTACK                      (0x05147EEC)
#define   LPASS_CTI_ITCHOUTACK___RWC                QCSR_REG_RO    
#define   LPASS_CTI_ITCHOUTACK___POR             0x00000000
#define   LPASS_CTI_ITCHOUTACK__CTCHOUTACK___POR 0x0
#define   LPASS_CTI_ITCHOUTACK__CTCHOUTACK___M   0x0000000F
#define   LPASS_CTI_ITCHOUTACK__CTCHOUTACK___S                 0
#define   LPASS_CTI_ITCHOUTACK___M               0x0000000F   
#define   LPASS_CTI_ITCHOUTACK___S                             0

#define LPASS_CTI_ITTRIGOUTACK                    (0x05147EF0)
#define   LPASS_CTI_ITTRIGOUTACK___RWC              QCSR_REG_RO    
#define   LPASS_CTI_ITTRIGOUTACK___POR           0x00000000
#define   LPASS_CTI_ITTRIGOUTACK__CTTRIGOUTACK___POR 0x00
#define   LPASS_CTI_ITTRIGOUTACK__CTTRIGOUTACK___M 0x000000FF
#define   LPASS_CTI_ITTRIGOUTACK__CTTRIGOUTACK___S               0
#define   LPASS_CTI_ITTRIGOUTACK___M             0x000000FF   
#define   LPASS_CTI_ITTRIGOUTACK___S                           0

#define LPASS_CTI_ITCHIN                          (0x05147EF4)
#define   LPASS_CTI_ITCHIN___RWC                    QCSR_REG_RO    
#define   LPASS_CTI_ITCHIN___POR                 0x00000000
#define   LPASS_CTI_ITCHIN__CTCHIN___POR         0x0
#define   LPASS_CTI_ITCHIN__CTCHIN___M           0x0000000F
#define   LPASS_CTI_ITCHIN__CTCHIN___S                         0
#define   LPASS_CTI_ITCHIN___M                   0x0000000F   
#define   LPASS_CTI_ITCHIN___S                                 0

#define LPASS_CTI_ITTRIGIN                        (0x05147EF8)
#define   LPASS_CTI_ITTRIGIN___RWC                  QCSR_REG_RO    
#define   LPASS_CTI_ITTRIGIN___POR               0x00000000
#define   LPASS_CTI_ITTRIGIN__CTTRIGIN___POR     0x00
#define   LPASS_CTI_ITTRIGIN__CTTRIGIN___M       0x000000FF
#define   LPASS_CTI_ITTRIGIN__CTTRIGIN___S                     0
#define   LPASS_CTI_ITTRIGIN___M                 0x000000FF   
#define   LPASS_CTI_ITTRIGIN___S                               0

#define LPASS_CTI_ITCTRL                          (0x05147F00)
#define   LPASS_CTI_ITCTRL___RWC                    QCSR_REG_RW    
#define   LPASS_CTI_ITCTRL___POR                 0x00000000
#define   LPASS_CTI_ITCTRL__INTEGRATION_MODE___POR 0x0
#define   LPASS_CTI_ITCTRL__INTEGRATION_MODE___M 0x00000001
#define   LPASS_CTI_ITCTRL__INTEGRATION_MODE___S               0
#define   LPASS_CTI_ITCTRL__INTEGRATION_MODE__FUNCTIONAL_MODE             0x0
#define   LPASS_CTI_ITCTRL__INTEGRATION_MODE__INTEGRATION_MODE             0x1
#define   LPASS_CTI_ITCTRL___M                   0x00000001   
#define   LPASS_CTI_ITCTRL___S                                 0

#define LPASS_CTI_CLAIMSET                        (0x05147FA0)
#define   LPASS_CTI_CLAIMSET___RWC                  QCSR_REG_RW    
#define   LPASS_CTI_CLAIMSET___POR               0x0000000F
#define   LPASS_CTI_CLAIMSET__CLAIMSET___POR     0xF
#define   LPASS_CTI_CLAIMSET__CLAIMSET___M       0x0000000F
#define   LPASS_CTI_CLAIMSET__CLAIMSET___S                     0
#define   LPASS_CTI_CLAIMSET__CLAIMSET__CLAIM_TAG_IMPLEMENTED_BITS             0xF
#define   LPASS_CTI_CLAIMSET___M                 0x0000000F   
#define   LPASS_CTI_CLAIMSET___S                               0

#define LPASS_CTI_CLAIMCLR                        (0x05147FA4)
#define   LPASS_CTI_CLAIMCLR___RWC                  QCSR_REG_RW    
#define   LPASS_CTI_CLAIMCLR___POR               0x00000000
#define   LPASS_CTI_CLAIMCLR__CLAIMCLR___POR     0x0
#define   LPASS_CTI_CLAIMCLR__CLAIMCLR___M       0x0000000F
#define   LPASS_CTI_CLAIMCLR__CLAIMCLR___S                     0
#define   LPASS_CTI_CLAIMCLR___M                 0x0000000F   
#define   LPASS_CTI_CLAIMCLR___S                               0

#define LPASS_CTI_LAR                             (0x05147FB0)
#define   LPASS_CTI_LAR___RWC                       QCSR_REG_WO    
#define   LPASS_CTI_LAR__ACCESS_W___M            0xFFFFFFFF
#define   LPASS_CTI_LAR__ACCESS_W___S                          0
#define   LPASS_CTI_LAR__ACCESS_W__UNLOCK             0xC5ACCE55
#define   LPASS_CTI_LAR___M                      0xFFFFFFFF   
#define   LPASS_CTI_LAR___S                                    0

#define LPASS_CTI_LSR                             (0x05147FB4)
#define   LPASS_CTI_LSR___RWC                       QCSR_REG_RO    
#define   LPASS_CTI_LSR___POR                    0x00000003
#define   LPASS_CTI_LSR__LOCKTYPE___POR          0x0
#define   LPASS_CTI_LSR__LOCKGRANT___POR         0x1
#define   LPASS_CTI_LSR__LOCKEXIST___POR         0x1
#define   LPASS_CTI_LSR__LOCKTYPE___M            0x00000004
#define   LPASS_CTI_LSR__LOCKTYPE___S                          2
#define   LPASS_CTI_LSR__LOCKTYPE__ENUM_32_BIT               0x0
#define   LPASS_CTI_LSR__LOCKGRANT___M           0x00000002
#define   LPASS_CTI_LSR__LOCKGRANT___S                         1
#define   LPASS_CTI_LSR__LOCKGRANT__ACCESS_PERMITTED             0x0
#define   LPASS_CTI_LSR__LOCKGRANT__DEVICE_LOCKED             0x1
#define   LPASS_CTI_LSR__LOCKEXIST___M           0x00000001
#define   LPASS_CTI_LSR__LOCKEXIST___S                         0
#define   LPASS_CTI_LSR__LOCKEXIST__LOCK_NOT_PRESENT             0x0
#define   LPASS_CTI_LSR__LOCKEXIST__LOCK_PRESENT             0x1
#define   LPASS_CTI_LSR___M                      0x00000007   
#define   LPASS_CTI_LSR___S                                    0

#define LPASS_CTI_AUTHSTATUS                      (0x05147FB8)
#define   LPASS_CTI_AUTHSTATUS___RWC                QCSR_REG_RO    
#define   LPASS_CTI_AUTHSTATUS__SNID___M         0x000000C0
#define   LPASS_CTI_AUTHSTATUS__SNID___S                       6
#define   LPASS_CTI_AUTHSTATUS__SNID__ENUM_2_B00             0x0
#define   LPASS_CTI_AUTHSTATUS__SID___M          0x00000030
#define   LPASS_CTI_AUTHSTATUS__SID___S                        4
#define   LPASS_CTI_AUTHSTATUS__SID__ENUM_2_B00              0x0
#define   LPASS_CTI_AUTHSTATUS__NSNID___M        0x0000000C
#define   LPASS_CTI_AUTHSTATUS__NSNID___S                      2
#define   LPASS_CTI_AUTHSTATUS__NSNID__ENUM_2_B10             0x2
#define   LPASS_CTI_AUTHSTATUS__NSNID__ENUM_2_B11             0x3
#define   LPASS_CTI_AUTHSTATUS__NSID___M         0x00000003
#define   LPASS_CTI_AUTHSTATUS__NSID___S                       0
#define   LPASS_CTI_AUTHSTATUS__NSID__ENUM_2_B10             0x2
#define   LPASS_CTI_AUTHSTATUS__NSID__ENUM_2_B11             0x3
#define   LPASS_CTI_AUTHSTATUS___M               0x000000FF   
#define   LPASS_CTI_AUTHSTATUS___S                             0

#define LPASS_CTI_DEVID                           (0x05147FC8)
#define   LPASS_CTI_DEVID___RWC                     QCSR_REG_RO    
#define   LPASS_CTI_DEVID___POR                  0x00040800
#define   LPASS_CTI_DEVID__NUMCH___POR           0x4
#define   LPASS_CTI_DEVID__NUMTRIG___POR         0x08
#define   LPASS_CTI_DEVID__EXTMUXNUM___POR       0x00
#define   LPASS_CTI_DEVID__NUMCH___M             0x000F0000
#define   LPASS_CTI_DEVID__NUMCH___S                          16
#define   LPASS_CTI_DEVID__NUMTRIG___M           0x0000FF00
#define   LPASS_CTI_DEVID__NUMTRIG___S                         8
#define   LPASS_CTI_DEVID__EXTMUXNUM___M         0x0000001F
#define   LPASS_CTI_DEVID__EXTMUXNUM___S                       0
#define   LPASS_CTI_DEVID___M                    0x000FFF1F   
#define   LPASS_CTI_DEVID___S                                  0

#define LPASS_CTI_DEVTYPE                         (0x05147FCC)
#define   LPASS_CTI_DEVTYPE___RWC                   QCSR_REG_RO    
#define   LPASS_CTI_DEVTYPE___POR                0x00000014
#define   LPASS_CTI_DEVTYPE__SUB_TYPE___POR      0x1
#define   LPASS_CTI_DEVTYPE__MAJOR_TYPE___POR    0x4
#define   LPASS_CTI_DEVTYPE__SUB_TYPE___M        0x000000F0
#define   LPASS_CTI_DEVTYPE__SUB_TYPE___S                      4
#define   LPASS_CTI_DEVTYPE__SUB_TYPE__TRIGGER_MATRIX             0x1
#define   LPASS_CTI_DEVTYPE__MAJOR_TYPE___M      0x0000000F
#define   LPASS_CTI_DEVTYPE__MAJOR_TYPE___S                    0
#define   LPASS_CTI_DEVTYPE__MAJOR_TYPE__DEBUG_CONTROL             0x4
#define   LPASS_CTI_DEVTYPE___M                  0x000000FF   
#define   LPASS_CTI_DEVTYPE___S                                0

#define LPASS_CTI_PERIPHID0                       (0x05147FE0)
#define   LPASS_CTI_PERIPHID0___RWC                 QCSR_REG_RO    
#define   LPASS_CTI_PERIPHID0___POR              0x00000006
#define   LPASS_CTI_PERIPHID0__PART_0___POR      0x06
#define   LPASS_CTI_PERIPHID0__PART_0___M        0x000000FF
#define   LPASS_CTI_PERIPHID0__PART_0___S                      0
#define   LPASS_CTI_PERIPHID0__PART_0__CTI_PART_NUMBER_7_0            0x06
#define   LPASS_CTI_PERIPHID0___M                0x000000FF   
#define   LPASS_CTI_PERIPHID0___S                              0

#define LPASS_CTI_PERIPHID1                       (0x05147FE4)
#define   LPASS_CTI_PERIPHID1___RWC                 QCSR_REG_RO    
#define   LPASS_CTI_PERIPHID1___POR              0x000000B9
#define   LPASS_CTI_PERIPHID1__DES_0___POR       0xB
#define   LPASS_CTI_PERIPHID1__PART_1___POR      0x9
#define   LPASS_CTI_PERIPHID1__DES_0___M         0x000000F0
#define   LPASS_CTI_PERIPHID1__DES_0___S                       4
#define   LPASS_CTI_PERIPHID1__DES_0__ARM_JEP106_IDENTITY_CODE_3_0             0xB
#define   LPASS_CTI_PERIPHID1__PART_1___M        0x0000000F
#define   LPASS_CTI_PERIPHID1__PART_1___S                      0
#define   LPASS_CTI_PERIPHID1__PART_1__CTI_PART_NUMBER_11_8             0x9
#define   LPASS_CTI_PERIPHID1___M                0x000000FF   
#define   LPASS_CTI_PERIPHID1___S                              0

#define LPASS_CTI_PERIPHID2                       (0x05147FE8)
#define   LPASS_CTI_PERIPHID2___RWC                 QCSR_REG_RO    
#define   LPASS_CTI_PERIPHID2___POR              0x0000004B
#define   LPASS_CTI_PERIPHID2__REVISION___POR    0x4
#define   LPASS_CTI_PERIPHID2__JEDEC___POR       0x1
#define   LPASS_CTI_PERIPHID2__DES_1___POR       0x3
#define   LPASS_CTI_PERIPHID2__REVISION___M      0x000000F0
#define   LPASS_CTI_PERIPHID2__REVISION___S                    4
#define   LPASS_CTI_PERIPHID2__REVISION__R0P4                0x4
#define   LPASS_CTI_PERIPHID2__JEDEC___M         0x00000008
#define   LPASS_CTI_PERIPHID2__JEDEC___S                       3
#define   LPASS_CTI_PERIPHID2__JEDEC__JEDEC_IDENTITY             0x1
#define   LPASS_CTI_PERIPHID2__DES_1___M         0x00000007
#define   LPASS_CTI_PERIPHID2__DES_1___S                       0
#define   LPASS_CTI_PERIPHID2__DES_1__ARM_JEP106_IDENTITY_CODE_6_4             0x3
#define   LPASS_CTI_PERIPHID2___M                0x000000FF   
#define   LPASS_CTI_PERIPHID2___S                              0

#define LPASS_CTI_PERIPHID3                       (0x05147FEC)
#define   LPASS_CTI_PERIPHID3___RWC                 QCSR_REG_RO    
#define   LPASS_CTI_PERIPHID3___POR              0x00000000
#define   LPASS_CTI_PERIPHID3__REVAND___POR      0x0
#define   LPASS_CTI_PERIPHID3__CMOD___POR        0x0
#define   LPASS_CTI_PERIPHID3__REVAND___M        0x000000F0
#define   LPASS_CTI_PERIPHID3__REVAND___S                      4
#define   LPASS_CTI_PERIPHID3__REVAND__NO_MODIFICATION             0x0
#define   LPASS_CTI_PERIPHID3__CMOD___M          0x0000000F
#define   LPASS_CTI_PERIPHID3__CMOD___S                        0
#define   LPASS_CTI_PERIPHID3__CMOD__NO_MODIFICATION             0x0
#define   LPASS_CTI_PERIPHID3___M                0x000000FF   
#define   LPASS_CTI_PERIPHID3___S                              0

#define LPASS_CTI_PERIPHID4                       (0x05147FD0)
#define   LPASS_CTI_PERIPHID4___RWC                 QCSR_REG_RO    
#define   LPASS_CTI_PERIPHID4___POR              0x00000004
#define   LPASS_CTI_PERIPHID4__SIZE___POR        0x0
#define   LPASS_CTI_PERIPHID4__DES_2___POR       0x4
#define   LPASS_CTI_PERIPHID4__SIZE___M          0x000000F0
#define   LPASS_CTI_PERIPHID4__SIZE___S                        4
#define   LPASS_CTI_PERIPHID4__SIZE__ENUM_4KB                0x0
#define   LPASS_CTI_PERIPHID4__DES_2___M         0x0000000F
#define   LPASS_CTI_PERIPHID4__DES_2___S                       0
#define   LPASS_CTI_PERIPHID4__DES_2__ARM_JEP106_CONTINUATION_CODE             0x4
#define   LPASS_CTI_PERIPHID4___M                0x000000FF   
#define   LPASS_CTI_PERIPHID4___S                              0

#define LPASS_CTI_PERIPHID5                       (0x05147FD4)
#define   LPASS_CTI_PERIPHID5___RWC                 QCSR_REG_RW    
#define   LPASS_CTI_PERIPHID5__PERIPHID5___M     0xFFFFFFFF
#define   LPASS_CTI_PERIPHID5__PERIPHID5___S                   0
#define   LPASS_CTI_PERIPHID5___M                0xFFFFFFFF   
#define   LPASS_CTI_PERIPHID5___S                              0

#define LPASS_CTI_PERIPHID6                       (0x05147FD8)
#define   LPASS_CTI_PERIPHID6___RWC                 QCSR_REG_RW    
#define   LPASS_CTI_PERIPHID6__PERIPHID6___M     0xFFFFFFFF
#define   LPASS_CTI_PERIPHID6__PERIPHID6___S                   0
#define   LPASS_CTI_PERIPHID6___M                0xFFFFFFFF   
#define   LPASS_CTI_PERIPHID6___S                              0

#define LPASS_CTI_PERIPHID7                       (0x05147FDC)
#define   LPASS_CTI_PERIPHID7___RWC                 QCSR_REG_RW    
#define   LPASS_CTI_PERIPHID7__PERIPHID7___M     0xFFFFFFFF
#define   LPASS_CTI_PERIPHID7__PERIPHID7___S                   0
#define   LPASS_CTI_PERIPHID7___M                0xFFFFFFFF   
#define   LPASS_CTI_PERIPHID7___S                              0

#define LPASS_CTI_COMPID0                         (0x05147FF0)
#define   LPASS_CTI_COMPID0___RWC                   QCSR_REG_RO    
#define   LPASS_CTI_COMPID0___POR                0x0000000D
#define   LPASS_CTI_COMPID0__PRMBL_0___POR       0x0D
#define   LPASS_CTI_COMPID0__PRMBL_0___M         0x000000FF
#define   LPASS_CTI_COMPID0__PRMBL_0___S                       0
#define   LPASS_CTI_COMPID0__PRMBL_0__ENUM_0D               0x0D
#define   LPASS_CTI_COMPID0___M                  0x000000FF   
#define   LPASS_CTI_COMPID0___S                                0

#define LPASS_CTI_COMPID1                         (0x05147FF4)
#define   LPASS_CTI_COMPID1___RWC                   QCSR_REG_RO    
#define   LPASS_CTI_COMPID1___POR                0x00000090
#define   LPASS_CTI_COMPID1__CLASS___POR         0x9
#define   LPASS_CTI_COMPID1__PRMBL_1___POR       0x0
#define   LPASS_CTI_COMPID1__CLASS___M           0x000000F0
#define   LPASS_CTI_COMPID1__CLASS___S                         4
#define   LPASS_CTI_COMPID1__CLASS__CORESIGHT_COMPONENT             0x9
#define   LPASS_CTI_COMPID1__PRMBL_1___M         0x0000000F
#define   LPASS_CTI_COMPID1__PRMBL_1___S                       0
#define   LPASS_CTI_COMPID1__PRMBL_1__ENUM_0                 0x0
#define   LPASS_CTI_COMPID1___M                  0x000000FF   
#define   LPASS_CTI_COMPID1___S                                0

#define LPASS_CTI_COMPID2                         (0x05147FF8)
#define   LPASS_CTI_COMPID2___RWC                   QCSR_REG_RO    
#define   LPASS_CTI_COMPID2___POR                0x00000005
#define   LPASS_CTI_COMPID2__PRMBL_2___POR       0x05
#define   LPASS_CTI_COMPID2__PRMBL_2___M         0x000000FF
#define   LPASS_CTI_COMPID2__PRMBL_2___S                       0
#define   LPASS_CTI_COMPID2__PRMBL_2__ENUM_05               0x05
#define   LPASS_CTI_COMPID2___M                  0x000000FF   
#define   LPASS_CTI_COMPID2___S                                0

#define LPASS_CTI_COMPID3                         (0x05147FFC)
#define   LPASS_CTI_COMPID3___RWC                   QCSR_REG_RO    
#define   LPASS_CTI_COMPID3___POR                0x000000B1
#define   LPASS_CTI_COMPID3__PRMBL_3___POR       0xB1
#define   LPASS_CTI_COMPID3__PRMBL_3___M         0x000000FF
#define   LPASS_CTI_COMPID3__PRMBL_3___S                       0
#define   LPASS_CTI_COMPID3__PRMBL_3__B1                    0xB1
#define   LPASS_CTI_COMPID3___M                  0x000000FF   
#define   LPASS_CTI_COMPID3___S                                0

////////////////////////////////////////////////////////////////////////// END
#endif
