---
MainSourceFile:  /scratch/hpc-lco-kenter/nleerman/ACCL/kernels/plugins/dummy_cyt_rdma_stack/dummy_cyt_rdma_stack/sol1/.autopilot/db/dummy_cyt_rdma_stack.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1211_1:  '
    FileOffset:      1211
    FilePath:        /opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h
    Replacements:    
      - FilePath:        /scratch/hpc-lco-kenter/nleerman/ACCL/kernels/plugins/dummy_cyt_rdma_stack/dummy_cyt_rdma_stack/sol1/.autopilot/db/dummy_cyt_rdma_stack.pp.0.cpp
        Offset:          52724
        Length:          0
        ReplacementText: 'VITIS_LOOP_1211_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h
    Replacements:    
      - FilePath:        /scratch/hpc-lco-kenter/nleerman/ACCL/kernels/plugins/dummy_cyt_rdma_stack/dummy_cyt_rdma_stack/sol1/.autopilot/db/dummy_cyt_rdma_stack.pp.0.cpp
        Offset:          260580
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h
    Replacements:    
      - FilePath:        /scratch/hpc-lco-kenter/nleerman/ACCL/kernels/plugins/dummy_cyt_rdma_stack/dummy_cyt_rdma_stack/sol1/.autopilot/db/dummy_cyt_rdma_stack.pp.0.cpp
        Offset:          261023
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h
    Replacements:    
      - FilePath:        /scratch/hpc-lco-kenter/nleerman/ACCL/kernels/plugins/dummy_cyt_rdma_stack/dummy_cyt_rdma_stack/sol1/.autopilot/db/dummy_cyt_rdma_stack.pp.0.cpp
        Offset:          261467
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1245_1:  '
    FileOffset:      1245
    FilePath:        /opt/software/FPGA/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h
    Replacements:    
      - FilePath:        /scratch/hpc-lco-kenter/nleerman/ACCL/kernels/plugins/dummy_cyt_rdma_stack/dummy_cyt_rdma_stack/sol1/.autopilot/db/dummy_cyt_rdma_stack.pp.0.cpp
        Offset:          524285
        Length:          0
        ReplacementText: 'VITIS_LOOP_1245_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_56_1:  '
    FileOffset:      56
    FilePath:        dummy_cyt_rdma_stack.cpp
    Replacements:    
      - FilePath:        /scratch/hpc-lco-kenter/nleerman/ACCL/kernels/plugins/dummy_cyt_rdma_stack/dummy_cyt_rdma_stack/sol1/.autopilot/db/dummy_cyt_rdma_stack.pp.0.cpp
        Offset:          1369002
        Length:          0
        ReplacementText: 'VITIS_LOOP_56_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_65_2:  '
    FileOffset:      65
    FilePath:        dummy_cyt_rdma_stack.cpp
    Replacements:    
      - FilePath:        /scratch/hpc-lco-kenter/nleerman/ACCL/kernels/plugins/dummy_cyt_rdma_stack/dummy_cyt_rdma_stack/sol1/.autopilot/db/dummy_cyt_rdma_stack.pp.0.cpp
        Offset:          1369300
        Length:          0
        ReplacementText: 'VITIS_LOOP_65_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_119_1:  '
    FileOffset:      119
    FilePath:        dummy_cyt_rdma_stack.cpp
    Replacements:    
      - FilePath:        /scratch/hpc-lco-kenter/nleerman/ACCL/kernels/plugins/dummy_cyt_rdma_stack/dummy_cyt_rdma_stack/sol1/.autopilot/db/dummy_cyt_rdma_stack.pp.0.cpp
        Offset:          1370889
        Length:          0
        ReplacementText: 'VITIS_LOOP_119_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_128_2:  '
    FileOffset:      128
    FilePath:        dummy_cyt_rdma_stack.cpp
    Replacements:    
      - FilePath:        /scratch/hpc-lco-kenter/nleerman/ACCL/kernels/plugins/dummy_cyt_rdma_stack/dummy_cyt_rdma_stack/sol1/.autopilot/db/dummy_cyt_rdma_stack.pp.0.cpp
        Offset:          1371092
        Length:          0
        ReplacementText: 'VITIS_LOOP_128_2: '
...
