
*** Running vivado
    with args -log MUX4x1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MUX4x1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MUX4x1.tcl -notrace
Command: synth_design -top MUX4x1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34236 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1399.586 ; gain = 86.836 ; free physical = 180825 ; free virtual = 253660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MUX4x1' [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/sources_1/new/MUX4x1.vhd:43]
INFO: [Synth 8-637] synthesizing blackbox instance 'U1' of component 'MUX2x1' [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/sources_1/new/MUX4x1.vhd:51]
INFO: [Synth 8-637] synthesizing blackbox instance 'U2' of component 'MUX2x1' [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/sources_1/new/MUX4x1.vhd:52]
INFO: [Synth 8-637] synthesizing blackbox instance 'U3' of component 'MUX2x1' [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/sources_1/new/MUX4x1.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'MUX4x1' (1#1) [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/sources_1/new/MUX4x1.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1444.227 ; gain = 131.477 ; free physical = 180839 ; free virtual = 253674
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1444.227 ; gain = 131.477 ; free physical = 180839 ; free virtual = 253674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1444.227 ; gain = 131.477 ; free physical = 180839 ; free virtual = 253674
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'segments[0]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'segments[1]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'segments[2]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'segments[3]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'segments[4]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'segments[5]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'segments[6]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'dp'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'Anode[4]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'Anode[5]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'Anode[6]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'Anode[7]'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'RESET'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc:92]
Finished Parsing XDC File [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/MUX4x1_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/zhome/66/2/168935/uni/digital_systems/PWA/PWA.srcs/constrs_1/imports/PWA/Nexys_4_DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MUX4x1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MUX4x1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1757.137 ; gain = 0.000 ; free physical = 180463 ; free virtual = 253297
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180454 ; free virtual = 253288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180453 ; free virtual = 253286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180454 ; free virtual = 253288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180454 ; free virtual = 253288
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:49 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180486 ; free virtual = 253321
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:01:04 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180149 ; free virtual = 252986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:04 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180149 ; free virtual = 252986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:01:04 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180149 ; free virtual = 252986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180131 ; free virtual = 252967
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180131 ; free virtual = 252967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180130 ; free virtual = 252967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180130 ; free virtual = 252966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180130 ; free virtual = 252966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180130 ; free virtual = 252966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MUX2x1        |         3|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |MUX2x1_bbox_2 |     1|
|2     |MUX2x1_bbox_3 |     1|
|3     |MUX2x1_bbox_4 |     1|
|4     |IBUF          |     6|
|5     |OBUF          |     1|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    10|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180130 ; free virtual = 252966
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1757.137 ; gain = 131.477 ; free physical = 180183 ; free virtual = 253020
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:01:05 . Memory (MB): peak = 1757.137 ; gain = 444.387 ; free physical = 180190 ; free virtual = 253026
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 41 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:06 . Memory (MB): peak = 1757.137 ; gain = 457.004 ; free physical = 180151 ; free virtual = 252988
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/zhome/66/2/168935/uni/digital_systems/PWA/PWA.runs/synth_1/MUX4x1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MUX4x1_utilization_synth.rpt -pb MUX4x1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1759.133 ; gain = 0.000 ; free physical = 180132 ; free virtual = 252968
INFO: [Common 17-206] Exiting Vivado at Thu Feb 16 11:15:44 2023...
