Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 19 16:19:42 2024
| Host         : DESKTOP-5VEUJVF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|     14 |            2 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             182 |           34 |
| No           | No                    | Yes                    |              14 |            4 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             384 |           80 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+
|               Clock Signal              |               Enable Signal               |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+
|  PC/genblk1[3].dff/regFile_reg[8][31]_0 |                                           |                                          |                1 |              2 |
|  ACPU/ALUsel_reg[2]/G0                  |                                           |                                          |                1 |              2 |
|  PC/genblk1[5].dff/E[0]                 |                                           | PC/genblk1[3].dff/regFile_reg[8][1]_0[0] |                1 |              4 |
|  SSD_reg[6]_i_2_n_2                     |                                           |                                          |                3 |             14 |
|  n_0_340_BUFG                           |                                           | Push_rst/det/AR[0]                       |                4 |             14 |
|  Push_clk/LED_activating_counter[0]     |                                           |                                          |                4 |             28 |
|  LED_reg[15]_i_2_n_2                    |                                           |                                          |                5 |             32 |
|  SSDclk_IBUF_BUFG                       |                                           |                                          |                5 |             40 |
|  n_1_12_BUFG                            |                                           |                                          |               15 |             64 |
|  n_0_340_BUFG                           | PC/genblk1[3].dff/regFile_reg[5][31][0]   | Push_rst/det/AR[0]                       |               15 |             64 |
|  n_0_340_BUFG                           | PC/genblk1[3].dff/regFile_reg[1][31][0]   | Push_rst/det/AR[0]                       |               13 |             64 |
|  n_0_340_BUFG                           | PC/genblk1[3].dff/regFile_reg[3][31][0]   | Push_rst/det/AR[0]                       |               14 |             64 |
|  n_0_340_BUFG                           | PC/genblk1[3].dff/regFile_reg[4][31][0]   | Push_rst/det/AR[0]                       |               13 |             64 |
|  n_0_340_BUFG                           | PC/genblk1[3].dff/regFile_reg[2][31][0]   | Push_rst/det/AR[0]                       |               14 |             64 |
|  n_0_340_BUFG                           | PC/genblk1[3].dff/regFile_reg[8][31]_1[0] | Push_rst/det/AR[0]                       |               11 |             64 |
|  n_0_340_BUFG                           | PC/genblk1[5].dff/regFile_reg[8][0]       |                                          |                8 |             64 |
+-----------------------------------------+-------------------------------------------+------------------------------------------+------------------+----------------+


