{"sha": "2cb0369c9e62f450a3dd9b227f0ae29659639a56", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MmNiMDM2OWM5ZTYyZjQ1MGEzZGQ5YjIyN2YwYWUyOTY1OTYzOWE1Ng==", "commit": {"author": {"name": "Julia Koval", "email": "julia.koval@intel.com", "date": "2018-04-16T05:59:52Z"}, "committer": {"name": "Julia Koval", "email": "jkoval@gcc.gnu.org", "date": "2018-04-16T05:59:52Z"}, "message": "Add sse_unaligned_load_optimal and sse_unaligned_store_optimal to Skylake.\n\ngcc/\n\tPR target/84413\n\t* config/i386/x86-tune.def (X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL,\n\tX86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL): Add m_SKYLAKE_AVX512\n\nFrom-SVN: r259395", "tree": {"sha": "512fa56b191d42b17ea6d5baf77df8d9972ff00f", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/512fa56b191d42b17ea6d5baf77df8d9972ff00f"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/2cb0369c9e62f450a3dd9b227f0ae29659639a56", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2cb0369c9e62f450a3dd9b227f0ae29659639a56", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2cb0369c9e62f450a3dd9b227f0ae29659639a56", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2cb0369c9e62f450a3dd9b227f0ae29659639a56/comments", "author": {"login": "vaalfreja", "id": 5216345, "node_id": "MDQ6VXNlcjUyMTYzNDU=", "avatar_url": "https://avatars.githubusercontent.com/u/5216345?v=4", "gravatar_id": "", "url": "https://api.github.com/users/vaalfreja", "html_url": "https://github.com/vaalfreja", "followers_url": "https://api.github.com/users/vaalfreja/followers", "following_url": "https://api.github.com/users/vaalfreja/following{/other_user}", "gists_url": "https://api.github.com/users/vaalfreja/gists{/gist_id}", "starred_url": "https://api.github.com/users/vaalfreja/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/vaalfreja/subscriptions", "organizations_url": "https://api.github.com/users/vaalfreja/orgs", "repos_url": "https://api.github.com/users/vaalfreja/repos", "events_url": "https://api.github.com/users/vaalfreja/events{/privacy}", "received_events_url": "https://api.github.com/users/vaalfreja/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "23addc6180ec44ef5922a51c9c00efd4fad6ea49", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/23addc6180ec44ef5922a51c9c00efd4fad6ea49", "html_url": "https://github.com/Rust-GCC/gccrs/commit/23addc6180ec44ef5922a51c9c00efd4fad6ea49"}], "stats": {"total": 11, "additions": 9, "deletions": 2}, "files": [{"sha": "a04b68f7524e651d898e8559604296b0baeebb72", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2cb0369c9e62f450a3dd9b227f0ae29659639a56/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2cb0369c9e62f450a3dd9b227f0ae29659639a56/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=2cb0369c9e62f450a3dd9b227f0ae29659639a56", "patch": "@@ -1,3 +1,9 @@\n+2018-04-16  Julia Koval  <julia.koval@intel.com>\n+\n+\tPR target/84413\n+\t* config/i386/x86-tune.def (X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL,\n+\tX86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL): Add m_SKYLAKE_AVX512\n+\n 2018-04-14  Segher Boessenkool  <segher@kernel.crashing.org>\n \n \tPR target/85293"}, {"sha": "5649fdcf416cbfd544b815b4c4fd7a7118ace853", "filename": "gcc/config/i386/x86-tune.def", "status": "modified", "additions": 3, "deletions": 2, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/2cb0369c9e62f450a3dd9b227f0ae29659639a56/gcc%2Fconfig%2Fi386%2Fx86-tune.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/2cb0369c9e62f450a3dd9b227f0ae29659639a56/gcc%2Fconfig%2Fi386%2Fx86-tune.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fx86-tune.def?ref=2cb0369c9e62f450a3dd9b227f0ae29659639a56", "patch": "@@ -336,13 +336,14 @@ DEF_TUNE (X86_TUNE_GENERAL_REGS_SSE_SPILL, \"general_regs_sse_spill\",\n    of a sequence loading registers by parts.  */\n DEF_TUNE (X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL, \"sse_unaligned_load_optimal\",\n \t  m_NEHALEM | m_SANDYBRIDGE | m_HASWELL | m_SILVERMONT | m_KNL | m_KNM\n-\t  | m_INTEL | m_AMDFAM10 | m_BDVER | m_BTVER | m_ZNVER1 | m_GENERIC)\n+\t  | m_INTEL | m_SKYLAKE_AVX512 | m_AMDFAM10 | m_BDVER | m_BTVER\n+\t  | m_ZNVER1 | m_GENERIC)\n \n /* X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL: Use movups for misaligned stores instead\n    of a sequence loading registers by parts.  */\n DEF_TUNE (X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL, \"sse_unaligned_store_optimal\",\n \t  m_NEHALEM | m_SANDYBRIDGE | m_HASWELL | m_SILVERMONT | m_KNL | m_KNM\n-\t  | m_INTEL | m_BDVER | m_ZNVER1 | m_GENERIC)\n+\t  | m_INTEL | m_SKYLAKE_AVX512 | m_BDVER | m_ZNVER1 | m_GENERIC)\n \n /* Use packed single precision instructions where posisble.  I.e. movups instead\n    of movupd.  */"}]}