<?xml version="1.0" ?>
<rvx>
	<dec_ip>
		<name>edge_video_system</name>
		<hdl_name>EDGE_VIDEO_SYSTEM</hdl_name>
		<def_parameter>
			<name>BW_ADDR</name>
			<value>32</value>
		</def_parameter>

		<def_parameter>
			<name>BW_AXI_TID</name>
			<value>4</value>
		</def_parameter>

		<signal>
			<name>global_rstnn</name>
			<width>1</width>
			<port>input</port>
			<comm_type>global_rstnn</comm_type>
		</signal>

		<signal>
			<name>rstnn_noc</name>
			<width>1</width>
			<port>input</port>
		</signal>

		<reset_property>
			<id>rstnn_noc</id>
			<type>asynch</type>
			<type>negative</type>
			<group>2</group>
		</reset_property>

		<signal>
			<name>rstnn_video</name>
			<width>1</width>
			<port>input</port>
		</signal>

		<reset_property>
			<id>rstnn_video</id>
			<type>asynch</type>
			<type>negative</type>
			<group>2</group>
		</reset_property>

		<signal>
			<name>tick_1us</name>
			<width>1</width>
			<port>input</port>
			<comm_type>tick_1us</comm_type>
		</signal>

		<signal>
			<name>clk_apb</name>
			<width>1</width>
			<port>input</port>
			<comm_type>gclk_system</comm_type>
		</signal>

		<signal>
			<name>clk_vdma</name>
			<width>1</width>
			<port>input</port>
			<comm_type>gclk_system</comm_type>
		</signal>

		<signal>
			<name>clk_vimif</name>
			<width>1</width>
			<port>input</port>
			<comm_type>gclk_noc</comm_type>
		</signal>

		<signal>
			<name>clk_vomif</name>
			<width>1</width>
			<port>input</port>
			<comm_type>gclk_noc</comm_type>
		</signal>

		<signal>
			<name>clk_25M</name>
			<width>1</width>
			<port>input</port>
			<comm_type>gclk_25M</comm_type>
		</signal>

		<signal>
			<name>clk_50M</name>
			<width>1</width>
			<port>input</port>
			<comm_type>gclk_50M</comm_type>
		</signal>

		<signal>
			<name>clk_150M</name>
			<width>1</width>
			<port>input</port>
			<comm_type>gclk_150M</comm_type>
		</signal>

		<signal>
			<name>clk_200M</name>
			<width>1</width>
			<port>input</port>
			<comm_type>gclk_200M</comm_type>
		</signal>

		<signal>
			<name>clk_300M</name>
			<width>1</width>
			<port>input</port>
			<comm_type>gclk_300M</comm_type>
		</signal>

		<interface>
			<name>vdma</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:data_c</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value>BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value>128</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value>BW_AXI_TID</value>
			</parameter>
			<sync>clk_vdma</sync>
			<init>rstnn_noc</init>
		</interface>

		<interface>
			<name>vdma_ctrl</name>
			<library_name>apb</library_name>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size>0x10000</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value>BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value>32</value>
			</parameter>
			<sync>clk_vdma</sync>
			<init>rstnn_noc</init>
		</interface>

		<interface>
			<name>vim</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:data_c</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value>BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value>128</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value>BW_AXI_TID</value>
			</parameter>
			<sync>clk_vimif</sync>
			<init>rstnn_noc</init>
		</interface>

		<interface>
			<name>vom</name>
			<library_name>axi</library_name>
			<role>sender</role>
			<comm_type>memory:data_c</comm_type>
			<parameter>
				<id>bw_addr</id>
				<value>BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value>128</value>
			</parameter>
			<parameter>
				<id>bw_tid</id>
				<value>BW_AXI_TID</value>
			</parameter>
			<sync>clk_vomif</sync>
			<init>rstnn_noc</init>
		</interface>

		<interface>
			<name>video_ctrl</name>
			<library_name>apb</library_name>
			<role>receiver</role>
			<comm_type>memory:all</comm_type>
			<memorymap>
				<size>0x20000</size>
			</memorymap>
			<parameter>
				<id>bw_addr</id>
				<value>BW_ADDR</value>
			</parameter>
			<parameter>
				<id>bw_data</id>
				<value>32</value>
			</parameter>
			<sync>clk_apb</sync>
			<init>rstnn_noc</init>
		</interface>

		<interface>
			<name>cis</name>
			<library_name>i2c</library_name>
			<role>receiver</role>
			<comm_type>i2c</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>

		<interface>
			<name>hdmi</name>
			<library_name>i2c</library_name>
			<role>receiver</role>
			<comm_type>i2c</comm_type>
			<sync>None</sync>
			<init>None</init>
		</interface>

		<included_port>video_module</included_port>
	</dec_ip>
</rvx>
