#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Aug 26 23:23:48 2022
# Process ID: 3380
# Current directory: D:/Vivado/Project/pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18960 D:\Vivado\Project\pipeline\pipeline.xpr
# Log file: D:/Vivado/Project/pipeline/vivado.log
# Journal file: D:/Vivado/Project/pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado/Project/pipeline/pipeline.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Vivado/soft/adder8bit.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 910.617 ; gain = 266.047
update_compile_order -fileset sources_1
generate_target Simulation [get_files D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/ip/inst_rom/inst_rom.xci] -directory D:/Vivado/Project/pipeline/pipeline.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado/Project/pipeline/pipeline.ip_user_files -ipstatic_source_dir D:/Vivado/Project/pipeline/pipeline.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado/Project/pipeline/pipeline.cache/compile_simlib/modelsim} {questa=D:/Vivado/Project/pipeline/pipeline.cache/compile_simlib/questa} {riviera=D:/Vivado/Project/pipeline/pipeline.cache/compile_simlib/riviera} {activehdl=D:/Vivado/Project/pipeline/pipeline.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim/instr_ram.coe'
WARNING: [SIM-utils-42] Failed to copy file 'D:/Vivado/Project/pipeline/pipeline.ip_user_files/mem_init_files/adder8bit.coe' to 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim' : error copying "D:/Vivado/Project/pipeline/pipeline.ip_user_files/mem_init_files/adder8bit.coe": no such file or directory
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/aludecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludecode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol alucontrolE, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/flipenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module path
INFO: [VRFC 10-2458] undeclared symbol func, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:151]
INFO: [VRFC 10-2458] undeclared symbol rd1E, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:171]
INFO: [VRFC 10-2458] undeclared symbol rd2E, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:180]
INFO: [VRFC 10-2458] undeclared symbol rd2EE, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 77be1cfd50634b68a6a1c0903ddd2a29 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 77be1cfd50634b68a6a1c0903ddd2a29 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'd' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'writedata' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:171]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'arg0' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:220]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'arg1' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'arg0' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:228]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'arg1' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'arg0' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:264]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:321]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaE' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:347]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbE' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:348]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aludecode
Compiling module xil_defaultlib.flipenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flipenrc(WIDTH=32)
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.flipenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.path
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time               140000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 660 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 971.109 ; gain = 22.703
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time               140000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 660 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim/instr_ram.coe'
WARNING: [SIM-utils-42] Failed to copy file 'D:/Vivado/Project/pipeline/pipeline.ip_user_files/mem_init_files/adder8bit.coe' to 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim' : error copying "D:/Vivado/Project/pipeline/pipeline.ip_user_files/mem_init_files/adder8bit.coe": no such file or directory
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/aludecode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludecode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol alucontrolE, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/cu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/flipenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flipenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module path
INFO: [VRFC 10-2458] undeclared symbol func, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:151]
INFO: [VRFC 10-2458] undeclared symbol rd1E, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:171]
INFO: [VRFC 10-2458] undeclared symbol rd2E, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:180]
INFO: [VRFC 10-2458] undeclared symbol rd2EE, assumed default net type wire [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:232]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/signextend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signextend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim'
"xelab -wto 77be1cfd50634b68a6a1c0903ddd2a29 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 77be1cfd50634b68a6a1c0903ddd2a29 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'd' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:78]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:79]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:89]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:90]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:99]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/controller.v:100]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'writedata' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:98]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:171]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:180]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'arg0' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:220]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'arg1' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:221]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'arg0' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:228]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'arg1' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:232]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'arg0' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:236]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:264]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'out' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:321]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardaE' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:347]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardbE' [D:/Vivado/Project/pipeline/pipeline.srcs/sources_1/new/path.v:348]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cu
Compiling module xil_defaultlib.aludecode
Compiling module xil_defaultlib.flipenrc
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flipenrc(WIDTH=32)
Compiling module xil_defaultlib.signextend
Compiling module xil_defaultlib.flipenrc(WIDTH=5)
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.path
Compiling module xil_defaultlib.cpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado/Project/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 995.781 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING in testbench.top.data_ram_4k.inst at time                60000 ns: 
Reading from out-of-range address. Max address in testbench.top.data_ram_4k.inst is        1023
$stop called at time : 580 ns : File "D:/Vivado/Project/pipeline/pipeline.srcs/sim_1/new/testbench.v" Line 18
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 26 23:52:17 2022...
