#ifndef JTAGAP_H
#define JTAGAP_H
/**
 * @copyright
 * @file ap.h
 * @author Andrea Gianarda
 * @date 28th of July 2021
 * @brief JTAG access port (JTAGAP) global definitions
*/

/**
 *  @defgroup RegisterGroup Register global macros, structure and functions
 *  @brief Registers global macros, structure and functions
 *  @{
 */

/**
 *  @ingroup RegisterGroup
 *  @defgroup JTAGAP JTAG access port (JTAGAP) macros
 *  @brief JTAG access port (JTAGAP) macros
 *  @{
 */

typedef struct {
	   uint32_t reserved0[3U];    /*!< Reserved                                              (Offset 0x000 to 0xCFC) */
	RW uint32_t CSW;              /*!< Control/Status word register                          (Offset 0xD00)          */
	RW uint32_t PSEL;             /*!< Port select register                                  (Offset 0xD04)          */
	RW uint32_t PSTA;             /*!< Port status register                                  (Offset 0xD08)          */
	   uint32_t reserved1;        /*!< Reserved                                              (Offset 0xD0C)          */
	RW uint32_t BFIFO[4];         /*!< Banked data register                                  (Offset 0xD10 to 0xD1C) */
	   uint32_t reserved1[2U];    /*!< Reserved                                              (Offset 0xD20 to 0xDF8) */
	RO uint32_t IDR;              /*!< Identification register                               (Offset 0xDFC)          */
	   uint32_t reserved2[256U];  /*!< Reserved                                              (Offset 0xE00 to 0xEFC) */
	RW uint32_t ITCTRL;           /*!< Integration mode control register                     (Offset 0xF00)          */
	   uint32_t reserved3[39U];   /*!< Reserved                                              (Offset 0xF04 to 0xF9C) */
	RW uint32_t CLAIMSET;         /*!< Claim tag set register                                (Offset 0xFA0)          */
	RW uint32_t CLAIMCLR;         /*!< Claim tag clear register                              (Offset 0xFA4)          */
	RO uint32_t DEVAFF0;          /*!< Device affinity 1 register                            (Offset 0xFA8)          */
	RO uint32_t DEVAFF1;          /*!< Device affinity 0 register                            (Offset 0xFAC)          */
	WO uint32_t LAR;              /*!< CoreSight lock access register                        (Offset 0xFB0)          */
	RO uint32_t LSR;              /*!< CoreSight lock status register                        (Offset 0xFB4)          */
	RO uint32_t AUTHSTAT;         /*!< Authentication status register                        (Offset 0xFB8)          */
	RO uint32_t DEVARCH;          /*!< Device architecture register                          (Offset 0xFBC)          */
	RO uint32_t DEVID2;           /*!< Device configuration 2 register                       (Offset 0xFC0)          */
	RO uint32_t DEVID1;           /*!< Device configuration 1 register                       (Offset 0xFC4)          */
	RO uint32_t DEVID;            /*!< Device configuration register                         (Offset 0xFC8)          */
	RO uint32_t DEVTYPE;          /*!< Device type register                                  (Offset 0xFCC)          */
	RO uint32_t PIDR4;            /*!< Peripheral identification 4 register                  (Offset 0xFD0)          */
	RO uint32_t PIDR5;            /*!< Peripheral identification 5 register                  (Offset 0xFD4)          */
	RO uint32_t PIDR6;            /*!< Peripheral identification 6 register                  (Offset 0xFD8)          */
	RO uint32_t PIDR7;            /*!< Peripheral identification 7 register                  (Offset 0xFDC)          */
	RO uint32_t PIDR0;            /*!< Peripheral identification 0 register                  (Offset 0xFE0)          */
	RO uint32_t PIDR1;            /*!< Peripheral identification 1 register                  (Offset 0xFE4)          */
	RO uint32_t PIDR2;            /*!< Peripheral identification 2 register                  (Offset 0xFE8)          */
	RO uint32_t PIDR3;            /*!< Peripheral identification 3 register                  (Offset 0xFEC)          */
	RO uint32_t CIDR0;            /*!< Component identification 0 register                   (Offset 0xFF0)          */
	RO uint32_t CIDR1;            /*!< Component identification 1 register                   (Offset 0xFF4)          */
	RO uint32_t CIDR2;            /*!< Component identification 2 register                   (Offset 0xFF8)          */
	RO uint32_t CIDR3;            /*!< Component identification 3 register                   (Offset 0xFFC)          */
} ap_regs;

/*!< JTAG access port (JTAGAP) registers in private peripheral bus (PPB) registers */
/*!< Control/Status word register */
#define JTAGAP_CSW_SERACTV_OFFSET        (31U)
#define JTAGAP_CSW_SERACTV_MASK          (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, CSW, SERACTV))        /*!< Mask  0x80000000 */

#define JTAGAP_CSW_WFIFOCNT_OFFSET       (28U)
#define JTAGAP_CSW_WFIFOCNT_MASK         (0x7UL << REGISTER_FIELD_OFFSET(JTAGAP, CSW, WFIFOCNT))       /*!< Mask  0x70000000 */

#define JTAGAP_CSW_RFIFOCNT_OFFSET       (24U)
#define JTAGAP_CSW_RFIFOCNT_MASK         (0x7UL << REGISTER_FIELD_OFFSET(JTAGAP, CSW, RFIFOCNT))       /*!< Mask  0x07000000 */

#define JTAGAP_CSW_PORTCONNECTED_OFFSET  (3U)
#define JTAGAP_CSW_PORTCONNECTED_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, CSW, PORTCONNECTED))  /*!< Mask  0x00000008 */

#define JTAGAP_CSW_SRSTCONNECTED_OFFSET  (2U)
#define JTAGAP_CSW_SRSTCONNECTED_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, CSW, SRSTCONNECTED))  /*!< Mask  0x00000004 */

#define JTAGAP_CSW_TRST_OUT_OFFSET       (1U)
#define JTAGAP_CSW_TRST_OUT_MASK         (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, CSW, TRST_OUT))       /*!< Mask  0x00000002 */

#define JTAGAP_CSW_SRST_OUT_OFFSET       (0U)
#define JTAGAP_CSW_SRST_OUT_MASK         (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, CSW, SRST_OUT))       /*!< Mask  0x00000001 */

// Values of JTAG engine active bit
#define JTAGAP_JTAGENGINE_INACTIVE  (0x0UL)  /*!< Value 0x00000000 */
#define JTAGAP_JTAGENGINE_ACTIVE    (0x1UL)  /*!< Value 0x00000001 */

// Values of command FIFO outstanding bytes count
#define JTAGAP_BYTECOUNT_0  (0x0UL)  /*!< Value 0x00000000 */
#define JTAGAP_BYTECOUNT_1  (0x1UL)  /*!< Value 0x00000001 */
#define JTAGAP_BYTECOUNT_2  (0x2UL)  /*!< Value 0x00000002 */
#define JTAGAP_BYTECOUNT_3  (0x3UL)  /*!< Value 0x00000003 */
#define JTAGAP_BYTECOUNT_4  (0x4UL)  /*!< Value 0x00000004 */
#define JTAGAP_BYTECOUNT_5  (0x5UL)  /*!< Value 0x00000005 */
#define JTAGAP_BYTECOUNT_6  (0x6UL)  /*!< Value 0x00000006 */
#define JTAGAP_BYTECOUNT_7  (0x7UL)  /*!< Value 0x00000007 */

// Values of selected port conntected status bit
#define JTAGAP_SELECTEDPORTCONNECTED_FAIL  (0x0UL)  /*!< Value 0x00000000 */
#define JTAGAP_SELECTEDPORTCONNECTED_OK    (0x1UL)  /*!< Value 0x00000001 */

// Values of selected port reset conntected status bit
#define JTAGAP_SELECTEDPORTRESETCONNECTED_FAIL  (0x0UL)  /*!< Value 0x00000000 */
#define JTAGAP_SELECTEDPORTRESETCONNECTED_OK    (0x1UL)  /*!< Value 0x00000001 */

// Values of TRST signal
#define JTAGAP_TRST_HIGH  (0x0UL)  /*!< Value 0x00000000 */
#define JTAGAP_TRST_LOW   (0x1UL)  /*!< Value 0x00000001 */

// Values of SRSTOUT signal
#define JTAGAP_SRSTOUT_HIGH  (0x0UL)  /*!< Value 0x00000000 */
#define JTAGAP_SRSTOUT_LOW   (0x1UL)  /*!< Value 0x00000001 */

/*!< Port select register */
#define JTAGAP_PSEL_PSEL7_OFFSET  (7U)
#define JTAGAP_PSEL_PSEL7_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSEL, PSEL7))  /*!< Mask  0x00000080 */

#define JTAGAP_PSEL_PSEL6_OFFSET  (6U)
#define JTAGAP_PSEL_PSEL6_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSEL, PSEL6))  /*!< Mask  0x00000040 */

#define JTAGAP_PSEL_PSEL5_OFFSET  (5U)
#define JTAGAP_PSEL_PSEL5_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSEL, PSEL5))  /*!< Mask  0x00000020 */

#define JTAGAP_PSEL_PSEL4_OFFSET  (4U)
#define JTAGAP_PSEL_PSEL4_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSEL, PSEL4))  /*!< Mask  0x00000010 */

#define JTAGAP_PSEL_PSEL3_OFFSET  (3U)
#define JTAGAP_PSEL_PSEL3_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSEL, PSEL3))  /*!< Mask  0x00000008 */

#define JTAGAP_PSEL_PSEL2_OFFSET  (2U)
#define JTAGAP_PSEL_PSEL2_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSEL, PSEL2))  /*!< Mask  0x00000004 */

#define JTAGAP_PSEL_PSEL1_OFFSET  (1U)
#define JTAGAP_PSEL_PSEL1_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSEL, PSEL1))  /*!< Mask  0x00000002 */

#define JTAGAP_PSEL_PSEL0_OFFSET  (0U)
#define JTAGAP_PSEL_PSEL0_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSEL, PSEL0))  /*!< Mask  0x00000001 */

// Values of JTAG port select bit
#define JTAGAP_JTAGPORT_NOTSELECTED  (0x0UL)  /*!< Value 0x00000000 */
#define JTAGAP_JTAGPORT_SELECTED     (0x1UL)  /*!< Value 0x00000001 */

/*!< Port status register */
#define JTAGAP_PSTA_PSTA7_OFFSET  (7U)
#define JTAGAP_PSTA_PSTA7_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSTA, PSTA7))  /*!< Mask  0x00000080 */

#define JTAGAP_PSTA_PSTA6_OFFSET  (6U)
#define JTAGAP_PSTA_PSTA6_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSTA, PSTA6))  /*!< Mask  0x00000040 */

#define JTAGAP_PSTA_PSTA5_OFFSET  (5U)
#define JTAGAP_PSTA_PSTA5_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSTA, PSTA5))  /*!< Mask  0x00000020 */

#define JTAGAP_PSTA_PSTA4_OFFSET  (4U)
#define JTAGAP_PSTA_PSTA4_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSTA, PSTA4))  /*!< Mask  0x00000010 */

#define JTAGAP_PSTA_PSTA3_OFFSET  (3U)
#define JTAGAP_PSTA_PSTA3_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSTA, PSTA3))  /*!< Mask  0x00000008 */

#define JTAGAP_PSTA_PSTA2_OFFSET  (2U)
#define JTAGAP_PSTA_PSTA2_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSTA, PSTA2))  /*!< Mask  0x00000004 */

#define JTAGAP_PSTA_PSTA1_OFFSET  (1U)
#define JTAGAP_PSTA_PSTA1_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSTA, PSTA1))  /*!< Mask  0x00000002 */

#define JTAGAP_PSTA_PSTA0_OFFSET  (0U)
#define JTAGAP_PSTA_PSTA0_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PSTA, PSTA0))  /*!< Mask  0x00000001 */

// Values of JTAG port status bit
#define JTAGAP_JTAGPORT_ENABLED   (0x0UL)  /*!< Value 0x00000000 */
#define JTAGAP_JTAGPORT_DISABLED  (0x1UL)  /*!< Value 0x00000001 */

/*!< Banked data register */
#define JTAGAP_BFIFO_BYTE4_OFFSET  (24U)
#define JTAGAP_BFIFO_BYTE4_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE4))  /*!< Mask  0xFF000000 */
#define JTAGAP_BFIFO_BYTE4_0       (0x01UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE4))  /*!< Value 0x01000000 */
#define JTAGAP_BFIFO_BYTE4_1       (0x02UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE4))  /*!< Value 0x02000000 */
#define JTAGAP_BFIFO_BYTE4_2       (0x04UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE4))  /*!< Value 0x04000000 */
#define JTAGAP_BFIFO_BYTE4_3       (0x08UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE4))  /*!< Value 0x08000000 */
#define JTAGAP_BFIFO_BYTE4_4       (0x10UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE4))  /*!< Value 0x10000000 */
#define JTAGAP_BFIFO_BYTE4_5       (0x20UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE4))  /*!< Value 0x20000000 */
#define JTAGAP_BFIFO_BYTE4_6       (0x40UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE4))  /*!< Value 0x40000000 */
#define JTAGAP_BFIFO_BYTE4_7       (0x80UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE4))  /*!< Value 0x80000000 */

#define JTAGAP_BFIFO_BYTE3_OFFSET  (16U)
#define JTAGAP_BFIFO_BYTE3_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE3))  /*!< Mask  0x00FF0000 */
#define JTAGAP_BFIFO_BYTE3_0       (0x01UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE3))  /*!< Value 0x00010000 */
#define JTAGAP_BFIFO_BYTE3_1       (0x02UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE3))  /*!< Value 0x00020000 */
#define JTAGAP_BFIFO_BYTE3_2       (0x04UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE3))  /*!< Value 0x00040000 */
#define JTAGAP_BFIFO_BYTE3_3       (0x08UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE3))  /*!< Value 0x00080000 */
#define JTAGAP_BFIFO_BYTE3_4       (0x10UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE3))  /*!< Value 0x00100000 */
#define JTAGAP_BFIFO_BYTE3_5       (0x20UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE3))  /*!< Value 0x00200000 */
#define JTAGAP_BFIFO_BYTE3_6       (0x40UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE3))  /*!< Value 0x00400000 */
#define JTAGAP_BFIFO_BYTE3_7       (0x80UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE3))  /*!< Value 0x00800000 */

#define JTAGAP_BFIFO_BYTE2_OFFSET  (8U)
#define JTAGAP_BFIFO_BYTE2_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE2))  /*!< Mask  0x0000FF00 */
#define JTAGAP_BFIFO_BYTE2_0       (0x01UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE2))  /*!< Value 0x00000100 */
#define JTAGAP_BFIFO_BYTE2_1       (0x02UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE2))  /*!< Value 0x00000200 */
#define JTAGAP_BFIFO_BYTE2_2       (0x04UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE2))  /*!< Value 0x00000400 */
#define JTAGAP_BFIFO_BYTE2_3       (0x08UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE2))  /*!< Value 0x00000800 */
#define JTAGAP_BFIFO_BYTE2_4       (0x10UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE2))  /*!< Value 0x00001000 */
#define JTAGAP_BFIFO_BYTE2_5       (0x20UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE2))  /*!< Value 0x00002000 */
#define JTAGAP_BFIFO_BYTE2_6       (0x40UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE2))  /*!< Value 0x00004000 */
#define JTAGAP_BFIFO_BYTE2_7       (0x80UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE2))  /*!< Value 0x00008000 */

#define JTAGAP_BFIFO_BYTE1_OFFSET  (0U)
#define JTAGAP_BFIFO_BYTE1_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE1))  /*!< Mask  0x000000FF */
#define JTAGAP_BFIFO_BYTE1_0       (0x01UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE1))  /*!< Value 0x00000001 */
#define JTAGAP_BFIFO_BYTE1_1       (0x02UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE1))  /*!< Value 0x00000002 */
#define JTAGAP_BFIFO_BYTE1_2       (0x04UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE1))  /*!< Value 0x00000004 */
#define JTAGAP_BFIFO_BYTE1_3       (0x08UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE1))  /*!< Value 0x00000008 */
#define JTAGAP_BFIFO_BYTE1_4       (0x10UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE1))  /*!< Value 0x00000010 */
#define JTAGAP_BFIFO_BYTE1_5       (0x20UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE1))  /*!< Value 0x00000020 */
#define JTAGAP_BFIFO_BYTE1_6       (0x40UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE1))  /*!< Value 0x00000040 */
#define JTAGAP_BFIFO_BYTE1_7       (0x80UL << REGISTER_FIELD_OFFSET(JTAGAP, BFIFO, BYTE1))  /*!< Value 0x00000080 */

// Values of command FIFO bytes
#define JTAGAP_BYTE_0   (0x0UL)  /*!< Value 0x00000000 */
#define JTAGAP_BYTE_1   (0x1UL)  /*!< Value 0x00000001 */
#define JTAGAP_BYTE_2   (0x2UL)  /*!< Value 0x00000002 */
#define JTAGAP_BYTE_3   (0x3UL)  /*!< Value 0x00000003 */
#define JTAGAP_BYTE_4   (0x4UL)  /*!< Value 0x00000004 */
#define JTAGAP_BYTE_5   (0x5UL)  /*!< Value 0x00000005 */
#define JTAGAP_BYTE_6   (0x6UL)  /*!< Value 0x00000006 */
#define JTAGAP_BYTE_7   (0x7UL)  /*!< Value 0x00000007 */
#define JTAGAP_BYTE_8   (0x8UL)  /*!< Value 0x00000008 */
#define JTAGAP_BYTE_9   (0x9UL)  /*!< Value 0x00000009 */
#define JTAGAP_BYTE_10  (0xAUL)  /*!< Value 0x0000000A */
#define JTAGAP_BYTE_11  (0xBUL)  /*!< Value 0x0000000B */
#define JTAGAP_BYTE_12  (0xCUL)  /*!< Value 0x0000000C */
#define JTAGAP_BYTE_13  (0xDUL)  /*!< Value 0x0000000D */
#define JTAGAP_BYTE_14  (0xEUL)  /*!< Value 0x0000000E */
#define JTAGAP_BYTE_15  (0xFUL)  /*!< Value 0x0000000F */

/*!< Identification register */
#define JTAGAP_IDR_REVISION_OFFSET  (28U)
#define JTAGAP_IDR_REVISION_MASK    (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, IDR, REVISION))    /*!< Mask  0xF0000000 */

#define JTAGAP_IDR_DESIGNER_OFFSET  (17U)
#define JTAGAP_IDR_DESIGNER_MASK    (0x7FFUL << REGISTER_FIELD_OFFSET(JTAGAP, IDR, DESIGNER))  /*!< Mask  0x0FFE0000 */

#define JTAGAP_IDR_CLASS_OFFSET     (13U)
#define JTAGAP_IDR_CLASS_MASK       (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, IDR, CLASS))       /*!< Mask  0x0001E000 */

#define JTAGAP_IDR_VARIANT_OFFSET   (4U)
#define JTAGAP_IDR_VARIANT_MASK     (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, IDR, VARIANT))     /*!< Mask  0x000000F0 */

#define JTAGAP_IDR_TYPE_OFFSET      (0U)
#define JTAGAP_IDR_TYPE_MASK        (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, IDR, TYPE))        /*!< Mask  0x0000000F */

// Values of access port designer JEDEC code register bits
#define JTAGAP_0x7FREPEAT  (7U)
#define JTAGAP_FINALCODE   (0U)

// Values of access port designer JEDEC code
#define JTAGAP_DESIGNER_0x7FREPEAT_OFFSET  (REGISTER_FIELD_OFFSET(JTAGAP, IDR, DESIGNER) + JTAGAP_0x7FREPEAT)
#define JTAGAP_DESIGNER_0x7FREPEAT_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, DESIGNER, 0x7FREPEAT))  /*!< Mask  0x00000F00 */

#define JTAGAP_DESIGNER_FINALCODE_OFFSET   (REGISTER_FIELD_OFFSET(JTAGAP, IDR, DESIGNER) + JTAGAP_FINALCODE)
#define JTAGAP_DESIGNER_FINALCODE_MASK     (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, DESIGNER, FINALCODE))   /*!< Mask  0x000000FE */

// Values of access port class register
#define JTAGAP_CLASS_NODEFINEDCLASS    (0x0UL)  /*!< Value 0x00000000 */
#define JTAGAP_CLASS_MEMORYACCESSPORT  (0x1UL)  /*!< Value 0x00000001 */

// Values of type of bus or connection register
#define JTAGAP_CONNECTIONTYPE_JTAG          (0x0UL)  /*!< Value 0x00000000 */
#define JTAGAP_CONNECTIONTYPE_AMBAAHB3      (0x1UL)  /*!< Value 0x00000001 */
#define JTAGAP_CONNECTIONTYPE_AMBAAPB2APB3  (0x2UL)  /*!< Value 0x00000002 */
#define JTAGAP_CONNECTIONTYPE_AMBAAXI3AXI4  (0x4UL)  /*!< Value 0x00000004 */
#define JTAGAP_CONNECTIONTYPE_AMBAAHB5      (0x5UL)  /*!< Value 0x00000005 */

/*!< Integration mode control register */
#define JTAGAP_ITCTRL_IME_OFFSET  (0U)
#define JTAGAP_ITCTRL_IME_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, ITCTRL, IME))  /*!< Mask  0x00000001 */

/*!< Claim tag set register */
#define JTAGAP_CLAIMSET_CLAIMSET_OFFSET  (0U)
#define JTAGAP_CLAIMSET_CLAIMSET_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(JTAGAP, CLAIMSET, CLAIMSET))  /*!< Mask  0x000000FF */

// Values of claim tag set register bits
#define JTAGAP_CLAIMSET_BIT1_OFFSET  (REGISTER_FIELD_OFFSET(JTAGAP, CLAIMSET, CLAIMSET) + CLAIM_BIT1)
#define JTAGAP_CLAIMSET_BIT1_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, CLAIMSET, BIT1))  /*!< Mask  0x00000002 */

#define JTAGAP_CLAIMSET_BIT0_OFFSET  (REGISTER_FIELD_OFFSET(JTAGAP, CLAIMSET, CLAIMSET) + CLAIM_BIT0)
#define JTAGAP_CLAIMSET_BIT0_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, CLAIMSET, BIT0))  /*!< Mask  0x00000001 */

/*!< Claim tag clear register */
#define JTAGAP_CLAIMCLR_CLAIMCLR_OFFSET  (0U)
#define JTAGAP_CLAIMCLR_CLAIMCLR_MASK    (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, CLAIMCLR, CLAIMCLR))  /*!< Mask  0x0000000F */

// Values of claim tag clear register bits
#define JTAGAP_CLAIMCLR_BIT1_OFFSET  (REGISTER_FIELD_OFFSET(JTAGAP, CLAIMCLR, CLAIMCLR) + CLAIM_BIT1)
#define JTAGAP_CLAIMCLR_BIT1_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, CLAIMCLR, BIT1))  /*!< Mask  0x00000002 */

#define JTAGAP_CLAIMCLR_BIT0_OFFSET  (REGISTER_FIELD_OFFSET(JTAGAP, CLAIMCLR, CLAIMCLR) + CLAIM_BIT0)
#define JTAGAP_CLAIMCLR_BIT0_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, CLAIMCLR, BIT0))  /*!< Mask  0x00000001 */

/*!< Device affinity 0 register */
#define JTAGAP_DEVAFF0_AFFINITY_OFFSET  (0U)
#define JTAGAP_DEVAFF0_AFFINITY_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Mask  0xFFFFFFFF */
#define JTAGAP_DEVAFF0_AFFINITY_0       (0x00000001UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00000001 */
#define JTAGAP_DEVAFF0_AFFINITY_1       (0x00000002UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00000002 */
#define JTAGAP_DEVAFF0_AFFINITY_2       (0x00000004UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00000004 */
#define JTAGAP_DEVAFF0_AFFINITY_3       (0x00000008UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00000008 */
#define JTAGAP_DEVAFF0_AFFINITY_4       (0x00000010UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00000010 */
#define JTAGAP_DEVAFF0_AFFINITY_5       (0x00000020UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00000020 */
#define JTAGAP_DEVAFF0_AFFINITY_6       (0x00000040UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00000040 */
#define JTAGAP_DEVAFF0_AFFINITY_7       (0x00000080UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00000080 */
#define JTAGAP_DEVAFF0_AFFINITY_8       (0x00000100UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00000100 */
#define JTAGAP_DEVAFF0_AFFINITY_9       (0x00000200UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00000200 */
#define JTAGAP_DEVAFF0_AFFINITY_10      (0x00000400UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00000400 */
#define JTAGAP_DEVAFF0_AFFINITY_11      (0x00000800UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00000800 */
#define JTAGAP_DEVAFF0_AFFINITY_12      (0x00001000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00001000 */
#define JTAGAP_DEVAFF0_AFFINITY_13      (0x00002000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00002000 */
#define JTAGAP_DEVAFF0_AFFINITY_14      (0x00004000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00004000 */
#define JTAGAP_DEVAFF0_AFFINITY_15      (0x00008000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00008000 */
#define JTAGAP_DEVAFF0_AFFINITY_16      (0x00010000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00010000 */
#define JTAGAP_DEVAFF0_AFFINITY_17      (0x00020000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00020000 */
#define JTAGAP_DEVAFF0_AFFINITY_18      (0x00040000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00040000 */
#define JTAGAP_DEVAFF0_AFFINITY_19      (0x00080000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00080000 */
#define JTAGAP_DEVAFF0_AFFINITY_20      (0x00100000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00100000 */
#define JTAGAP_DEVAFF0_AFFINITY_21      (0x00200000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00200000 */
#define JTAGAP_DEVAFF0_AFFINITY_22      (0x00400000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00400000 */
#define JTAGAP_DEVAFF0_AFFINITY_23      (0x00800000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x00800000 */
#define JTAGAP_DEVAFF0_AFFINITY_24      (0x01000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x01000000 */
#define JTAGAP_DEVAFF0_AFFINITY_25      (0x02000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x02000000 */
#define JTAGAP_DEVAFF0_AFFINITY_26      (0x04000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x04000000 */
#define JTAGAP_DEVAFF0_AFFINITY_27      (0x08000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x08000000 */
#define JTAGAP_DEVAFF0_AFFINITY_28      (0x10000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x10000000 */
#define JTAGAP_DEVAFF0_AFFINITY_29      (0x20000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x20000000 */
#define JTAGAP_DEVAFF0_AFFINITY_30      (0x40000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x40000000 */
#define JTAGAP_DEVAFF0_AFFINITY_31      (0x80000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF0, AFFINITY))  /*!< Value 0x80000000 */

/*!< Device affinity 1 register */
#define JTAGAP_DEVAFF1_AFFINITY_OFFSET  (0U)
#define JTAGAP_DEVAFF1_AFFINITY_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Mask  0xFFFFFFFF */
#define JTAGAP_DEVAFF1_AFFINITY_0       (0x00000001UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00000001 */
#define JTAGAP_DEVAFF1_AFFINITY_1       (0x00000002UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00000002 */
#define JTAGAP_DEVAFF1_AFFINITY_2       (0x00000004UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00000004 */
#define JTAGAP_DEVAFF1_AFFINITY_3       (0x00000008UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00000008 */
#define JTAGAP_DEVAFF1_AFFINITY_4       (0x00000010UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00000010 */
#define JTAGAP_DEVAFF1_AFFINITY_5       (0x00000020UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00000020 */
#define JTAGAP_DEVAFF1_AFFINITY_6       (0x00000040UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00000040 */
#define JTAGAP_DEVAFF1_AFFINITY_7       (0x00000080UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00000080 */
#define JTAGAP_DEVAFF1_AFFINITY_8       (0x00000100UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00000100 */
#define JTAGAP_DEVAFF1_AFFINITY_9       (0x00000200UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00000200 */
#define JTAGAP_DEVAFF1_AFFINITY_10      (0x00000400UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00000400 */
#define JTAGAP_DEVAFF1_AFFINITY_11      (0x00000800UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00000800 */
#define JTAGAP_DEVAFF1_AFFINITY_12      (0x00001000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00001000 */
#define JTAGAP_DEVAFF1_AFFINITY_13      (0x00002000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00002000 */
#define JTAGAP_DEVAFF1_AFFINITY_14      (0x00004000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00004000 */
#define JTAGAP_DEVAFF1_AFFINITY_15      (0x00008000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00008000 */
#define JTAGAP_DEVAFF1_AFFINITY_16      (0x00010000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00010000 */
#define JTAGAP_DEVAFF1_AFFINITY_17      (0x00020000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00020000 */
#define JTAGAP_DEVAFF1_AFFINITY_18      (0x00040000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00040000 */
#define JTAGAP_DEVAFF1_AFFINITY_19      (0x00080000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00080000 */
#define JTAGAP_DEVAFF1_AFFINITY_20      (0x00100000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00100000 */
#define JTAGAP_DEVAFF1_AFFINITY_21      (0x00200000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00200000 */
#define JTAGAP_DEVAFF1_AFFINITY_22      (0x00400000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00400000 */
#define JTAGAP_DEVAFF1_AFFINITY_23      (0x00800000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x00800000 */
#define JTAGAP_DEVAFF1_AFFINITY_24      (0x01000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x01000000 */
#define JTAGAP_DEVAFF1_AFFINITY_25      (0x02000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x02000000 */
#define JTAGAP_DEVAFF1_AFFINITY_26      (0x04000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x04000000 */
#define JTAGAP_DEVAFF1_AFFINITY_27      (0x08000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x08000000 */
#define JTAGAP_DEVAFF1_AFFINITY_28      (0x10000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x10000000 */
#define JTAGAP_DEVAFF1_AFFINITY_29      (0x20000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x20000000 */
#define JTAGAP_DEVAFF1_AFFINITY_30      (0x40000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x40000000 */
#define JTAGAP_DEVAFF1_AFFINITY_31      (0x80000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVAFF1, AFFINITY))  /*!< Value 0x80000000 */

/*!< CoreSight lock access register */
#define JTAGAP_LAR_KEY_OFFSET  (0U)
#define JTAGAP_LAR_KEY_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Mask  0xFFFFFFFF */
#define JTAGAP_LAR_KEY_0       (0x00000001UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00000001 */
#define JTAGAP_LAR_KEY_1       (0x00000002UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00000002 */
#define JTAGAP_LAR_KEY_2       (0x00000004UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00000004 */
#define JTAGAP_LAR_KEY_3       (0x00000008UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00000008 */
#define JTAGAP_LAR_KEY_4       (0x00000010UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00000010 */
#define JTAGAP_LAR_KEY_5       (0x00000020UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00000020 */
#define JTAGAP_LAR_KEY_6       (0x00000040UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00000040 */
#define JTAGAP_LAR_KEY_7       (0x00000080UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00000080 */
#define JTAGAP_LAR_KEY_8       (0x00000100UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00000100 */
#define JTAGAP_LAR_KEY_9       (0x00000200UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00000200 */
#define JTAGAP_LAR_KEY_10      (0x00000400UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00000400 */
#define JTAGAP_LAR_KEY_11      (0x00000800UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00000800 */
#define JTAGAP_LAR_KEY_12      (0x00001000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00001000 */
#define JTAGAP_LAR_KEY_13      (0x00002000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00002000 */
#define JTAGAP_LAR_KEY_14      (0x00004000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00004000 */
#define JTAGAP_LAR_KEY_15      (0x00008000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00008000 */
#define JTAGAP_LAR_KEY_16      (0x00010000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00010000 */
#define JTAGAP_LAR_KEY_17      (0x00020000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00020000 */
#define JTAGAP_LAR_KEY_18      (0x00040000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00040000 */
#define JTAGAP_LAR_KEY_19      (0x00080000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00080000 */
#define JTAGAP_LAR_KEY_20      (0x00100000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00100000 */
#define JTAGAP_LAR_KEY_21      (0x00200000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00200000 */
#define JTAGAP_LAR_KEY_22      (0x00400000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00400000 */
#define JTAGAP_LAR_KEY_23      (0x00800000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x00800000 */
#define JTAGAP_LAR_KEY_24      (0x01000000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x01000000 */
#define JTAGAP_LAR_KEY_25      (0x02000000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x02000000 */
#define JTAGAP_LAR_KEY_26      (0x04000000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x04000000 */
#define JTAGAP_LAR_KEY_27      (0x08000000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x08000000 */
#define JTAGAP_LAR_KEY_28      (0x10000000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x10000000 */
#define JTAGAP_LAR_KEY_29      (0x20000000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x20000000 */
#define JTAGAP_LAR_KEY_30      (0x40000000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x40000000 */
#define JTAGAP_LAR_KEY_31      (0x80000000UL << REGISTER_FIELD_OFFSET(JTAGAP, LAR, KEY))  /*!< Value 0x80000000 */

/*!< CoreSight lock status register */
#define JTAGAP_LSR_NTT_OFFSET  (2U)
#define JTAGAP_LSR_NTT_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, LSR, NTT))  /*!< Mask  0x00000004 */

#define JTAGAP_LSR_SLK_OFFSET  (1U)
#define JTAGAP_LSR_SLK_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, LSR, SLK))  /*!< Mask  0x00000002 */

#define JTAGAP_LSR_SLI_OFFSET  (0U)
#define JTAGAP_LSR_SLI_MASK    (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, LSR, SLI))  /*!< Mask  0x00000001 */

/*!< Authentication status register */
#define JTAGAP_AUTHSTAT_HNID_OFFSET   (10U)
#define JTAGAP_AUTHSTAT_HNID_MASK     (0x3UL << REGISTER_FIELD_OFFSET(JTAGAP, AUTHSTAT, HNID))   /*!< Mask  0x00000C00 - non-invasive debug for exception level 2 (EL2) */

#define JTAGAP_AUTHSTAT_HID_OFFSET    (8U)
#define JTAGAP_AUTHSTAT_HID_MASK      (0x3UL << REGISTER_FIELD_OFFSET(JTAGAP, AUTHSTAT, HID))    /*!< Mask  0x00000300 - invasive debug for exception level 2 (EL2) */

#define JTAGAP_AUTHSTAT_SNID_OFFSET   (6U)
#define JTAGAP_AUTHSTAT_SNID_MASK     (0x3UL << REGISTER_FIELD_OFFSET(JTAGAP, AUTHSTAT, SNID))   /*!< Mask  0x000000C0 - security level for secure non-invasive debug */

#define JTAGAP_AUTHSTAT_SID_OFFSET    (4U)
#define JTAGAP_AUTHSTAT_SID_MASK      (0x3UL << REGISTER_FIELD_OFFSET(JTAGAP, AUTHSTAT, SID))    /*!< Mask  0x00000030 - security level for secure invasive debug */

#define JTAGAP_AUTHSTAT_NSNID_OFFSET  (2U)
#define JTAGAP_AUTHSTAT_NSNID_MASK    (0x3UL << REGISTER_FIELD_OFFSET(JTAGAP, AUTHSTAT, NSNID))  /*!< Mask  0x0000000C - security level for non secure non-invasive debug */

#define JTAGAP_AUTHSTAT_NSID_OFFSET   (0U)
#define JTAGAP_AUTHSTAT_NSID_MASK     (0x3UL << REGISTER_FIELD_OFFSET(JTAGAP, AUTHSTAT, NSID))   /*!< Mask  0x00000003 - security level for non secure invasive debug */

/*!< Device architecture register */
#define JTAGAP_DEVARCH_ARCHITECT_OFFSET  (21U)
#define JTAGAP_DEVARCH_ARCHITECT_MASK    (0x7FFUL << REGISTER_FIELD_OFFSET(JTAGAP, DEVARCH, ARCHITECT))  /*!< Mask  0xFFE00000 */

#define JTAGAP_DEVARCH_PRESENT_OFFSET    (20U)
#define JTAGAP_DEVARCH_PRESENT_MASK      (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVARCH, PRESENT))      /*!< Mask  0x001000C0 */

#define JTAGAP_DEVARCH_REVISION_OFFSET   (16U)
#define JTAGAP_DEVARCH_REVISION_MASK     (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, DEVARCH, REVISION))     /*!< Mask  0x000F0000 */

#define JTAGAP_DEVARCH_ARCHID_OFFSET     (0U)
#define JTAGAP_DEVARCH_ARCHID_MASK       (0xFFFFUL << REGISTER_FIELD_OFFSET(JTAGAP, DEVARCH, ARCHPART))  /*!< Mask  0x0000FFFF */

// Values of architect component register
#define JTAGAP_ARCHITECT_ARM  (0x23BUL)  /*!< Value 0x0000023B - ARM continuation code (bits 31:28) is 0x4 and JEP106 code for ARM (bits 27:21) is 0x3B */

// Values of device architecture presence bit
#define JTAGAP_DEVARCH_PRESENT  (0x1UL)  /*!< Value 0x00000001 */

// Values of revision register
#define JTAGAP_REVISION_V0  (0x0UL)  /*!< Value 0x00000000 - v0 */

// Values of architecture id register
#define JTAGAP_ARCHPARTNUM_JTAGAPV4  (0x0A17UL)  /*!< Value 0x00000A17 */

/*!< Device configuration 2 register */
#define JTAGAP_DEVID2_RSVD_OFFSET  (0U)
#define JTAGAP_DEVID2_RSVD_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Mask  0xFFFFFFFF */
#define JTAGAP_DEVID2_RSVD_0       (0x00000001UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00000001 */
#define JTAGAP_DEVID2_RSVD_1       (0x00000002UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00000002 */
#define JTAGAP_DEVID2_RSVD_2       (0x00000004UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00000004 */
#define JTAGAP_DEVID2_RSVD_3       (0x00000008UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00000008 */
#define JTAGAP_DEVID2_RSVD_4       (0x00000010UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00000010 */
#define JTAGAP_DEVID2_RSVD_5       (0x00000020UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00000020 */
#define JTAGAP_DEVID2_RSVD_6       (0x00000040UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00000040 */
#define JTAGAP_DEVID2_RSVD_7       (0x00000080UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00000080 */
#define JTAGAP_DEVID2_RSVD_8       (0x00000100UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00000100 */
#define JTAGAP_DEVID2_RSVD_9       (0x00000200UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00000200 */
#define JTAGAP_DEVID2_RSVD_10      (0x00000400UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00000400 */
#define JTAGAP_DEVID2_RSVD_11      (0x00000800UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00000800 */
#define JTAGAP_DEVID2_RSVD_12      (0x00001000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00001000 */
#define JTAGAP_DEVID2_RSVD_13      (0x00002000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00002000 */
#define JTAGAP_DEVID2_RSVD_14      (0x00004000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00004000 */
#define JTAGAP_DEVID2_RSVD_15      (0x00008000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00008000 */
#define JTAGAP_DEVID2_RSVD_16      (0x00010000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00010000 */
#define JTAGAP_DEVID2_RSVD_17      (0x00020000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00020000 */
#define JTAGAP_DEVID2_RSVD_18      (0x00040000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00040000 */
#define JTAGAP_DEVID2_RSVD_19      (0x00080000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00080000 */
#define JTAGAP_DEVID2_RSVD_20      (0x00100000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00100000 */
#define JTAGAP_DEVID2_RSVD_21      (0x00200000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00200000 */
#define JTAGAP_DEVID2_RSVD_22      (0x00400000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00400000 */
#define JTAGAP_DEVID2_RSVD_23      (0x00800000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x00800000 */
#define JTAGAP_DEVID2_RSVD_24      (0x01000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x01000000 */
#define JTAGAP_DEVID2_RSVD_25      (0x02000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x02000000 */
#define JTAGAP_DEVID2_RSVD_26      (0x04000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x04000000 */
#define JTAGAP_DEVID2_RSVD_27      (0x08000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x08000000 */
#define JTAGAP_DEVID2_RSVD_28      (0x10000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x10000000 */
#define JTAGAP_DEVID2_RSVD_29      (0x20000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x20000000 */
#define JTAGAP_DEVID2_RSVD_30      (0x40000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x40000000 */
#define JTAGAP_DEVID2_RSVD_31      (0x80000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID2, RSVD))  /*!< Value 0x80000000 */


/*!< Device configuration 1 register */
#define JTAGAP_DEVID1_RSVD_OFFSET  (0U)
#define JTAGAP_DEVID1_RSVD_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Mask  0xFFFFFFFF */
#define JTAGAP_DEVID1_RSVD_0       (0x00000001UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00000001 */
#define JTAGAP_DEVID1_RSVD_1       (0x00000002UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00000002 */
#define JTAGAP_DEVID1_RSVD_2       (0x00000004UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00000004 */
#define JTAGAP_DEVID1_RSVD_3       (0x00000008UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00000008 */
#define JTAGAP_DEVID1_RSVD_4       (0x00000010UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00000010 */
#define JTAGAP_DEVID1_RSVD_5       (0x00000020UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00000020 */
#define JTAGAP_DEVID1_RSVD_6       (0x00000040UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00000040 */
#define JTAGAP_DEVID1_RSVD_7       (0x00000080UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00000080 */
#define JTAGAP_DEVID1_RSVD_8       (0x00000100UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00000100 */
#define JTAGAP_DEVID1_RSVD_9       (0x00000200UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00000200 */
#define JTAGAP_DEVID1_RSVD_10      (0x00000400UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00000400 */
#define JTAGAP_DEVID1_RSVD_11      (0x00000800UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00000800 */
#define JTAGAP_DEVID1_RSVD_12      (0x00001000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00001000 */
#define JTAGAP_DEVID1_RSVD_13      (0x00002000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00002000 */
#define JTAGAP_DEVID1_RSVD_14      (0x00004000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00004000 */
#define JTAGAP_DEVID1_RSVD_15      (0x00008000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00008000 */
#define JTAGAP_DEVID1_RSVD_16      (0x00010000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00010000 */
#define JTAGAP_DEVID1_RSVD_17      (0x00020000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00020000 */
#define JTAGAP_DEVID1_RSVD_18      (0x00040000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00040000 */
#define JTAGAP_DEVID1_RSVD_19      (0x00080000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00080000 */
#define JTAGAP_DEVID1_RSVD_20      (0x00100000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00100000 */
#define JTAGAP_DEVID1_RSVD_21      (0x00200000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00200000 */
#define JTAGAP_DEVID1_RSVD_22      (0x00400000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00400000 */
#define JTAGAP_DEVID1_RSVD_23      (0x00800000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x00800000 */
#define JTAGAP_DEVID1_RSVD_24      (0x01000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x01000000 */
#define JTAGAP_DEVID1_RSVD_25      (0x02000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x02000000 */
#define JTAGAP_DEVID1_RSVD_26      (0x04000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x04000000 */
#define JTAGAP_DEVID1_RSVD_27      (0x08000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x08000000 */
#define JTAGAP_DEVID1_RSVD_28      (0x10000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x10000000 */
#define JTAGAP_DEVID1_RSVD_29      (0x20000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x20000000 */
#define JTAGAP_DEVID1_RSVD_30      (0x40000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x40000000 */
#define JTAGAP_DEVID1_RSVD_31      (0x80000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID1, RSVD))  /*!< Value 0x80000000 */

/*!< Device configuration register */
#define JTAGAP_DEVID_RSVD_OFFSET  (0U)
#define JTAGAP_DEVID_RSVD_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Mask  0xFFFFFFFF */
#define JTAGAP_DEVID_RSVD_0       (0x00000001UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00000001 */
#define JTAGAP_DEVID_RSVD_1       (0x00000002UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00000002 */
#define JTAGAP_DEVID_RSVD_2       (0x00000004UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00000004 */
#define JTAGAP_DEVID_RSVD_3       (0x00000008UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00000008 */
#define JTAGAP_DEVID_RSVD_4       (0x00000010UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00000010 */
#define JTAGAP_DEVID_RSVD_5       (0x00000020UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00000020 */
#define JTAGAP_DEVID_RSVD_6       (0x00000040UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00000040 */
#define JTAGAP_DEVID_RSVD_7       (0x00000080UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00000080 */
#define JTAGAP_DEVID_RSVD_8       (0x00000100UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00000100 */
#define JTAGAP_DEVID_RSVD_9       (0x00000200UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00000200 */
#define JTAGAP_DEVID_RSVD_10      (0x00000400UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00000400 */
#define JTAGAP_DEVID_RSVD_11      (0x00000800UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00000800 */
#define JTAGAP_DEVID_RSVD_12      (0x00001000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00001000 */
#define JTAGAP_DEVID_RSVD_13      (0x00002000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00002000 */
#define JTAGAP_DEVID_RSVD_14      (0x00004000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00004000 */
#define JTAGAP_DEVID_RSVD_15      (0x00008000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00008000 */
#define JTAGAP_DEVID_RSVD_16      (0x00010000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00010000 */
#define JTAGAP_DEVID_RSVD_17      (0x00020000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00020000 */
#define JTAGAP_DEVID_RSVD_18      (0x00040000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00040000 */
#define JTAGAP_DEVID_RSVD_19      (0x00080000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00080000 */
#define JTAGAP_DEVID_RSVD_20      (0x00100000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00100000 */
#define JTAGAP_DEVID_RSVD_21      (0x00200000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00200000 */
#define JTAGAP_DEVID_RSVD_22      (0x00400000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00400000 */
#define JTAGAP_DEVID_RSVD_23      (0x00800000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x00800000 */
#define JTAGAP_DEVID_RSVD_24      (0x01000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x01000000 */
#define JTAGAP_DEVID_RSVD_25      (0x02000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x02000000 */
#define JTAGAP_DEVID_RSVD_26      (0x04000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x04000000 */
#define JTAGAP_DEVID_RSVD_27      (0x08000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x08000000 */
#define JTAGAP_DEVID_RSVD_28      (0x10000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x10000000 */
#define JTAGAP_DEVID_RSVD_29      (0x20000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x20000000 */
#define JTAGAP_DEVID_RSVD_30      (0x40000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x40000000 */
#define JTAGAP_DEVID_RSVD_31      (0x80000000UL << REGISTER_FIELD_OFFSET(JTAGAP, DEVID, RSVD))  /*!< Value 0x80000000 */

/*!< Device type register */
#define JTAGAP_DEVTYPE_SUBTYPE_OFFSET    (4U)
#define JTAGAP_DEVTYPE_SUBTYPE_MASK      (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, DEVTYPE, SUBTYPE))    /*!< Mask  0x000000F0 */

#define JTAGAP_DEVTYPE_MAJORTYPE_OFFSET  (0U)
#define JTAGAP_DEVTYPE_MAJORTYPE_MASK    (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, DEVTYPE, MAJORTYPE))  /*!< Mask  0x0000000F */

// Values of the sub-classification register
#define JTAGAP_SUBTYPE_UNDEFINED  (0x0UL)  /*!< Value 0x00000000 */

// Values of the major classification register
#define JTAGAP_MAJORTYPE_MISCELLANEOUS  (0x0UL)  /*!< Value 0x00000000 */

/*!< Peripheral identitication 4 register */
#define JTAGAP_PIDR4_4KCOUNT_OFFSET    (4U)
#define JTAGAP_PIDR4_4KCOUNT_MASK      (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR4, 4KCOUNT))    /*!< Mask  0x000000F0 */
#define JTAGAP_PIDR4_4KCOUNT_0         (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR4, 4KCOUNT))    /*!< Value 0x00000010 */
#define JTAGAP_PIDR4_4KCOUNT_1         (0x2UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR4, 4KCOUNT))    /*!< Value 0x00000020 */
#define JTAGAP_PIDR4_4KCOUNT_2         (0x4UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR4, 4KCOUNT))    /*!< Value 0x00000040 */
#define JTAGAP_PIDR4_4KCOUNT_3         (0x8UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR4, 4KCOUNT))    /*!< Value 0x00000080 */

#define JTAGAP_PIDR4_JEP106CON_OFFSET  (0U)
#define JTAGAP_PIDR4_JEP106CON_MASK    (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR4, JEP106CON))  /*!< Mask  0x0000000F */
#define JTAGAP_PIDR4_JEP106CON_0       (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR4, JEP106CON))  /*!< Value 0x00000001 */
#define JTAGAP_PIDR4_JEP106CON_1       (0x2UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR4, JEP106CON))  /*!< Value 0x00000002 */
#define JTAGAP_PIDR4_JEP106CON_2       (0x4UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR4, JEP106CON))  /*!< Value 0x00000004 */
#define JTAGAP_PIDR4_JEP106CON_3       (0x8UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR4, JEP106CON))  /*!< Value 0x00000008 */

// Values of JEDEC JEP 106 continuation code in peripheral identification 4 register
#define JTAGAP_PIDR4JEP106_VALUE  (0x4UL)  /*!< Value 0x00000004 */

/*!< Peripheral identitication 5 register */
#define JTAGAP_PIDR5_RSVD_OFFSET  (0U)
#define JTAGAP_PIDR5_RSVD_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Mask  0xFFFFFFFF */
#define JTAGAP_PIDR5_RSVD_0       (0x00000001UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00000001 */
#define JTAGAP_PIDR5_RSVD_1       (0x00000002UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00000002 */
#define JTAGAP_PIDR5_RSVD_2       (0x00000004UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00000004 */
#define JTAGAP_PIDR5_RSVD_3       (0x00000008UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00000008 */
#define JTAGAP_PIDR5_RSVD_4       (0x00000010UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00000010 */
#define JTAGAP_PIDR5_RSVD_5       (0x00000020UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00000020 */
#define JTAGAP_PIDR5_RSVD_6       (0x00000040UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00000040 */
#define JTAGAP_PIDR5_RSVD_7       (0x00000080UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00000080 */
#define JTAGAP_PIDR5_RSVD_8       (0x00000100UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00000100 */
#define JTAGAP_PIDR5_RSVD_9       (0x00000200UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00000200 */
#define JTAGAP_PIDR5_RSVD_10      (0x00000400UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00000400 */
#define JTAGAP_PIDR5_RSVD_11      (0x00000800UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00000800 */
#define JTAGAP_PIDR5_RSVD_12      (0x00001000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00001000 */
#define JTAGAP_PIDR5_RSVD_13      (0x00002000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00002000 */
#define JTAGAP_PIDR5_RSVD_14      (0x00004000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00004000 */
#define JTAGAP_PIDR5_RSVD_15      (0x00008000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00008000 */
#define JTAGAP_PIDR5_RSVD_16      (0x00010000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00010000 */
#define JTAGAP_PIDR5_RSVD_17      (0x00020000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00020000 */
#define JTAGAP_PIDR5_RSVD_18      (0x00040000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00040000 */
#define JTAGAP_PIDR5_RSVD_19      (0x00080000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00080000 */
#define JTAGAP_PIDR5_RSVD_20      (0x00100000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00100000 */
#define JTAGAP_PIDR5_RSVD_21      (0x00200000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00200000 */
#define JTAGAP_PIDR5_RSVD_22      (0x00400000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00400000 */
#define JTAGAP_PIDR5_RSVD_23      (0x00800000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x00800000 */
#define JTAGAP_PIDR5_RSVD_24      (0x01000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x01000000 */
#define JTAGAP_PIDR5_RSVD_25      (0x02000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x02000000 */
#define JTAGAP_PIDR5_RSVD_26      (0x04000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x04000000 */
#define JTAGAP_PIDR5_RSVD_27      (0x08000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x08000000 */
#define JTAGAP_PIDR5_RSVD_28      (0x10000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x10000000 */
#define JTAGAP_PIDR5_RSVD_29      (0x20000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x20000000 */
#define JTAGAP_PIDR5_RSVD_30      (0x40000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x40000000 */
#define JTAGAP_PIDR5_RSVD_31      (0x80000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR5, RSVD))  /*!< Value 0x80000000 */

/*!< Peripheral identitication 6 register */
#define JTAGAP_PIDR6_RSVD_OFFSET  (0U)
#define JTAGAP_PIDR6_RSVD_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Mask  0xFFFFFFFF */
#define JTAGAP_PIDR6_RSVD_0       (0x00000001UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00000001 */
#define JTAGAP_PIDR6_RSVD_1       (0x00000002UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00000002 */
#define JTAGAP_PIDR6_RSVD_2       (0x00000004UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00000004 */
#define JTAGAP_PIDR6_RSVD_3       (0x00000008UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00000008 */
#define JTAGAP_PIDR6_RSVD_4       (0x00000010UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00000010 */
#define JTAGAP_PIDR6_RSVD_5       (0x00000020UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00000020 */
#define JTAGAP_PIDR6_RSVD_6       (0x00000040UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00000040 */
#define JTAGAP_PIDR6_RSVD_7       (0x00000080UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00000080 */
#define JTAGAP_PIDR6_RSVD_8       (0x00000100UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00000100 */
#define JTAGAP_PIDR6_RSVD_9       (0x00000200UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00000200 */
#define JTAGAP_PIDR6_RSVD_10      (0x00000400UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00000400 */
#define JTAGAP_PIDR6_RSVD_11      (0x00000800UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00000800 */
#define JTAGAP_PIDR6_RSVD_12      (0x00001000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00001000 */
#define JTAGAP_PIDR6_RSVD_13      (0x00002000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00002000 */
#define JTAGAP_PIDR6_RSVD_14      (0x00004000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00004000 */
#define JTAGAP_PIDR6_RSVD_15      (0x00008000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00008000 */
#define JTAGAP_PIDR6_RSVD_16      (0x00010000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00010000 */
#define JTAGAP_PIDR6_RSVD_17      (0x00020000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00020000 */
#define JTAGAP_PIDR6_RSVD_18      (0x00040000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00040000 */
#define JTAGAP_PIDR6_RSVD_19      (0x00080000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00080000 */
#define JTAGAP_PIDR6_RSVD_20      (0x00100000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00100000 */
#define JTAGAP_PIDR6_RSVD_21      (0x00200000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00200000 */
#define JTAGAP_PIDR6_RSVD_22      (0x00400000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00400000 */
#define JTAGAP_PIDR6_RSVD_23      (0x00800000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x00800000 */
#define JTAGAP_PIDR6_RSVD_24      (0x01000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x01000000 */
#define JTAGAP_PIDR6_RSVD_25      (0x02000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x02000000 */
#define JTAGAP_PIDR6_RSVD_26      (0x04000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x04000000 */
#define JTAGAP_PIDR6_RSVD_27      (0x08000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x08000000 */
#define JTAGAP_PIDR6_RSVD_28      (0x10000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x10000000 */
#define JTAGAP_PIDR6_RSVD_29      (0x20000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x20000000 */
#define JTAGAP_PIDR6_RSVD_30      (0x40000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x40000000 */
#define JTAGAP_PIDR6_RSVD_31      (0x80000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR6, RSVD))  /*!< Value 0x80000000 */

/*!< Peripheral identitication 7 register */
#define JTAGAP_PIDR7_RSVD_OFFSET  (0U)
#define JTAGAP_PIDR7_RSVD_MASK    (0xFFFFFFFFUL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Mask  0xFFFFFFFF */
#define JTAGAP_PIDR7_RSVD_0       (0x00000001UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00000001 */
#define JTAGAP_PIDR7_RSVD_1       (0x00000002UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00000002 */
#define JTAGAP_PIDR7_RSVD_2       (0x00000004UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00000004 */
#define JTAGAP_PIDR7_RSVD_3       (0x00000008UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00000008 */
#define JTAGAP_PIDR7_RSVD_4       (0x00000010UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00000010 */
#define JTAGAP_PIDR7_RSVD_5       (0x00000020UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00000020 */
#define JTAGAP_PIDR7_RSVD_6       (0x00000040UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00000040 */
#define JTAGAP_PIDR7_RSVD_7       (0x00000080UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00000080 */
#define JTAGAP_PIDR7_RSVD_8       (0x00000100UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00000100 */
#define JTAGAP_PIDR7_RSVD_9       (0x00000200UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00000200 */
#define JTAGAP_PIDR7_RSVD_10      (0x00000400UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00000400 */
#define JTAGAP_PIDR7_RSVD_11      (0x00000800UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00000800 */
#define JTAGAP_PIDR7_RSVD_12      (0x00001000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00001000 */
#define JTAGAP_PIDR7_RSVD_13      (0x00002000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00002000 */
#define JTAGAP_PIDR7_RSVD_14      (0x00004000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00004000 */
#define JTAGAP_PIDR7_RSVD_15      (0x00008000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00008000 */
#define JTAGAP_PIDR7_RSVD_16      (0x00010000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00010000 */
#define JTAGAP_PIDR7_RSVD_17      (0x00020000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00020000 */
#define JTAGAP_PIDR7_RSVD_18      (0x00040000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00040000 */
#define JTAGAP_PIDR7_RSVD_19      (0x00080000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00080000 */
#define JTAGAP_PIDR7_RSVD_20      (0x00100000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00100000 */
#define JTAGAP_PIDR7_RSVD_21      (0x00200000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00200000 */
#define JTAGAP_PIDR7_RSVD_22      (0x00400000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00400000 */
#define JTAGAP_PIDR7_RSVD_23      (0x00800000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x00800000 */
#define JTAGAP_PIDR7_RSVD_24      (0x01000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x01000000 */
#define JTAGAP_PIDR7_RSVD_25      (0x02000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x02000000 */
#define JTAGAP_PIDR7_RSVD_26      (0x04000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x04000000 */
#define JTAGAP_PIDR7_RSVD_27      (0x08000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x08000000 */
#define JTAGAP_PIDR7_RSVD_28      (0x10000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x10000000 */
#define JTAGAP_PIDR7_RSVD_29      (0x20000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x20000000 */
#define JTAGAP_PIDR7_RSVD_30      (0x40000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x40000000 */
#define JTAGAP_PIDR7_RSVD_31      (0x80000000UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR7, RSVD))  /*!< Value 0x80000000 */

/*!< Peripheral identitication 0 register */
#define JTAGAP_PIDR0_PARTNUM_OFFSET  (0U)
#define JTAGAP_PIDR0_PARTNUM_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR0, PARTNUM))  /*!< Mask  0x000000FF */
#define JTAGAP_PIDR0_PARTNUM_0       (0x01UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR0, PARTNUM))  /*!< Value 0x00000001 */
#define JTAGAP_PIDR0_PARTNUM_1       (0x02UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR0, PARTNUM))  /*!< Value 0x00000002 */
#define JTAGAP_PIDR0_PARTNUM_2       (0x04UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR0, PARTNUM))  /*!< Value 0x00000004 */
#define JTAGAP_PIDR0_PARTNUM_3       (0x08UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR0, PARTNUM))  /*!< Value 0x00000008 */
#define JTAGAP_PIDR0_PARTNUM_4       (0x10UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR0, PARTNUM))  /*!< Value 0x00000010 */
#define JTAGAP_PIDR0_PARTNUM_5       (0x20UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR0, PARTNUM))  /*!< Value 0x00000020 */
#define JTAGAP_PIDR0_PARTNUM_6       (0x40UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR0, PARTNUM))  /*!< Value 0x00000040 */
#define JTAGAP_PIDR0_PARTNUM_7       (0x80UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR0, PARTNUM))  /*!< Value 0x00000080 */

// Values of part number register
#define JTAGAP_PIDR0PARTNUM_ST   (0x12UL)  /*!< Value 0x00000012 */
#define JTAGAP_PIDR0PARTNUM_ARM  (0x75UL)  /*!< Value 0x00000075 */

/*!< Peripheral identitication 1 register */
#define JTAGAP_PIDR1_JEP106ID_OFFSET  (4U)
#define JTAGAP_PIDR1_JEP106ID_MASK    (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR1, JEP106ID))  /*!< Mask  0x000000F0 */
#define JTAGAP_PIDR1_JEP106ID_0       (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR1, JEP106ID))  /*!< Value 0x00000010 */
#define JTAGAP_PIDR1_JEP106ID_1       (0x2UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR1, JEP106ID))  /*!< Value 0x00000020 */
#define JTAGAP_PIDR1_JEP106ID_2       (0x4UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR1, JEP106ID))  /*!< Value 0x00000040 */
#define JTAGAP_PIDR1_JEP106ID_3       (0x8UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR1, JEP106ID))  /*!< Value 0x00000080 */

#define JTAGAP_PIDR1_PARTNUM_OFFSET   (0U)
#define JTAGAP_PIDR1_PARTNUM_MASK     (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR1, PARTNUM))   /*!< Mask  0x0000000F */
#define JTAGAP_PIDR1_PARTNUM_0        (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR1, PARTNUM))   /*!< Value 0x00000001 */
#define JTAGAP_PIDR1_PARTNUM_1        (0x2UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR1, PARTNUM))   /*!< Value 0x00000002 */
#define JTAGAP_PIDR1_PARTNUM_2        (0x4UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR1, PARTNUM))   /*!< Value 0x00000004 */
#define JTAGAP_PIDR1_PARTNUM_3        (0x8UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR1, PARTNUM))   /*!< Value 0x00000008 */

// Values of part number register
#define JTAGAP_PIDR1PARTNUM_ARM  (0x9UL)  /*!< Value 0x00000009 */

// Values of JEDEC JEP 106 ID code in peripheral identification 1 register
#define JTAGAP_PIDR1JEP106ID_VALUE  (0xBUL)  /*!< Value 0x0000000B */

/*!< Peripheral identitication 2 register */
#define JTAGAP_PIDR2_REVISION_OFFSET    (4U)
#define JTAGAP_PIDR2_REVISION_MASK      (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR2, REVISION))    /*!< Mask  0x000000F0 */
#define JTAGAP_PIDR2_REVISION_0         (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR2, REVISION))    /*!< Value 0x00000010 */
#define JTAGAP_PIDR2_REVISION_1         (0x2UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR2, REVISION))    /*!< Value 0x00000020 */
#define JTAGAP_PIDR2_REVISION_2         (0x4UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR2, REVISION))    /*!< Value 0x00000040 */
#define JTAGAP_PIDR2_REVISION_3         (0x8UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR2, REVISION))    /*!< Value 0x00000080 */

#define JTAGAP_PIDR2_JEDEC_OFFSET       (3U)
#define JTAGAP_PIDR2_JEDEC_MASK         (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR2, JEDEC))       /*!< Mask  0x00000008 */

#define JTAGAP_PIDR2_JEDEC106ID_OFFSET  (0U)
#define JTAGAP_PIDR2_JEDEC106ID_MASK    (0x7UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR2, JEDEC106ID))  /*!< Mask  0x00000007 */
#define JTAGAP_PIDR2_JEDEC106ID_0       (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR2, JEDEC106ID))  /*!< Value 0x00000001 */
#define JTAGAP_PIDR2_JEDEC106ID_1       (0x2UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR2, JEDEC106ID))  /*!< Value 0x00000002 */
#define JTAGAP_PIDR2_JEDEC106ID_2       (0x4UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR2, JEDEC106ID))  /*!< Value 0x00000004 */

// Values of revision number register
#define JTAGAP_REVISION_R0P2  (0x1UL)  /*!< Value 0x00000001 */

// Values of JEDEC assigned value select bit
#define JTAGAP_JEDEC_VALUE  (0x1UL)  /*!< Value 0x00000001 */

// Values of JEDEC JEP 106 ID code in peripheral identification 2 register
#define JTAGAP_PIDR2JEP106ID_VALUE  (0x3UL)  /*!< Value 0x00000003 */

/*!< Peripheral identitication 3 register */
#define JTAGAP_PIDR3_REVAND_OFFSET  (4U)
#define JTAGAP_PIDR3_REVAND_MASK    (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR3, REVAND))  /*!< Mask  0x000000F0 */
#define JTAGAP_PIDR3_REVAND_0       (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR3, REVAND))  /*!< Value 0x00000010 */
#define JTAGAP_PIDR3_REVAND_1       (0x2UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR3, REVAND))  /*!< Value 0x00000020 */
#define JTAGAP_PIDR3_REVAND_2       (0x4UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR3, REVAND))  /*!< Value 0x00000040 */
#define JTAGAP_PIDR3_REVAND_3       (0x8UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR3, REVAND))  /*!< Value 0x00000080 */

#define JTAGAP_PIDR3_CMOD_OFFSET    (0U)
#define JTAGAP_PIDR3_CMOD_MASK      (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR3, CMOD))    /*!< Mask  0x0000000F */
#define JTAGAP_PIDR3_CMOD_0         (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR3, CMOD))    /*!< Value 0x00000001 */
#define JTAGAP_PIDR3_CMOD_1         (0x2UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR3, CMOD))    /*!< Value 0x00000002 */
#define JTAGAP_PIDR3_CMOD_2         (0x4UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR3, CMOD))    /*!< Value 0x00000004 */
#define JTAGAP_PIDR3_CMOD_3         (0x8UL << REGISTER_FIELD_OFFSET(JTAGAP, PIDR3, CMOD))    /*!< Value 0x00000008 */

// Values of manifacturer revision number register
#define JTAGAP_REVAND_NOMETALFIX  (0x0UL)  /*!< Value 0x00000000 */

// Values of JEDEC JEP 106 ID code in peripheral identification 2 register
#define JTAGAP_CMOD_ARM  (0x0UL)  /*!< Value 0x00000000 */

/*!< Component identitication 0 register */
#define JTAGAP_CIDR0_PREAMBLE_OFFSET  (0U)
#define JTAGAP_CIDR0_PREAMBLE_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR0, PREAMBLE))  /*!< Mask  0x000000FF */
#define JTAGAP_CIDR0_PREAMBLE_0       (0x01UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR0, PREAMBLE))  /*!< Value 0x00000001 */
#define JTAGAP_CIDR0_PREAMBLE_1       (0x02UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR0, PREAMBLE))  /*!< Value 0x00000002 */
#define JTAGAP_CIDR0_PREAMBLE_2       (0x04UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR0, PREAMBLE))  /*!< Value 0x00000004 */
#define JTAGAP_CIDR0_PREAMBLE_3       (0x08UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR0, PREAMBLE))  /*!< Value 0x00000008 */
#define JTAGAP_CIDR0_PREAMBLE_4       (0x10UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR0, PREAMBLE))  /*!< Value 0x00000010 */
#define JTAGAP_CIDR0_PREAMBLE_5       (0x20UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR0, PREAMBLE))  /*!< Value 0x00000020 */
#define JTAGAP_CIDR0_PREAMBLE_6       (0x40UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR0, PREAMBLE))  /*!< Value 0x00000040 */
#define JTAGAP_CIDR0_PREAMBLE_7       (0x80UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR0, PREAMBLE))  /*!< Value 0x00000080 */

// Values of component identifier in component identification 0 register
#define JTAGAP_CIDR0PREAMBLE_VALUE  (0x0DUL)  /*!< Value 0x0000000D */

/*!< Component identitication 1 register */
#define JTAGAP_CIDR1_CLASS_OFFSET      (4U)
#define JTAGAP_CIDR1_CLASS_MASK        (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR1, CLASS))      /*!< Mask  0x000000F0 */
#define JTAGAP_CIDR1_CLASS_0           (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR1, CLASS))      /*!< Value 0x00000010 */
#define JTAGAP_CIDR1_CLASS_1           (0x2UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR1, CLASS))      /*!< Value 0x00000020 */
#define JTAGAP_CIDR1_CLASS_2           (0x4UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR1, CLASS))      /*!< Value 0x00000040 */
#define JTAGAP_CIDR1_CLASS_3           (0x8UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR1, CLASS))      /*!< Value 0x00000080 */

#define JTAGAP_CIDR1_PREAMBLE_OFFSET   (0U)
#define JTAGAP_CIDR1_PREAMBLE_MASK     (0xFUL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR1, PREAMBLE))   /*!< Mask  0x0000000F */
#define JTAGAP_CIDR1_PREAMBLE_0        (0x1UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR1, PREAMBLE))   /*!< Value 0x00000001 */
#define JTAGAP_CIDR1_PREAMBLE_1        (0x2UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR1, PREAMBLE))   /*!< Value 0x00000002 */
#define JTAGAP_CIDR1_PREAMBLE_2        (0x4UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR1, PREAMBLE))   /*!< Value 0x00000004 */
#define JTAGAP_CIDR1_PREAMBLE_3        (0x8UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR1, PREAMBLE))   /*!< Value 0x00000008 */

// Values of component identifier in component identification 1 register
#define JTAGAP_CIDR1PREAMBLE_VALUE  (0x0UL)  /*!< Value 0x00000000 */

// Values of debug component with CoreSight-compatible registers
#define JTAGAP_CLASS_CORESIGHT   (0x9UL)  /*!< Value 0x00000009 */

/*!< Component identitication 2 register */
#define JTAGAP_CIDR2_PREAMBLE_OFFSET  (0U)
#define JTAGAP_CIDR2_PREAMBLE_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR2, PREAMBLE))  /*!< Mask  0x000000FF */
#define JTAGAP_CIDR2_PREAMBLE_0       (0x01UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR2, PREAMBLE))  /*!< Value 0x00000001 */
#define JTAGAP_CIDR2_PREAMBLE_1       (0x02UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR2, PREAMBLE))  /*!< Value 0x00000002 */
#define JTAGAP_CIDR2_PREAMBLE_2       (0x04UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR2, PREAMBLE))  /*!< Value 0x00000004 */
#define JTAGAP_CIDR2_PREAMBLE_3       (0x08UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR2, PREAMBLE))  /*!< Value 0x00000008 */
#define JTAGAP_CIDR2_PREAMBLE_4       (0x10UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR2, PREAMBLE))  /*!< Value 0x00000010 */
#define JTAGAP_CIDR2_PREAMBLE_5       (0x20UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR2, PREAMBLE))  /*!< Value 0x00000020 */
#define JTAGAP_CIDR2_PREAMBLE_6       (0x40UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR2, PREAMBLE))  /*!< Value 0x00000040 */
#define JTAGAP_CIDR2_PREAMBLE_7       (0x80UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR2, PREAMBLE))  /*!< Value 0x00000080 */

// Values of component identifier in component identification 2 register
#define JTAGAP_CIDR2PREAMBLE_VALUE  (0x05UL)  /*!< Value 0x00000005 */

/*!< Component identitication 3 register */
#define JTAGAP_CIDR3_PREAMBLE_OFFSET  (0U)
#define JTAGAP_CIDR3_PREAMBLE_MASK    (0xFFUL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR3, PREAMBLE))  /*!< Mask  0x000000FF */
#define JTAGAP_CIDR3_PREAMBLE_0       (0x01UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR3, PREAMBLE))  /*!< Value 0x00000001 */
#define JTAGAP_CIDR3_PREAMBLE_1       (0x02UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR3, PREAMBLE))  /*!< Value 0x00000002 */
#define JTAGAP_CIDR3_PREAMBLE_2       (0x04UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR3, PREAMBLE))  /*!< Value 0x00000004 */
#define JTAGAP_CIDR3_PREAMBLE_3       (0x08UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR3, PREAMBLE))  /*!< Value 0x00000008 */
#define JTAGAP_CIDR3_PREAMBLE_4       (0x10UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR3, PREAMBLE))  /*!< Value 0x00000010 */
#define JTAGAP_CIDR3_PREAMBLE_5       (0x20UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR3, PREAMBLE))  /*!< Value 0x00000020 */
#define JTAGAP_CIDR3_PREAMBLE_6       (0x40UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR3, PREAMBLE))  /*!< Value 0x00000040 */
#define JTAGAP_CIDR3_PREAMBLE_7       (0x80UL << REGISTER_FIELD_OFFSET(JTAGAP, CIDR3, PREAMBLE))  /*!< Value 0x00000080 */

// Values of component identifier in component identification 3 register
#define JTAGAP_CIDR3PREAMBLE_VALUE  (0xB1UL)  /*!< Value 0x000000B1 */

/** @} */ // End of JTAGAP group

/** @} */ // End of RegisterGroup group

#endif // JTAGAP_H
