
schoolPotProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000afac  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003dc  0800b280  0800b280  0000c280  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b65c  0800b65c  0000c65c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b664  0800b664  0000c664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b668  0800b668  0000c668  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001e8  24000000  0800b66c  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000274  240001e8  0800b854  0000d1e8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400045c  0800b854  0000d45c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000147f2  00000000  00000000  0000d216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000256f  00000000  00000000  00021a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f90  00000000  00000000  00023f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000bf1  00000000  00000000  00024f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00034bb4  00000000  00000000  00025af9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000153e5  00000000  00000000  0005a6ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001596d9  00000000  00000000  0006fa92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c916b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000051ac  00000000  00000000  001c91b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  001ce35c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240001e8 	.word	0x240001e8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800b264 	.word	0x0800b264

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240001ec 	.word	0x240001ec
 800030c:	0800b264 	.word	0x0800b264

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80006f0:	f000 fb4b 	bl	8000d8a <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f4:	f000 fe82 	bl	80013fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006f8:	f000 f80a 	bl	8000710 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fc:	f000 f93e 	bl	800097c <MX_GPIO_Init>
  MX_ADC1_Init();
 8000700:	f000 f876 	bl	80007f0 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000704:	f000 f8ee 	bl	80008e4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  readXVal();
 8000708:	f000 f9c0 	bl	8000a8c <readXVal>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800070c:	bf00      	nop
 800070e:	e7fd      	b.n	800070c <main+0x20>

08000710 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b09c      	sub	sp, #112	@ 0x70
 8000714:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000716:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800071a:	224c      	movs	r2, #76	@ 0x4c
 800071c:	2100      	movs	r1, #0
 800071e:	4618      	mov	r0, r3
 8000720:	f008 fd43 	bl	80091aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000724:	1d3b      	adds	r3, r7, #4
 8000726:	2220      	movs	r2, #32
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f008 fd3d 	bl	80091aa <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000730:	2002      	movs	r0, #2
 8000732:	f003 f9d5 	bl	8003ae0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000736:	2300      	movs	r3, #0
 8000738:	603b      	str	r3, [r7, #0]
 800073a:	4b2c      	ldr	r3, [pc, #176]	@ (80007ec <SystemClock_Config+0xdc>)
 800073c:	699b      	ldr	r3, [r3, #24]
 800073e:	4a2b      	ldr	r2, [pc, #172]	@ (80007ec <SystemClock_Config+0xdc>)
 8000740:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000744:	6193      	str	r3, [r2, #24]
 8000746:	4b29      	ldr	r3, [pc, #164]	@ (80007ec <SystemClock_Config+0xdc>)
 8000748:	699b      	ldr	r3, [r3, #24]
 800074a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800074e:	603b      	str	r3, [r7, #0]
 8000750:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000752:	bf00      	nop
 8000754:	4b25      	ldr	r3, [pc, #148]	@ (80007ec <SystemClock_Config+0xdc>)
 8000756:	699b      	ldr	r3, [r3, #24]
 8000758:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800075c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000760:	d1f8      	bne.n	8000754 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8000762:	2310      	movs	r3, #16
 8000764:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000766:	2380      	movs	r3, #128	@ 0x80
 8000768:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.CSICalibrationValue = 16;
 800076a:	2310      	movs	r3, #16
 800076c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800076e:	2302      	movs	r3, #2
 8000770:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_CSI;
 8000772:	2301      	movs	r3, #1
 8000774:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000776:	2302      	movs	r3, #2
 8000778:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 275;
 800077a:	f240 1313 	movw	r3, #275	@ 0x113
 800077e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8000780:	2301      	movs	r3, #1
 8000782:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000784:	2302      	movs	r3, #2
 8000786:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000788:	2302      	movs	r3, #2
 800078a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 800078c:	2304      	movs	r3, #4
 800078e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000790:	2300      	movs	r3, #0
 8000792:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000794:	2300      	movs	r3, #0
 8000796:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000798:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800079c:	4618      	mov	r0, r3
 800079e:	f003 f9d9 	bl	8003b54 <HAL_RCC_OscConfig>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80007a8:	f000 fb1b 	bl	8000de2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ac:	233f      	movs	r3, #63	@ 0x3f
 80007ae:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007b0:	2303      	movs	r3, #3
 80007b2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007b4:	2300      	movs	r3, #0
 80007b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80007b8:	2308      	movs	r3, #8
 80007ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80007bc:	2340      	movs	r3, #64	@ 0x40
 80007be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80007c0:	2340      	movs	r3, #64	@ 0x40
 80007c2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80007c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007c8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80007ca:	2340      	movs	r3, #64	@ 0x40
 80007cc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80007ce:	1d3b      	adds	r3, r7, #4
 80007d0:	2103      	movs	r1, #3
 80007d2:	4618      	mov	r0, r3
 80007d4:	f003 fd98 	bl	8004308 <HAL_RCC_ClockConfig>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80007de:	f000 fb00 	bl	8000de2 <Error_Handler>
  }
}
 80007e2:	bf00      	nop
 80007e4:	3770      	adds	r7, #112	@ 0x70
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	58024800 	.word	0x58024800

080007f0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08c      	sub	sp, #48	@ 0x30
 80007f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80007f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007fa:	2200      	movs	r2, #0
 80007fc:	601a      	str	r2, [r3, #0]
 80007fe:	605a      	str	r2, [r3, #4]
 8000800:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000802:	463b      	mov	r3, r7
 8000804:	2224      	movs	r2, #36	@ 0x24
 8000806:	2100      	movs	r1, #0
 8000808:	4618      	mov	r0, r3
 800080a:	f008 fcce 	bl	80091aa <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800080e:	4b32      	ldr	r3, [pc, #200]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000810:	4a32      	ldr	r2, [pc, #200]	@ (80008dc <MX_ADC1_Init+0xec>)
 8000812:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000814:	4b30      	ldr	r3, [pc, #192]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000816:	2200      	movs	r2, #0
 8000818:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 800081a:	4b2f      	ldr	r3, [pc, #188]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000820:	4b2d      	ldr	r3, [pc, #180]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000822:	2200      	movs	r2, #0
 8000824:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000826:	4b2c      	ldr	r3, [pc, #176]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000828:	2204      	movs	r2, #4
 800082a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800082c:	4b2a      	ldr	r3, [pc, #168]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800082e:	2200      	movs	r2, #0
 8000830:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000832:	4b29      	ldr	r3, [pc, #164]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000834:	2200      	movs	r2, #0
 8000836:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000838:	4b27      	ldr	r3, [pc, #156]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800083a:	2201      	movs	r2, #1
 800083c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800083e:	4b26      	ldr	r3, [pc, #152]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000840:	2200      	movs	r2, #0
 8000842:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000846:	4b24      	ldr	r3, [pc, #144]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000848:	2200      	movs	r2, #0
 800084a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800084c:	4b22      	ldr	r3, [pc, #136]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800084e:	2200      	movs	r2, #0
 8000850:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000852:	4b21      	ldr	r3, [pc, #132]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000854:	2200      	movs	r2, #0
 8000856:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000858:	4b1f      	ldr	r3, [pc, #124]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800085a:	2200      	movs	r2, #0
 800085c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800085e:	4b1e      	ldr	r3, [pc, #120]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000860:	2200      	movs	r2, #0
 8000862:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000864:	4b1c      	ldr	r3, [pc, #112]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000866:	2200      	movs	r2, #0
 8000868:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 800086c:	4b1a      	ldr	r3, [pc, #104]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800086e:	2201      	movs	r2, #1
 8000870:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000872:	4819      	ldr	r0, [pc, #100]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 8000874:	f001 f99e 	bl	8001bb4 <HAL_ADC_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800087e:	f000 fab0 	bl	8000de2 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000882:	2300      	movs	r3, #0
 8000884:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000886:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800088a:	4619      	mov	r1, r3
 800088c:	4812      	ldr	r0, [pc, #72]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 800088e:	f002 fd27 	bl	80032e0 <HAL_ADCEx_MultiModeConfigChannel>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000898:	f000 faa3 	bl	8000de2 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800089c:	4b10      	ldr	r3, [pc, #64]	@ (80008e0 <MX_ADC1_Init+0xf0>)
 800089e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008a0:	2306      	movs	r3, #6
 80008a2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80008a4:	2300      	movs	r3, #0
 80008a6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008a8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80008ac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008ae:	2304      	movs	r3, #4
 80008b0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80008b2:	2300      	movs	r3, #0
 80008b4:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80008b6:	2300      	movs	r3, #0
 80008b8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008bc:	463b      	mov	r3, r7
 80008be:	4619      	mov	r1, r3
 80008c0:	4805      	ldr	r0, [pc, #20]	@ (80008d8 <MX_ADC1_Init+0xe8>)
 80008c2:	f001 fd7f 	bl	80023c4 <HAL_ADC_ConfigChannel>
 80008c6:	4603      	mov	r3, r0
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d001      	beq.n	80008d0 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 80008cc:	f000 fa89 	bl	8000de2 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008d0:	bf00      	nop
 80008d2:	3730      	adds	r7, #48	@ 0x30
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	24000204 	.word	0x24000204
 80008dc:	40022000 	.word	0x40022000
 80008e0:	19200040 	.word	0x19200040

080008e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008e8:	4b22      	ldr	r3, [pc, #136]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008ea:	4a23      	ldr	r2, [pc, #140]	@ (8000978 <MX_USART1_UART_Init+0x94>)
 80008ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 80008ee:	4b21      	ldr	r3, [pc, #132]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008f0:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80008f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008fc:	4b1d      	ldr	r3, [pc, #116]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 80008fe:	2200      	movs	r2, #0
 8000900:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000902:	4b1c      	ldr	r3, [pc, #112]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000904:	2200      	movs	r2, #0
 8000906:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX;
 8000908:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800090a:	2208      	movs	r2, #8
 800090c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800090e:	4b19      	ldr	r3, [pc, #100]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000910:	2200      	movs	r2, #0
 8000912:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000914:	4b17      	ldr	r3, [pc, #92]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000916:	2200      	movs	r2, #0
 8000918:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800091a:	4b16      	ldr	r3, [pc, #88]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800091c:	2200      	movs	r2, #0
 800091e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000920:	4b14      	ldr	r3, [pc, #80]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000922:	2200      	movs	r2, #0
 8000924:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000926:	4b13      	ldr	r3, [pc, #76]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000928:	2200      	movs	r2, #0
 800092a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800092c:	4811      	ldr	r0, [pc, #68]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 800092e:	f006 fc5d 	bl	80071ec <HAL_UART_Init>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000938:	f000 fa53 	bl	8000de2 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800093c:	2100      	movs	r1, #0
 800093e:	480d      	ldr	r0, [pc, #52]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000940:	f007 fdf7 	bl	8008532 <HAL_UARTEx_SetTxFifoThreshold>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800094a:	f000 fa4a 	bl	8000de2 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800094e:	2100      	movs	r1, #0
 8000950:	4808      	ldr	r0, [pc, #32]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000952:	f007 fe2c 	bl	80085ae <HAL_UARTEx_SetRxFifoThreshold>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800095c:	f000 fa41 	bl	8000de2 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000960:	4804      	ldr	r0, [pc, #16]	@ (8000974 <MX_USART1_UART_Init+0x90>)
 8000962:	f007 fdad 	bl	80084c0 <HAL_UARTEx_DisableFifoMode>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800096c:	f000 fa39 	bl	8000de2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000970:	bf00      	nop
 8000972:	bd80      	pop	{r7, pc}
 8000974:	24000274 	.word	0x24000274
 8000978:	40011000 	.word	0x40011000

0800097c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08a      	sub	sp, #40	@ 0x28
 8000980:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000982:	f107 0314 	add.w	r3, r7, #20
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	609a      	str	r2, [r3, #8]
 800098e:	60da      	str	r2, [r3, #12]
 8000990:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000992:	4b29      	ldr	r3, [pc, #164]	@ (8000a38 <MX_GPIO_Init+0xbc>)
 8000994:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000998:	4a27      	ldr	r2, [pc, #156]	@ (8000a38 <MX_GPIO_Init+0xbc>)
 800099a:	f043 0301 	orr.w	r3, r3, #1
 800099e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009a2:	4b25      	ldr	r3, [pc, #148]	@ (8000a38 <MX_GPIO_Init+0xbc>)
 80009a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a8:	f003 0301 	and.w	r3, r3, #1
 80009ac:	613b      	str	r3, [r7, #16]
 80009ae:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009b0:	4b21      	ldr	r3, [pc, #132]	@ (8000a38 <MX_GPIO_Init+0xbc>)
 80009b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b6:	4a20      	ldr	r2, [pc, #128]	@ (8000a38 <MX_GPIO_Init+0xbc>)
 80009b8:	f043 0304 	orr.w	r3, r3, #4
 80009bc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009c0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a38 <MX_GPIO_Init+0xbc>)
 80009c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009c6:	f003 0304 	and.w	r3, r3, #4
 80009ca:	60fb      	str	r3, [r7, #12]
 80009cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ce:	4b1a      	ldr	r3, [pc, #104]	@ (8000a38 <MX_GPIO_Init+0xbc>)
 80009d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009d4:	4a18      	ldr	r2, [pc, #96]	@ (8000a38 <MX_GPIO_Init+0xbc>)
 80009d6:	f043 0302 	orr.w	r3, r3, #2
 80009da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009de:	4b16      	ldr	r3, [pc, #88]	@ (8000a38 <MX_GPIO_Init+0xbc>)
 80009e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009e4:	f003 0302 	and.w	r3, r3, #2
 80009e8:	60bb      	str	r3, [r7, #8]
 80009ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80009ec:	4b12      	ldr	r3, [pc, #72]	@ (8000a38 <MX_GPIO_Init+0xbc>)
 80009ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009f2:	4a11      	ldr	r2, [pc, #68]	@ (8000a38 <MX_GPIO_Init+0xbc>)
 80009f4:	f043 0320 	orr.w	r3, r3, #32
 80009f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000a38 <MX_GPIO_Init+0xbc>)
 80009fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a02:	f003 0320 	and.w	r3, r3, #32
 8000a06:	607b      	str	r3, [r7, #4]
 8000a08:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(relayIsYAxisPin_GPIO_Port, relayIsYAxisPin_Pin, GPIO_PIN_RESET);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	2102      	movs	r1, #2
 8000a0e:	480b      	ldr	r0, [pc, #44]	@ (8000a3c <MX_GPIO_Init+0xc0>)
 8000a10:	f003 f84c 	bl	8003aac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : relayIsYAxisPin_Pin */
  GPIO_InitStruct.Pin = relayIsYAxisPin_Pin;
 8000a14:	2302      	movs	r3, #2
 8000a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a20:	2300      	movs	r3, #0
 8000a22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(relayIsYAxisPin_GPIO_Port, &GPIO_InitStruct);
 8000a24:	f107 0314 	add.w	r3, r7, #20
 8000a28:	4619      	mov	r1, r3
 8000a2a:	4804      	ldr	r0, [pc, #16]	@ (8000a3c <MX_GPIO_Init+0xc0>)
 8000a2c:	f002 fe96 	bl	800375c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a30:	bf00      	nop
 8000a32:	3728      	adds	r7, #40	@ 0x28
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	58024400 	.word	0x58024400
 8000a3c:	58020400 	.word	0x58020400

08000a40 <_write>:

/* USER CODE BEGIN 4 */
int _write(int fd, char* ptr, int len) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	60f8      	str	r0, [r7, #12]
 8000a48:	60b9      	str	r1, [r7, #8]
 8000a4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == 1 || fd == 2) {
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d002      	beq.n	8000a58 <_write+0x18>
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	2b02      	cmp	r3, #2
 8000a56:	d111      	bne.n	8000a7c <_write+0x3c>
    hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	b29a      	uxth	r2, r3
 8000a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a60:	68b9      	ldr	r1, [r7, #8]
 8000a62:	4809      	ldr	r0, [pc, #36]	@ (8000a88 <_write+0x48>)
 8000a64:	f006 fc12 	bl	800728c <HAL_UART_Transmit>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8000a6c:	7dfb      	ldrb	r3, [r7, #23]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d101      	bne.n	8000a76 <_write+0x36>
      return len;
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	e004      	b.n	8000a80 <_write+0x40>
    else
      return -1;
 8000a76:	f04f 33ff 	mov.w	r3, #4294967295
 8000a7a:	e001      	b.n	8000a80 <_write+0x40>
  }
  return -1;
 8000a7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	3718      	adds	r7, #24
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	24000274 	.word	0x24000274

08000a8c <readXVal>:
uint16_t readXVal(void) //TRY HARMONIC MEAN
{
 8000a8c:	b5b0      	push	{r4, r5, r7, lr}
 8000a8e:	b0c8      	sub	sp, #288	@ 0x120
 8000a90:	af08      	add	r7, sp, #32
//	long double pYAvg = 0;
	long double xPwr;
	long double xVal;
	long double yPwr;
	long double yVal;
	ADC_ChannelConfTypeDef sConfig = {0};
 8000a92:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a96:	2224      	movs	r2, #36	@ 0x24
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f008 fb85 	bl	80091aa <memset>

	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000aa0:	2306      	movs	r3, #6
 8000aa2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000aac:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000ab0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ab4:	2304      	movs	r3, #4
 8000ab6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
	sConfig.Offset = 0;
 8000aba:	2300      	movs	r3, #0
 8000abc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
	sConfig.OffsetSignedSaturation = DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	f887 30bd 	strb.w	r3, [r7, #189]	@ 0xbd
	sConfig.Channel = XVAL_CHANNEL;
 8000ac6:	4b91      	ldr	r3, [pc, #580]	@ (8000d0c <readXVal+0x280>)
 8000ac8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000acc:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	488f      	ldr	r0, [pc, #572]	@ (8000d10 <readXVal+0x284>)
 8000ad4:	f001 fc76 	bl	80023c4 <HAL_ADC_ConfigChannel>
	HAL_GPIO_WritePin(relayIsYAxisPin_GPIO_Port, relayIsYAxisPin_Pin, GPIO_PIN_SET);
 8000ad8:	2201      	movs	r2, #1
 8000ada:	2102      	movs	r1, #2
 8000adc:	488d      	ldr	r0, [pc, #564]	@ (8000d14 <readXVal+0x288>)
 8000ade:	f002 ffe5 	bl	8003aac <HAL_GPIO_WritePin>
	HAL_Delay(TIME);
 8000ae2:	200f      	movs	r0, #15
 8000ae4:	f000 fd1c 	bl	8001520 <HAL_Delay>
	char msg[150];
	for(int i = 0; i < READS; i++) {
 8000ae8:	2300      	movs	r3, #0
 8000aea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000aee:	e102      	b.n	8000cf6 <readXVal+0x26a>
		// ----------- Read XVAL -----------
		for(int i = 0; i < CYCLE_NUM; i++) {
 8000af0:	2300      	movs	r3, #0
 8000af2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000af6:	e03a      	b.n	8000b6e <readXVal+0xe2>
			xPwr += (long double)ReadADC(&hadc1, XVAL_CHANNEL, sConfig);
 8000af8:	466d      	mov	r5, sp
 8000afa:	f107 04a4 	add.w	r4, r7, #164	@ 0xa4
 8000afe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b02:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000b06:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000b0a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b0e:	cb0c      	ldmia	r3, {r2, r3}
 8000b10:	497e      	ldr	r1, [pc, #504]	@ (8000d0c <readXVal+0x280>)
 8000b12:	487f      	ldr	r0, [pc, #508]	@ (8000d10 <readXVal+0x284>)
 8000b14:	f000 f910 	bl	8000d38 <ReadADC>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	ee07 3a90 	vmov	s15, r3
 8000b1e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000b22:	ed97 6b3e 	vldr	d6, [r7, #248]	@ 0xf8
 8000b26:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000b2a:	ed87 7b3e 	vstr	d7, [r7, #248]	@ 0xf8
			xVal += (long double)ReadADC(&hadc1, XPWR_CHANNEL, sConfig);
 8000b2e:	466d      	mov	r5, sp
 8000b30:	f107 04a4 	add.w	r4, r7, #164	@ 0xa4
 8000b34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000b38:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000b3c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000b40:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b44:	cb0c      	ldmia	r3, {r2, r3}
 8000b46:	4974      	ldr	r1, [pc, #464]	@ (8000d18 <readXVal+0x28c>)
 8000b48:	4871      	ldr	r0, [pc, #452]	@ (8000d10 <readXVal+0x284>)
 8000b4a:	f000 f8f5 	bl	8000d38 <ReadADC>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	ee07 3a90 	vmov	s15, r3
 8000b54:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000b58:	ed97 6b3c 	vldr	d6, [r7, #240]	@ 0xf0
 8000b5c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000b60:	ed87 7b3c 	vstr	d7, [r7, #240]	@ 0xf0
		for(int i = 0; i < CYCLE_NUM; i++) {
 8000b64:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000b68:	3301      	adds	r3, #1
 8000b6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8000b6e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000b72:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000b76:	dbbf      	blt.n	8000af8 <readXVal+0x6c>
		}
		HAL_GPIO_WritePin(relayIsYAxisPin_GPIO_Port, relayIsYAxisPin_Pin, GPIO_PIN_RESET);
 8000b78:	2200      	movs	r2, #0
 8000b7a:	2102      	movs	r1, #2
 8000b7c:	4865      	ldr	r0, [pc, #404]	@ (8000d14 <readXVal+0x288>)
 8000b7e:	f002 ff95 	bl	8003aac <HAL_GPIO_WritePin>
		long double distanceXIn = (xVal / xPwr) * lengthX;
 8000b82:	ed97 5b3c 	vldr	d5, [r7, #240]	@ 0xf0
 8000b86:	ed97 7b3e 	vldr	d7, [r7, #248]	@ 0xf8
 8000b8a:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000b8e:	4b63      	ldr	r3, [pc, #396]	@ (8000d1c <readXVal+0x290>)
 8000b90:	ed93 7b00 	vldr	d7, [r3]
 8000b94:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000b98:	ed87 7b32 	vstr	d7, [r7, #200]	@ 0xc8
		snprintf(msg, sizeof(msg),
 8000b9c:	1d38      	adds	r0, r7, #4
 8000b9e:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	@ 0xf8
 8000ba2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8000ba6:	e9d7 233c 	ldrd	r2, r3, [r7, #240]	@ 0xf0
 8000baa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000bae:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 8000bb2:	e9cd 2300 	strd	r2, r3, [sp]
 8000bb6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000bba:	4a59      	ldr	r2, [pc, #356]	@ (8000d20 <readXVal+0x294>)
 8000bbc:	2196      	movs	r1, #150	@ 0x96
 8000bbe:	f008 fa7b 	bl	80090b8 <sniprintf>
		         "%d,%.2Lf,%.2Lf,%.2Lf",
		         i, distanceXIn, xVal, xPwr);
		HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f7ff fbf3 	bl	80003b0 <strlen>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	b29a      	uxth	r2, r3
 8000bce:	1d39      	adds	r1, r7, #4
 8000bd0:	2364      	movs	r3, #100	@ 0x64
 8000bd2:	4854      	ldr	r0, [pc, #336]	@ (8000d24 <readXVal+0x298>)
 8000bd4:	f006 fb5a 	bl	800728c <HAL_UART_Transmit>

		xVal = 0.0;
 8000bd8:	f04f 0200 	mov.w	r2, #0
 8000bdc:	f04f 0300 	mov.w	r3, #0
 8000be0:	e9c7 233c 	strd	r2, r3, [r7, #240]	@ 0xf0
		xPwr = 0.0;
 8000be4:	f04f 0200 	mov.w	r2, #0
 8000be8:	f04f 0300 	mov.w	r3, #0
 8000bec:	e9c7 233e 	strd	r2, r3, [r7, #248]	@ 0xf8
//		HAL_Delay(TIME);
		for(int i = 0; i < CYCLE_NUM; i++) {
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000bf6:	e03a      	b.n	8000c6e <readXVal+0x1e2>
			yPwr += (long double)ReadADC(&hadc1, YVAL_CHANNEL, sConfig);
 8000bf8:	466d      	mov	r5, sp
 8000bfa:	f107 04a4 	add.w	r4, r7, #164	@ 0xa4
 8000bfe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c02:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000c06:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000c0a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c0e:	cb0c      	ldmia	r3, {r2, r3}
 8000c10:	4945      	ldr	r1, [pc, #276]	@ (8000d28 <readXVal+0x29c>)
 8000c12:	483f      	ldr	r0, [pc, #252]	@ (8000d10 <readXVal+0x284>)
 8000c14:	f000 f890 	bl	8000d38 <ReadADC>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	ee07 3a90 	vmov	s15, r3
 8000c1e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000c22:	ed97 6b3a 	vldr	d6, [r7, #232]	@ 0xe8
 8000c26:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000c2a:	ed87 7b3a 	vstr	d7, [r7, #232]	@ 0xe8
			yVal += (long double)ReadADC(&hadc1, YPWR_CHANNEL, sConfig);
 8000c2e:	466d      	mov	r5, sp
 8000c30:	f107 04a4 	add.w	r4, r7, #164	@ 0xa4
 8000c34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c36:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000c38:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000c3c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000c40:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c44:	cb0c      	ldmia	r3, {r2, r3}
 8000c46:	4939      	ldr	r1, [pc, #228]	@ (8000d2c <readXVal+0x2a0>)
 8000c48:	4831      	ldr	r0, [pc, #196]	@ (8000d10 <readXVal+0x284>)
 8000c4a:	f000 f875 	bl	8000d38 <ReadADC>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	ee07 3a90 	vmov	s15, r3
 8000c54:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000c58:	ed97 6b38 	vldr	d6, [r7, #224]	@ 0xe0
 8000c5c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000c60:	ed87 7b38 	vstr	d7, [r7, #224]	@ 0xe0
		for(int i = 0; i < CYCLE_NUM; i++) {
 8000c64:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000c68:	3301      	adds	r3, #1
 8000c6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000c6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000c72:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000c76:	dbbf      	blt.n	8000bf8 <readXVal+0x16c>
		}
		HAL_GPIO_WritePin(relayIsYAxisPin_GPIO_Port, relayIsYAxisPin_Pin, GPIO_PIN_SET);
 8000c78:	2201      	movs	r2, #1
 8000c7a:	2102      	movs	r1, #2
 8000c7c:	4825      	ldr	r0, [pc, #148]	@ (8000d14 <readXVal+0x288>)
 8000c7e:	f002 ff15 	bl	8003aac <HAL_GPIO_WritePin>
		long double distanceYIn = (yVal / yPwr) * lengthY;
 8000c82:	ed97 5b38 	vldr	d5, [r7, #224]	@ 0xe0
 8000c86:	ed97 7b3a 	vldr	d7, [r7, #232]	@ 0xe8
 8000c8a:	ee85 6b07 	vdiv.f64	d6, d5, d7
 8000c8e:	4b28      	ldr	r3, [pc, #160]	@ (8000d30 <readXVal+0x2a4>)
 8000c90:	ed93 7b00 	vldr	d7, [r3]
 8000c94:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000c98:	ed87 7b30 	vstr	d7, [r7, #192]	@ 0xc0
		snprintf(msg, sizeof(msg),
 8000c9c:	1d38      	adds	r0, r7, #4
 8000c9e:	e9d7 233a 	ldrd	r2, r3, [r7, #232]	@ 0xe8
 8000ca2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8000ca6:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	@ 0xe0
 8000caa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000cae:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8000cb2:	e9cd 2300 	strd	r2, r3, [sp]
 8000cb6:	4a1f      	ldr	r2, [pc, #124]	@ (8000d34 <readXVal+0x2a8>)
 8000cb8:	2196      	movs	r1, #150	@ 0x96
 8000cba:	f008 f9fd 	bl	80090b8 <sniprintf>
		         ":%.2Lf,%.2Lf,%.2Lf\n",
		         distanceYIn, yVal, yPwr);
		HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8000cbe:	1d3b      	adds	r3, r7, #4
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff fb75 	bl	80003b0 <strlen>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	b29a      	uxth	r2, r3
 8000cca:	1d39      	adds	r1, r7, #4
 8000ccc:	2364      	movs	r3, #100	@ 0x64
 8000cce:	4815      	ldr	r0, [pc, #84]	@ (8000d24 <readXVal+0x298>)
 8000cd0:	f006 fadc 	bl	800728c <HAL_UART_Transmit>

		yVal = 0.0;
 8000cd4:	f04f 0200 	mov.w	r2, #0
 8000cd8:	f04f 0300 	mov.w	r3, #0
 8000cdc:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0
		yPwr = 0.0;
 8000ce0:	f04f 0200 	mov.w	r2, #0
 8000ce4:	f04f 0300 	mov.w	r3, #0
 8000ce8:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8
	for(int i = 0; i < READS; i++) {
 8000cec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8000cf6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000cfa:	2b63      	cmp	r3, #99	@ 0x63
 8000cfc:	f77f aef8 	ble.w	8000af0 <readXVal+0x64>

	}
    return 0;
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bdb0      	pop	{r4, r5, r7, pc}
 8000d0c:	1d500080 	.word	0x1d500080
 8000d10:	24000204 	.word	0x24000204
 8000d14:	58020400 	.word	0x58020400
 8000d18:	19200040 	.word	0x19200040
 8000d1c:	24000000 	.word	0x24000000
 8000d20:	0800b280 	.word	0x0800b280
 8000d24:	24000274 	.word	0x24000274
 8000d28:	21800100 	.word	0x21800100
 8000d2c:	25b00200 	.word	0x25b00200
 8000d30:	24000008 	.word	0x24000008
 8000d34:	0800b298 	.word	0x0800b298

08000d38 <ReadADC>:

uint16_t ReadADC(ADC_HandleTypeDef *hadc, uint32_t channel, ADC_ChannelConfTypeDef sConfig)
{
 8000d38:	b082      	sub	sp, #8
 8000d3a:	b580      	push	{r7, lr}
 8000d3c:	b084      	sub	sp, #16
 8000d3e:	af00      	add	r7, sp, #0
 8000d40:	6078      	str	r0, [r7, #4]
 8000d42:	6039      	str	r1, [r7, #0]
 8000d44:	f107 0118 	add.w	r1, r7, #24
 8000d48:	e881 000c 	stmia.w	r1, {r2, r3}
    sConfig.Channel = channel;
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	61bb      	str	r3, [r7, #24]
    HAL_ADC_ConfigChannel(hadc, &sConfig);
 8000d50:	f107 0118 	add.w	r1, r7, #24
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f001 fb35 	bl	80023c4 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(hadc);
 8000d5a:	6878      	ldr	r0, [r7, #4]
 8000d5c:	f001 f932 	bl	8001fc4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY);
 8000d60:	f04f 31ff 	mov.w	r1, #4294967295
 8000d64:	6878      	ldr	r0, [r7, #4]
 8000d66:	f001 fa2b 	bl	80021c0 <HAL_ADC_PollForConversion>
    uint16_t val = HAL_ADC_GetValue(hadc);
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f001 fb1c 	bl	80023a8 <HAL_ADC_GetValue>
 8000d70:	4603      	mov	r3, r0
 8000d72:	81fb      	strh	r3, [r7, #14]
    HAL_ADC_Stop(hadc);
 8000d74:	6878      	ldr	r0, [r7, #4]
 8000d76:	f001 f9ef 	bl	8002158 <HAL_ADC_Stop>

    return val;
 8000d7a:	89fb      	ldrh	r3, [r7, #14]
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3710      	adds	r7, #16
 8000d80:	46bd      	mov	sp, r7
 8000d82:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000d86:	b002      	add	sp, #8
 8000d88:	4770      	bx	lr

08000d8a <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b084      	sub	sp, #16
 8000d8e:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000d90:	463b      	mov	r3, r7
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]
 8000d96:	605a      	str	r2, [r3, #4]
 8000d98:	609a      	str	r2, [r3, #8]
 8000d9a:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000d9c:	f002 fc66 	bl	800366c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000da0:	2301      	movs	r3, #1
 8000da2:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000da4:	2300      	movs	r3, #0
 8000da6:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000da8:	2300      	movs	r3, #0
 8000daa:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000dac:	231f      	movs	r3, #31
 8000dae:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000db0:	2387      	movs	r3, #135	@ 0x87
 8000db2:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000db4:	2300      	movs	r3, #0
 8000db6:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000db8:	2300      	movs	r3, #0
 8000dba:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000dcc:	463b      	mov	r3, r7
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f002 fc84 	bl	80036dc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000dd4:	2004      	movs	r0, #4
 8000dd6:	f002 fc61 	bl	800369c <HAL_MPU_Enable>

}
 8000dda:	bf00      	nop
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000de2:	b480      	push	{r7}
 8000de4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000de6:	b672      	cpsid	i
}
 8000de8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dea:	bf00      	nop
 8000dec:	e7fd      	b.n	8000dea <Error_Handler+0x8>
	...

08000df0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b083      	sub	sp, #12
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000df6:	4b0a      	ldr	r3, [pc, #40]	@ (8000e20 <HAL_MspInit+0x30>)
 8000df8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000dfc:	4a08      	ldr	r2, [pc, #32]	@ (8000e20 <HAL_MspInit+0x30>)
 8000dfe:	f043 0302 	orr.w	r3, r3, #2
 8000e02:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000e06:	4b06      	ldr	r3, [pc, #24]	@ (8000e20 <HAL_MspInit+0x30>)
 8000e08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e0c:	f003 0302 	and.w	r3, r3, #2
 8000e10:	607b      	str	r3, [r7, #4]
 8000e12:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e14:	bf00      	nop
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr
 8000e20:	58024400 	.word	0x58024400

08000e24 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b0bc      	sub	sp, #240	@ 0xf0
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e2c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
 8000e34:	605a      	str	r2, [r3, #4]
 8000e36:	609a      	str	r2, [r3, #8]
 8000e38:	60da      	str	r2, [r3, #12]
 8000e3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e3c:	f107 0320 	add.w	r3, r7, #32
 8000e40:	22b8      	movs	r2, #184	@ 0xb8
 8000e42:	2100      	movs	r1, #0
 8000e44:	4618      	mov	r0, r3
 8000e46:	f008 f9b0 	bl	80091aa <memset>
  if(hadc->Instance==ADC1)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a59      	ldr	r2, [pc, #356]	@ (8000fb4 <HAL_ADC_MspInit+0x190>)
 8000e50:	4293      	cmp	r3, r2
 8000e52:	f040 80ab 	bne.w	8000fac <HAL_ADC_MspInit+0x188>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000e56:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000e5a:	f04f 0300 	mov.w	r3, #0
 8000e5e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000e62:	2302      	movs	r3, #2
 8000e64:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2N = 129;
 8000e66:	2381      	movs	r3, #129	@ 0x81
 8000e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000e6e:	2302      	movs	r3, #2
 8000e70:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000e72:	2302      	movs	r3, #2
 8000e74:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8000e76:	2340      	movs	r3, #64	@ 0x40
 8000e78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000e82:	2300      	movs	r3, #0
 8000e84:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e88:	f107 0320 	add.w	r3, r7, #32
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f003 fdc7 	bl	8004a20 <HAL_RCCEx_PeriphCLKConfig>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 8000e98:	f7ff ffa3 	bl	8000de2 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000e9c:	4b46      	ldr	r3, [pc, #280]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000e9e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ea2:	4a45      	ldr	r2, [pc, #276]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000ea4:	f043 0320 	orr.w	r3, r3, #32
 8000ea8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000eac:	4b42      	ldr	r3, [pc, #264]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000eae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000eb2:	f003 0320 	and.w	r3, r3, #32
 8000eb6:	61fb      	str	r3, [r7, #28]
 8000eb8:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eba:	4b3f      	ldr	r3, [pc, #252]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000ebc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ec0:	4a3d      	ldr	r2, [pc, #244]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000ec2:	f043 0301 	orr.w	r3, r3, #1
 8000ec6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000eca:	4b3b      	ldr	r3, [pc, #236]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000ecc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ed0:	f003 0301 	and.w	r3, r3, #1
 8000ed4:	61bb      	str	r3, [r7, #24]
 8000ed6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed8:	4b37      	ldr	r3, [pc, #220]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000eda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ede:	4a36      	ldr	r2, [pc, #216]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000ee0:	f043 0304 	orr.w	r3, r3, #4
 8000ee4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ee8:	4b33      	ldr	r3, [pc, #204]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000eea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000eee:	f003 0304 	and.w	r3, r3, #4
 8000ef2:	617b      	str	r3, [r7, #20]
 8000ef4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ef6:	4b30      	ldr	r3, [pc, #192]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000ef8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000efc:	4a2e      	ldr	r2, [pc, #184]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000efe:	f043 0302 	orr.w	r3, r3, #2
 8000f02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f06:	4b2c      	ldr	r3, [pc, #176]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000f08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f0c:	f003 0302 	and.w	r3, r3, #2
 8000f10:	613b      	str	r3, [r7, #16]
 8000f12:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f14:	4b28      	ldr	r3, [pc, #160]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000f16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f1a:	4a27      	ldr	r2, [pc, #156]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000f1c:	f043 0320 	orr.w	r3, r3, #32
 8000f20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f24:	4b24      	ldr	r3, [pc, #144]	@ (8000fb8 <HAL_ADC_MspInit+0x194>)
 8000f26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f2a:	f003 0320 	and.w	r3, r3, #32
 8000f2e:	60fb      	str	r3, [r7, #12]
 8000f30:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> ADC1_INP7
    PC5     ------> ADC1_INP8
    PB0     ------> ADC1_INP9
    PF12     ------> ADC1_INP6
    */
    GPIO_InitStruct.Pin = xValPin_Pin;
 8000f32:	2380      	movs	r3, #128	@ 0x80
 8000f34:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f38:	2303      	movs	r3, #3
 8000f3a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(xValPin_GPIO_Port, &GPIO_InitStruct);
 8000f44:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f48:	4619      	mov	r1, r3
 8000f4a:	481c      	ldr	r0, [pc, #112]	@ (8000fbc <HAL_ADC_MspInit+0x198>)
 8000f4c:	f002 fc06 	bl	800375c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = yValPin_Pin;
 8000f50:	2320      	movs	r3, #32
 8000f52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f56:	2303      	movs	r3, #3
 8000f58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(yValPin_GPIO_Port, &GPIO_InitStruct);
 8000f62:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f66:	4619      	mov	r1, r3
 8000f68:	4815      	ldr	r0, [pc, #84]	@ (8000fc0 <HAL_ADC_MspInit+0x19c>)
 8000f6a:	f002 fbf7 	bl	800375c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = yPwrPin_Pin;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f74:	2303      	movs	r3, #3
 8000f76:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(yPwrPin_GPIO_Port, &GPIO_InitStruct);
 8000f80:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f84:	4619      	mov	r1, r3
 8000f86:	480f      	ldr	r0, [pc, #60]	@ (8000fc4 <HAL_ADC_MspInit+0x1a0>)
 8000f88:	f002 fbe8 	bl	800375c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = xPwrPin_Pin;
 8000f8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f90:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f94:	2303      	movs	r3, #3
 8000f96:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(xPwrPin_GPIO_Port, &GPIO_InitStruct);
 8000fa0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4808      	ldr	r0, [pc, #32]	@ (8000fc8 <HAL_ADC_MspInit+0x1a4>)
 8000fa8:	f002 fbd8 	bl	800375c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000fac:	bf00      	nop
 8000fae:	37f0      	adds	r7, #240	@ 0xf0
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40022000 	.word	0x40022000
 8000fb8:	58024400 	.word	0x58024400
 8000fbc:	58020000 	.word	0x58020000
 8000fc0:	58020800 	.word	0x58020800
 8000fc4:	58020400 	.word	0x58020400
 8000fc8:	58021400 	.word	0x58021400

08000fcc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b0b8      	sub	sp, #224	@ 0xe0
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd4:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000fd8:	2200      	movs	r2, #0
 8000fda:	601a      	str	r2, [r3, #0]
 8000fdc:	605a      	str	r2, [r3, #4]
 8000fde:	609a      	str	r2, [r3, #8]
 8000fe0:	60da      	str	r2, [r3, #12]
 8000fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000fe4:	f107 0310 	add.w	r3, r7, #16
 8000fe8:	22b8      	movs	r2, #184	@ 0xb8
 8000fea:	2100      	movs	r1, #0
 8000fec:	4618      	mov	r0, r3
 8000fee:	f008 f8dc 	bl	80091aa <memset>
  if(huart->Instance==USART1)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a27      	ldr	r2, [pc, #156]	@ (8001094 <HAL_UART_MspInit+0xc8>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d146      	bne.n	800108a <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000ffc:	f04f 0201 	mov.w	r2, #1
 8001000:	f04f 0300 	mov.w	r3, #0
 8001004:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8001008:	2300      	movs	r3, #0
 800100a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800100e:	f107 0310 	add.w	r3, r7, #16
 8001012:	4618      	mov	r0, r3
 8001014:	f003 fd04 	bl	8004a20 <HAL_RCCEx_PeriphCLKConfig>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800101e:	f7ff fee0 	bl	8000de2 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001022:	4b1d      	ldr	r3, [pc, #116]	@ (8001098 <HAL_UART_MspInit+0xcc>)
 8001024:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001028:	4a1b      	ldr	r2, [pc, #108]	@ (8001098 <HAL_UART_MspInit+0xcc>)
 800102a:	f043 0310 	orr.w	r3, r3, #16
 800102e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001032:	4b19      	ldr	r3, [pc, #100]	@ (8001098 <HAL_UART_MspInit+0xcc>)
 8001034:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001038:	f003 0310 	and.w	r3, r3, #16
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001040:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <HAL_UART_MspInit+0xcc>)
 8001042:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001046:	4a14      	ldr	r2, [pc, #80]	@ (8001098 <HAL_UART_MspInit+0xcc>)
 8001048:	f043 0302 	orr.w	r3, r3, #2
 800104c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001050:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <HAL_UART_MspInit+0xcc>)
 8001052:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001056:	f003 0302 	and.w	r3, r3, #2
 800105a:	60bb      	str	r3, [r7, #8]
 800105c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800105e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001062:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001066:	2302      	movs	r3, #2
 8001068:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106c:	2300      	movs	r3, #0
 800106e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001072:	2300      	movs	r3, #0
 8001074:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001078:	2304      	movs	r3, #4
 800107a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800107e:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001082:	4619      	mov	r1, r3
 8001084:	4805      	ldr	r0, [pc, #20]	@ (800109c <HAL_UART_MspInit+0xd0>)
 8001086:	f002 fb69 	bl	800375c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800108a:	bf00      	nop
 800108c:	37e0      	adds	r7, #224	@ 0xe0
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40011000 	.word	0x40011000
 8001098:	58024400 	.word	0x58024400
 800109c:	58020400 	.word	0x58020400

080010a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010a4:	bf00      	nop
 80010a6:	e7fd      	b.n	80010a4 <NMI_Handler+0x4>

080010a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010ac:	bf00      	nop
 80010ae:	e7fd      	b.n	80010ac <HardFault_Handler+0x4>

080010b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b4:	bf00      	nop
 80010b6:	e7fd      	b.n	80010b4 <MemManage_Handler+0x4>

080010b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010bc:	bf00      	nop
 80010be:	e7fd      	b.n	80010bc <BusFault_Handler+0x4>

080010c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c4:	bf00      	nop
 80010c6:	e7fd      	b.n	80010c4 <UsageFault_Handler+0x4>

080010c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010cc:	bf00      	nop
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d6:	b480      	push	{r7}
 80010d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010da:	bf00      	nop
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr

080010e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e8:	bf00      	nop
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr

080010f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f2:	b580      	push	{r7, lr}
 80010f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010f6:	f000 f9f3 	bl	80014e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}

080010fe <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80010fe:	b480      	push	{r7}
 8001100:	af00      	add	r7, sp, #0
  return 1;
 8001102:	2301      	movs	r3, #1
}
 8001104:	4618      	mov	r0, r3
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr

0800110e <_kill>:

int _kill(int pid, int sig)
{
 800110e:	b580      	push	{r7, lr}
 8001110:	b082      	sub	sp, #8
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
 8001116:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001118:	f008 f89a 	bl	8009250 <__errno>
 800111c:	4603      	mov	r3, r0
 800111e:	2216      	movs	r2, #22
 8001120:	601a      	str	r2, [r3, #0]
  return -1;
 8001122:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001126:	4618      	mov	r0, r3
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}

0800112e <_exit>:

void _exit (int status)
{
 800112e:	b580      	push	{r7, lr}
 8001130:	b082      	sub	sp, #8
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001136:	f04f 31ff 	mov.w	r1, #4294967295
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f7ff ffe7 	bl	800110e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001140:	bf00      	nop
 8001142:	e7fd      	b.n	8001140 <_exit+0x12>

08001144 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af00      	add	r7, sp, #0
 800114a:	60f8      	str	r0, [r7, #12]
 800114c:	60b9      	str	r1, [r7, #8]
 800114e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001150:	2300      	movs	r3, #0
 8001152:	617b      	str	r3, [r7, #20]
 8001154:	e00a      	b.n	800116c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001156:	f3af 8000 	nop.w
 800115a:	4601      	mov	r1, r0
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	1c5a      	adds	r2, r3, #1
 8001160:	60ba      	str	r2, [r7, #8]
 8001162:	b2ca      	uxtb	r2, r1
 8001164:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	3301      	adds	r3, #1
 800116a:	617b      	str	r3, [r7, #20]
 800116c:	697a      	ldr	r2, [r7, #20]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	429a      	cmp	r2, r3
 8001172:	dbf0      	blt.n	8001156 <_read+0x12>
  }

  return len;
 8001174:	687b      	ldr	r3, [r7, #4]
}
 8001176:	4618      	mov	r0, r3
 8001178:	3718      	adds	r7, #24
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}

0800117e <_close>:
  }
  return len;
}

int _close(int file)
{
 800117e:	b480      	push	{r7}
 8001180:	b083      	sub	sp, #12
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001186:	f04f 33ff 	mov.w	r3, #4294967295
}
 800118a:	4618      	mov	r0, r3
 800118c:	370c      	adds	r7, #12
 800118e:	46bd      	mov	sp, r7
 8001190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001194:	4770      	bx	lr

08001196 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001196:	b480      	push	{r7}
 8001198:	b083      	sub	sp, #12
 800119a:	af00      	add	r7, sp, #0
 800119c:	6078      	str	r0, [r7, #4]
 800119e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80011a6:	605a      	str	r2, [r3, #4]
  return 0;
 80011a8:	2300      	movs	r3, #0
}
 80011aa:	4618      	mov	r0, r3
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr

080011b6 <_isatty>:

int _isatty(int file)
{
 80011b6:	b480      	push	{r7}
 80011b8:	b083      	sub	sp, #12
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011be:	2301      	movs	r3, #1
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	370c      	adds	r7, #12
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr

080011cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	60f8      	str	r0, [r7, #12]
 80011d4:	60b9      	str	r1, [r7, #8]
 80011d6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3714      	adds	r7, #20
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr
	...

080011e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b086      	sub	sp, #24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011f0:	4a14      	ldr	r2, [pc, #80]	@ (8001244 <_sbrk+0x5c>)
 80011f2:	4b15      	ldr	r3, [pc, #84]	@ (8001248 <_sbrk+0x60>)
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011fc:	4b13      	ldr	r3, [pc, #76]	@ (800124c <_sbrk+0x64>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d102      	bne.n	800120a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001204:	4b11      	ldr	r3, [pc, #68]	@ (800124c <_sbrk+0x64>)
 8001206:	4a12      	ldr	r2, [pc, #72]	@ (8001250 <_sbrk+0x68>)
 8001208:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800120a:	4b10      	ldr	r3, [pc, #64]	@ (800124c <_sbrk+0x64>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4413      	add	r3, r2
 8001212:	693a      	ldr	r2, [r7, #16]
 8001214:	429a      	cmp	r2, r3
 8001216:	d207      	bcs.n	8001228 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001218:	f008 f81a 	bl	8009250 <__errno>
 800121c:	4603      	mov	r3, r0
 800121e:	220c      	movs	r2, #12
 8001220:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001222:	f04f 33ff 	mov.w	r3, #4294967295
 8001226:	e009      	b.n	800123c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001228:	4b08      	ldr	r3, [pc, #32]	@ (800124c <_sbrk+0x64>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800122e:	4b07      	ldr	r3, [pc, #28]	@ (800124c <_sbrk+0x64>)
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	4413      	add	r3, r2
 8001236:	4a05      	ldr	r2, [pc, #20]	@ (800124c <_sbrk+0x64>)
 8001238:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800123a:	68fb      	ldr	r3, [r7, #12]
}
 800123c:	4618      	mov	r0, r3
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	24050000 	.word	0x24050000
 8001248:	00000400 	.word	0x00000400
 800124c:	24000308 	.word	0x24000308
 8001250:	24000460 	.word	0x24000460

08001254 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001258:	4b3e      	ldr	r3, [pc, #248]	@ (8001354 <SystemInit+0x100>)
 800125a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800125e:	4a3d      	ldr	r2, [pc, #244]	@ (8001354 <SystemInit+0x100>)
 8001260:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001264:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001268:	4b3b      	ldr	r3, [pc, #236]	@ (8001358 <SystemInit+0x104>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f003 030f 	and.w	r3, r3, #15
 8001270:	2b06      	cmp	r3, #6
 8001272:	d807      	bhi.n	8001284 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001274:	4b38      	ldr	r3, [pc, #224]	@ (8001358 <SystemInit+0x104>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f023 030f 	bic.w	r3, r3, #15
 800127c:	4a36      	ldr	r2, [pc, #216]	@ (8001358 <SystemInit+0x104>)
 800127e:	f043 0307 	orr.w	r3, r3, #7
 8001282:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001284:	4b35      	ldr	r3, [pc, #212]	@ (800135c <SystemInit+0x108>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a34      	ldr	r2, [pc, #208]	@ (800135c <SystemInit+0x108>)
 800128a:	f043 0301 	orr.w	r3, r3, #1
 800128e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001290:	4b32      	ldr	r3, [pc, #200]	@ (800135c <SystemInit+0x108>)
 8001292:	2200      	movs	r2, #0
 8001294:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001296:	4b31      	ldr	r3, [pc, #196]	@ (800135c <SystemInit+0x108>)
 8001298:	681a      	ldr	r2, [r3, #0]
 800129a:	4930      	ldr	r1, [pc, #192]	@ (800135c <SystemInit+0x108>)
 800129c:	4b30      	ldr	r3, [pc, #192]	@ (8001360 <SystemInit+0x10c>)
 800129e:	4013      	ands	r3, r2
 80012a0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80012a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001358 <SystemInit+0x104>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d007      	beq.n	80012be <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80012ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001358 <SystemInit+0x104>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f023 030f 	bic.w	r3, r3, #15
 80012b6:	4a28      	ldr	r2, [pc, #160]	@ (8001358 <SystemInit+0x104>)
 80012b8:	f043 0307 	orr.w	r3, r3, #7
 80012bc:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80012be:	4b27      	ldr	r3, [pc, #156]	@ (800135c <SystemInit+0x108>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80012c4:	4b25      	ldr	r3, [pc, #148]	@ (800135c <SystemInit+0x108>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80012ca:	4b24      	ldr	r3, [pc, #144]	@ (800135c <SystemInit+0x108>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80012d0:	4b22      	ldr	r3, [pc, #136]	@ (800135c <SystemInit+0x108>)
 80012d2:	4a24      	ldr	r2, [pc, #144]	@ (8001364 <SystemInit+0x110>)
 80012d4:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80012d6:	4b21      	ldr	r3, [pc, #132]	@ (800135c <SystemInit+0x108>)
 80012d8:	4a23      	ldr	r2, [pc, #140]	@ (8001368 <SystemInit+0x114>)
 80012da:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80012dc:	4b1f      	ldr	r3, [pc, #124]	@ (800135c <SystemInit+0x108>)
 80012de:	4a23      	ldr	r2, [pc, #140]	@ (800136c <SystemInit+0x118>)
 80012e0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80012e2:	4b1e      	ldr	r3, [pc, #120]	@ (800135c <SystemInit+0x108>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80012e8:	4b1c      	ldr	r3, [pc, #112]	@ (800135c <SystemInit+0x108>)
 80012ea:	4a20      	ldr	r2, [pc, #128]	@ (800136c <SystemInit+0x118>)
 80012ec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80012ee:	4b1b      	ldr	r3, [pc, #108]	@ (800135c <SystemInit+0x108>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80012f4:	4b19      	ldr	r3, [pc, #100]	@ (800135c <SystemInit+0x108>)
 80012f6:	4a1d      	ldr	r2, [pc, #116]	@ (800136c <SystemInit+0x118>)
 80012f8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80012fa:	4b18      	ldr	r3, [pc, #96]	@ (800135c <SystemInit+0x108>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001300:	4b16      	ldr	r3, [pc, #88]	@ (800135c <SystemInit+0x108>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a15      	ldr	r2, [pc, #84]	@ (800135c <SystemInit+0x108>)
 8001306:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800130a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800130c:	4b13      	ldr	r3, [pc, #76]	@ (800135c <SystemInit+0x108>)
 800130e:	2200      	movs	r2, #0
 8001310:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001312:	4b12      	ldr	r3, [pc, #72]	@ (800135c <SystemInit+0x108>)
 8001314:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001318:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800131c:	2b00      	cmp	r3, #0
 800131e:	d113      	bne.n	8001348 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001320:	4b0e      	ldr	r3, [pc, #56]	@ (800135c <SystemInit+0x108>)
 8001322:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001326:	4a0d      	ldr	r2, [pc, #52]	@ (800135c <SystemInit+0x108>)
 8001328:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800132c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001330:	4b0f      	ldr	r3, [pc, #60]	@ (8001370 <SystemInit+0x11c>)
 8001332:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001336:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001338:	4b08      	ldr	r3, [pc, #32]	@ (800135c <SystemInit+0x108>)
 800133a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800133e:	4a07      	ldr	r2, [pc, #28]	@ (800135c <SystemInit+0x108>)
 8001340:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001344:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	e000ed00 	.word	0xe000ed00
 8001358:	52002000 	.word	0x52002000
 800135c:	58024400 	.word	0x58024400
 8001360:	eaf6ed7f 	.word	0xeaf6ed7f
 8001364:	02020200 	.word	0x02020200
 8001368:	01ff0000 	.word	0x01ff0000
 800136c:	01010280 	.word	0x01010280
 8001370:	52004000 	.word	0x52004000

08001374 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001378:	4b09      	ldr	r3, [pc, #36]	@ (80013a0 <ExitRun0Mode+0x2c>)
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	4a08      	ldr	r2, [pc, #32]	@ (80013a0 <ExitRun0Mode+0x2c>)
 800137e:	f043 0302 	orr.w	r3, r3, #2
 8001382:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001384:	bf00      	nop
 8001386:	4b06      	ldr	r3, [pc, #24]	@ (80013a0 <ExitRun0Mode+0x2c>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d0f9      	beq.n	8001386 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001392:	bf00      	nop
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	58024800 	.word	0x58024800

080013a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80013a4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80013e0 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80013a8:	f7ff ffe4 	bl	8001374 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013ac:	f7ff ff52 	bl	8001254 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013b0:	480c      	ldr	r0, [pc, #48]	@ (80013e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013b2:	490d      	ldr	r1, [pc, #52]	@ (80013e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013b4:	4a0d      	ldr	r2, [pc, #52]	@ (80013ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013b8:	e002      	b.n	80013c0 <LoopCopyDataInit>

080013ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013be:	3304      	adds	r3, #4

080013c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013c4:	d3f9      	bcc.n	80013ba <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013c6:	4a0a      	ldr	r2, [pc, #40]	@ (80013f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013c8:	4c0a      	ldr	r4, [pc, #40]	@ (80013f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013cc:	e001      	b.n	80013d2 <LoopFillZerobss>

080013ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013d0:	3204      	adds	r2, #4

080013d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013d4:	d3fb      	bcc.n	80013ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013d6:	f007 ff41 	bl	800925c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013da:	f7ff f987 	bl	80006ec <main>
  bx  lr
 80013de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013e0:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 80013e4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80013e8:	240001e8 	.word	0x240001e8
  ldr r2, =_sidata
 80013ec:	0800b66c 	.word	0x0800b66c
  ldr r2, =_sbss
 80013f0:	240001e8 	.word	0x240001e8
  ldr r4, =_ebss
 80013f4:	2400045c 	.word	0x2400045c

080013f8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013f8:	e7fe      	b.n	80013f8 <ADC3_IRQHandler>
	...

080013fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b082      	sub	sp, #8
 8001400:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001402:	2003      	movs	r0, #3
 8001404:	f002 f900 	bl	8003608 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001408:	f003 f934 	bl	8004674 <HAL_RCC_GetSysClockFreq>
 800140c:	4602      	mov	r2, r0
 800140e:	4b15      	ldr	r3, [pc, #84]	@ (8001464 <HAL_Init+0x68>)
 8001410:	699b      	ldr	r3, [r3, #24]
 8001412:	0a1b      	lsrs	r3, r3, #8
 8001414:	f003 030f 	and.w	r3, r3, #15
 8001418:	4913      	ldr	r1, [pc, #76]	@ (8001468 <HAL_Init+0x6c>)
 800141a:	5ccb      	ldrb	r3, [r1, r3]
 800141c:	f003 031f 	and.w	r3, r3, #31
 8001420:	fa22 f303 	lsr.w	r3, r2, r3
 8001424:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001426:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <HAL_Init+0x68>)
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	f003 030f 	and.w	r3, r3, #15
 800142e:	4a0e      	ldr	r2, [pc, #56]	@ (8001468 <HAL_Init+0x6c>)
 8001430:	5cd3      	ldrb	r3, [r2, r3]
 8001432:	f003 031f 	and.w	r3, r3, #31
 8001436:	687a      	ldr	r2, [r7, #4]
 8001438:	fa22 f303 	lsr.w	r3, r2, r3
 800143c:	4a0b      	ldr	r2, [pc, #44]	@ (800146c <HAL_Init+0x70>)
 800143e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001440:	4a0b      	ldr	r2, [pc, #44]	@ (8001470 <HAL_Init+0x74>)
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001446:	200f      	movs	r0, #15
 8001448:	f000 f814 	bl	8001474 <HAL_InitTick>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e002      	b.n	800145c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001456:	f7ff fccb 	bl	8000df0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800145a:	2300      	movs	r3, #0
}
 800145c:	4618      	mov	r0, r3
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	58024400 	.word	0x58024400
 8001468:	0800b2ac 	.word	0x0800b2ac
 800146c:	24000014 	.word	0x24000014
 8001470:	24000010 	.word	0x24000010

08001474 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800147c:	4b15      	ldr	r3, [pc, #84]	@ (80014d4 <HAL_InitTick+0x60>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d101      	bne.n	8001488 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e021      	b.n	80014cc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001488:	4b13      	ldr	r3, [pc, #76]	@ (80014d8 <HAL_InitTick+0x64>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	4b11      	ldr	r3, [pc, #68]	@ (80014d4 <HAL_InitTick+0x60>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	4619      	mov	r1, r3
 8001492:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001496:	fbb3 f3f1 	udiv	r3, r3, r1
 800149a:	fbb2 f3f3 	udiv	r3, r2, r3
 800149e:	4618      	mov	r0, r3
 80014a0:	f002 f8d7 	bl	8003652 <HAL_SYSTICK_Config>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e00e      	b.n	80014cc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2b0f      	cmp	r3, #15
 80014b2:	d80a      	bhi.n	80014ca <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014b4:	2200      	movs	r2, #0
 80014b6:	6879      	ldr	r1, [r7, #4]
 80014b8:	f04f 30ff 	mov.w	r0, #4294967295
 80014bc:	f002 f8af 	bl	800361e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014c0:	4a06      	ldr	r2, [pc, #24]	@ (80014dc <HAL_InitTick+0x68>)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014c6:	2300      	movs	r3, #0
 80014c8:	e000      	b.n	80014cc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	2400001c 	.word	0x2400001c
 80014d8:	24000010 	.word	0x24000010
 80014dc:	24000018 	.word	0x24000018

080014e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <HAL_IncTick+0x20>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <HAL_IncTick+0x24>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4413      	add	r3, r2
 80014f0:	4a04      	ldr	r2, [pc, #16]	@ (8001504 <HAL_IncTick+0x24>)
 80014f2:	6013      	str	r3, [r2, #0]
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	2400001c 	.word	0x2400001c
 8001504:	2400030c 	.word	0x2400030c

08001508 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  return uwTick;
 800150c:	4b03      	ldr	r3, [pc, #12]	@ (800151c <HAL_GetTick+0x14>)
 800150e:	681b      	ldr	r3, [r3, #0]
}
 8001510:	4618      	mov	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	2400030c 	.word	0x2400030c

08001520 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001528:	f7ff ffee 	bl	8001508 <HAL_GetTick>
 800152c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001538:	d005      	beq.n	8001546 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800153a:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <HAL_Delay+0x44>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	461a      	mov	r2, r3
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	4413      	add	r3, r2
 8001544:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001546:	bf00      	nop
 8001548:	f7ff ffde 	bl	8001508 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	429a      	cmp	r2, r3
 8001556:	d8f7      	bhi.n	8001548 <HAL_Delay+0x28>
  {
  }
}
 8001558:	bf00      	nop
 800155a:	bf00      	nop
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	2400001c 	.word	0x2400001c

08001568 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	689b      	ldr	r3, [r3, #8]
 8001576:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	431a      	orrs	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	609a      	str	r2, [r3, #8]
}
 8001582:	bf00      	nop
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr

0800158e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800158e:	b480      	push	{r7}
 8001590:	b083      	sub	sp, #12
 8001592:	af00      	add	r7, sp, #0
 8001594:	6078      	str	r0, [r7, #4]
 8001596:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	431a      	orrs	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	609a      	str	r2, [r3, #8]
}
 80015a8:	bf00      	nop
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b087      	sub	sp, #28
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	4a18      	ldr	r2, [pc, #96]	@ (8001640 <LL_ADC_SetChannelPreselection+0x70>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d027      	beq.n	8001632 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d107      	bne.n	80015fc <LL_ADC_SetChannelPreselection+0x2c>
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	0e9b      	lsrs	r3, r3, #26
 80015f0:	f003 031f 	and.w	r3, r3, #31
 80015f4:	2201      	movs	r2, #1
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	e015      	b.n	8001628 <LL_ADC_SetChannelPreselection+0x58>
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	fa93 f3a3 	rbit	r3, r3
 8001606:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	2b00      	cmp	r3, #0
 8001610:	d101      	bne.n	8001616 <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8001612:	2320      	movs	r3, #32
 8001614:	e003      	b.n	800161e <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	fab3 f383 	clz	r3, r3
 800161c:	b2db      	uxtb	r3, r3
 800161e:	f003 031f 	and.w	r3, r3, #31
 8001622:	2201      	movs	r2, #1
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	69d2      	ldr	r2, [r2, #28]
 800162c:	431a      	orrs	r2, r3
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8001632:	bf00      	nop
 8001634:	371c      	adds	r7, #28
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	58026000 	.word	0x58026000

08001644 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001644:	b480      	push	{r7}
 8001646:	b087      	sub	sp, #28
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]
 8001650:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	3360      	adds	r3, #96	@ 0x60
 8001656:	461a      	mov	r2, r3
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	4413      	add	r3, r2
 800165e:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	4a10      	ldr	r2, [pc, #64]	@ (80016a4 <LL_ADC_SetOffset+0x60>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d10b      	bne.n	8001680 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8001668:	697b      	ldr	r3, [r7, #20]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	4313      	orrs	r3, r2
 8001676:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800167e:	e00b      	b.n	8001698 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	430b      	orrs	r3, r1
 8001692:	431a      	orrs	r2, r3
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	601a      	str	r2, [r3, #0]
}
 8001698:	bf00      	nop
 800169a:	371c      	adds	r7, #28
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr
 80016a4:	58026000 	.word	0x58026000

080016a8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b085      	sub	sp, #20
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	3360      	adds	r3, #96	@ 0x60
 80016b6:	461a      	mov	r2, r3
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	009b      	lsls	r3, r3, #2
 80016bc:	4413      	add	r3, r2
 80016be:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3714      	adds	r7, #20
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr

080016d4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b085      	sub	sp, #20
 80016d8:	af00      	add	r7, sp, #0
 80016da:	60f8      	str	r0, [r7, #12]
 80016dc:	60b9      	str	r1, [r7, #8]
 80016de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	691b      	ldr	r3, [r3, #16]
 80016e4:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	f003 031f 	and.w	r3, r3, #31
 80016ee:	6879      	ldr	r1, [r7, #4]
 80016f0:	fa01 f303 	lsl.w	r3, r1, r3
 80016f4:	431a      	orrs	r2, r3
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	611a      	str	r2, [r3, #16]
}
 80016fa:	bf00      	nop
 80016fc:	3714      	adds	r7, #20
 80016fe:	46bd      	mov	sp, r7
 8001700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001704:	4770      	bx	lr
	...

08001708 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001708:	b480      	push	{r7}
 800170a:	b087      	sub	sp, #28
 800170c:	af00      	add	r7, sp, #0
 800170e:	60f8      	str	r0, [r7, #12]
 8001710:	60b9      	str	r1, [r7, #8]
 8001712:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	4a0c      	ldr	r2, [pc, #48]	@ (8001748 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8001718:	4293      	cmp	r3, r2
 800171a:	d00e      	beq.n	800173a <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	3360      	adds	r3, #96	@ 0x60
 8001720:	461a      	mov	r2, r3
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	4413      	add	r3, r2
 8001728:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	431a      	orrs	r2, r3
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	601a      	str	r2, [r3, #0]
  }
}
 800173a:	bf00      	nop
 800173c:	371c      	adds	r7, #28
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	58026000 	.word	0x58026000

0800174c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800174c:	b480      	push	{r7}
 800174e:	b087      	sub	sp, #28
 8001750:	af00      	add	r7, sp, #0
 8001752:	60f8      	str	r0, [r7, #12]
 8001754:	60b9      	str	r1, [r7, #8]
 8001756:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	4a0c      	ldr	r2, [pc, #48]	@ (800178c <LL_ADC_SetOffsetSaturation+0x40>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d10e      	bne.n	800177e <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	3360      	adds	r3, #96	@ 0x60
 8001764:	461a      	mov	r2, r3
 8001766:	68bb      	ldr	r3, [r7, #8]
 8001768:	009b      	lsls	r3, r3, #2
 800176a:	4413      	add	r3, r2
 800176c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	431a      	orrs	r2, r3
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 800177e:	bf00      	nop
 8001780:	371c      	adds	r7, #28
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	58026000 	.word	0x58026000

08001790 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001790:	b480      	push	{r7}
 8001792:	b087      	sub	sp, #28
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	4a0c      	ldr	r2, [pc, #48]	@ (80017d0 <LL_ADC_SetOffsetSign+0x40>)
 80017a0:	4293      	cmp	r3, r2
 80017a2:	d10e      	bne.n	80017c2 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	3360      	adds	r3, #96	@ 0x60
 80017a8:	461a      	mov	r2, r3
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	4413      	add	r3, r2
 80017b0:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	431a      	orrs	r2, r3
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 80017c2:	bf00      	nop
 80017c4:	371c      	adds	r7, #28
 80017c6:	46bd      	mov	sp, r7
 80017c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017cc:	4770      	bx	lr
 80017ce:	bf00      	nop
 80017d0:	58026000 	.word	0x58026000

080017d4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b087      	sub	sp, #28
 80017d8:	af00      	add	r7, sp, #0
 80017da:	60f8      	str	r0, [r7, #12]
 80017dc:	60b9      	str	r1, [r7, #8]
 80017de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	3360      	adds	r3, #96	@ 0x60
 80017e4:	461a      	mov	r2, r3
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	4413      	add	r3, r2
 80017ec:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001824 <LL_ADC_SetOffsetState+0x50>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d108      	bne.n	8001808 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	431a      	orrs	r2, r3
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8001806:	e007      	b.n	8001818 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	431a      	orrs	r2, r3
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	601a      	str	r2, [r3, #0]
}
 8001818:	bf00      	nop
 800181a:	371c      	adds	r7, #28
 800181c:	46bd      	mov	sp, r7
 800181e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001822:	4770      	bx	lr
 8001824:	58026000 	.word	0x58026000

08001828 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	68db      	ldr	r3, [r3, #12]
 8001834:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001838:	2b00      	cmp	r3, #0
 800183a:	d101      	bne.n	8001840 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800183c:	2301      	movs	r3, #1
 800183e:	e000      	b.n	8001842 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001840:	2300      	movs	r3, #0
}
 8001842:	4618      	mov	r0, r3
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800184e:	b480      	push	{r7}
 8001850:	b087      	sub	sp, #28
 8001852:	af00      	add	r7, sp, #0
 8001854:	60f8      	str	r0, [r7, #12]
 8001856:	60b9      	str	r1, [r7, #8]
 8001858:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	3330      	adds	r3, #48	@ 0x30
 800185e:	461a      	mov	r2, r3
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	0a1b      	lsrs	r3, r3, #8
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	f003 030c 	and.w	r3, r3, #12
 800186a:	4413      	add	r3, r2
 800186c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800186e:	697b      	ldr	r3, [r7, #20]
 8001870:	681a      	ldr	r2, [r3, #0]
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	f003 031f 	and.w	r3, r3, #31
 8001878:	211f      	movs	r1, #31
 800187a:	fa01 f303 	lsl.w	r3, r1, r3
 800187e:	43db      	mvns	r3, r3
 8001880:	401a      	ands	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	0e9b      	lsrs	r3, r3, #26
 8001886:	f003 011f 	and.w	r1, r3, #31
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	f003 031f 	and.w	r3, r3, #31
 8001890:	fa01 f303 	lsl.w	r3, r1, r3
 8001894:	431a      	orrs	r2, r3
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800189a:	bf00      	nop
 800189c:	371c      	adds	r7, #28
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr

080018a6 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80018a6:	b480      	push	{r7}
 80018a8:	b087      	sub	sp, #28
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	60f8      	str	r0, [r7, #12]
 80018ae:	60b9      	str	r1, [r7, #8]
 80018b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	3314      	adds	r3, #20
 80018b6:	461a      	mov	r2, r3
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	0e5b      	lsrs	r3, r3, #25
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	f003 0304 	and.w	r3, r3, #4
 80018c2:	4413      	add	r3, r2
 80018c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018c6:	697b      	ldr	r3, [r7, #20]
 80018c8:	681a      	ldr	r2, [r3, #0]
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	0d1b      	lsrs	r3, r3, #20
 80018ce:	f003 031f 	and.w	r3, r3, #31
 80018d2:	2107      	movs	r1, #7
 80018d4:	fa01 f303 	lsl.w	r3, r1, r3
 80018d8:	43db      	mvns	r3, r3
 80018da:	401a      	ands	r2, r3
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	0d1b      	lsrs	r3, r3, #20
 80018e0:	f003 031f 	and.w	r3, r3, #31
 80018e4:	6879      	ldr	r1, [r7, #4]
 80018e6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ea:	431a      	orrs	r2, r3
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80018f0:	bf00      	nop
 80018f2:	371c      	adds	r7, #28
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr

080018fc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	4a1a      	ldr	r2, [pc, #104]	@ (8001974 <LL_ADC_SetChannelSingleDiff+0x78>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d115      	bne.n	800193c <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800191c:	43db      	mvns	r3, r3
 800191e:	401a      	ands	r2, r3
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f003 0318 	and.w	r3, r3, #24
 8001926:	4914      	ldr	r1, [pc, #80]	@ (8001978 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001928:	40d9      	lsrs	r1, r3
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	400b      	ands	r3, r1
 800192e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001932:	431a      	orrs	r2, r3
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800193a:	e014      	b.n	8001966 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001948:	43db      	mvns	r3, r3
 800194a:	401a      	ands	r2, r3
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f003 0318 	and.w	r3, r3, #24
 8001952:	4909      	ldr	r1, [pc, #36]	@ (8001978 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8001954:	40d9      	lsrs	r1, r3
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	400b      	ands	r3, r1
 800195a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800195e:	431a      	orrs	r2, r3
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8001966:	bf00      	nop
 8001968:	3714      	adds	r7, #20
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	58026000 	.word	0x58026000
 8001978:	000fffff 	.word	0x000fffff

0800197c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f003 031f 	and.w	r3, r3, #31
}
 800198c:	4618      	mov	r0, r3
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 80019a8:	4618      	mov	r0, r3
 80019aa:	370c      	adds	r7, #12
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	689a      	ldr	r2, [r3, #8]
 80019c0:	4b04      	ldr	r3, [pc, #16]	@ (80019d4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80019c2:	4013      	ands	r3, r2
 80019c4:	687a      	ldr	r2, [r7, #4]
 80019c6:	6093      	str	r3, [r2, #8]
}
 80019c8:	bf00      	nop
 80019ca:	370c      	adds	r7, #12
 80019cc:	46bd      	mov	sp, r7
 80019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d2:	4770      	bx	lr
 80019d4:	5fffffc0 	.word	0x5fffffc0

080019d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80019e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80019ec:	d101      	bne.n	80019f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80019ee:	2301      	movs	r3, #1
 80019f0:	e000      	b.n	80019f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80019f2:	2300      	movs	r3, #0
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689a      	ldr	r2, [r3, #8]
 8001a0c:	4b05      	ldr	r3, [pc, #20]	@ (8001a24 <LL_ADC_EnableInternalRegulator+0x24>)
 8001a0e:	4013      	ands	r3, r2
 8001a10:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001a18:	bf00      	nop
 8001a1a:	370c      	adds	r7, #12
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	6fffffc0 	.word	0x6fffffc0

08001a28 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001a3c:	d101      	bne.n	8001a42 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001a3e:	2301      	movs	r3, #1
 8001a40:	e000      	b.n	8001a44 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001a42:	2300      	movs	r3, #0
}
 8001a44:	4618      	mov	r0, r3
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr

08001a50 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	689a      	ldr	r2, [r3, #8]
 8001a5c:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <LL_ADC_Enable+0x24>)
 8001a5e:	4013      	ands	r3, r2
 8001a60:	f043 0201 	orr.w	r2, r3, #1
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	7fffffc0 	.word	0x7fffffc0

08001a78 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	689a      	ldr	r2, [r3, #8]
 8001a84:	4b05      	ldr	r3, [pc, #20]	@ (8001a9c <LL_ADC_Disable+0x24>)
 8001a86:	4013      	ands	r3, r2
 8001a88:	f043 0202 	orr.w	r2, r3, #2
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001a90:	bf00      	nop
 8001a92:	370c      	adds	r7, #12
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	7fffffc0 	.word	0x7fffffc0

08001aa0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b083      	sub	sp, #12
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	f003 0301 	and.w	r3, r3, #1
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d101      	bne.n	8001ab8 <LL_ADC_IsEnabled+0x18>
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e000      	b.n	8001aba <LL_ADC_IsEnabled+0x1a>
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	b083      	sub	sp, #12
 8001aca:	af00      	add	r7, sp, #0
 8001acc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d101      	bne.n	8001ade <LL_ADC_IsDisableOngoing+0x18>
 8001ada:	2301      	movs	r3, #1
 8001adc:	e000      	b.n	8001ae0 <LL_ADC_IsDisableOngoing+0x1a>
 8001ade:	2300      	movs	r3, #0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr

08001aec <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001aec:	b480      	push	{r7}
 8001aee:	b083      	sub	sp, #12
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689a      	ldr	r2, [r3, #8]
 8001af8:	4b05      	ldr	r3, [pc, #20]	@ (8001b10 <LL_ADC_REG_StartConversion+0x24>)
 8001afa:	4013      	ands	r3, r2
 8001afc:	f043 0204 	orr.w	r2, r3, #4
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	7fffffc0 	.word	0x7fffffc0

08001b14 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689a      	ldr	r2, [r3, #8]
 8001b20:	4b05      	ldr	r3, [pc, #20]	@ (8001b38 <LL_ADC_REG_StopConversion+0x24>)
 8001b22:	4013      	ands	r3, r2
 8001b24:	f043 0210 	orr.w	r2, r3, #16
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001b2c:	bf00      	nop
 8001b2e:	370c      	adds	r7, #12
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	7fffffc0 	.word	0x7fffffc0

08001b3c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	689b      	ldr	r3, [r3, #8]
 8001b48:	f003 0304 	and.w	r3, r3, #4
 8001b4c:	2b04      	cmp	r3, #4
 8001b4e:	d101      	bne.n	8001b54 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001b50:	2301      	movs	r3, #1
 8001b52:	e000      	b.n	8001b56 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	370c      	adds	r7, #12
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
	...

08001b64 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	689a      	ldr	r2, [r3, #8]
 8001b70:	4b05      	ldr	r3, [pc, #20]	@ (8001b88 <LL_ADC_INJ_StopConversion+0x24>)
 8001b72:	4013      	ands	r3, r2
 8001b74:	f043 0220 	orr.w	r2, r3, #32
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001b7c:	bf00      	nop
 8001b7e:	370c      	adds	r7, #12
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	7fffffc0 	.word	0x7fffffc0

08001b8c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	f003 0308 	and.w	r3, r3, #8
 8001b9c:	2b08      	cmp	r3, #8
 8001b9e:	d101      	bne.n	8001ba4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e000      	b.n	8001ba6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
	...

08001bb4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001bb4:	b590      	push	{r4, r7, lr}
 8001bb6:	b089      	sub	sp, #36	@ 0x24
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d101      	bne.n	8001bce <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e1ee      	b.n	8001fac <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	691b      	ldr	r3, [r3, #16]
 8001bd2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d109      	bne.n	8001bf0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001bdc:	6878      	ldr	r0, [r7, #4]
 8001bde:	f7ff f921 	bl	8000e24 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2200      	movs	r2, #0
 8001bec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f7ff feef 	bl	80019d8 <LL_ADC_IsDeepPowerDownEnabled>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d004      	beq.n	8001c0a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff fed5 	bl	80019b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff ff0a 	bl	8001a28 <LL_ADC_IsInternalRegulatorEnabled>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d114      	bne.n	8001c44 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4618      	mov	r0, r3
 8001c20:	f7ff feee 	bl	8001a00 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c24:	4b8e      	ldr	r3, [pc, #568]	@ (8001e60 <HAL_ADC_Init+0x2ac>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	099b      	lsrs	r3, r3, #6
 8001c2a:	4a8e      	ldr	r2, [pc, #568]	@ (8001e64 <HAL_ADC_Init+0x2b0>)
 8001c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c30:	099b      	lsrs	r3, r3, #6
 8001c32:	3301      	adds	r3, #1
 8001c34:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001c36:	e002      	b.n	8001c3e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001c38:	68bb      	ldr	r3, [r7, #8]
 8001c3a:	3b01      	subs	r3, #1
 8001c3c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d1f9      	bne.n	8001c38 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7ff feed 	bl	8001a28 <LL_ADC_IsInternalRegulatorEnabled>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d10d      	bne.n	8001c70 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c58:	f043 0210 	orr.w	r2, r3, #16
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001c64:	f043 0201 	orr.w	r2, r3, #1
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7ff ff61 	bl	8001b3c <LL_ADC_REG_IsConversionOngoing>
 8001c7a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c80:	f003 0310 	and.w	r3, r3, #16
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	f040 8188 	bne.w	8001f9a <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f040 8184 	bne.w	8001f9a <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c96:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001c9a:	f043 0202 	orr.w	r2, r3, #2
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f7ff fefa 	bl	8001aa0 <LL_ADC_IsEnabled>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d136      	bne.n	8001d20 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a6c      	ldr	r2, [pc, #432]	@ (8001e68 <HAL_ADC_Init+0x2b4>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d004      	beq.n	8001cc6 <HAL_ADC_Init+0x112>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a6a      	ldr	r2, [pc, #424]	@ (8001e6c <HAL_ADC_Init+0x2b8>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d10e      	bne.n	8001ce4 <HAL_ADC_Init+0x130>
 8001cc6:	4868      	ldr	r0, [pc, #416]	@ (8001e68 <HAL_ADC_Init+0x2b4>)
 8001cc8:	f7ff feea 	bl	8001aa0 <LL_ADC_IsEnabled>
 8001ccc:	4604      	mov	r4, r0
 8001cce:	4867      	ldr	r0, [pc, #412]	@ (8001e6c <HAL_ADC_Init+0x2b8>)
 8001cd0:	f7ff fee6 	bl	8001aa0 <LL_ADC_IsEnabled>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	4323      	orrs	r3, r4
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	bf0c      	ite	eq
 8001cdc:	2301      	moveq	r3, #1
 8001cde:	2300      	movne	r3, #0
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	e008      	b.n	8001cf6 <HAL_ADC_Init+0x142>
 8001ce4:	4862      	ldr	r0, [pc, #392]	@ (8001e70 <HAL_ADC_Init+0x2bc>)
 8001ce6:	f7ff fedb 	bl	8001aa0 <LL_ADC_IsEnabled>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	bf0c      	ite	eq
 8001cf0:	2301      	moveq	r3, #1
 8001cf2:	2300      	movne	r3, #0
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d012      	beq.n	8001d20 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	4a5a      	ldr	r2, [pc, #360]	@ (8001e68 <HAL_ADC_Init+0x2b4>)
 8001d00:	4293      	cmp	r3, r2
 8001d02:	d004      	beq.n	8001d0e <HAL_ADC_Init+0x15a>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a58      	ldr	r2, [pc, #352]	@ (8001e6c <HAL_ADC_Init+0x2b8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d101      	bne.n	8001d12 <HAL_ADC_Init+0x15e>
 8001d0e:	4a59      	ldr	r2, [pc, #356]	@ (8001e74 <HAL_ADC_Init+0x2c0>)
 8001d10:	e000      	b.n	8001d14 <HAL_ADC_Init+0x160>
 8001d12:	4a59      	ldr	r2, [pc, #356]	@ (8001e78 <HAL_ADC_Init+0x2c4>)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	4619      	mov	r1, r3
 8001d1a:	4610      	mov	r0, r2
 8001d1c:	f7ff fc24 	bl	8001568 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a52      	ldr	r2, [pc, #328]	@ (8001e70 <HAL_ADC_Init+0x2bc>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d129      	bne.n	8001d7e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	7e5b      	ldrb	r3, [r3, #25]
 8001d2e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001d34:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8001d3a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	2b08      	cmp	r3, #8
 8001d42:	d013      	beq.n	8001d6c <HAL_ADC_Init+0x1b8>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	2b0c      	cmp	r3, #12
 8001d4a:	d00d      	beq.n	8001d68 <HAL_ADC_Init+0x1b4>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	2b1c      	cmp	r3, #28
 8001d52:	d007      	beq.n	8001d64 <HAL_ADC_Init+0x1b0>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	2b18      	cmp	r3, #24
 8001d5a:	d101      	bne.n	8001d60 <HAL_ADC_Init+0x1ac>
 8001d5c:	2318      	movs	r3, #24
 8001d5e:	e006      	b.n	8001d6e <HAL_ADC_Init+0x1ba>
 8001d60:	2300      	movs	r3, #0
 8001d62:	e004      	b.n	8001d6e <HAL_ADC_Init+0x1ba>
 8001d64:	2310      	movs	r3, #16
 8001d66:	e002      	b.n	8001d6e <HAL_ADC_Init+0x1ba>
 8001d68:	2308      	movs	r3, #8
 8001d6a:	e000      	b.n	8001d6e <HAL_ADC_Init+0x1ba>
 8001d6c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8001d6e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d76:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	61bb      	str	r3, [r7, #24]
 8001d7c:	e00e      	b.n	8001d9c <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	7e5b      	ldrb	r3, [r3, #25]
 8001d82:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001d88:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001d8e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d96:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d106      	bne.n	8001db4 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001daa:	3b01      	subs	r3, #1
 8001dac:	045b      	lsls	r3, r3, #17
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d009      	beq.n	8001dd0 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dc8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a26      	ldr	r2, [pc, #152]	@ (8001e70 <HAL_ADC_Init+0x2bc>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d115      	bne.n	8001e06 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	68da      	ldr	r2, [r3, #12]
 8001de0:	4b26      	ldr	r3, [pc, #152]	@ (8001e7c <HAL_ADC_Init+0x2c8>)
 8001de2:	4013      	ands	r3, r2
 8001de4:	687a      	ldr	r2, [r7, #4]
 8001de6:	6812      	ldr	r2, [r2, #0]
 8001de8:	69b9      	ldr	r1, [r7, #24]
 8001dea:	430b      	orrs	r3, r1
 8001dec:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	691b      	ldr	r3, [r3, #16]
 8001df4:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	430a      	orrs	r2, r1
 8001e02:	611a      	str	r2, [r3, #16]
 8001e04:	e009      	b.n	8001e1a <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	68da      	ldr	r2, [r3, #12]
 8001e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001e80 <HAL_ADC_Init+0x2cc>)
 8001e0e:	4013      	ands	r3, r2
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	6812      	ldr	r2, [r2, #0]
 8001e14:	69b9      	ldr	r1, [r7, #24]
 8001e16:	430b      	orrs	r3, r1
 8001e18:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7ff fe8c 	bl	8001b3c <LL_ADC_REG_IsConversionOngoing>
 8001e24:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff feae 	bl	8001b8c <LL_ADC_INJ_IsConversionOngoing>
 8001e30:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	f040 808e 	bne.w	8001f56 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	f040 808a 	bne.w	8001f56 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a0a      	ldr	r2, [pc, #40]	@ (8001e70 <HAL_ADC_Init+0x2bc>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d11b      	bne.n	8001e84 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	7e1b      	ldrb	r3, [r3, #24]
 8001e50:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001e58:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	61bb      	str	r3, [r7, #24]
 8001e5e:	e018      	b.n	8001e92 <HAL_ADC_Init+0x2de>
 8001e60:	24000010 	.word	0x24000010
 8001e64:	053e2d63 	.word	0x053e2d63
 8001e68:	40022000 	.word	0x40022000
 8001e6c:	40022100 	.word	0x40022100
 8001e70:	58026000 	.word	0x58026000
 8001e74:	40022300 	.word	0x40022300
 8001e78:	58026300 	.word	0x58026300
 8001e7c:	fff04007 	.word	0xfff04007
 8001e80:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	7e1b      	ldrb	r3, [r3, #24]
 8001e88:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	68da      	ldr	r2, [r3, #12]
 8001e98:	4b46      	ldr	r3, [pc, #280]	@ (8001fb4 <HAL_ADC_Init+0x400>)
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6812      	ldr	r2, [r2, #0]
 8001ea0:	69b9      	ldr	r1, [r7, #24]
 8001ea2:	430b      	orrs	r3, r1
 8001ea4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d137      	bne.n	8001f20 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb4:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4a3f      	ldr	r2, [pc, #252]	@ (8001fb8 <HAL_ADC_Init+0x404>)
 8001ebc:	4293      	cmp	r3, r2
 8001ebe:	d116      	bne.n	8001eee <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	691a      	ldr	r2, [r3, #16]
 8001ec6:	4b3d      	ldr	r3, [pc, #244]	@ (8001fbc <HAL_ADC_Init+0x408>)
 8001ec8:	4013      	ands	r3, r2
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001ed2:	4311      	orrs	r1, r2
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001ed8:	4311      	orrs	r1, r2
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	431a      	orrs	r2, r3
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	f042 0201 	orr.w	r2, r2, #1
 8001eea:	611a      	str	r2, [r3, #16]
 8001eec:	e020      	b.n	8001f30 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	691a      	ldr	r2, [r3, #16]
 8001ef4:	4b32      	ldr	r3, [pc, #200]	@ (8001fc0 <HAL_ADC_Init+0x40c>)
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001efc:	3a01      	subs	r2, #1
 8001efe:	0411      	lsls	r1, r2, #16
 8001f00:	687a      	ldr	r2, [r7, #4]
 8001f02:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001f04:	4311      	orrs	r1, r2
 8001f06:	687a      	ldr	r2, [r7, #4]
 8001f08:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001f0a:	4311      	orrs	r1, r2
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001f10:	430a      	orrs	r2, r1
 8001f12:	431a      	orrs	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f042 0201 	orr.w	r2, r2, #1
 8001f1c:	611a      	str	r2, [r3, #16]
 8001f1e:	e007      	b.n	8001f30 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	691a      	ldr	r2, [r3, #16]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f022 0201 	bic.w	r2, r2, #1
 8001f2e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	691b      	ldr	r3, [r3, #16]
 8001f36:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	430a      	orrs	r2, r1
 8001f44:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8001fb8 <HAL_ADC_Init+0x404>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d002      	beq.n	8001f56 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f001 f8b1 	bl	80030b8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	691b      	ldr	r3, [r3, #16]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d10c      	bne.n	8001f78 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f64:	f023 010f 	bic.w	r1, r3, #15
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	69db      	ldr	r3, [r3, #28]
 8001f6c:	1e5a      	subs	r2, r3, #1
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	430a      	orrs	r2, r1
 8001f74:	631a      	str	r2, [r3, #48]	@ 0x30
 8001f76:	e007      	b.n	8001f88 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f022 020f 	bic.w	r2, r2, #15
 8001f86:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f8c:	f023 0303 	bic.w	r3, r3, #3
 8001f90:	f043 0201 	orr.w	r2, r3, #1
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	661a      	str	r2, [r3, #96]	@ 0x60
 8001f98:	e007      	b.n	8001faa <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f9e:	f043 0210 	orr.w	r2, r3, #16
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001faa:	7ffb      	ldrb	r3, [r7, #31]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3724      	adds	r7, #36	@ 0x24
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd90      	pop	{r4, r7, pc}
 8001fb4:	ffffbffc 	.word	0xffffbffc
 8001fb8:	58026000 	.word	0x58026000
 8001fbc:	fc00f81f 	.word	0xfc00f81f
 8001fc0:	fc00f81e 	.word	0xfc00f81e

08001fc4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a5c      	ldr	r2, [pc, #368]	@ (8002144 <HAL_ADC_Start+0x180>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d004      	beq.n	8001fe0 <HAL_ADC_Start+0x1c>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a5b      	ldr	r2, [pc, #364]	@ (8002148 <HAL_ADC_Start+0x184>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d101      	bne.n	8001fe4 <HAL_ADC_Start+0x20>
 8001fe0:	4b5a      	ldr	r3, [pc, #360]	@ (800214c <HAL_ADC_Start+0x188>)
 8001fe2:	e000      	b.n	8001fe6 <HAL_ADC_Start+0x22>
 8001fe4:	4b5a      	ldr	r3, [pc, #360]	@ (8002150 <HAL_ADC_Start+0x18c>)
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff fcc8 	bl	800197c <LL_ADC_GetMultimode>
 8001fec:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f7ff fda2 	bl	8001b3c <LL_ADC_REG_IsConversionOngoing>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	f040 809a 	bne.w	8002134 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002006:	2b01      	cmp	r3, #1
 8002008:	d101      	bne.n	800200e <HAL_ADC_Start+0x4a>
 800200a:	2302      	movs	r3, #2
 800200c:	e095      	b.n	800213a <HAL_ADC_Start+0x176>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2201      	movs	r2, #1
 8002012:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002016:	6878      	ldr	r0, [r7, #4]
 8002018:	f000 ff64 	bl	8002ee4 <ADC_Enable>
 800201c:	4603      	mov	r3, r0
 800201e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002020:	7dfb      	ldrb	r3, [r7, #23]
 8002022:	2b00      	cmp	r3, #0
 8002024:	f040 8081 	bne.w	800212a <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800202c:	4b49      	ldr	r3, [pc, #292]	@ (8002154 <HAL_ADC_Start+0x190>)
 800202e:	4013      	ands	r3, r2
 8002030:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a42      	ldr	r2, [pc, #264]	@ (8002148 <HAL_ADC_Start+0x184>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d002      	beq.n	8002048 <HAL_ADC_Start+0x84>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	e000      	b.n	800204a <HAL_ADC_Start+0x86>
 8002048:	4b3e      	ldr	r3, [pc, #248]	@ (8002144 <HAL_ADC_Start+0x180>)
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	6812      	ldr	r2, [r2, #0]
 800204e:	4293      	cmp	r3, r2
 8002050:	d002      	beq.n	8002058 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d105      	bne.n	8002064 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800205c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002068:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800206c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002070:	d106      	bne.n	8002080 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002076:	f023 0206 	bic.w	r2, r3, #6
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	665a      	str	r2, [r3, #100]	@ 0x64
 800207e:	e002      	b.n	8002086 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2200      	movs	r2, #0
 8002084:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	221c      	movs	r2, #28
 800208c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2200      	movs	r2, #0
 8002092:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	4a2b      	ldr	r2, [pc, #172]	@ (8002148 <HAL_ADC_Start+0x184>)
 800209c:	4293      	cmp	r3, r2
 800209e:	d002      	beq.n	80020a6 <HAL_ADC_Start+0xe2>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	e000      	b.n	80020a8 <HAL_ADC_Start+0xe4>
 80020a6:	4b27      	ldr	r3, [pc, #156]	@ (8002144 <HAL_ADC_Start+0x180>)
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	6812      	ldr	r2, [r2, #0]
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d008      	beq.n	80020c2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d005      	beq.n	80020c2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	2b05      	cmp	r3, #5
 80020ba:	d002      	beq.n	80020c2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	2b09      	cmp	r3, #9
 80020c0:	d114      	bne.n	80020ec <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d007      	beq.n	80020e0 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020d4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80020d8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff fd01 	bl	8001aec <LL_ADC_REG_StartConversion>
 80020ea:	e025      	b.n	8002138 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020f0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	661a      	str	r2, [r3, #96]	@ 0x60
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a12      	ldr	r2, [pc, #72]	@ (8002148 <HAL_ADC_Start+0x184>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d002      	beq.n	8002108 <HAL_ADC_Start+0x144>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	e000      	b.n	800210a <HAL_ADC_Start+0x146>
 8002108:	4b0e      	ldr	r3, [pc, #56]	@ (8002144 <HAL_ADC_Start+0x180>)
 800210a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002114:	2b00      	cmp	r3, #0
 8002116:	d00f      	beq.n	8002138 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800211c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002120:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	661a      	str	r2, [r3, #96]	@ 0x60
 8002128:	e006      	b.n	8002138 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
 8002132:	e001      	b.n	8002138 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002134:	2302      	movs	r3, #2
 8002136:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002138:	7dfb      	ldrb	r3, [r7, #23]
}
 800213a:	4618      	mov	r0, r3
 800213c:	3718      	adds	r7, #24
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	40022000 	.word	0x40022000
 8002148:	40022100 	.word	0x40022100
 800214c:	40022300 	.word	0x40022300
 8002150:	58026300 	.word	0x58026300
 8002154:	fffff0fe 	.word	0xfffff0fe

08002158 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b084      	sub	sp, #16
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002166:	2b01      	cmp	r3, #1
 8002168:	d101      	bne.n	800216e <HAL_ADC_Stop+0x16>
 800216a:	2302      	movs	r3, #2
 800216c:	e021      	b.n	80021b2 <HAL_ADC_Stop+0x5a>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2201      	movs	r2, #1
 8002172:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002176:	2103      	movs	r1, #3
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f000 fdf7 	bl	8002d6c <ADC_ConversionStop>
 800217e:	4603      	mov	r3, r0
 8002180:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d10f      	bne.n	80021a8 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002188:	6878      	ldr	r0, [r7, #4]
 800218a:	f000 ff35 	bl	8002ff8 <ADC_Disable>
 800218e:	4603      	mov	r3, r0
 8002190:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002192:	7bfb      	ldrb	r3, [r7, #15]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d107      	bne.n	80021a8 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800219c:	4b07      	ldr	r3, [pc, #28]	@ (80021bc <HAL_ADC_Stop+0x64>)
 800219e:	4013      	ands	r3, r2
 80021a0:	f043 0201 	orr.w	r2, r3, #1
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	661a      	str	r2, [r3, #96]	@ 0x60
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	ffffeefe 	.word	0xffffeefe

080021c0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b088      	sub	sp, #32
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a72      	ldr	r2, [pc, #456]	@ (8002398 <HAL_ADC_PollForConversion+0x1d8>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d004      	beq.n	80021de <HAL_ADC_PollForConversion+0x1e>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a70      	ldr	r2, [pc, #448]	@ (800239c <HAL_ADC_PollForConversion+0x1dc>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d101      	bne.n	80021e2 <HAL_ADC_PollForConversion+0x22>
 80021de:	4b70      	ldr	r3, [pc, #448]	@ (80023a0 <HAL_ADC_PollForConversion+0x1e0>)
 80021e0:	e000      	b.n	80021e4 <HAL_ADC_PollForConversion+0x24>
 80021e2:	4b70      	ldr	r3, [pc, #448]	@ (80023a4 <HAL_ADC_PollForConversion+0x1e4>)
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7ff fbc9 	bl	800197c <LL_ADC_GetMultimode>
 80021ea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	2b08      	cmp	r3, #8
 80021f2:	d102      	bne.n	80021fa <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80021f4:	2308      	movs	r3, #8
 80021f6:	61fb      	str	r3, [r7, #28]
 80021f8:	e037      	b.n	800226a <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d005      	beq.n	800220c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	2b05      	cmp	r3, #5
 8002204:	d002      	beq.n	800220c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	2b09      	cmp	r3, #9
 800220a:	d111      	bne.n	8002230 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d007      	beq.n	800222a <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800221e:	f043 0220 	orr.w	r2, r3, #32
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e0b1      	b.n	800238e <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800222a:	2304      	movs	r3, #4
 800222c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 800222e:	e01c      	b.n	800226a <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a58      	ldr	r2, [pc, #352]	@ (8002398 <HAL_ADC_PollForConversion+0x1d8>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d004      	beq.n	8002244 <HAL_ADC_PollForConversion+0x84>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a57      	ldr	r2, [pc, #348]	@ (800239c <HAL_ADC_PollForConversion+0x1dc>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d101      	bne.n	8002248 <HAL_ADC_PollForConversion+0x88>
 8002244:	4b56      	ldr	r3, [pc, #344]	@ (80023a0 <HAL_ADC_PollForConversion+0x1e0>)
 8002246:	e000      	b.n	800224a <HAL_ADC_PollForConversion+0x8a>
 8002248:	4b56      	ldr	r3, [pc, #344]	@ (80023a4 <HAL_ADC_PollForConversion+0x1e4>)
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff fba4 	bl	8001998 <LL_ADC_GetMultiDMATransfer>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d007      	beq.n	8002266 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800225a:	f043 0220 	orr.w	r2, r3, #32
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	661a      	str	r2, [r3, #96]	@ 0x60
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e093      	b.n	800238e <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002266:	2304      	movs	r3, #4
 8002268:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800226a:	f7ff f94d 	bl	8001508 <HAL_GetTick>
 800226e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002270:	e021      	b.n	80022b6 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002278:	d01d      	beq.n	80022b6 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800227a:	f7ff f945 	bl	8001508 <HAL_GetTick>
 800227e:	4602      	mov	r2, r0
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	1ad3      	subs	r3, r2, r3
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	429a      	cmp	r2, r3
 8002288:	d302      	bcc.n	8002290 <HAL_ADC_PollForConversion+0xd0>
 800228a:	683b      	ldr	r3, [r7, #0]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d112      	bne.n	80022b6 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	681a      	ldr	r2, [r3, #0]
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	4013      	ands	r3, r2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d10b      	bne.n	80022b6 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022a2:	f043 0204 	orr.w	r2, r3, #4
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

          return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e06b      	b.n	800238e <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	69fb      	ldr	r3, [r7, #28]
 80022be:	4013      	ands	r3, r2
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d0d6      	beq.n	8002272 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022c8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7ff faa7 	bl	8001828 <LL_ADC_REG_IsTriggerSourceSWStart>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d01c      	beq.n	800231a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	7e5b      	ldrb	r3, [r3, #25]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d118      	bne.n	800231a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f003 0308 	and.w	r3, r3, #8
 80022f2:	2b08      	cmp	r3, #8
 80022f4:	d111      	bne.n	800231a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022fa:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	661a      	str	r2, [r3, #96]	@ 0x60

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002306:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d105      	bne.n	800231a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002312:	f043 0201 	orr.w	r2, r3, #1
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a1f      	ldr	r2, [pc, #124]	@ (800239c <HAL_ADC_PollForConversion+0x1dc>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d002      	beq.n	800232a <HAL_ADC_PollForConversion+0x16a>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	e000      	b.n	800232c <HAL_ADC_PollForConversion+0x16c>
 800232a:	4b1b      	ldr	r3, [pc, #108]	@ (8002398 <HAL_ADC_PollForConversion+0x1d8>)
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	6812      	ldr	r2, [r2, #0]
 8002330:	4293      	cmp	r3, r2
 8002332:	d008      	beq.n	8002346 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d005      	beq.n	8002346 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	2b05      	cmp	r3, #5
 800233e:	d002      	beq.n	8002346 <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002340:	697b      	ldr	r3, [r7, #20]
 8002342:	2b09      	cmp	r3, #9
 8002344:	d104      	bne.n	8002350 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	61bb      	str	r3, [r7, #24]
 800234e:	e00c      	b.n	800236a <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a11      	ldr	r2, [pc, #68]	@ (800239c <HAL_ADC_PollForConversion+0x1dc>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d002      	beq.n	8002360 <HAL_ADC_PollForConversion+0x1a0>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	e000      	b.n	8002362 <HAL_ADC_PollForConversion+0x1a2>
 8002360:	4b0d      	ldr	r3, [pc, #52]	@ (8002398 <HAL_ADC_PollForConversion+0x1d8>)
 8002362:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	2b08      	cmp	r3, #8
 800236e:	d104      	bne.n	800237a <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2208      	movs	r2, #8
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	e008      	b.n	800238c <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d103      	bne.n	800238c <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	220c      	movs	r2, #12
 800238a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3720      	adds	r7, #32
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40022000 	.word	0x40022000
 800239c:	40022100 	.word	0x40022100
 80023a0:	40022300 	.word	0x40022300
 80023a4:	58026300 	.word	0x58026300

080023a8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
	...

080023c4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80023c4:	b590      	push	{r4, r7, lr}
 80023c6:	b0a5      	sub	sp, #148	@ 0x94
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023ce:	2300      	movs	r3, #0
 80023d0:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80023d4:	2300      	movs	r3, #0
 80023d6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80023de:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	4aa4      	ldr	r2, [pc, #656]	@ (8002678 <HAL_ADC_ConfigChannel+0x2b4>)
 80023e6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d102      	bne.n	80023f8 <HAL_ADC_ConfigChannel+0x34>
 80023f2:	2302      	movs	r3, #2
 80023f4:	f000 bca2 	b.w	8002d3c <HAL_ADC_ConfigChannel+0x978>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2201      	movs	r2, #1
 80023fc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff fb99 	bl	8001b3c <LL_ADC_REG_IsConversionOngoing>
 800240a:	4603      	mov	r3, r0
 800240c:	2b00      	cmp	r3, #0
 800240e:	f040 8486 	bne.w	8002d1e <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2b00      	cmp	r3, #0
 8002418:	db31      	blt.n	800247e <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a97      	ldr	r2, [pc, #604]	@ (800267c <HAL_ADC_ConfigChannel+0x2b8>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d02c      	beq.n	800247e <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800242c:	2b00      	cmp	r3, #0
 800242e:	d108      	bne.n	8002442 <HAL_ADC_ConfigChannel+0x7e>
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	0e9b      	lsrs	r3, r3, #26
 8002436:	f003 031f 	and.w	r3, r3, #31
 800243a:	2201      	movs	r2, #1
 800243c:	fa02 f303 	lsl.w	r3, r2, r3
 8002440:	e016      	b.n	8002470 <HAL_ADC_ConfigChannel+0xac>
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002448:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800244a:	fa93 f3a3 	rbit	r3, r3
 800244e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002450:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002452:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002454:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002456:	2b00      	cmp	r3, #0
 8002458:	d101      	bne.n	800245e <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 800245a:	2320      	movs	r3, #32
 800245c:	e003      	b.n	8002466 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 800245e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002460:	fab3 f383 	clz	r3, r3
 8002464:	b2db      	uxtb	r3, r3
 8002466:	f003 031f 	and.w	r3, r3, #31
 800246a:	2201      	movs	r2, #1
 800246c:	fa02 f303 	lsl.w	r3, r2, r3
 8002470:	687a      	ldr	r2, [r7, #4]
 8002472:	6812      	ldr	r2, [r2, #0]
 8002474:	69d1      	ldr	r1, [r2, #28]
 8002476:	687a      	ldr	r2, [r7, #4]
 8002478:	6812      	ldr	r2, [r2, #0]
 800247a:	430b      	orrs	r3, r1
 800247c:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6818      	ldr	r0, [r3, #0]
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	6859      	ldr	r1, [r3, #4]
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	461a      	mov	r2, r3
 800248c:	f7ff f9df 	bl	800184e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4618      	mov	r0, r3
 8002496:	f7ff fb51 	bl	8001b3c <LL_ADC_REG_IsConversionOngoing>
 800249a:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff fb72 	bl	8001b8c <LL_ADC_INJ_IsConversionOngoing>
 80024a8:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	f040 824a 	bne.w	800294a <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f040 8245 	bne.w	800294a <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6818      	ldr	r0, [r3, #0]
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	6819      	ldr	r1, [r3, #0]
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	689b      	ldr	r3, [r3, #8]
 80024cc:	461a      	mov	r2, r3
 80024ce:	f7ff f9ea 	bl	80018a6 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a69      	ldr	r2, [pc, #420]	@ (800267c <HAL_ADC_ConfigChannel+0x2b8>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d10d      	bne.n	80024f8 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	695a      	ldr	r2, [r3, #20]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	08db      	lsrs	r3, r3, #3
 80024e8:	f003 0303 	and.w	r3, r3, #3
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80024f6:	e032      	b.n	800255e <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80024f8:	4b61      	ldr	r3, [pc, #388]	@ (8002680 <HAL_ADC_ConfigChannel+0x2bc>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002500:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002504:	d10b      	bne.n	800251e <HAL_ADC_ConfigChannel+0x15a>
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	695a      	ldr	r2, [r3, #20]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	089b      	lsrs	r3, r3, #2
 8002512:	f003 0307 	and.w	r3, r3, #7
 8002516:	005b      	lsls	r3, r3, #1
 8002518:	fa02 f303 	lsl.w	r3, r2, r3
 800251c:	e01d      	b.n	800255a <HAL_ADC_ConfigChannel+0x196>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	f003 0310 	and.w	r3, r3, #16
 8002528:	2b00      	cmp	r3, #0
 800252a:	d10b      	bne.n	8002544 <HAL_ADC_ConfigChannel+0x180>
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	695a      	ldr	r2, [r3, #20]
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	089b      	lsrs	r3, r3, #2
 8002538:	f003 0307 	and.w	r3, r3, #7
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	e00a      	b.n	800255a <HAL_ADC_ConfigChannel+0x196>
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	695a      	ldr	r2, [r3, #20]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	68db      	ldr	r3, [r3, #12]
 800254e:	089b      	lsrs	r3, r3, #2
 8002550:	f003 0304 	and.w	r3, r3, #4
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	fa02 f303 	lsl.w	r3, r2, r3
 800255a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	691b      	ldr	r3, [r3, #16]
 8002562:	2b04      	cmp	r3, #4
 8002564:	d048      	beq.n	80025f8 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6818      	ldr	r0, [r3, #0]
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	6919      	ldr	r1, [r3, #16]
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002576:	f7ff f865 	bl	8001644 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a3f      	ldr	r2, [pc, #252]	@ (800267c <HAL_ADC_ConfigChannel+0x2b8>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d119      	bne.n	80025b8 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6818      	ldr	r0, [r3, #0]
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	6919      	ldr	r1, [r3, #16]
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	69db      	ldr	r3, [r3, #28]
 8002590:	461a      	mov	r2, r3
 8002592:	f7ff f8fd 	bl	8001790 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6818      	ldr	r0, [r3, #0]
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	6919      	ldr	r1, [r3, #16]
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d102      	bne.n	80025ae <HAL_ADC_ConfigChannel+0x1ea>
 80025a8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80025ac:	e000      	b.n	80025b0 <HAL_ADC_ConfigChannel+0x1ec>
 80025ae:	2300      	movs	r3, #0
 80025b0:	461a      	mov	r2, r3
 80025b2:	f7ff f8cb 	bl	800174c <LL_ADC_SetOffsetSaturation>
 80025b6:	e1c8      	b.n	800294a <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6818      	ldr	r0, [r3, #0]
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	6919      	ldr	r1, [r3, #16]
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d102      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x20c>
 80025ca:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80025ce:	e000      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x20e>
 80025d0:	2300      	movs	r3, #0
 80025d2:	461a      	mov	r2, r3
 80025d4:	f7ff f898 	bl	8001708 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6818      	ldr	r0, [r3, #0]
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	6919      	ldr	r1, [r3, #16]
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	7e1b      	ldrb	r3, [r3, #24]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d102      	bne.n	80025ee <HAL_ADC_ConfigChannel+0x22a>
 80025e8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80025ec:	e000      	b.n	80025f0 <HAL_ADC_ConfigChannel+0x22c>
 80025ee:	2300      	movs	r3, #0
 80025f0:	461a      	mov	r2, r3
 80025f2:	f7ff f86f 	bl	80016d4 <LL_ADC_SetDataRightShift>
 80025f6:	e1a8      	b.n	800294a <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a1f      	ldr	r2, [pc, #124]	@ (800267c <HAL_ADC_ConfigChannel+0x2b8>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	f040 815b 	bne.w	80028ba <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2100      	movs	r1, #0
 800260a:	4618      	mov	r0, r3
 800260c:	f7ff f84c 	bl	80016a8 <LL_ADC_GetOffsetChannel>
 8002610:	4603      	mov	r3, r0
 8002612:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002616:	2b00      	cmp	r3, #0
 8002618:	d10a      	bne.n	8002630 <HAL_ADC_ConfigChannel+0x26c>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2100      	movs	r1, #0
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff f841 	bl	80016a8 <LL_ADC_GetOffsetChannel>
 8002626:	4603      	mov	r3, r0
 8002628:	0e9b      	lsrs	r3, r3, #26
 800262a:	f003 021f 	and.w	r2, r3, #31
 800262e:	e017      	b.n	8002660 <HAL_ADC_ConfigChannel+0x29c>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	2100      	movs	r1, #0
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff f836 	bl	80016a8 <LL_ADC_GetOffsetChannel>
 800263c:	4603      	mov	r3, r0
 800263e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002640:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002642:	fa93 f3a3 	rbit	r3, r3
 8002646:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002648:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800264a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800264c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800264e:	2b00      	cmp	r3, #0
 8002650:	d101      	bne.n	8002656 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002652:	2320      	movs	r3, #32
 8002654:	e003      	b.n	800265e <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8002656:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002658:	fab3 f383 	clz	r3, r3
 800265c:	b2db      	uxtb	r3, r3
 800265e:	461a      	mov	r2, r3
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002668:	2b00      	cmp	r3, #0
 800266a:	d10b      	bne.n	8002684 <HAL_ADC_ConfigChannel+0x2c0>
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	0e9b      	lsrs	r3, r3, #26
 8002672:	f003 031f 	and.w	r3, r3, #31
 8002676:	e017      	b.n	80026a8 <HAL_ADC_ConfigChannel+0x2e4>
 8002678:	47ff0000 	.word	0x47ff0000
 800267c:	58026000 	.word	0x58026000
 8002680:	5c001000 	.word	0x5c001000
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800268c:	fa93 f3a3 	rbit	r3, r3
 8002690:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002692:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002694:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002696:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002698:	2b00      	cmp	r3, #0
 800269a:	d101      	bne.n	80026a0 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 800269c:	2320      	movs	r3, #32
 800269e:	e003      	b.n	80026a8 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80026a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80026a2:	fab3 f383 	clz	r3, r3
 80026a6:	b2db      	uxtb	r3, r3
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d106      	bne.n	80026ba <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	2200      	movs	r2, #0
 80026b2:	2100      	movs	r1, #0
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff f88d 	bl	80017d4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	2101      	movs	r1, #1
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7fe fff1 	bl	80016a8 <LL_ADC_GetOffsetChannel>
 80026c6:	4603      	mov	r3, r0
 80026c8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d10a      	bne.n	80026e6 <HAL_ADC_ConfigChannel+0x322>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2101      	movs	r1, #1
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fe ffe6 	bl	80016a8 <LL_ADC_GetOffsetChannel>
 80026dc:	4603      	mov	r3, r0
 80026de:	0e9b      	lsrs	r3, r3, #26
 80026e0:	f003 021f 	and.w	r2, r3, #31
 80026e4:	e017      	b.n	8002716 <HAL_ADC_ConfigChannel+0x352>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	2101      	movs	r1, #1
 80026ec:	4618      	mov	r0, r3
 80026ee:	f7fe ffdb 	bl	80016a8 <LL_ADC_GetOffsetChannel>
 80026f2:	4603      	mov	r3, r0
 80026f4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80026f8:	fa93 f3a3 	rbit	r3, r3
 80026fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80026fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002700:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002702:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002704:	2b00      	cmp	r3, #0
 8002706:	d101      	bne.n	800270c <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8002708:	2320      	movs	r3, #32
 800270a:	e003      	b.n	8002714 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 800270c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800270e:	fab3 f383 	clz	r3, r3
 8002712:	b2db      	uxtb	r3, r3
 8002714:	461a      	mov	r2, r3
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800271e:	2b00      	cmp	r3, #0
 8002720:	d105      	bne.n	800272e <HAL_ADC_ConfigChannel+0x36a>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	0e9b      	lsrs	r3, r3, #26
 8002728:	f003 031f 	and.w	r3, r3, #31
 800272c:	e011      	b.n	8002752 <HAL_ADC_ConfigChannel+0x38e>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002734:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002736:	fa93 f3a3 	rbit	r3, r3
 800273a:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800273c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800273e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002740:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002746:	2320      	movs	r3, #32
 8002748:	e003      	b.n	8002752 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 800274a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800274c:	fab3 f383 	clz	r3, r3
 8002750:	b2db      	uxtb	r3, r3
 8002752:	429a      	cmp	r2, r3
 8002754:	d106      	bne.n	8002764 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2200      	movs	r2, #0
 800275c:	2101      	movs	r1, #1
 800275e:	4618      	mov	r0, r3
 8002760:	f7ff f838 	bl	80017d4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2102      	movs	r1, #2
 800276a:	4618      	mov	r0, r3
 800276c:	f7fe ff9c 	bl	80016a8 <LL_ADC_GetOffsetChannel>
 8002770:	4603      	mov	r3, r0
 8002772:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002776:	2b00      	cmp	r3, #0
 8002778:	d10a      	bne.n	8002790 <HAL_ADC_ConfigChannel+0x3cc>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	2102      	movs	r1, #2
 8002780:	4618      	mov	r0, r3
 8002782:	f7fe ff91 	bl	80016a8 <LL_ADC_GetOffsetChannel>
 8002786:	4603      	mov	r3, r0
 8002788:	0e9b      	lsrs	r3, r3, #26
 800278a:	f003 021f 	and.w	r2, r3, #31
 800278e:	e017      	b.n	80027c0 <HAL_ADC_ConfigChannel+0x3fc>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2102      	movs	r1, #2
 8002796:	4618      	mov	r0, r3
 8002798:	f7fe ff86 	bl	80016a8 <LL_ADC_GetOffsetChannel>
 800279c:	4603      	mov	r3, r0
 800279e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027a2:	fa93 f3a3 	rbit	r3, r3
 80027a6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80027a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80027aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80027ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80027b2:	2320      	movs	r3, #32
 80027b4:	e003      	b.n	80027be <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80027b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027b8:	fab3 f383 	clz	r3, r3
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	461a      	mov	r2, r3
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d105      	bne.n	80027d8 <HAL_ADC_ConfigChannel+0x414>
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	0e9b      	lsrs	r3, r3, #26
 80027d2:	f003 031f 	and.w	r3, r3, #31
 80027d6:	e011      	b.n	80027fc <HAL_ADC_ConfigChannel+0x438>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80027e0:	fa93 f3a3 	rbit	r3, r3
 80027e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80027e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027e8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80027ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d101      	bne.n	80027f4 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80027f0:	2320      	movs	r3, #32
 80027f2:	e003      	b.n	80027fc <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80027f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027f6:	fab3 f383 	clz	r3, r3
 80027fa:	b2db      	uxtb	r3, r3
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d106      	bne.n	800280e <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2200      	movs	r2, #0
 8002806:	2102      	movs	r1, #2
 8002808:	4618      	mov	r0, r3
 800280a:	f7fe ffe3 	bl	80017d4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2103      	movs	r1, #3
 8002814:	4618      	mov	r0, r3
 8002816:	f7fe ff47 	bl	80016a8 <LL_ADC_GetOffsetChannel>
 800281a:	4603      	mov	r3, r0
 800281c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002820:	2b00      	cmp	r3, #0
 8002822:	d10a      	bne.n	800283a <HAL_ADC_ConfigChannel+0x476>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	2103      	movs	r1, #3
 800282a:	4618      	mov	r0, r3
 800282c:	f7fe ff3c 	bl	80016a8 <LL_ADC_GetOffsetChannel>
 8002830:	4603      	mov	r3, r0
 8002832:	0e9b      	lsrs	r3, r3, #26
 8002834:	f003 021f 	and.w	r2, r3, #31
 8002838:	e017      	b.n	800286a <HAL_ADC_ConfigChannel+0x4a6>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2103      	movs	r1, #3
 8002840:	4618      	mov	r0, r3
 8002842:	f7fe ff31 	bl	80016a8 <LL_ADC_GetOffsetChannel>
 8002846:	4603      	mov	r3, r0
 8002848:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284a:	6a3b      	ldr	r3, [r7, #32]
 800284c:	fa93 f3a3 	rbit	r3, r3
 8002850:	61fb      	str	r3, [r7, #28]
  return result;
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002858:	2b00      	cmp	r3, #0
 800285a:	d101      	bne.n	8002860 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800285c:	2320      	movs	r3, #32
 800285e:	e003      	b.n	8002868 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002862:	fab3 f383 	clz	r3, r3
 8002866:	b2db      	uxtb	r3, r3
 8002868:	461a      	mov	r2, r3
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002872:	2b00      	cmp	r3, #0
 8002874:	d105      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x4be>
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	0e9b      	lsrs	r3, r3, #26
 800287c:	f003 031f 	and.w	r3, r3, #31
 8002880:	e011      	b.n	80028a6 <HAL_ADC_ConfigChannel+0x4e2>
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	fa93 f3a3 	rbit	r3, r3
 800288e:	613b      	str	r3, [r7, #16]
  return result;
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002894:	69bb      	ldr	r3, [r7, #24]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 800289a:	2320      	movs	r3, #32
 800289c:	e003      	b.n	80028a6 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	fab3 f383 	clz	r3, r3
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d14f      	bne.n	800294a <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2200      	movs	r2, #0
 80028b0:	2103      	movs	r1, #3
 80028b2:	4618      	mov	r0, r3
 80028b4:	f7fe ff8e 	bl	80017d4 <LL_ADC_SetOffsetState>
 80028b8:	e047      	b.n	800294a <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028c0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	069b      	lsls	r3, r3, #26
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d107      	bne.n	80028de <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80028dc:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80028e4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	069b      	lsls	r3, r3, #26
 80028ee:	429a      	cmp	r2, r3
 80028f0:	d107      	bne.n	8002902 <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002900:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002908:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	069b      	lsls	r3, r3, #26
 8002912:	429a      	cmp	r2, r3
 8002914:	d107      	bne.n	8002926 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002924:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800292c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	069b      	lsls	r3, r3, #26
 8002936:	429a      	cmp	r2, r3
 8002938:	d107      	bne.n	800294a <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002948:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4618      	mov	r0, r3
 8002950:	f7ff f8a6 	bl	8001aa0 <LL_ADC_IsEnabled>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	f040 81ea 	bne.w	8002d30 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6818      	ldr	r0, [r3, #0]
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	6819      	ldr	r1, [r3, #0]
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	461a      	mov	r2, r3
 800296a:	f7fe ffc7 	bl	80018fc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	4a7a      	ldr	r2, [pc, #488]	@ (8002b5c <HAL_ADC_ConfigChannel+0x798>)
 8002974:	4293      	cmp	r3, r2
 8002976:	f040 80e0 	bne.w	8002b3a <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4977      	ldr	r1, [pc, #476]	@ (8002b60 <HAL_ADC_ConfigChannel+0x79c>)
 8002984:	428b      	cmp	r3, r1
 8002986:	d147      	bne.n	8002a18 <HAL_ADC_ConfigChannel+0x654>
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4975      	ldr	r1, [pc, #468]	@ (8002b64 <HAL_ADC_ConfigChannel+0x7a0>)
 800298e:	428b      	cmp	r3, r1
 8002990:	d040      	beq.n	8002a14 <HAL_ADC_ConfigChannel+0x650>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4974      	ldr	r1, [pc, #464]	@ (8002b68 <HAL_ADC_ConfigChannel+0x7a4>)
 8002998:	428b      	cmp	r3, r1
 800299a:	d039      	beq.n	8002a10 <HAL_ADC_ConfigChannel+0x64c>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4972      	ldr	r1, [pc, #456]	@ (8002b6c <HAL_ADC_ConfigChannel+0x7a8>)
 80029a2:	428b      	cmp	r3, r1
 80029a4:	d032      	beq.n	8002a0c <HAL_ADC_ConfigChannel+0x648>
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4971      	ldr	r1, [pc, #452]	@ (8002b70 <HAL_ADC_ConfigChannel+0x7ac>)
 80029ac:	428b      	cmp	r3, r1
 80029ae:	d02b      	beq.n	8002a08 <HAL_ADC_ConfigChannel+0x644>
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	496f      	ldr	r1, [pc, #444]	@ (8002b74 <HAL_ADC_ConfigChannel+0x7b0>)
 80029b6:	428b      	cmp	r3, r1
 80029b8:	d024      	beq.n	8002a04 <HAL_ADC_ConfigChannel+0x640>
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	496e      	ldr	r1, [pc, #440]	@ (8002b78 <HAL_ADC_ConfigChannel+0x7b4>)
 80029c0:	428b      	cmp	r3, r1
 80029c2:	d01d      	beq.n	8002a00 <HAL_ADC_ConfigChannel+0x63c>
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	496c      	ldr	r1, [pc, #432]	@ (8002b7c <HAL_ADC_ConfigChannel+0x7b8>)
 80029ca:	428b      	cmp	r3, r1
 80029cc:	d016      	beq.n	80029fc <HAL_ADC_ConfigChannel+0x638>
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	496b      	ldr	r1, [pc, #428]	@ (8002b80 <HAL_ADC_ConfigChannel+0x7bc>)
 80029d4:	428b      	cmp	r3, r1
 80029d6:	d00f      	beq.n	80029f8 <HAL_ADC_ConfigChannel+0x634>
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4969      	ldr	r1, [pc, #420]	@ (8002b84 <HAL_ADC_ConfigChannel+0x7c0>)
 80029de:	428b      	cmp	r3, r1
 80029e0:	d008      	beq.n	80029f4 <HAL_ADC_ConfigChannel+0x630>
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4968      	ldr	r1, [pc, #416]	@ (8002b88 <HAL_ADC_ConfigChannel+0x7c4>)
 80029e8:	428b      	cmp	r3, r1
 80029ea:	d101      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x62c>
 80029ec:	4b67      	ldr	r3, [pc, #412]	@ (8002b8c <HAL_ADC_ConfigChannel+0x7c8>)
 80029ee:	e0a0      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 80029f0:	2300      	movs	r3, #0
 80029f2:	e09e      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 80029f4:	4b66      	ldr	r3, [pc, #408]	@ (8002b90 <HAL_ADC_ConfigChannel+0x7cc>)
 80029f6:	e09c      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 80029f8:	4b66      	ldr	r3, [pc, #408]	@ (8002b94 <HAL_ADC_ConfigChannel+0x7d0>)
 80029fa:	e09a      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 80029fc:	4b60      	ldr	r3, [pc, #384]	@ (8002b80 <HAL_ADC_ConfigChannel+0x7bc>)
 80029fe:	e098      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a00:	4b5e      	ldr	r3, [pc, #376]	@ (8002b7c <HAL_ADC_ConfigChannel+0x7b8>)
 8002a02:	e096      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a04:	4b64      	ldr	r3, [pc, #400]	@ (8002b98 <HAL_ADC_ConfigChannel+0x7d4>)
 8002a06:	e094      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a08:	4b64      	ldr	r3, [pc, #400]	@ (8002b9c <HAL_ADC_ConfigChannel+0x7d8>)
 8002a0a:	e092      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a0c:	4b64      	ldr	r3, [pc, #400]	@ (8002ba0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002a0e:	e090      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a10:	4b64      	ldr	r3, [pc, #400]	@ (8002ba4 <HAL_ADC_ConfigChannel+0x7e0>)
 8002a12:	e08e      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a14:	2301      	movs	r3, #1
 8002a16:	e08c      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4962      	ldr	r1, [pc, #392]	@ (8002ba8 <HAL_ADC_ConfigChannel+0x7e4>)
 8002a1e:	428b      	cmp	r3, r1
 8002a20:	d140      	bne.n	8002aa4 <HAL_ADC_ConfigChannel+0x6e0>
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	494f      	ldr	r1, [pc, #316]	@ (8002b64 <HAL_ADC_ConfigChannel+0x7a0>)
 8002a28:	428b      	cmp	r3, r1
 8002a2a:	d039      	beq.n	8002aa0 <HAL_ADC_ConfigChannel+0x6dc>
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	494d      	ldr	r1, [pc, #308]	@ (8002b68 <HAL_ADC_ConfigChannel+0x7a4>)
 8002a32:	428b      	cmp	r3, r1
 8002a34:	d032      	beq.n	8002a9c <HAL_ADC_ConfigChannel+0x6d8>
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	494c      	ldr	r1, [pc, #304]	@ (8002b6c <HAL_ADC_ConfigChannel+0x7a8>)
 8002a3c:	428b      	cmp	r3, r1
 8002a3e:	d02b      	beq.n	8002a98 <HAL_ADC_ConfigChannel+0x6d4>
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	494a      	ldr	r1, [pc, #296]	@ (8002b70 <HAL_ADC_ConfigChannel+0x7ac>)
 8002a46:	428b      	cmp	r3, r1
 8002a48:	d024      	beq.n	8002a94 <HAL_ADC_ConfigChannel+0x6d0>
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4949      	ldr	r1, [pc, #292]	@ (8002b74 <HAL_ADC_ConfigChannel+0x7b0>)
 8002a50:	428b      	cmp	r3, r1
 8002a52:	d01d      	beq.n	8002a90 <HAL_ADC_ConfigChannel+0x6cc>
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4947      	ldr	r1, [pc, #284]	@ (8002b78 <HAL_ADC_ConfigChannel+0x7b4>)
 8002a5a:	428b      	cmp	r3, r1
 8002a5c:	d016      	beq.n	8002a8c <HAL_ADC_ConfigChannel+0x6c8>
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4946      	ldr	r1, [pc, #280]	@ (8002b7c <HAL_ADC_ConfigChannel+0x7b8>)
 8002a64:	428b      	cmp	r3, r1
 8002a66:	d00f      	beq.n	8002a88 <HAL_ADC_ConfigChannel+0x6c4>
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4944      	ldr	r1, [pc, #272]	@ (8002b80 <HAL_ADC_ConfigChannel+0x7bc>)
 8002a6e:	428b      	cmp	r3, r1
 8002a70:	d008      	beq.n	8002a84 <HAL_ADC_ConfigChannel+0x6c0>
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4944      	ldr	r1, [pc, #272]	@ (8002b88 <HAL_ADC_ConfigChannel+0x7c4>)
 8002a78:	428b      	cmp	r3, r1
 8002a7a:	d101      	bne.n	8002a80 <HAL_ADC_ConfigChannel+0x6bc>
 8002a7c:	4b43      	ldr	r3, [pc, #268]	@ (8002b8c <HAL_ADC_ConfigChannel+0x7c8>)
 8002a7e:	e058      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a80:	2300      	movs	r3, #0
 8002a82:	e056      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a84:	4b43      	ldr	r3, [pc, #268]	@ (8002b94 <HAL_ADC_ConfigChannel+0x7d0>)
 8002a86:	e054      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a88:	4b3d      	ldr	r3, [pc, #244]	@ (8002b80 <HAL_ADC_ConfigChannel+0x7bc>)
 8002a8a:	e052      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a8c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b7c <HAL_ADC_ConfigChannel+0x7b8>)
 8002a8e:	e050      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a90:	4b41      	ldr	r3, [pc, #260]	@ (8002b98 <HAL_ADC_ConfigChannel+0x7d4>)
 8002a92:	e04e      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a94:	4b41      	ldr	r3, [pc, #260]	@ (8002b9c <HAL_ADC_ConfigChannel+0x7d8>)
 8002a96:	e04c      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a98:	4b41      	ldr	r3, [pc, #260]	@ (8002ba0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002a9a:	e04a      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002a9c:	4b41      	ldr	r3, [pc, #260]	@ (8002ba4 <HAL_ADC_ConfigChannel+0x7e0>)
 8002a9e:	e048      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e046      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4940      	ldr	r1, [pc, #256]	@ (8002bac <HAL_ADC_ConfigChannel+0x7e8>)
 8002aaa:	428b      	cmp	r3, r1
 8002aac:	d140      	bne.n	8002b30 <HAL_ADC_ConfigChannel+0x76c>
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	492c      	ldr	r1, [pc, #176]	@ (8002b64 <HAL_ADC_ConfigChannel+0x7a0>)
 8002ab4:	428b      	cmp	r3, r1
 8002ab6:	d039      	beq.n	8002b2c <HAL_ADC_ConfigChannel+0x768>
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	492a      	ldr	r1, [pc, #168]	@ (8002b68 <HAL_ADC_ConfigChannel+0x7a4>)
 8002abe:	428b      	cmp	r3, r1
 8002ac0:	d032      	beq.n	8002b28 <HAL_ADC_ConfigChannel+0x764>
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4929      	ldr	r1, [pc, #164]	@ (8002b6c <HAL_ADC_ConfigChannel+0x7a8>)
 8002ac8:	428b      	cmp	r3, r1
 8002aca:	d02b      	beq.n	8002b24 <HAL_ADC_ConfigChannel+0x760>
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4927      	ldr	r1, [pc, #156]	@ (8002b70 <HAL_ADC_ConfigChannel+0x7ac>)
 8002ad2:	428b      	cmp	r3, r1
 8002ad4:	d024      	beq.n	8002b20 <HAL_ADC_ConfigChannel+0x75c>
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4926      	ldr	r1, [pc, #152]	@ (8002b74 <HAL_ADC_ConfigChannel+0x7b0>)
 8002adc:	428b      	cmp	r3, r1
 8002ade:	d01d      	beq.n	8002b1c <HAL_ADC_ConfigChannel+0x758>
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4924      	ldr	r1, [pc, #144]	@ (8002b78 <HAL_ADC_ConfigChannel+0x7b4>)
 8002ae6:	428b      	cmp	r3, r1
 8002ae8:	d016      	beq.n	8002b18 <HAL_ADC_ConfigChannel+0x754>
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4923      	ldr	r1, [pc, #140]	@ (8002b7c <HAL_ADC_ConfigChannel+0x7b8>)
 8002af0:	428b      	cmp	r3, r1
 8002af2:	d00f      	beq.n	8002b14 <HAL_ADC_ConfigChannel+0x750>
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4926      	ldr	r1, [pc, #152]	@ (8002b94 <HAL_ADC_ConfigChannel+0x7d0>)
 8002afa:	428b      	cmp	r3, r1
 8002afc:	d008      	beq.n	8002b10 <HAL_ADC_ConfigChannel+0x74c>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	492b      	ldr	r1, [pc, #172]	@ (8002bb0 <HAL_ADC_ConfigChannel+0x7ec>)
 8002b04:	428b      	cmp	r3, r1
 8002b06:	d101      	bne.n	8002b0c <HAL_ADC_ConfigChannel+0x748>
 8002b08:	4b2a      	ldr	r3, [pc, #168]	@ (8002bb4 <HAL_ADC_ConfigChannel+0x7f0>)
 8002b0a:	e012      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	e010      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002b10:	4b27      	ldr	r3, [pc, #156]	@ (8002bb0 <HAL_ADC_ConfigChannel+0x7ec>)
 8002b12:	e00e      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002b14:	4b1a      	ldr	r3, [pc, #104]	@ (8002b80 <HAL_ADC_ConfigChannel+0x7bc>)
 8002b16:	e00c      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002b18:	4b18      	ldr	r3, [pc, #96]	@ (8002b7c <HAL_ADC_ConfigChannel+0x7b8>)
 8002b1a:	e00a      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8002b98 <HAL_ADC_ConfigChannel+0x7d4>)
 8002b1e:	e008      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002b20:	4b1e      	ldr	r3, [pc, #120]	@ (8002b9c <HAL_ADC_ConfigChannel+0x7d8>)
 8002b22:	e006      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002b24:	4b1e      	ldr	r3, [pc, #120]	@ (8002ba0 <HAL_ADC_ConfigChannel+0x7dc>)
 8002b26:	e004      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002b28:	4b1e      	ldr	r3, [pc, #120]	@ (8002ba4 <HAL_ADC_ConfigChannel+0x7e0>)
 8002b2a:	e002      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e000      	b.n	8002b32 <HAL_ADC_ConfigChannel+0x76e>
 8002b30:	2300      	movs	r3, #0
 8002b32:	4619      	mov	r1, r3
 8002b34:	4610      	mov	r0, r2
 8002b36:	f7fe fd4b 	bl	80015d0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	f280 80f6 	bge.w	8002d30 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a05      	ldr	r2, [pc, #20]	@ (8002b60 <HAL_ADC_ConfigChannel+0x79c>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d004      	beq.n	8002b58 <HAL_ADC_ConfigChannel+0x794>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a15      	ldr	r2, [pc, #84]	@ (8002ba8 <HAL_ADC_ConfigChannel+0x7e4>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d131      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x7f8>
 8002b58:	4b17      	ldr	r3, [pc, #92]	@ (8002bb8 <HAL_ADC_ConfigChannel+0x7f4>)
 8002b5a:	e030      	b.n	8002bbe <HAL_ADC_ConfigChannel+0x7fa>
 8002b5c:	47ff0000 	.word	0x47ff0000
 8002b60:	40022000 	.word	0x40022000
 8002b64:	04300002 	.word	0x04300002
 8002b68:	08600004 	.word	0x08600004
 8002b6c:	0c900008 	.word	0x0c900008
 8002b70:	10c00010 	.word	0x10c00010
 8002b74:	14f00020 	.word	0x14f00020
 8002b78:	2a000400 	.word	0x2a000400
 8002b7c:	2e300800 	.word	0x2e300800
 8002b80:	32601000 	.word	0x32601000
 8002b84:	43210000 	.word	0x43210000
 8002b88:	4b840000 	.word	0x4b840000
 8002b8c:	4fb80000 	.word	0x4fb80000
 8002b90:	47520000 	.word	0x47520000
 8002b94:	36902000 	.word	0x36902000
 8002b98:	25b00200 	.word	0x25b00200
 8002b9c:	21800100 	.word	0x21800100
 8002ba0:	1d500080 	.word	0x1d500080
 8002ba4:	19200040 	.word	0x19200040
 8002ba8:	40022100 	.word	0x40022100
 8002bac:	58026000 	.word	0x58026000
 8002bb0:	3ac04000 	.word	0x3ac04000
 8002bb4:	3ef08000 	.word	0x3ef08000
 8002bb8:	40022300 	.word	0x40022300
 8002bbc:	4b61      	ldr	r3, [pc, #388]	@ (8002d44 <HAL_ADC_ConfigChannel+0x980>)
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7fe fcf8 	bl	80015b4 <LL_ADC_GetCommonPathInternalCh>
 8002bc4:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a5f      	ldr	r2, [pc, #380]	@ (8002d48 <HAL_ADC_ConfigChannel+0x984>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d004      	beq.n	8002bda <HAL_ADC_ConfigChannel+0x816>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a5d      	ldr	r2, [pc, #372]	@ (8002d4c <HAL_ADC_ConfigChannel+0x988>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d10e      	bne.n	8002bf8 <HAL_ADC_ConfigChannel+0x834>
 8002bda:	485b      	ldr	r0, [pc, #364]	@ (8002d48 <HAL_ADC_ConfigChannel+0x984>)
 8002bdc:	f7fe ff60 	bl	8001aa0 <LL_ADC_IsEnabled>
 8002be0:	4604      	mov	r4, r0
 8002be2:	485a      	ldr	r0, [pc, #360]	@ (8002d4c <HAL_ADC_ConfigChannel+0x988>)
 8002be4:	f7fe ff5c 	bl	8001aa0 <LL_ADC_IsEnabled>
 8002be8:	4603      	mov	r3, r0
 8002bea:	4323      	orrs	r3, r4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	bf0c      	ite	eq
 8002bf0:	2301      	moveq	r3, #1
 8002bf2:	2300      	movne	r3, #0
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	e008      	b.n	8002c0a <HAL_ADC_ConfigChannel+0x846>
 8002bf8:	4855      	ldr	r0, [pc, #340]	@ (8002d50 <HAL_ADC_ConfigChannel+0x98c>)
 8002bfa:	f7fe ff51 	bl	8001aa0 <LL_ADC_IsEnabled>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	bf0c      	ite	eq
 8002c04:	2301      	moveq	r3, #1
 8002c06:	2300      	movne	r3, #0
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d07d      	beq.n	8002d0a <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a50      	ldr	r2, [pc, #320]	@ (8002d54 <HAL_ADC_ConfigChannel+0x990>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d130      	bne.n	8002c7a <HAL_ADC_ConfigChannel+0x8b6>
 8002c18:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002c1a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d12b      	bne.n	8002c7a <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a4a      	ldr	r2, [pc, #296]	@ (8002d50 <HAL_ADC_ConfigChannel+0x98c>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	f040 8081 	bne.w	8002d30 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a45      	ldr	r2, [pc, #276]	@ (8002d48 <HAL_ADC_ConfigChannel+0x984>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d004      	beq.n	8002c42 <HAL_ADC_ConfigChannel+0x87e>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a43      	ldr	r2, [pc, #268]	@ (8002d4c <HAL_ADC_ConfigChannel+0x988>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d101      	bne.n	8002c46 <HAL_ADC_ConfigChannel+0x882>
 8002c42:	4a45      	ldr	r2, [pc, #276]	@ (8002d58 <HAL_ADC_ConfigChannel+0x994>)
 8002c44:	e000      	b.n	8002c48 <HAL_ADC_ConfigChannel+0x884>
 8002c46:	4a3f      	ldr	r2, [pc, #252]	@ (8002d44 <HAL_ADC_ConfigChannel+0x980>)
 8002c48:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002c4a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4610      	mov	r0, r2
 8002c52:	f7fe fc9c 	bl	800158e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c56:	4b41      	ldr	r3, [pc, #260]	@ (8002d5c <HAL_ADC_ConfigChannel+0x998>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	099b      	lsrs	r3, r3, #6
 8002c5c:	4a40      	ldr	r2, [pc, #256]	@ (8002d60 <HAL_ADC_ConfigChannel+0x99c>)
 8002c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c62:	099b      	lsrs	r3, r3, #6
 8002c64:	3301      	adds	r3, #1
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002c6a:	e002      	b.n	8002c72 <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d1f9      	bne.n	8002c6c <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002c78:	e05a      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4a39      	ldr	r2, [pc, #228]	@ (8002d64 <HAL_ADC_ConfigChannel+0x9a0>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d11e      	bne.n	8002cc2 <HAL_ADC_ConfigChannel+0x8fe>
 8002c84:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002c86:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d119      	bne.n	8002cc2 <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a2f      	ldr	r2, [pc, #188]	@ (8002d50 <HAL_ADC_ConfigChannel+0x98c>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d14b      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a2a      	ldr	r2, [pc, #168]	@ (8002d48 <HAL_ADC_ConfigChannel+0x984>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d004      	beq.n	8002cac <HAL_ADC_ConfigChannel+0x8e8>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a29      	ldr	r2, [pc, #164]	@ (8002d4c <HAL_ADC_ConfigChannel+0x988>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d101      	bne.n	8002cb0 <HAL_ADC_ConfigChannel+0x8ec>
 8002cac:	4a2a      	ldr	r2, [pc, #168]	@ (8002d58 <HAL_ADC_ConfigChannel+0x994>)
 8002cae:	e000      	b.n	8002cb2 <HAL_ADC_ConfigChannel+0x8ee>
 8002cb0:	4a24      	ldr	r2, [pc, #144]	@ (8002d44 <HAL_ADC_ConfigChannel+0x980>)
 8002cb2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002cb4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4610      	mov	r0, r2
 8002cbc:	f7fe fc67 	bl	800158e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002cc0:	e036      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a28      	ldr	r2, [pc, #160]	@ (8002d68 <HAL_ADC_ConfigChannel+0x9a4>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d131      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x96c>
 8002ccc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002cce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d12c      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a1d      	ldr	r2, [pc, #116]	@ (8002d50 <HAL_ADC_ConfigChannel+0x98c>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d127      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4a18      	ldr	r2, [pc, #96]	@ (8002d48 <HAL_ADC_ConfigChannel+0x984>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d004      	beq.n	8002cf4 <HAL_ADC_ConfigChannel+0x930>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a17      	ldr	r2, [pc, #92]	@ (8002d4c <HAL_ADC_ConfigChannel+0x988>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d101      	bne.n	8002cf8 <HAL_ADC_ConfigChannel+0x934>
 8002cf4:	4a18      	ldr	r2, [pc, #96]	@ (8002d58 <HAL_ADC_ConfigChannel+0x994>)
 8002cf6:	e000      	b.n	8002cfa <HAL_ADC_ConfigChannel+0x936>
 8002cf8:	4a12      	ldr	r2, [pc, #72]	@ (8002d44 <HAL_ADC_ConfigChannel+0x980>)
 8002cfa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002cfc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002d00:	4619      	mov	r1, r3
 8002d02:	4610      	mov	r0, r2
 8002d04:	f7fe fc43 	bl	800158e <LL_ADC_SetCommonPathInternalCh>
 8002d08:	e012      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d0e:	f043 0220 	orr.w	r2, r3, #32
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8002d1c:	e008      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d22:	f043 0220 	orr.w	r2, r3, #32
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8002d2a:	2301      	movs	r3, #1
 8002d2c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8002d38:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3794      	adds	r7, #148	@ 0x94
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd90      	pop	{r4, r7, pc}
 8002d44:	58026300 	.word	0x58026300
 8002d48:	40022000 	.word	0x40022000
 8002d4c:	40022100 	.word	0x40022100
 8002d50:	58026000 	.word	0x58026000
 8002d54:	c7520000 	.word	0xc7520000
 8002d58:	40022300 	.word	0x40022300
 8002d5c:	24000010 	.word	0x24000010
 8002d60:	053e2d63 	.word	0x053e2d63
 8002d64:	c3210000 	.word	0xc3210000
 8002d68:	cb840000 	.word	0xcb840000

08002d6c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b088      	sub	sp, #32
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
 8002d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002d76:	2300      	movs	r3, #0
 8002d78:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7fe feda 	bl	8001b3c <LL_ADC_REG_IsConversionOngoing>
 8002d88:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7fe fefc 	bl	8001b8c <LL_ADC_INJ_IsConversionOngoing>
 8002d94:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d103      	bne.n	8002da4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 8098 	beq.w	8002ed4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d02a      	beq.n	8002e08 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	7e5b      	ldrb	r3, [r3, #25]
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d126      	bne.n	8002e08 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	7e1b      	ldrb	r3, [r3, #24]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d122      	bne.n	8002e08 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002dc6:	e014      	b.n	8002df2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002dc8:	69fb      	ldr	r3, [r7, #28]
 8002dca:	4a45      	ldr	r2, [pc, #276]	@ (8002ee0 <ADC_ConversionStop+0x174>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d90d      	bls.n	8002dec <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002dd4:	f043 0210 	orr.w	r2, r3, #16
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002de0:	f043 0201 	orr.w	r2, r3, #1
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e074      	b.n	8002ed6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	3301      	adds	r3, #1
 8002df0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dfc:	2b40      	cmp	r3, #64	@ 0x40
 8002dfe:	d1e3      	bne.n	8002dc8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	2240      	movs	r2, #64	@ 0x40
 8002e06:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	2b02      	cmp	r3, #2
 8002e0c:	d014      	beq.n	8002e38 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	4618      	mov	r0, r3
 8002e14:	f7fe fe92 	bl	8001b3c <LL_ADC_REG_IsConversionOngoing>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00c      	beq.n	8002e38 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7fe fe4f 	bl	8001ac6 <LL_ADC_IsDisableOngoing>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d104      	bne.n	8002e38 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7fe fe6e 	bl	8001b14 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d014      	beq.n	8002e68 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fe fea2 	bl	8001b8c <LL_ADC_INJ_IsConversionOngoing>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d00c      	beq.n	8002e68 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7fe fe37 	bl	8001ac6 <LL_ADC_IsDisableOngoing>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d104      	bne.n	8002e68 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4618      	mov	r0, r3
 8002e64:	f7fe fe7e 	bl	8001b64 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d005      	beq.n	8002e7a <ADC_ConversionStop+0x10e>
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	2b03      	cmp	r3, #3
 8002e72:	d105      	bne.n	8002e80 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002e74:	230c      	movs	r3, #12
 8002e76:	617b      	str	r3, [r7, #20]
        break;
 8002e78:	e005      	b.n	8002e86 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002e7a:	2308      	movs	r3, #8
 8002e7c:	617b      	str	r3, [r7, #20]
        break;
 8002e7e:	e002      	b.n	8002e86 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002e80:	2304      	movs	r3, #4
 8002e82:	617b      	str	r3, [r7, #20]
        break;
 8002e84:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002e86:	f7fe fb3f 	bl	8001508 <HAL_GetTick>
 8002e8a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002e8c:	e01b      	b.n	8002ec6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002e8e:	f7fe fb3b 	bl	8001508 <HAL_GetTick>
 8002e92:	4602      	mov	r2, r0
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	1ad3      	subs	r3, r2, r3
 8002e98:	2b05      	cmp	r3, #5
 8002e9a:	d914      	bls.n	8002ec6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689a      	ldr	r2, [r3, #8]
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d00d      	beq.n	8002ec6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eae:	f043 0210 	orr.w	r2, r3, #16
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002eba:	f043 0201 	orr.w	r2, r3, #1
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e007      	b.n	8002ed6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	4013      	ands	r3, r2
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1dc      	bne.n	8002e8e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002ed4:	2300      	movs	r3, #0
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3720      	adds	r7, #32
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	000cdbff 	.word	0x000cdbff

08002ee4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7fe fdd5 	bl	8001aa0 <LL_ADC_IsEnabled>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d16e      	bne.n	8002fda <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689a      	ldr	r2, [r3, #8]
 8002f02:	4b38      	ldr	r3, [pc, #224]	@ (8002fe4 <ADC_Enable+0x100>)
 8002f04:	4013      	ands	r3, r2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d00d      	beq.n	8002f26 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f0e:	f043 0210 	orr.w	r2, r3, #16
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f1a:	f043 0201 	orr.w	r2, r3, #1
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	665a      	str	r2, [r3, #100]	@ 0x64

      return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e05a      	b.n	8002fdc <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f7fe fd90 	bl	8001a50 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002f30:	f7fe faea 	bl	8001508 <HAL_GetTick>
 8002f34:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a2b      	ldr	r2, [pc, #172]	@ (8002fe8 <ADC_Enable+0x104>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d004      	beq.n	8002f4a <ADC_Enable+0x66>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	4a29      	ldr	r2, [pc, #164]	@ (8002fec <ADC_Enable+0x108>)
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d101      	bne.n	8002f4e <ADC_Enable+0x6a>
 8002f4a:	4b29      	ldr	r3, [pc, #164]	@ (8002ff0 <ADC_Enable+0x10c>)
 8002f4c:	e000      	b.n	8002f50 <ADC_Enable+0x6c>
 8002f4e:	4b29      	ldr	r3, [pc, #164]	@ (8002ff4 <ADC_Enable+0x110>)
 8002f50:	4618      	mov	r0, r3
 8002f52:	f7fe fd13 	bl	800197c <LL_ADC_GetMultimode>
 8002f56:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a23      	ldr	r2, [pc, #140]	@ (8002fec <ADC_Enable+0x108>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d002      	beq.n	8002f68 <ADC_Enable+0x84>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	e000      	b.n	8002f6a <ADC_Enable+0x86>
 8002f68:	4b1f      	ldr	r3, [pc, #124]	@ (8002fe8 <ADC_Enable+0x104>)
 8002f6a:	687a      	ldr	r2, [r7, #4]
 8002f6c:	6812      	ldr	r2, [r2, #0]
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d02c      	beq.n	8002fcc <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d130      	bne.n	8002fda <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002f78:	e028      	b.n	8002fcc <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f7fe fd8e 	bl	8001aa0 <LL_ADC_IsEnabled>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d104      	bne.n	8002f94 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7fe fd5e 	bl	8001a50 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f94:	f7fe fab8 	bl	8001508 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b02      	cmp	r3, #2
 8002fa0:	d914      	bls.n	8002fcc <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0301 	and.w	r3, r3, #1
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d00d      	beq.n	8002fcc <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fb4:	f043 0210 	orr.w	r2, r3, #16
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002fc0:	f043 0201 	orr.w	r2, r3, #1
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	665a      	str	r2, [r3, #100]	@ 0x64

            return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e007      	b.n	8002fdc <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0301 	and.w	r3, r3, #1
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d1cf      	bne.n	8002f7a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	4618      	mov	r0, r3
 8002fde:	3710      	adds	r7, #16
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	8000003f 	.word	0x8000003f
 8002fe8:	40022000 	.word	0x40022000
 8002fec:	40022100 	.word	0x40022100
 8002ff0:	40022300 	.word	0x40022300
 8002ff4:	58026300 	.word	0x58026300

08002ff8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b084      	sub	sp, #16
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4618      	mov	r0, r3
 8003006:	f7fe fd5e 	bl	8001ac6 <LL_ADC_IsDisableOngoing>
 800300a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f7fe fd45 	bl	8001aa0 <LL_ADC_IsEnabled>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	d047      	beq.n	80030ac <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d144      	bne.n	80030ac <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f003 030d 	and.w	r3, r3, #13
 800302c:	2b01      	cmp	r3, #1
 800302e:	d10c      	bne.n	800304a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4618      	mov	r0, r3
 8003036:	f7fe fd1f 	bl	8001a78 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2203      	movs	r2, #3
 8003040:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003042:	f7fe fa61 	bl	8001508 <HAL_GetTick>
 8003046:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003048:	e029      	b.n	800309e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800304e:	f043 0210 	orr.w	r2, r3, #16
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	661a      	str	r2, [r3, #96]	@ 0x60
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800305a:	f043 0201 	orr.w	r2, r3, #1
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	665a      	str	r2, [r3, #100]	@ 0x64
      return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e023      	b.n	80030ae <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003066:	f7fe fa4f 	bl	8001508 <HAL_GetTick>
 800306a:	4602      	mov	r2, r0
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	1ad3      	subs	r3, r2, r3
 8003070:	2b02      	cmp	r3, #2
 8003072:	d914      	bls.n	800309e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00d      	beq.n	800309e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003086:	f043 0210 	orr.w	r2, r3, #16
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	661a      	str	r2, [r3, #96]	@ 0x60

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003092:	f043 0201 	orr.w	r2, r3, #1
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	665a      	str	r2, [r3, #100]	@ 0x64

          return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e007      	b.n	80030ae <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	f003 0301 	and.w	r3, r3, #1
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1dc      	bne.n	8003066 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
	...

080030b8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b084      	sub	sp, #16
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a6c      	ldr	r2, [pc, #432]	@ (8003278 <ADC_ConfigureBoostMode+0x1c0>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d004      	beq.n	80030d4 <ADC_ConfigureBoostMode+0x1c>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a6b      	ldr	r2, [pc, #428]	@ (800327c <ADC_ConfigureBoostMode+0x1c4>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d109      	bne.n	80030e8 <ADC_ConfigureBoostMode+0x30>
 80030d4:	4b6a      	ldr	r3, [pc, #424]	@ (8003280 <ADC_ConfigureBoostMode+0x1c8>)
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	bf14      	ite	ne
 80030e0:	2301      	movne	r3, #1
 80030e2:	2300      	moveq	r3, #0
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	e008      	b.n	80030fa <ADC_ConfigureBoostMode+0x42>
 80030e8:	4b66      	ldr	r3, [pc, #408]	@ (8003284 <ADC_ConfigureBoostMode+0x1cc>)
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	bf14      	ite	ne
 80030f4:	2301      	movne	r3, #1
 80030f6:	2300      	moveq	r3, #0
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d01c      	beq.n	8003138 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80030fe:	f001 fc33 	bl	8004968 <HAL_RCC_GetHCLKFreq>
 8003102:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800310c:	d010      	beq.n	8003130 <ADC_ConfigureBoostMode+0x78>
 800310e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003112:	d873      	bhi.n	80031fc <ADC_ConfigureBoostMode+0x144>
 8003114:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003118:	d002      	beq.n	8003120 <ADC_ConfigureBoostMode+0x68>
 800311a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800311e:	d16d      	bne.n	80031fc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	0c1b      	lsrs	r3, r3, #16
 8003126:	68fa      	ldr	r2, [r7, #12]
 8003128:	fbb2 f3f3 	udiv	r3, r2, r3
 800312c:	60fb      	str	r3, [r7, #12]
        break;
 800312e:	e068      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	089b      	lsrs	r3, r3, #2
 8003134:	60fb      	str	r3, [r7, #12]
        break;
 8003136:	e064      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003138:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800313c:	f04f 0100 	mov.w	r1, #0
 8003140:	f002 fe0e 	bl	8005d60 <HAL_RCCEx_GetPeriphCLKFreq>
 8003144:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800314e:	d051      	beq.n	80031f4 <ADC_ConfigureBoostMode+0x13c>
 8003150:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003154:	d854      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 8003156:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800315a:	d047      	beq.n	80031ec <ADC_ConfigureBoostMode+0x134>
 800315c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003160:	d84e      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 8003162:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003166:	d03d      	beq.n	80031e4 <ADC_ConfigureBoostMode+0x12c>
 8003168:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800316c:	d848      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 800316e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003172:	d033      	beq.n	80031dc <ADC_ConfigureBoostMode+0x124>
 8003174:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003178:	d842      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 800317a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800317e:	d029      	beq.n	80031d4 <ADC_ConfigureBoostMode+0x11c>
 8003180:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003184:	d83c      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 8003186:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800318a:	d01a      	beq.n	80031c2 <ADC_ConfigureBoostMode+0x10a>
 800318c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003190:	d836      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 8003192:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003196:	d014      	beq.n	80031c2 <ADC_ConfigureBoostMode+0x10a>
 8003198:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800319c:	d830      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 800319e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031a2:	d00e      	beq.n	80031c2 <ADC_ConfigureBoostMode+0x10a>
 80031a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80031a8:	d82a      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 80031aa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80031ae:	d008      	beq.n	80031c2 <ADC_ConfigureBoostMode+0x10a>
 80031b0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80031b4:	d824      	bhi.n	8003200 <ADC_ConfigureBoostMode+0x148>
 80031b6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80031ba:	d002      	beq.n	80031c2 <ADC_ConfigureBoostMode+0x10a>
 80031bc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80031c0:	d11e      	bne.n	8003200 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	0c9b      	lsrs	r3, r3, #18
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80031d0:	60fb      	str	r3, [r7, #12]
        break;
 80031d2:	e016      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	091b      	lsrs	r3, r3, #4
 80031d8:	60fb      	str	r3, [r7, #12]
        break;
 80031da:	e012      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	095b      	lsrs	r3, r3, #5
 80031e0:	60fb      	str	r3, [r7, #12]
        break;
 80031e2:	e00e      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	099b      	lsrs	r3, r3, #6
 80031e8:	60fb      	str	r3, [r7, #12]
        break;
 80031ea:	e00a      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	09db      	lsrs	r3, r3, #7
 80031f0:	60fb      	str	r3, [r7, #12]
        break;
 80031f2:	e006      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	0a1b      	lsrs	r3, r3, #8
 80031f8:	60fb      	str	r3, [r7, #12]
        break;
 80031fa:	e002      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
        break;
 80031fc:	bf00      	nop
 80031fe:	e000      	b.n	8003202 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003200:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	085b      	lsrs	r3, r3, #1
 8003206:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	4a1f      	ldr	r2, [pc, #124]	@ (8003288 <ADC_ConfigureBoostMode+0x1d0>)
 800320c:	4293      	cmp	r3, r2
 800320e:	d808      	bhi.n	8003222 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800321e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003220:	e025      	b.n	800326e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	4a19      	ldr	r2, [pc, #100]	@ (800328c <ADC_ConfigureBoostMode+0x1d4>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d80a      	bhi.n	8003240 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800323c:	609a      	str	r2, [r3, #8]
}
 800323e:	e016      	b.n	800326e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	4a13      	ldr	r2, [pc, #76]	@ (8003290 <ADC_ConfigureBoostMode+0x1d8>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d80a      	bhi.n	800325e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800325a:	609a      	str	r2, [r3, #8]
}
 800325c:	e007      	b.n	800326e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	689a      	ldr	r2, [r3, #8]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800326c:	609a      	str	r2, [r3, #8]
}
 800326e:	bf00      	nop
 8003270:	3710      	adds	r7, #16
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	40022000 	.word	0x40022000
 800327c:	40022100 	.word	0x40022100
 8003280:	40022300 	.word	0x40022300
 8003284:	58026300 	.word	0x58026300
 8003288:	005f5e10 	.word	0x005f5e10
 800328c:	00bebc20 	.word	0x00bebc20
 8003290:	017d7840 	.word	0x017d7840

08003294 <LL_ADC_IsEnabled>:
{
 8003294:	b480      	push	{r7}
 8003296:	b083      	sub	sp, #12
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	689b      	ldr	r3, [r3, #8]
 80032a0:	f003 0301 	and.w	r3, r3, #1
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d101      	bne.n	80032ac <LL_ADC_IsEnabled+0x18>
 80032a8:	2301      	movs	r3, #1
 80032aa:	e000      	b.n	80032ae <LL_ADC_IsEnabled+0x1a>
 80032ac:	2300      	movs	r3, #0
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	370c      	adds	r7, #12
 80032b2:	46bd      	mov	sp, r7
 80032b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b8:	4770      	bx	lr

080032ba <LL_ADC_REG_IsConversionOngoing>:
{
 80032ba:	b480      	push	{r7}
 80032bc:	b083      	sub	sp, #12
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f003 0304 	and.w	r3, r3, #4
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	d101      	bne.n	80032d2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80032ce:	2301      	movs	r3, #1
 80032d0:	e000      	b.n	80032d4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80032d2:	2300      	movs	r3, #0
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80032e0:	b590      	push	{r4, r7, lr}
 80032e2:	b0a3      	sub	sp, #140	@ 0x8c
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
 80032e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032ea:	2300      	movs	r3, #0
 80032ec:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d101      	bne.n	80032fe <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80032fa:	2302      	movs	r3, #2
 80032fc:	e0c1      	b.n	8003482 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003306:	2300      	movs	r3, #0
 8003308:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800330a:	2300      	movs	r3, #0
 800330c:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	4a5e      	ldr	r2, [pc, #376]	@ (800348c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d102      	bne.n	800331e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003318:	4b5d      	ldr	r3, [pc, #372]	@ (8003490 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800331a:	60fb      	str	r3, [r7, #12]
 800331c:	e001      	b.n	8003322 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800331e:	2300      	movs	r3, #0
 8003320:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d10b      	bne.n	8003340 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800332c:	f043 0220 	orr.w	r2, r3, #32
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2200      	movs	r2, #0
 8003338:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	e0a0      	b.n	8003482 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	4618      	mov	r0, r3
 8003344:	f7ff ffb9 	bl	80032ba <LL_ADC_REG_IsConversionOngoing>
 8003348:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4618      	mov	r0, r3
 8003352:	f7ff ffb2 	bl	80032ba <LL_ADC_REG_IsConversionOngoing>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	f040 8081 	bne.w	8003460 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800335e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003362:	2b00      	cmp	r3, #0
 8003364:	d17c      	bne.n	8003460 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a48      	ldr	r2, [pc, #288]	@ (800348c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d004      	beq.n	800337a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a46      	ldr	r2, [pc, #280]	@ (8003490 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d101      	bne.n	800337e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 800337a:	4b46      	ldr	r3, [pc, #280]	@ (8003494 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 800337c:	e000      	b.n	8003380 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800337e:	4b46      	ldr	r3, [pc, #280]	@ (8003498 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003380:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d039      	beq.n	80033fe <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 800338a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800338c:	689b      	ldr	r3, [r3, #8]
 800338e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	431a      	orrs	r2, r3
 8003398:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800339a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a3a      	ldr	r2, [pc, #232]	@ (800348c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d004      	beq.n	80033b0 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a39      	ldr	r2, [pc, #228]	@ (8003490 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d10e      	bne.n	80033ce <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80033b0:	4836      	ldr	r0, [pc, #216]	@ (800348c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80033b2:	f7ff ff6f 	bl	8003294 <LL_ADC_IsEnabled>
 80033b6:	4604      	mov	r4, r0
 80033b8:	4835      	ldr	r0, [pc, #212]	@ (8003490 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80033ba:	f7ff ff6b 	bl	8003294 <LL_ADC_IsEnabled>
 80033be:	4603      	mov	r3, r0
 80033c0:	4323      	orrs	r3, r4
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	bf0c      	ite	eq
 80033c6:	2301      	moveq	r3, #1
 80033c8:	2300      	movne	r3, #0
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	e008      	b.n	80033e0 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80033ce:	4833      	ldr	r0, [pc, #204]	@ (800349c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80033d0:	f7ff ff60 	bl	8003294 <LL_ADC_IsEnabled>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	bf0c      	ite	eq
 80033da:	2301      	moveq	r3, #1
 80033dc:	2300      	movne	r3, #0
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d047      	beq.n	8003474 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80033e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80033e6:	689a      	ldr	r2, [r3, #8]
 80033e8:	4b2d      	ldr	r3, [pc, #180]	@ (80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80033ea:	4013      	ands	r3, r2
 80033ec:	683a      	ldr	r2, [r7, #0]
 80033ee:	6811      	ldr	r1, [r2, #0]
 80033f0:	683a      	ldr	r2, [r7, #0]
 80033f2:	6892      	ldr	r2, [r2, #8]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	431a      	orrs	r2, r3
 80033f8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80033fa:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80033fc:	e03a      	b.n	8003474 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 80033fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003406:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003408:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a1f      	ldr	r2, [pc, #124]	@ (800348c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d004      	beq.n	800341e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a1d      	ldr	r2, [pc, #116]	@ (8003490 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d10e      	bne.n	800343c <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 800341e:	481b      	ldr	r0, [pc, #108]	@ (800348c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003420:	f7ff ff38 	bl	8003294 <LL_ADC_IsEnabled>
 8003424:	4604      	mov	r4, r0
 8003426:	481a      	ldr	r0, [pc, #104]	@ (8003490 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003428:	f7ff ff34 	bl	8003294 <LL_ADC_IsEnabled>
 800342c:	4603      	mov	r3, r0
 800342e:	4323      	orrs	r3, r4
 8003430:	2b00      	cmp	r3, #0
 8003432:	bf0c      	ite	eq
 8003434:	2301      	moveq	r3, #1
 8003436:	2300      	movne	r3, #0
 8003438:	b2db      	uxtb	r3, r3
 800343a:	e008      	b.n	800344e <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 800343c:	4817      	ldr	r0, [pc, #92]	@ (800349c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 800343e:	f7ff ff29 	bl	8003294 <LL_ADC_IsEnabled>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	bf0c      	ite	eq
 8003448:	2301      	moveq	r3, #1
 800344a:	2300      	movne	r3, #0
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b00      	cmp	r3, #0
 8003450:	d010      	beq.n	8003474 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003452:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003454:	689a      	ldr	r2, [r3, #8]
 8003456:	4b12      	ldr	r3, [pc, #72]	@ (80034a0 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003458:	4013      	ands	r3, r2
 800345a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800345c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800345e:	e009      	b.n	8003474 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003464:	f043 0220 	orr.w	r2, r3, #32
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003472:	e000      	b.n	8003476 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003474:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800347e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8003482:	4618      	mov	r0, r3
 8003484:	378c      	adds	r7, #140	@ 0x8c
 8003486:	46bd      	mov	sp, r7
 8003488:	bd90      	pop	{r4, r7, pc}
 800348a:	bf00      	nop
 800348c:	40022000 	.word	0x40022000
 8003490:	40022100 	.word	0x40022100
 8003494:	40022300 	.word	0x40022300
 8003498:	58026300 	.word	0x58026300
 800349c:	58026000 	.word	0x58026000
 80034a0:	fffff0e0 	.word	0xfffff0e0

080034a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b085      	sub	sp, #20
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f003 0307 	and.w	r3, r3, #7
 80034b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034b4:	4b0b      	ldr	r3, [pc, #44]	@ (80034e4 <__NVIC_SetPriorityGrouping+0x40>)
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034c0:	4013      	ands	r3, r2
 80034c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80034cc:	4b06      	ldr	r3, [pc, #24]	@ (80034e8 <__NVIC_SetPriorityGrouping+0x44>)
 80034ce:	4313      	orrs	r3, r2
 80034d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034d2:	4a04      	ldr	r2, [pc, #16]	@ (80034e4 <__NVIC_SetPriorityGrouping+0x40>)
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	60d3      	str	r3, [r2, #12]
}
 80034d8:	bf00      	nop
 80034da:	3714      	adds	r7, #20
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr
 80034e4:	e000ed00 	.word	0xe000ed00
 80034e8:	05fa0000 	.word	0x05fa0000

080034ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034ec:	b480      	push	{r7}
 80034ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034f0:	4b04      	ldr	r3, [pc, #16]	@ (8003504 <__NVIC_GetPriorityGrouping+0x18>)
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	0a1b      	lsrs	r3, r3, #8
 80034f6:	f003 0307 	and.w	r3, r3, #7
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	e000ed00 	.word	0xe000ed00

08003508 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	4603      	mov	r3, r0
 8003510:	6039      	str	r1, [r7, #0]
 8003512:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003514:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003518:	2b00      	cmp	r3, #0
 800351a:	db0a      	blt.n	8003532 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	b2da      	uxtb	r2, r3
 8003520:	490c      	ldr	r1, [pc, #48]	@ (8003554 <__NVIC_SetPriority+0x4c>)
 8003522:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003526:	0112      	lsls	r2, r2, #4
 8003528:	b2d2      	uxtb	r2, r2
 800352a:	440b      	add	r3, r1
 800352c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003530:	e00a      	b.n	8003548 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	b2da      	uxtb	r2, r3
 8003536:	4908      	ldr	r1, [pc, #32]	@ (8003558 <__NVIC_SetPriority+0x50>)
 8003538:	88fb      	ldrh	r3, [r7, #6]
 800353a:	f003 030f 	and.w	r3, r3, #15
 800353e:	3b04      	subs	r3, #4
 8003540:	0112      	lsls	r2, r2, #4
 8003542:	b2d2      	uxtb	r2, r2
 8003544:	440b      	add	r3, r1
 8003546:	761a      	strb	r2, [r3, #24]
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr
 8003554:	e000e100 	.word	0xe000e100
 8003558:	e000ed00 	.word	0xe000ed00

0800355c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800355c:	b480      	push	{r7}
 800355e:	b089      	sub	sp, #36	@ 0x24
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f003 0307 	and.w	r3, r3, #7
 800356e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	f1c3 0307 	rsb	r3, r3, #7
 8003576:	2b04      	cmp	r3, #4
 8003578:	bf28      	it	cs
 800357a:	2304      	movcs	r3, #4
 800357c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	3304      	adds	r3, #4
 8003582:	2b06      	cmp	r3, #6
 8003584:	d902      	bls.n	800358c <NVIC_EncodePriority+0x30>
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	3b03      	subs	r3, #3
 800358a:	e000      	b.n	800358e <NVIC_EncodePriority+0x32>
 800358c:	2300      	movs	r3, #0
 800358e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003590:	f04f 32ff 	mov.w	r2, #4294967295
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	fa02 f303 	lsl.w	r3, r2, r3
 800359a:	43da      	mvns	r2, r3
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	401a      	ands	r2, r3
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035a4:	f04f 31ff 	mov.w	r1, #4294967295
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	fa01 f303 	lsl.w	r3, r1, r3
 80035ae:	43d9      	mvns	r1, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035b4:	4313      	orrs	r3, r2
         );
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3724      	adds	r7, #36	@ 0x24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
	...

080035c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b082      	sub	sp, #8
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	3b01      	subs	r3, #1
 80035d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035d4:	d301      	bcc.n	80035da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035d6:	2301      	movs	r3, #1
 80035d8:	e00f      	b.n	80035fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035da:	4a0a      	ldr	r2, [pc, #40]	@ (8003604 <SysTick_Config+0x40>)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	3b01      	subs	r3, #1
 80035e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035e2:	210f      	movs	r1, #15
 80035e4:	f04f 30ff 	mov.w	r0, #4294967295
 80035e8:	f7ff ff8e 	bl	8003508 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035ec:	4b05      	ldr	r3, [pc, #20]	@ (8003604 <SysTick_Config+0x40>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035f2:	4b04      	ldr	r3, [pc, #16]	@ (8003604 <SysTick_Config+0x40>)
 80035f4:	2207      	movs	r2, #7
 80035f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035f8:	2300      	movs	r3, #0
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3708      	adds	r7, #8
 80035fe:	46bd      	mov	sp, r7
 8003600:	bd80      	pop	{r7, pc}
 8003602:	bf00      	nop
 8003604:	e000e010 	.word	0xe000e010

08003608 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f7ff ff47 	bl	80034a4 <__NVIC_SetPriorityGrouping>
}
 8003616:	bf00      	nop
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800361e:	b580      	push	{r7, lr}
 8003620:	b086      	sub	sp, #24
 8003622:	af00      	add	r7, sp, #0
 8003624:	4603      	mov	r3, r0
 8003626:	60b9      	str	r1, [r7, #8]
 8003628:	607a      	str	r2, [r7, #4]
 800362a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800362c:	f7ff ff5e 	bl	80034ec <__NVIC_GetPriorityGrouping>
 8003630:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	68b9      	ldr	r1, [r7, #8]
 8003636:	6978      	ldr	r0, [r7, #20]
 8003638:	f7ff ff90 	bl	800355c <NVIC_EncodePriority>
 800363c:	4602      	mov	r2, r0
 800363e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003642:	4611      	mov	r1, r2
 8003644:	4618      	mov	r0, r3
 8003646:	f7ff ff5f 	bl	8003508 <__NVIC_SetPriority>
}
 800364a:	bf00      	nop
 800364c:	3718      	adds	r7, #24
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b082      	sub	sp, #8
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7ff ffb2 	bl	80035c4 <SysTick_Config>
 8003660:	4603      	mov	r3, r0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3708      	adds	r7, #8
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
	...

0800366c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003670:	f3bf 8f5f 	dmb	sy
}
 8003674:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003676:	4b07      	ldr	r3, [pc, #28]	@ (8003694 <HAL_MPU_Disable+0x28>)
 8003678:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367a:	4a06      	ldr	r2, [pc, #24]	@ (8003694 <HAL_MPU_Disable+0x28>)
 800367c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003680:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003682:	4b05      	ldr	r3, [pc, #20]	@ (8003698 <HAL_MPU_Disable+0x2c>)
 8003684:	2200      	movs	r2, #0
 8003686:	605a      	str	r2, [r3, #4]
}
 8003688:	bf00      	nop
 800368a:	46bd      	mov	sp, r7
 800368c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	e000ed00 	.word	0xe000ed00
 8003698:	e000ed90 	.word	0xe000ed90

0800369c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800369c:	b480      	push	{r7}
 800369e:	b083      	sub	sp, #12
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80036a4:	4a0b      	ldr	r2, [pc, #44]	@ (80036d4 <HAL_MPU_Enable+0x38>)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	f043 0301 	orr.w	r3, r3, #1
 80036ac:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80036ae:	4b0a      	ldr	r3, [pc, #40]	@ (80036d8 <HAL_MPU_Enable+0x3c>)
 80036b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b2:	4a09      	ldr	r2, [pc, #36]	@ (80036d8 <HAL_MPU_Enable+0x3c>)
 80036b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036b8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80036ba:	f3bf 8f4f 	dsb	sy
}
 80036be:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80036c0:	f3bf 8f6f 	isb	sy
}
 80036c4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80036c6:	bf00      	nop
 80036c8:	370c      	adds	r7, #12
 80036ca:	46bd      	mov	sp, r7
 80036cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d0:	4770      	bx	lr
 80036d2:	bf00      	nop
 80036d4:	e000ed90 	.word	0xe000ed90
 80036d8:	e000ed00 	.word	0xe000ed00

080036dc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80036dc:	b480      	push	{r7}
 80036de:	b083      	sub	sp, #12
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	785a      	ldrb	r2, [r3, #1]
 80036e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003758 <HAL_MPU_ConfigRegion+0x7c>)
 80036ea:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80036ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003758 <HAL_MPU_ConfigRegion+0x7c>)
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	4a19      	ldr	r2, [pc, #100]	@ (8003758 <HAL_MPU_ConfigRegion+0x7c>)
 80036f2:	f023 0301 	bic.w	r3, r3, #1
 80036f6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80036f8:	4a17      	ldr	r2, [pc, #92]	@ (8003758 <HAL_MPU_ConfigRegion+0x7c>)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	7b1b      	ldrb	r3, [r3, #12]
 8003704:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	7adb      	ldrb	r3, [r3, #11]
 800370a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800370c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	7a9b      	ldrb	r3, [r3, #10]
 8003712:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003714:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	7b5b      	ldrb	r3, [r3, #13]
 800371a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800371c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	7b9b      	ldrb	r3, [r3, #14]
 8003722:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003724:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	7bdb      	ldrb	r3, [r3, #15]
 800372a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800372c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	7a5b      	ldrb	r3, [r3, #9]
 8003732:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003734:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	7a1b      	ldrb	r3, [r3, #8]
 800373a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800373c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	7812      	ldrb	r2, [r2, #0]
 8003742:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003744:	4a04      	ldr	r2, [pc, #16]	@ (8003758 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003746:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003748:	6113      	str	r3, [r2, #16]
}
 800374a:	bf00      	nop
 800374c:	370c      	adds	r7, #12
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	e000ed90 	.word	0xe000ed90

0800375c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800375c:	b480      	push	{r7}
 800375e:	b089      	sub	sp, #36	@ 0x24
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003766:	2300      	movs	r3, #0
 8003768:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800376a:	4b86      	ldr	r3, [pc, #536]	@ (8003984 <HAL_GPIO_Init+0x228>)
 800376c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800376e:	e18c      	b.n	8003a8a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	2101      	movs	r1, #1
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	fa01 f303 	lsl.w	r3, r1, r3
 800377c:	4013      	ands	r3, r2
 800377e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	2b00      	cmp	r3, #0
 8003784:	f000 817e 	beq.w	8003a84 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 0303 	and.w	r3, r3, #3
 8003790:	2b01      	cmp	r3, #1
 8003792:	d005      	beq.n	80037a0 <HAL_GPIO_Init+0x44>
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f003 0303 	and.w	r3, r3, #3
 800379c:	2b02      	cmp	r3, #2
 800379e:	d130      	bne.n	8003802 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	2203      	movs	r2, #3
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	43db      	mvns	r3, r3
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	4013      	ands	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	68da      	ldr	r2, [r3, #12]
 80037bc:	69fb      	ldr	r3, [r7, #28]
 80037be:	005b      	lsls	r3, r3, #1
 80037c0:	fa02 f303 	lsl.w	r3, r2, r3
 80037c4:	69ba      	ldr	r2, [r7, #24]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	69ba      	ldr	r2, [r7, #24]
 80037ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80037d6:	2201      	movs	r2, #1
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	fa02 f303 	lsl.w	r3, r2, r3
 80037de:	43db      	mvns	r3, r3
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	4013      	ands	r3, r2
 80037e4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	091b      	lsrs	r3, r3, #4
 80037ec:	f003 0201 	and.w	r2, r3, #1
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	fa02 f303 	lsl.w	r3, r2, r3
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	69ba      	ldr	r2, [r7, #24]
 8003800:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	f003 0303 	and.w	r3, r3, #3
 800380a:	2b03      	cmp	r3, #3
 800380c:	d017      	beq.n	800383e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	005b      	lsls	r3, r3, #1
 8003818:	2203      	movs	r2, #3
 800381a:	fa02 f303 	lsl.w	r3, r2, r3
 800381e:	43db      	mvns	r3, r3
 8003820:	69ba      	ldr	r2, [r7, #24]
 8003822:	4013      	ands	r3, r2
 8003824:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	689a      	ldr	r2, [r3, #8]
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	005b      	lsls	r3, r3, #1
 800382e:	fa02 f303 	lsl.w	r3, r2, r3
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	4313      	orrs	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	69ba      	ldr	r2, [r7, #24]
 800383c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	f003 0303 	and.w	r3, r3, #3
 8003846:	2b02      	cmp	r3, #2
 8003848:	d123      	bne.n	8003892 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	08da      	lsrs	r2, r3, #3
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	3208      	adds	r2, #8
 8003852:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003856:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	f003 0307 	and.w	r3, r3, #7
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	220f      	movs	r2, #15
 8003862:	fa02 f303 	lsl.w	r3, r2, r3
 8003866:	43db      	mvns	r3, r3
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	4013      	ands	r3, r2
 800386c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	691a      	ldr	r2, [r3, #16]
 8003872:	69fb      	ldr	r3, [r7, #28]
 8003874:	f003 0307 	and.w	r3, r3, #7
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	fa02 f303 	lsl.w	r3, r2, r3
 800387e:	69ba      	ldr	r2, [r7, #24]
 8003880:	4313      	orrs	r3, r2
 8003882:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	08da      	lsrs	r2, r3, #3
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	3208      	adds	r2, #8
 800388c:	69b9      	ldr	r1, [r7, #24]
 800388e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003898:	69fb      	ldr	r3, [r7, #28]
 800389a:	005b      	lsls	r3, r3, #1
 800389c:	2203      	movs	r2, #3
 800389e:	fa02 f303 	lsl.w	r3, r2, r3
 80038a2:	43db      	mvns	r3, r3
 80038a4:	69ba      	ldr	r2, [r7, #24]
 80038a6:	4013      	ands	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f003 0203 	and.w	r2, r3, #3
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ba:	69ba      	ldr	r2, [r7, #24]
 80038bc:	4313      	orrs	r3, r2
 80038be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	69ba      	ldr	r2, [r7, #24]
 80038c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f000 80d8 	beq.w	8003a84 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038d4:	4b2c      	ldr	r3, [pc, #176]	@ (8003988 <HAL_GPIO_Init+0x22c>)
 80038d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038da:	4a2b      	ldr	r2, [pc, #172]	@ (8003988 <HAL_GPIO_Init+0x22c>)
 80038dc:	f043 0302 	orr.w	r3, r3, #2
 80038e0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80038e4:	4b28      	ldr	r3, [pc, #160]	@ (8003988 <HAL_GPIO_Init+0x22c>)
 80038e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	60fb      	str	r3, [r7, #12]
 80038f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038f2:	4a26      	ldr	r2, [pc, #152]	@ (800398c <HAL_GPIO_Init+0x230>)
 80038f4:	69fb      	ldr	r3, [r7, #28]
 80038f6:	089b      	lsrs	r3, r3, #2
 80038f8:	3302      	adds	r3, #2
 80038fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	f003 0303 	and.w	r3, r3, #3
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	220f      	movs	r2, #15
 800390a:	fa02 f303 	lsl.w	r3, r2, r3
 800390e:	43db      	mvns	r3, r3
 8003910:	69ba      	ldr	r2, [r7, #24]
 8003912:	4013      	ands	r3, r2
 8003914:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4a1d      	ldr	r2, [pc, #116]	@ (8003990 <HAL_GPIO_Init+0x234>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d04a      	beq.n	80039b4 <HAL_GPIO_Init+0x258>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4a1c      	ldr	r2, [pc, #112]	@ (8003994 <HAL_GPIO_Init+0x238>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d02b      	beq.n	800397e <HAL_GPIO_Init+0x222>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4a1b      	ldr	r2, [pc, #108]	@ (8003998 <HAL_GPIO_Init+0x23c>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d025      	beq.n	800397a <HAL_GPIO_Init+0x21e>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	4a1a      	ldr	r2, [pc, #104]	@ (800399c <HAL_GPIO_Init+0x240>)
 8003932:	4293      	cmp	r3, r2
 8003934:	d01f      	beq.n	8003976 <HAL_GPIO_Init+0x21a>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a19      	ldr	r2, [pc, #100]	@ (80039a0 <HAL_GPIO_Init+0x244>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d019      	beq.n	8003972 <HAL_GPIO_Init+0x216>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a18      	ldr	r2, [pc, #96]	@ (80039a4 <HAL_GPIO_Init+0x248>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d013      	beq.n	800396e <HAL_GPIO_Init+0x212>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a17      	ldr	r2, [pc, #92]	@ (80039a8 <HAL_GPIO_Init+0x24c>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d00d      	beq.n	800396a <HAL_GPIO_Init+0x20e>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a16      	ldr	r2, [pc, #88]	@ (80039ac <HAL_GPIO_Init+0x250>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d007      	beq.n	8003966 <HAL_GPIO_Init+0x20a>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a15      	ldr	r2, [pc, #84]	@ (80039b0 <HAL_GPIO_Init+0x254>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d101      	bne.n	8003962 <HAL_GPIO_Init+0x206>
 800395e:	2309      	movs	r3, #9
 8003960:	e029      	b.n	80039b6 <HAL_GPIO_Init+0x25a>
 8003962:	230a      	movs	r3, #10
 8003964:	e027      	b.n	80039b6 <HAL_GPIO_Init+0x25a>
 8003966:	2307      	movs	r3, #7
 8003968:	e025      	b.n	80039b6 <HAL_GPIO_Init+0x25a>
 800396a:	2306      	movs	r3, #6
 800396c:	e023      	b.n	80039b6 <HAL_GPIO_Init+0x25a>
 800396e:	2305      	movs	r3, #5
 8003970:	e021      	b.n	80039b6 <HAL_GPIO_Init+0x25a>
 8003972:	2304      	movs	r3, #4
 8003974:	e01f      	b.n	80039b6 <HAL_GPIO_Init+0x25a>
 8003976:	2303      	movs	r3, #3
 8003978:	e01d      	b.n	80039b6 <HAL_GPIO_Init+0x25a>
 800397a:	2302      	movs	r3, #2
 800397c:	e01b      	b.n	80039b6 <HAL_GPIO_Init+0x25a>
 800397e:	2301      	movs	r3, #1
 8003980:	e019      	b.n	80039b6 <HAL_GPIO_Init+0x25a>
 8003982:	bf00      	nop
 8003984:	58000080 	.word	0x58000080
 8003988:	58024400 	.word	0x58024400
 800398c:	58000400 	.word	0x58000400
 8003990:	58020000 	.word	0x58020000
 8003994:	58020400 	.word	0x58020400
 8003998:	58020800 	.word	0x58020800
 800399c:	58020c00 	.word	0x58020c00
 80039a0:	58021000 	.word	0x58021000
 80039a4:	58021400 	.word	0x58021400
 80039a8:	58021800 	.word	0x58021800
 80039ac:	58021c00 	.word	0x58021c00
 80039b0:	58022400 	.word	0x58022400
 80039b4:	2300      	movs	r3, #0
 80039b6:	69fa      	ldr	r2, [r7, #28]
 80039b8:	f002 0203 	and.w	r2, r2, #3
 80039bc:	0092      	lsls	r2, r2, #2
 80039be:	4093      	lsls	r3, r2
 80039c0:	69ba      	ldr	r2, [r7, #24]
 80039c2:	4313      	orrs	r3, r2
 80039c4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039c6:	4938      	ldr	r1, [pc, #224]	@ (8003aa8 <HAL_GPIO_Init+0x34c>)
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	089b      	lsrs	r3, r3, #2
 80039cc:	3302      	adds	r3, #2
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80039d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	43db      	mvns	r3, r3
 80039e0:	69ba      	ldr	r2, [r7, #24]
 80039e2:	4013      	ands	r3, r2
 80039e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d003      	beq.n	80039fa <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 80039f2:	69ba      	ldr	r2, [r7, #24]
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80039fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003a02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	43db      	mvns	r3, r3
 8003a0e:	69ba      	ldr	r2, [r7, #24]
 8003a10:	4013      	ands	r3, r2
 8003a12:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d003      	beq.n	8003a28 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003a28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d003      	beq.n	8003a54 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	69ba      	ldr	r2, [r7, #24]
 8003a58:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	43db      	mvns	r3, r3
 8003a64:	69ba      	ldr	r2, [r7, #24]
 8003a66:	4013      	ands	r3, r2
 8003a68:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d003      	beq.n	8003a7e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8003a76:	69ba      	ldr	r2, [r7, #24]
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	69ba      	ldr	r2, [r7, #24]
 8003a82:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	3301      	adds	r3, #1
 8003a88:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	681a      	ldr	r2, [r3, #0]
 8003a8e:	69fb      	ldr	r3, [r7, #28]
 8003a90:	fa22 f303 	lsr.w	r3, r2, r3
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	f47f ae6b 	bne.w	8003770 <HAL_GPIO_Init+0x14>
  }
}
 8003a9a:	bf00      	nop
 8003a9c:	bf00      	nop
 8003a9e:	3724      	adds	r7, #36	@ 0x24
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr
 8003aa8:	58000400 	.word	0x58000400

08003aac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	460b      	mov	r3, r1
 8003ab6:	807b      	strh	r3, [r7, #2]
 8003ab8:	4613      	mov	r3, r2
 8003aba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003abc:	787b      	ldrb	r3, [r7, #1]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ac2:	887a      	ldrh	r2, [r7, #2]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003ac8:	e003      	b.n	8003ad2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003aca:	887b      	ldrh	r3, [r7, #2]
 8003acc:	041a      	lsls	r2, r3, #16
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	619a      	str	r2, [r3, #24]
}
 8003ad2:	bf00      	nop
 8003ad4:	370c      	adds	r7, #12
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr
	...

08003ae0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003ae8:	4b19      	ldr	r3, [pc, #100]	@ (8003b50 <HAL_PWREx_ConfigSupply+0x70>)
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	f003 0304 	and.w	r3, r3, #4
 8003af0:	2b04      	cmp	r3, #4
 8003af2:	d00a      	beq.n	8003b0a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003af4:	4b16      	ldr	r3, [pc, #88]	@ (8003b50 <HAL_PWREx_ConfigSupply+0x70>)
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	f003 0307 	and.w	r3, r3, #7
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	429a      	cmp	r2, r3
 8003b00:	d001      	beq.n	8003b06 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e01f      	b.n	8003b46 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003b06:	2300      	movs	r3, #0
 8003b08:	e01d      	b.n	8003b46 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003b0a:	4b11      	ldr	r3, [pc, #68]	@ (8003b50 <HAL_PWREx_ConfigSupply+0x70>)
 8003b0c:	68db      	ldr	r3, [r3, #12]
 8003b0e:	f023 0207 	bic.w	r2, r3, #7
 8003b12:	490f      	ldr	r1, [pc, #60]	@ (8003b50 <HAL_PWREx_ConfigSupply+0x70>)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003b1a:	f7fd fcf5 	bl	8001508 <HAL_GetTick>
 8003b1e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003b20:	e009      	b.n	8003b36 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003b22:	f7fd fcf1 	bl	8001508 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b30:	d901      	bls.n	8003b36 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e007      	b.n	8003b46 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003b36:	4b06      	ldr	r3, [pc, #24]	@ (8003b50 <HAL_PWREx_ConfigSupply+0x70>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003b42:	d1ee      	bne.n	8003b22 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	58024800 	.word	0x58024800

08003b54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b08c      	sub	sp, #48	@ 0x30
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d101      	bne.n	8003b66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e3c8      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0301 	and.w	r3, r3, #1
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	f000 8087 	beq.w	8003c82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003b74:	4b88      	ldr	r3, [pc, #544]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003b7e:	4b86      	ldr	r3, [pc, #536]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003b80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b82:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b86:	2b10      	cmp	r3, #16
 8003b88:	d007      	beq.n	8003b9a <HAL_RCC_OscConfig+0x46>
 8003b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b8c:	2b18      	cmp	r3, #24
 8003b8e:	d110      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x5e>
 8003b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b92:	f003 0303 	and.w	r3, r3, #3
 8003b96:	2b02      	cmp	r3, #2
 8003b98:	d10b      	bne.n	8003bb2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b9a:	4b7f      	ldr	r3, [pc, #508]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d06c      	beq.n	8003c80 <HAL_RCC_OscConfig+0x12c>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d168      	bne.n	8003c80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bae:	2301      	movs	r3, #1
 8003bb0:	e3a2      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bba:	d106      	bne.n	8003bca <HAL_RCC_OscConfig+0x76>
 8003bbc:	4b76      	ldr	r3, [pc, #472]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a75      	ldr	r2, [pc, #468]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003bc2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bc6:	6013      	str	r3, [r2, #0]
 8003bc8:	e02e      	b.n	8003c28 <HAL_RCC_OscConfig+0xd4>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d10c      	bne.n	8003bec <HAL_RCC_OscConfig+0x98>
 8003bd2:	4b71      	ldr	r3, [pc, #452]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a70      	ldr	r2, [pc, #448]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003bd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bdc:	6013      	str	r3, [r2, #0]
 8003bde:	4b6e      	ldr	r3, [pc, #440]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a6d      	ldr	r2, [pc, #436]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003be4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003be8:	6013      	str	r3, [r2, #0]
 8003bea:	e01d      	b.n	8003c28 <HAL_RCC_OscConfig+0xd4>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bf4:	d10c      	bne.n	8003c10 <HAL_RCC_OscConfig+0xbc>
 8003bf6:	4b68      	ldr	r3, [pc, #416]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a67      	ldr	r2, [pc, #412]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003bfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c00:	6013      	str	r3, [r2, #0]
 8003c02:	4b65      	ldr	r3, [pc, #404]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a64      	ldr	r2, [pc, #400]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003c08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c0c:	6013      	str	r3, [r2, #0]
 8003c0e:	e00b      	b.n	8003c28 <HAL_RCC_OscConfig+0xd4>
 8003c10:	4b61      	ldr	r3, [pc, #388]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a60      	ldr	r2, [pc, #384]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003c16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	4b5e      	ldr	r3, [pc, #376]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a5d      	ldr	r2, [pc, #372]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003c22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d013      	beq.n	8003c58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c30:	f7fd fc6a 	bl	8001508 <HAL_GetTick>
 8003c34:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c38:	f7fd fc66 	bl	8001508 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b64      	cmp	r3, #100	@ 0x64
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e356      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003c4a:	4b53      	ldr	r3, [pc, #332]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0f0      	beq.n	8003c38 <HAL_RCC_OscConfig+0xe4>
 8003c56:	e014      	b.n	8003c82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c58:	f7fd fc56 	bl	8001508 <HAL_GetTick>
 8003c5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c60:	f7fd fc52 	bl	8001508 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b64      	cmp	r3, #100	@ 0x64
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e342      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003c72:	4b49      	ldr	r3, [pc, #292]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1f0      	bne.n	8003c60 <HAL_RCC_OscConfig+0x10c>
 8003c7e:	e000      	b.n	8003c82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f000 808c 	beq.w	8003da8 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c90:	4b41      	ldr	r3, [pc, #260]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003c92:	691b      	ldr	r3, [r3, #16]
 8003c94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c98:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c9a:	4b3f      	ldr	r3, [pc, #252]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003c9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c9e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d007      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x162>
 8003ca6:	6a3b      	ldr	r3, [r7, #32]
 8003ca8:	2b18      	cmp	r3, #24
 8003caa:	d137      	bne.n	8003d1c <HAL_RCC_OscConfig+0x1c8>
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	f003 0303 	and.w	r3, r3, #3
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d132      	bne.n	8003d1c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003cb6:	4b38      	ldr	r3, [pc, #224]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0304 	and.w	r3, r3, #4
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d005      	beq.n	8003cce <HAL_RCC_OscConfig+0x17a>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d101      	bne.n	8003cce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e314      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003cce:	4b32      	ldr	r3, [pc, #200]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f023 0219 	bic.w	r2, r3, #25
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	68db      	ldr	r3, [r3, #12]
 8003cda:	492f      	ldr	r1, [pc, #188]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce0:	f7fd fc12 	bl	8001508 <HAL_GetTick>
 8003ce4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003ce6:	e008      	b.n	8003cfa <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ce8:	f7fd fc0e 	bl	8001508 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	2b02      	cmp	r3, #2
 8003cf4:	d901      	bls.n	8003cfa <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003cf6:	2303      	movs	r3, #3
 8003cf8:	e2fe      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003cfa:	4b27      	ldr	r3, [pc, #156]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0304 	and.w	r3, r3, #4
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d0f0      	beq.n	8003ce8 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d06:	4b24      	ldr	r3, [pc, #144]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	061b      	lsls	r3, r3, #24
 8003d14:	4920      	ldr	r1, [pc, #128]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003d1a:	e045      	b.n	8003da8 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	68db      	ldr	r3, [r3, #12]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d026      	beq.n	8003d72 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003d24:	4b1c      	ldr	r3, [pc, #112]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f023 0219 	bic.w	r2, r3, #25
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	4919      	ldr	r1, [pc, #100]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d36:	f7fd fbe7 	bl	8001508 <HAL_GetTick>
 8003d3a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d3c:	e008      	b.n	8003d50 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d3e:	f7fd fbe3 	bl	8001508 <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	2b02      	cmp	r3, #2
 8003d4a:	d901      	bls.n	8003d50 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e2d3      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003d50:	4b11      	ldr	r3, [pc, #68]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f003 0304 	and.w	r3, r3, #4
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d0f0      	beq.n	8003d3e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	691b      	ldr	r3, [r3, #16]
 8003d68:	061b      	lsls	r3, r3, #24
 8003d6a:	490b      	ldr	r1, [pc, #44]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	604b      	str	r3, [r1, #4]
 8003d70:	e01a      	b.n	8003da8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d72:	4b09      	ldr	r3, [pc, #36]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a08      	ldr	r2, [pc, #32]	@ (8003d98 <HAL_RCC_OscConfig+0x244>)
 8003d78:	f023 0301 	bic.w	r3, r3, #1
 8003d7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7e:	f7fd fbc3 	bl	8001508 <HAL_GetTick>
 8003d82:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003d84:	e00a      	b.n	8003d9c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d86:	f7fd fbbf 	bl	8001508 <HAL_GetTick>
 8003d8a:	4602      	mov	r2, r0
 8003d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d903      	bls.n	8003d9c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e2af      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
 8003d98:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003d9c:	4b96      	ldr	r3, [pc, #600]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0304 	and.w	r3, r3, #4
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d1ee      	bne.n	8003d86 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0310 	and.w	r3, r3, #16
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d06a      	beq.n	8003e8a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003db4:	4b90      	ldr	r3, [pc, #576]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003db6:	691b      	ldr	r3, [r3, #16]
 8003db8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003dbc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003dbe:	4b8e      	ldr	r3, [pc, #568]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dc2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	2b08      	cmp	r3, #8
 8003dc8:	d007      	beq.n	8003dda <HAL_RCC_OscConfig+0x286>
 8003dca:	69bb      	ldr	r3, [r7, #24]
 8003dcc:	2b18      	cmp	r3, #24
 8003dce:	d11b      	bne.n	8003e08 <HAL_RCC_OscConfig+0x2b4>
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	f003 0303 	and.w	r3, r3, #3
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d116      	bne.n	8003e08 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003dda:	4b87      	ldr	r3, [pc, #540]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d005      	beq.n	8003df2 <HAL_RCC_OscConfig+0x29e>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69db      	ldr	r3, [r3, #28]
 8003dea:	2b80      	cmp	r3, #128	@ 0x80
 8003dec:	d001      	beq.n	8003df2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003dee:	2301      	movs	r3, #1
 8003df0:	e282      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003df2:	4b81      	ldr	r3, [pc, #516]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003df4:	68db      	ldr	r3, [r3, #12]
 8003df6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	061b      	lsls	r3, r3, #24
 8003e00:	497d      	ldr	r1, [pc, #500]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003e02:	4313      	orrs	r3, r2
 8003e04:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003e06:	e040      	b.n	8003e8a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	69db      	ldr	r3, [r3, #28]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d023      	beq.n	8003e58 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003e10:	4b79      	ldr	r3, [pc, #484]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a78      	ldr	r2, [pc, #480]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003e16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e1a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e1c:	f7fd fb74 	bl	8001508 <HAL_GetTick>
 8003e20:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e22:	e008      	b.n	8003e36 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003e24:	f7fd fb70 	bl	8001508 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b02      	cmp	r3, #2
 8003e30:	d901      	bls.n	8003e36 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	e260      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e36:	4b70      	ldr	r3, [pc, #448]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d0f0      	beq.n	8003e24 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003e42:	4b6d      	ldr	r3, [pc, #436]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a1b      	ldr	r3, [r3, #32]
 8003e4e:	061b      	lsls	r3, r3, #24
 8003e50:	4969      	ldr	r1, [pc, #420]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	60cb      	str	r3, [r1, #12]
 8003e56:	e018      	b.n	8003e8a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003e58:	4b67      	ldr	r3, [pc, #412]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a66      	ldr	r2, [pc, #408]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003e5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e62:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e64:	f7fd fb50 	bl	8001508 <HAL_GetTick>
 8003e68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003e6c:	f7fd fb4c 	bl	8001508 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e23c      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003e7e:	4b5e      	ldr	r3, [pc, #376]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1f0      	bne.n	8003e6c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0308 	and.w	r3, r3, #8
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d036      	beq.n	8003f04 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	695b      	ldr	r3, [r3, #20]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d019      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e9e:	4b56      	ldr	r3, [pc, #344]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003ea0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ea2:	4a55      	ldr	r2, [pc, #340]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003ea4:	f043 0301 	orr.w	r3, r3, #1
 8003ea8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eaa:	f7fd fb2d 	bl	8001508 <HAL_GetTick>
 8003eae:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003eb0:	e008      	b.n	8003ec4 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eb2:	f7fd fb29 	bl	8001508 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e219      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003ec4:	4b4c      	ldr	r3, [pc, #304]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003ec6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ec8:	f003 0302 	and.w	r3, r3, #2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d0f0      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x35e>
 8003ed0:	e018      	b.n	8003f04 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ed2:	4b49      	ldr	r3, [pc, #292]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003ed4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ed6:	4a48      	ldr	r2, [pc, #288]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003ed8:	f023 0301 	bic.w	r3, r3, #1
 8003edc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ede:	f7fd fb13 	bl	8001508 <HAL_GetTick>
 8003ee2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ee6:	f7fd fb0f 	bl	8001508 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e1ff      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003ef8:	4b3f      	ldr	r3, [pc, #252]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003efa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d1f0      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0320 	and.w	r3, r3, #32
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d036      	beq.n	8003f7e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	699b      	ldr	r3, [r3, #24]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d019      	beq.n	8003f4c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003f18:	4b37      	ldr	r3, [pc, #220]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a36      	ldr	r2, [pc, #216]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003f1e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003f22:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003f24:	f7fd faf0 	bl	8001508 <HAL_GetTick>
 8003f28:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f2a:	e008      	b.n	8003f3e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f2c:	f7fd faec 	bl	8001508 <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e1dc      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003f3e:	4b2e      	ldr	r3, [pc, #184]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d0f0      	beq.n	8003f2c <HAL_RCC_OscConfig+0x3d8>
 8003f4a:	e018      	b.n	8003f7e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003f4c:	4b2a      	ldr	r3, [pc, #168]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a29      	ldr	r2, [pc, #164]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003f52:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f56:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003f58:	f7fd fad6 	bl	8001508 <HAL_GetTick>
 8003f5c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003f5e:	e008      	b.n	8003f72 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003f60:	f7fd fad2 	bl	8001508 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e1c2      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003f72:	4b21      	ldr	r3, [pc, #132]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1f0      	bne.n	8003f60 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f003 0304 	and.w	r3, r3, #4
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	f000 8086 	beq.w	8004098 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003f8c:	4b1b      	ldr	r3, [pc, #108]	@ (8003ffc <HAL_RCC_OscConfig+0x4a8>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a1a      	ldr	r2, [pc, #104]	@ (8003ffc <HAL_RCC_OscConfig+0x4a8>)
 8003f92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f96:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f98:	f7fd fab6 	bl	8001508 <HAL_GetTick>
 8003f9c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f9e:	e008      	b.n	8003fb2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003fa0:	f7fd fab2 	bl	8001508 <HAL_GetTick>
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa8:	1ad3      	subs	r3, r2, r3
 8003faa:	2b64      	cmp	r3, #100	@ 0x64
 8003fac:	d901      	bls.n	8003fb2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8003fae:	2303      	movs	r3, #3
 8003fb0:	e1a2      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003fb2:	4b12      	ldr	r3, [pc, #72]	@ (8003ffc <HAL_RCC_OscConfig+0x4a8>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d0f0      	beq.n	8003fa0 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d106      	bne.n	8003fd4 <HAL_RCC_OscConfig+0x480>
 8003fc6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003fc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fca:	4a0b      	ldr	r2, [pc, #44]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003fcc:	f043 0301 	orr.w	r3, r3, #1
 8003fd0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fd2:	e032      	b.n	800403a <HAL_RCC_OscConfig+0x4e6>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d111      	bne.n	8004000 <HAL_RCC_OscConfig+0x4ac>
 8003fdc:	4b06      	ldr	r3, [pc, #24]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003fde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fe0:	4a05      	ldr	r2, [pc, #20]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003fe2:	f023 0301 	bic.w	r3, r3, #1
 8003fe6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fe8:	4b03      	ldr	r3, [pc, #12]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003fea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fec:	4a02      	ldr	r2, [pc, #8]	@ (8003ff8 <HAL_RCC_OscConfig+0x4a4>)
 8003fee:	f023 0304 	bic.w	r3, r3, #4
 8003ff2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ff4:	e021      	b.n	800403a <HAL_RCC_OscConfig+0x4e6>
 8003ff6:	bf00      	nop
 8003ff8:	58024400 	.word	0x58024400
 8003ffc:	58024800 	.word	0x58024800
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	2b05      	cmp	r3, #5
 8004006:	d10c      	bne.n	8004022 <HAL_RCC_OscConfig+0x4ce>
 8004008:	4b83      	ldr	r3, [pc, #524]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800400a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800400c:	4a82      	ldr	r2, [pc, #520]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800400e:	f043 0304 	orr.w	r3, r3, #4
 8004012:	6713      	str	r3, [r2, #112]	@ 0x70
 8004014:	4b80      	ldr	r3, [pc, #512]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004018:	4a7f      	ldr	r2, [pc, #508]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800401a:	f043 0301 	orr.w	r3, r3, #1
 800401e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004020:	e00b      	b.n	800403a <HAL_RCC_OscConfig+0x4e6>
 8004022:	4b7d      	ldr	r3, [pc, #500]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004026:	4a7c      	ldr	r2, [pc, #496]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004028:	f023 0301 	bic.w	r3, r3, #1
 800402c:	6713      	str	r3, [r2, #112]	@ 0x70
 800402e:	4b7a      	ldr	r3, [pc, #488]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004030:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004032:	4a79      	ldr	r2, [pc, #484]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004034:	f023 0304 	bic.w	r3, r3, #4
 8004038:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d015      	beq.n	800406e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004042:	f7fd fa61 	bl	8001508 <HAL_GetTick>
 8004046:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004048:	e00a      	b.n	8004060 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800404a:	f7fd fa5d 	bl	8001508 <HAL_GetTick>
 800404e:	4602      	mov	r2, r0
 8004050:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004058:	4293      	cmp	r3, r2
 800405a:	d901      	bls.n	8004060 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e14b      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004060:	4b6d      	ldr	r3, [pc, #436]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004062:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004064:	f003 0302 	and.w	r3, r3, #2
 8004068:	2b00      	cmp	r3, #0
 800406a:	d0ee      	beq.n	800404a <HAL_RCC_OscConfig+0x4f6>
 800406c:	e014      	b.n	8004098 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800406e:	f7fd fa4b 	bl	8001508 <HAL_GetTick>
 8004072:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004074:	e00a      	b.n	800408c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004076:	f7fd fa47 	bl	8001508 <HAL_GetTick>
 800407a:	4602      	mov	r2, r0
 800407c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407e:	1ad3      	subs	r3, r2, r3
 8004080:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004084:	4293      	cmp	r3, r2
 8004086:	d901      	bls.n	800408c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e135      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800408c:	4b62      	ldr	r3, [pc, #392]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800408e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d1ee      	bne.n	8004076 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409c:	2b00      	cmp	r3, #0
 800409e:	f000 812a 	beq.w	80042f6 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80040a2:	4b5d      	ldr	r3, [pc, #372]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80040aa:	2b18      	cmp	r3, #24
 80040ac:	f000 80ba 	beq.w	8004224 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	f040 8095 	bne.w	80041e4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040ba:	4b57      	ldr	r3, [pc, #348]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a56      	ldr	r2, [pc, #344]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 80040c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c6:	f7fd fa1f 	bl	8001508 <HAL_GetTick>
 80040ca:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80040cc:	e008      	b.n	80040e0 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040ce:	f7fd fa1b 	bl	8001508 <HAL_GetTick>
 80040d2:	4602      	mov	r2, r0
 80040d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040d6:	1ad3      	subs	r3, r2, r3
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d901      	bls.n	80040e0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80040dc:	2303      	movs	r3, #3
 80040de:	e10b      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80040e0:	4b4d      	ldr	r3, [pc, #308]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1f0      	bne.n	80040ce <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040ec:	4b4a      	ldr	r3, [pc, #296]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 80040ee:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80040f0:	4b4a      	ldr	r3, [pc, #296]	@ (800421c <HAL_RCC_OscConfig+0x6c8>)
 80040f2:	4013      	ands	r3, r2
 80040f4:	687a      	ldr	r2, [r7, #4]
 80040f6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80040fc:	0112      	lsls	r2, r2, #4
 80040fe:	430a      	orrs	r2, r1
 8004100:	4945      	ldr	r1, [pc, #276]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004102:	4313      	orrs	r3, r2
 8004104:	628b      	str	r3, [r1, #40]	@ 0x28
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800410a:	3b01      	subs	r3, #1
 800410c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004114:	3b01      	subs	r3, #1
 8004116:	025b      	lsls	r3, r3, #9
 8004118:	b29b      	uxth	r3, r3
 800411a:	431a      	orrs	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004120:	3b01      	subs	r3, #1
 8004122:	041b      	lsls	r3, r3, #16
 8004124:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004128:	431a      	orrs	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800412e:	3b01      	subs	r3, #1
 8004130:	061b      	lsls	r3, r3, #24
 8004132:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004136:	4938      	ldr	r1, [pc, #224]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004138:	4313      	orrs	r3, r2
 800413a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800413c:	4b36      	ldr	r3, [pc, #216]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800413e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004140:	4a35      	ldr	r2, [pc, #212]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004142:	f023 0301 	bic.w	r3, r3, #1
 8004146:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004148:	4b33      	ldr	r3, [pc, #204]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800414a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800414c:	4b34      	ldr	r3, [pc, #208]	@ (8004220 <HAL_RCC_OscConfig+0x6cc>)
 800414e:	4013      	ands	r3, r2
 8004150:	687a      	ldr	r2, [r7, #4]
 8004152:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004154:	00d2      	lsls	r2, r2, #3
 8004156:	4930      	ldr	r1, [pc, #192]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004158:	4313      	orrs	r3, r2
 800415a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800415c:	4b2e      	ldr	r3, [pc, #184]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800415e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004160:	f023 020c 	bic.w	r2, r3, #12
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004168:	492b      	ldr	r1, [pc, #172]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800416a:	4313      	orrs	r3, r2
 800416c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800416e:	4b2a      	ldr	r3, [pc, #168]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004172:	f023 0202 	bic.w	r2, r3, #2
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800417a:	4927      	ldr	r1, [pc, #156]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800417c:	4313      	orrs	r3, r2
 800417e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004180:	4b25      	ldr	r3, [pc, #148]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004184:	4a24      	ldr	r2, [pc, #144]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004186:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800418a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800418c:	4b22      	ldr	r3, [pc, #136]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800418e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004190:	4a21      	ldr	r2, [pc, #132]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 8004192:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004196:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004198:	4b1f      	ldr	r3, [pc, #124]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800419a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800419c:	4a1e      	ldr	r2, [pc, #120]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800419e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80041a4:	4b1c      	ldr	r3, [pc, #112]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 80041a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041a8:	4a1b      	ldr	r2, [pc, #108]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 80041aa:	f043 0301 	orr.w	r3, r3, #1
 80041ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80041b0:	4b19      	ldr	r3, [pc, #100]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	4a18      	ldr	r2, [pc, #96]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 80041b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80041ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041bc:	f7fd f9a4 	bl	8001508 <HAL_GetTick>
 80041c0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80041c2:	e008      	b.n	80041d6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041c4:	f7fd f9a0 	bl	8001508 <HAL_GetTick>
 80041c8:	4602      	mov	r2, r0
 80041ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041cc:	1ad3      	subs	r3, r2, r3
 80041ce:	2b02      	cmp	r3, #2
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e090      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80041d6:	4b10      	ldr	r3, [pc, #64]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d0f0      	beq.n	80041c4 <HAL_RCC_OscConfig+0x670>
 80041e2:	e088      	b.n	80042f6 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041e4:	4b0c      	ldr	r3, [pc, #48]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a0b      	ldr	r2, [pc, #44]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 80041ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f0:	f7fd f98a 	bl	8001508 <HAL_GetTick>
 80041f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80041f6:	e008      	b.n	800420a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041f8:	f7fd f986 	bl	8001508 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b02      	cmp	r3, #2
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e076      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800420a:	4b03      	ldr	r3, [pc, #12]	@ (8004218 <HAL_RCC_OscConfig+0x6c4>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d1f0      	bne.n	80041f8 <HAL_RCC_OscConfig+0x6a4>
 8004216:	e06e      	b.n	80042f6 <HAL_RCC_OscConfig+0x7a2>
 8004218:	58024400 	.word	0x58024400
 800421c:	fffffc0c 	.word	0xfffffc0c
 8004220:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004224:	4b36      	ldr	r3, [pc, #216]	@ (8004300 <HAL_RCC_OscConfig+0x7ac>)
 8004226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004228:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800422a:	4b35      	ldr	r3, [pc, #212]	@ (8004300 <HAL_RCC_OscConfig+0x7ac>)
 800422c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800422e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004234:	2b01      	cmp	r3, #1
 8004236:	d031      	beq.n	800429c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004238:	693b      	ldr	r3, [r7, #16]
 800423a:	f003 0203 	and.w	r2, r3, #3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004242:	429a      	cmp	r2, r3
 8004244:	d12a      	bne.n	800429c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	091b      	lsrs	r3, r3, #4
 800424a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004252:	429a      	cmp	r2, r3
 8004254:	d122      	bne.n	800429c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004260:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004262:	429a      	cmp	r2, r3
 8004264:	d11a      	bne.n	800429c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	0a5b      	lsrs	r3, r3, #9
 800426a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004272:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004274:	429a      	cmp	r2, r3
 8004276:	d111      	bne.n	800429c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	0c1b      	lsrs	r3, r3, #16
 800427c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004284:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004286:	429a      	cmp	r2, r3
 8004288:	d108      	bne.n	800429c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	0e1b      	lsrs	r3, r3, #24
 800428e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004296:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004298:	429a      	cmp	r2, r3
 800429a:	d001      	beq.n	80042a0 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e02b      	b.n	80042f8 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80042a0:	4b17      	ldr	r3, [pc, #92]	@ (8004300 <HAL_RCC_OscConfig+0x7ac>)
 80042a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042a4:	08db      	lsrs	r3, r3, #3
 80042a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80042aa:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d01f      	beq.n	80042f6 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80042b6:	4b12      	ldr	r3, [pc, #72]	@ (8004300 <HAL_RCC_OscConfig+0x7ac>)
 80042b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ba:	4a11      	ldr	r2, [pc, #68]	@ (8004300 <HAL_RCC_OscConfig+0x7ac>)
 80042bc:	f023 0301 	bic.w	r3, r3, #1
 80042c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80042c2:	f7fd f921 	bl	8001508 <HAL_GetTick>
 80042c6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80042c8:	bf00      	nop
 80042ca:	f7fd f91d 	bl	8001508 <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d0f9      	beq.n	80042ca <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80042d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004300 <HAL_RCC_OscConfig+0x7ac>)
 80042d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80042da:	4b0a      	ldr	r3, [pc, #40]	@ (8004304 <HAL_RCC_OscConfig+0x7b0>)
 80042dc:	4013      	ands	r3, r2
 80042de:	687a      	ldr	r2, [r7, #4]
 80042e0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80042e2:	00d2      	lsls	r2, r2, #3
 80042e4:	4906      	ldr	r1, [pc, #24]	@ (8004300 <HAL_RCC_OscConfig+0x7ac>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80042ea:	4b05      	ldr	r3, [pc, #20]	@ (8004300 <HAL_RCC_OscConfig+0x7ac>)
 80042ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ee:	4a04      	ldr	r2, [pc, #16]	@ (8004300 <HAL_RCC_OscConfig+0x7ac>)
 80042f0:	f043 0301 	orr.w	r3, r3, #1
 80042f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80042f6:	2300      	movs	r3, #0
}
 80042f8:	4618      	mov	r0, r3
 80042fa:	3730      	adds	r7, #48	@ 0x30
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	58024400 	.word	0x58024400
 8004304:	ffff0007 	.word	0xffff0007

08004308 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004318:	2301      	movs	r3, #1
 800431a:	e19c      	b.n	8004656 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800431c:	4b8a      	ldr	r3, [pc, #552]	@ (8004548 <HAL_RCC_ClockConfig+0x240>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 030f 	and.w	r3, r3, #15
 8004324:	683a      	ldr	r2, [r7, #0]
 8004326:	429a      	cmp	r2, r3
 8004328:	d910      	bls.n	800434c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800432a:	4b87      	ldr	r3, [pc, #540]	@ (8004548 <HAL_RCC_ClockConfig+0x240>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f023 020f 	bic.w	r2, r3, #15
 8004332:	4985      	ldr	r1, [pc, #532]	@ (8004548 <HAL_RCC_ClockConfig+0x240>)
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	4313      	orrs	r3, r2
 8004338:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800433a:	4b83      	ldr	r3, [pc, #524]	@ (8004548 <HAL_RCC_ClockConfig+0x240>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 030f 	and.w	r3, r3, #15
 8004342:	683a      	ldr	r2, [r7, #0]
 8004344:	429a      	cmp	r2, r3
 8004346:	d001      	beq.n	800434c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e184      	b.n	8004656 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	2b00      	cmp	r3, #0
 8004356:	d010      	beq.n	800437a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	691a      	ldr	r2, [r3, #16]
 800435c:	4b7b      	ldr	r3, [pc, #492]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 800435e:	699b      	ldr	r3, [r3, #24]
 8004360:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004364:	429a      	cmp	r2, r3
 8004366:	d908      	bls.n	800437a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004368:	4b78      	ldr	r3, [pc, #480]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	691b      	ldr	r3, [r3, #16]
 8004374:	4975      	ldr	r1, [pc, #468]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 8004376:	4313      	orrs	r3, r2
 8004378:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f003 0308 	and.w	r3, r3, #8
 8004382:	2b00      	cmp	r3, #0
 8004384:	d010      	beq.n	80043a8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	695a      	ldr	r2, [r3, #20]
 800438a:	4b70      	ldr	r3, [pc, #448]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 800438c:	69db      	ldr	r3, [r3, #28]
 800438e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004392:	429a      	cmp	r2, r3
 8004394:	d908      	bls.n	80043a8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004396:	4b6d      	ldr	r3, [pc, #436]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 8004398:	69db      	ldr	r3, [r3, #28]
 800439a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	695b      	ldr	r3, [r3, #20]
 80043a2:	496a      	ldr	r1, [pc, #424]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f003 0310 	and.w	r3, r3, #16
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d010      	beq.n	80043d6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	699a      	ldr	r2, [r3, #24]
 80043b8:	4b64      	ldr	r3, [pc, #400]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80043c0:	429a      	cmp	r2, r3
 80043c2:	d908      	bls.n	80043d6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80043c4:	4b61      	ldr	r3, [pc, #388]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 80043c6:	69db      	ldr	r3, [r3, #28]
 80043c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	699b      	ldr	r3, [r3, #24]
 80043d0:	495e      	ldr	r1, [pc, #376]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 80043d2:	4313      	orrs	r3, r2
 80043d4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0320 	and.w	r3, r3, #32
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d010      	beq.n	8004404 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	69da      	ldr	r2, [r3, #28]
 80043e6:	4b59      	ldr	r3, [pc, #356]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80043ee:	429a      	cmp	r2, r3
 80043f0:	d908      	bls.n	8004404 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80043f2:	4b56      	ldr	r3, [pc, #344]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 80043f4:	6a1b      	ldr	r3, [r3, #32]
 80043f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	69db      	ldr	r3, [r3, #28]
 80043fe:	4953      	ldr	r1, [pc, #332]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 8004400:	4313      	orrs	r3, r2
 8004402:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b00      	cmp	r3, #0
 800440e:	d010      	beq.n	8004432 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	68da      	ldr	r2, [r3, #12]
 8004414:	4b4d      	ldr	r3, [pc, #308]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	f003 030f 	and.w	r3, r3, #15
 800441c:	429a      	cmp	r2, r3
 800441e:	d908      	bls.n	8004432 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004420:	4b4a      	ldr	r3, [pc, #296]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 8004422:	699b      	ldr	r3, [r3, #24]
 8004424:	f023 020f 	bic.w	r2, r3, #15
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	4947      	ldr	r1, [pc, #284]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 800442e:	4313      	orrs	r3, r2
 8004430:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0301 	and.w	r3, r3, #1
 800443a:	2b00      	cmp	r3, #0
 800443c:	d055      	beq.n	80044ea <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800443e:	4b43      	ldr	r3, [pc, #268]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 8004440:	699b      	ldr	r3, [r3, #24]
 8004442:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	4940      	ldr	r1, [pc, #256]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 800444c:	4313      	orrs	r3, r2
 800444e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	2b02      	cmp	r3, #2
 8004456:	d107      	bne.n	8004468 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004458:	4b3c      	ldr	r3, [pc, #240]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d121      	bne.n	80044a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004464:	2301      	movs	r3, #1
 8004466:	e0f6      	b.n	8004656 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	2b03      	cmp	r3, #3
 800446e:	d107      	bne.n	8004480 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004470:	4b36      	ldr	r3, [pc, #216]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d115      	bne.n	80044a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e0ea      	b.n	8004656 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d107      	bne.n	8004498 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004488:	4b30      	ldr	r3, [pc, #192]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004490:	2b00      	cmp	r3, #0
 8004492:	d109      	bne.n	80044a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e0de      	b.n	8004656 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004498:	4b2c      	ldr	r3, [pc, #176]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0304 	and.w	r3, r3, #4
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d101      	bne.n	80044a8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80044a4:	2301      	movs	r3, #1
 80044a6:	e0d6      	b.n	8004656 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80044a8:	4b28      	ldr	r3, [pc, #160]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	f023 0207 	bic.w	r2, r3, #7
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	4925      	ldr	r1, [pc, #148]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 80044b6:	4313      	orrs	r3, r2
 80044b8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80044ba:	f7fd f825 	bl	8001508 <HAL_GetTick>
 80044be:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044c0:	e00a      	b.n	80044d8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044c2:	f7fd f821 	bl	8001508 <HAL_GetTick>
 80044c6:	4602      	mov	r2, r0
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	1ad3      	subs	r3, r2, r3
 80044cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d901      	bls.n	80044d8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80044d4:	2303      	movs	r3, #3
 80044d6:	e0be      	b.n	8004656 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044d8:	4b1c      	ldr	r3, [pc, #112]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 80044da:	691b      	ldr	r3, [r3, #16]
 80044dc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	00db      	lsls	r3, r3, #3
 80044e6:	429a      	cmp	r2, r3
 80044e8:	d1eb      	bne.n	80044c2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d010      	beq.n	8004518 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68da      	ldr	r2, [r3, #12]
 80044fa:	4b14      	ldr	r3, [pc, #80]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 80044fc:	699b      	ldr	r3, [r3, #24]
 80044fe:	f003 030f 	and.w	r3, r3, #15
 8004502:	429a      	cmp	r2, r3
 8004504:	d208      	bcs.n	8004518 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004506:	4b11      	ldr	r3, [pc, #68]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	f023 020f 	bic.w	r2, r3, #15
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	490e      	ldr	r1, [pc, #56]	@ (800454c <HAL_RCC_ClockConfig+0x244>)
 8004514:	4313      	orrs	r3, r2
 8004516:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004518:	4b0b      	ldr	r3, [pc, #44]	@ (8004548 <HAL_RCC_ClockConfig+0x240>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 030f 	and.w	r3, r3, #15
 8004520:	683a      	ldr	r2, [r7, #0]
 8004522:	429a      	cmp	r2, r3
 8004524:	d214      	bcs.n	8004550 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004526:	4b08      	ldr	r3, [pc, #32]	@ (8004548 <HAL_RCC_ClockConfig+0x240>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f023 020f 	bic.w	r2, r3, #15
 800452e:	4906      	ldr	r1, [pc, #24]	@ (8004548 <HAL_RCC_ClockConfig+0x240>)
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	4313      	orrs	r3, r2
 8004534:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004536:	4b04      	ldr	r3, [pc, #16]	@ (8004548 <HAL_RCC_ClockConfig+0x240>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 030f 	and.w	r3, r3, #15
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	429a      	cmp	r2, r3
 8004542:	d005      	beq.n	8004550 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e086      	b.n	8004656 <HAL_RCC_ClockConfig+0x34e>
 8004548:	52002000 	.word	0x52002000
 800454c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b00      	cmp	r3, #0
 800455a:	d010      	beq.n	800457e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	691a      	ldr	r2, [r3, #16]
 8004560:	4b3f      	ldr	r3, [pc, #252]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004568:	429a      	cmp	r2, r3
 800456a:	d208      	bcs.n	800457e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800456c:	4b3c      	ldr	r3, [pc, #240]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 800456e:	699b      	ldr	r3, [r3, #24]
 8004570:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	4939      	ldr	r1, [pc, #228]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 800457a:	4313      	orrs	r3, r2
 800457c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f003 0308 	and.w	r3, r3, #8
 8004586:	2b00      	cmp	r3, #0
 8004588:	d010      	beq.n	80045ac <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	695a      	ldr	r2, [r3, #20]
 800458e:	4b34      	ldr	r3, [pc, #208]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 8004590:	69db      	ldr	r3, [r3, #28]
 8004592:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004596:	429a      	cmp	r2, r3
 8004598:	d208      	bcs.n	80045ac <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800459a:	4b31      	ldr	r3, [pc, #196]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 800459c:	69db      	ldr	r3, [r3, #28]
 800459e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	695b      	ldr	r3, [r3, #20]
 80045a6:	492e      	ldr	r1, [pc, #184]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 80045a8:	4313      	orrs	r3, r2
 80045aa:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0310 	and.w	r3, r3, #16
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d010      	beq.n	80045da <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	699a      	ldr	r2, [r3, #24]
 80045bc:	4b28      	ldr	r3, [pc, #160]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 80045be:	69db      	ldr	r3, [r3, #28]
 80045c0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d208      	bcs.n	80045da <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80045c8:	4b25      	ldr	r3, [pc, #148]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 80045ca:	69db      	ldr	r3, [r3, #28]
 80045cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	699b      	ldr	r3, [r3, #24]
 80045d4:	4922      	ldr	r1, [pc, #136]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f003 0320 	and.w	r3, r3, #32
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d010      	beq.n	8004608 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	69da      	ldr	r2, [r3, #28]
 80045ea:	4b1d      	ldr	r3, [pc, #116]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 80045ec:	6a1b      	ldr	r3, [r3, #32]
 80045ee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d208      	bcs.n	8004608 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80045f6:	4b1a      	ldr	r3, [pc, #104]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	4917      	ldr	r1, [pc, #92]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 8004604:	4313      	orrs	r3, r2
 8004606:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004608:	f000 f834 	bl	8004674 <HAL_RCC_GetSysClockFreq>
 800460c:	4602      	mov	r2, r0
 800460e:	4b14      	ldr	r3, [pc, #80]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	0a1b      	lsrs	r3, r3, #8
 8004614:	f003 030f 	and.w	r3, r3, #15
 8004618:	4912      	ldr	r1, [pc, #72]	@ (8004664 <HAL_RCC_ClockConfig+0x35c>)
 800461a:	5ccb      	ldrb	r3, [r1, r3]
 800461c:	f003 031f 	and.w	r3, r3, #31
 8004620:	fa22 f303 	lsr.w	r3, r2, r3
 8004624:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004626:	4b0e      	ldr	r3, [pc, #56]	@ (8004660 <HAL_RCC_ClockConfig+0x358>)
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	f003 030f 	and.w	r3, r3, #15
 800462e:	4a0d      	ldr	r2, [pc, #52]	@ (8004664 <HAL_RCC_ClockConfig+0x35c>)
 8004630:	5cd3      	ldrb	r3, [r2, r3]
 8004632:	f003 031f 	and.w	r3, r3, #31
 8004636:	693a      	ldr	r2, [r7, #16]
 8004638:	fa22 f303 	lsr.w	r3, r2, r3
 800463c:	4a0a      	ldr	r2, [pc, #40]	@ (8004668 <HAL_RCC_ClockConfig+0x360>)
 800463e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004640:	4a0a      	ldr	r2, [pc, #40]	@ (800466c <HAL_RCC_ClockConfig+0x364>)
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004646:	4b0a      	ldr	r3, [pc, #40]	@ (8004670 <HAL_RCC_ClockConfig+0x368>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4618      	mov	r0, r3
 800464c:	f7fc ff12 	bl	8001474 <HAL_InitTick>
 8004650:	4603      	mov	r3, r0
 8004652:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004654:	7bfb      	ldrb	r3, [r7, #15]
}
 8004656:	4618      	mov	r0, r3
 8004658:	3718      	adds	r7, #24
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	58024400 	.word	0x58024400
 8004664:	0800b2ac 	.word	0x0800b2ac
 8004668:	24000014 	.word	0x24000014
 800466c:	24000010 	.word	0x24000010
 8004670:	24000018 	.word	0x24000018

08004674 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004674:	b480      	push	{r7}
 8004676:	b089      	sub	sp, #36	@ 0x24
 8004678:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800467a:	4bb3      	ldr	r3, [pc, #716]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004682:	2b18      	cmp	r3, #24
 8004684:	f200 8155 	bhi.w	8004932 <HAL_RCC_GetSysClockFreq+0x2be>
 8004688:	a201      	add	r2, pc, #4	@ (adr r2, 8004690 <HAL_RCC_GetSysClockFreq+0x1c>)
 800468a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800468e:	bf00      	nop
 8004690:	080046f5 	.word	0x080046f5
 8004694:	08004933 	.word	0x08004933
 8004698:	08004933 	.word	0x08004933
 800469c:	08004933 	.word	0x08004933
 80046a0:	08004933 	.word	0x08004933
 80046a4:	08004933 	.word	0x08004933
 80046a8:	08004933 	.word	0x08004933
 80046ac:	08004933 	.word	0x08004933
 80046b0:	0800471b 	.word	0x0800471b
 80046b4:	08004933 	.word	0x08004933
 80046b8:	08004933 	.word	0x08004933
 80046bc:	08004933 	.word	0x08004933
 80046c0:	08004933 	.word	0x08004933
 80046c4:	08004933 	.word	0x08004933
 80046c8:	08004933 	.word	0x08004933
 80046cc:	08004933 	.word	0x08004933
 80046d0:	08004721 	.word	0x08004721
 80046d4:	08004933 	.word	0x08004933
 80046d8:	08004933 	.word	0x08004933
 80046dc:	08004933 	.word	0x08004933
 80046e0:	08004933 	.word	0x08004933
 80046e4:	08004933 	.word	0x08004933
 80046e8:	08004933 	.word	0x08004933
 80046ec:	08004933 	.word	0x08004933
 80046f0:	08004727 	.word	0x08004727
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80046f4:	4b94      	ldr	r3, [pc, #592]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 0320 	and.w	r3, r3, #32
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d009      	beq.n	8004714 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004700:	4b91      	ldr	r3, [pc, #580]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	08db      	lsrs	r3, r3, #3
 8004706:	f003 0303 	and.w	r3, r3, #3
 800470a:	4a90      	ldr	r2, [pc, #576]	@ (800494c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800470c:	fa22 f303 	lsr.w	r3, r2, r3
 8004710:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004712:	e111      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004714:	4b8d      	ldr	r3, [pc, #564]	@ (800494c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004716:	61bb      	str	r3, [r7, #24]
      break;
 8004718:	e10e      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800471a:	4b8d      	ldr	r3, [pc, #564]	@ (8004950 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800471c:	61bb      	str	r3, [r7, #24]
      break;
 800471e:	e10b      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004720:	4b8c      	ldr	r3, [pc, #560]	@ (8004954 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004722:	61bb      	str	r3, [r7, #24]
      break;
 8004724:	e108      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004726:	4b88      	ldr	r3, [pc, #544]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800472a:	f003 0303 	and.w	r3, r3, #3
 800472e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004730:	4b85      	ldr	r3, [pc, #532]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004732:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004734:	091b      	lsrs	r3, r3, #4
 8004736:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800473a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800473c:	4b82      	ldr	r3, [pc, #520]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800473e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004740:	f003 0301 	and.w	r3, r3, #1
 8004744:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004746:	4b80      	ldr	r3, [pc, #512]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800474a:	08db      	lsrs	r3, r3, #3
 800474c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	fb02 f303 	mul.w	r3, r2, r3
 8004756:	ee07 3a90 	vmov	s15, r3
 800475a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800475e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 80e1 	beq.w	800492c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	2b02      	cmp	r3, #2
 800476e:	f000 8083 	beq.w	8004878 <HAL_RCC_GetSysClockFreq+0x204>
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	2b02      	cmp	r3, #2
 8004776:	f200 80a1 	bhi.w	80048bc <HAL_RCC_GetSysClockFreq+0x248>
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d003      	beq.n	8004788 <HAL_RCC_GetSysClockFreq+0x114>
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	2b01      	cmp	r3, #1
 8004784:	d056      	beq.n	8004834 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004786:	e099      	b.n	80048bc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004788:	4b6f      	ldr	r3, [pc, #444]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0320 	and.w	r3, r3, #32
 8004790:	2b00      	cmp	r3, #0
 8004792:	d02d      	beq.n	80047f0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004794:	4b6c      	ldr	r3, [pc, #432]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	08db      	lsrs	r3, r3, #3
 800479a:	f003 0303 	and.w	r3, r3, #3
 800479e:	4a6b      	ldr	r2, [pc, #428]	@ (800494c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80047a0:	fa22 f303 	lsr.w	r3, r2, r3
 80047a4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	ee07 3a90 	vmov	s15, r3
 80047ac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	ee07 3a90 	vmov	s15, r3
 80047b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80047be:	4b62      	ldr	r3, [pc, #392]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80047c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047c6:	ee07 3a90 	vmov	s15, r3
 80047ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80047ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80047d2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004958 <HAL_RCC_GetSysClockFreq+0x2e4>
 80047d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80047da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80047de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80047e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80047e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047ea:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80047ee:	e087      	b.n	8004900 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	ee07 3a90 	vmov	s15, r3
 80047f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047fa:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800495c <HAL_RCC_GetSysClockFreq+0x2e8>
 80047fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004802:	4b51      	ldr	r3, [pc, #324]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004806:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800480a:	ee07 3a90 	vmov	s15, r3
 800480e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004812:	ed97 6a02 	vldr	s12, [r7, #8]
 8004816:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004958 <HAL_RCC_GetSysClockFreq+0x2e4>
 800481a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800481e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004822:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004826:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800482a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800482e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004832:	e065      	b.n	8004900 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	ee07 3a90 	vmov	s15, r3
 800483a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800483e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004960 <HAL_RCC_GetSysClockFreq+0x2ec>
 8004842:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004846:	4b40      	ldr	r3, [pc, #256]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800484a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800484e:	ee07 3a90 	vmov	s15, r3
 8004852:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004856:	ed97 6a02 	vldr	s12, [r7, #8]
 800485a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004958 <HAL_RCC_GetSysClockFreq+0x2e4>
 800485e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004862:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004866:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800486a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800486e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004872:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004876:	e043      	b.n	8004900 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	ee07 3a90 	vmov	s15, r3
 800487e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004882:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004964 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004886:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800488a:	4b2f      	ldr	r3, [pc, #188]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800488c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004892:	ee07 3a90 	vmov	s15, r3
 8004896:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800489a:	ed97 6a02 	vldr	s12, [r7, #8]
 800489e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004958 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048b6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80048ba:	e021      	b.n	8004900 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	ee07 3a90 	vmov	s15, r3
 80048c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048c6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004960 <HAL_RCC_GetSysClockFreq+0x2ec>
 80048ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048ce:	4b1e      	ldr	r3, [pc, #120]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048d6:	ee07 3a90 	vmov	s15, r3
 80048da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048de:	ed97 6a02 	vldr	s12, [r7, #8]
 80048e2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004958 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048fa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80048fe:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004900:	4b11      	ldr	r3, [pc, #68]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004904:	0a5b      	lsrs	r3, r3, #9
 8004906:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800490a:	3301      	adds	r3, #1
 800490c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	ee07 3a90 	vmov	s15, r3
 8004914:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004918:	edd7 6a07 	vldr	s13, [r7, #28]
 800491c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004920:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004924:	ee17 3a90 	vmov	r3, s15
 8004928:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800492a:	e005      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800492c:	2300      	movs	r3, #0
 800492e:	61bb      	str	r3, [r7, #24]
      break;
 8004930:	e002      	b.n	8004938 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004932:	4b07      	ldr	r3, [pc, #28]	@ (8004950 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004934:	61bb      	str	r3, [r7, #24]
      break;
 8004936:	bf00      	nop
  }

  return sysclockfreq;
 8004938:	69bb      	ldr	r3, [r7, #24]
}
 800493a:	4618      	mov	r0, r3
 800493c:	3724      	adds	r7, #36	@ 0x24
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr
 8004946:	bf00      	nop
 8004948:	58024400 	.word	0x58024400
 800494c:	03d09000 	.word	0x03d09000
 8004950:	003d0900 	.word	0x003d0900
 8004954:	017d7840 	.word	0x017d7840
 8004958:	46000000 	.word	0x46000000
 800495c:	4c742400 	.word	0x4c742400
 8004960:	4a742400 	.word	0x4a742400
 8004964:	4bbebc20 	.word	0x4bbebc20

08004968 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b082      	sub	sp, #8
 800496c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800496e:	f7ff fe81 	bl	8004674 <HAL_RCC_GetSysClockFreq>
 8004972:	4602      	mov	r2, r0
 8004974:	4b10      	ldr	r3, [pc, #64]	@ (80049b8 <HAL_RCC_GetHCLKFreq+0x50>)
 8004976:	699b      	ldr	r3, [r3, #24]
 8004978:	0a1b      	lsrs	r3, r3, #8
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	490f      	ldr	r1, [pc, #60]	@ (80049bc <HAL_RCC_GetHCLKFreq+0x54>)
 8004980:	5ccb      	ldrb	r3, [r1, r3]
 8004982:	f003 031f 	and.w	r3, r3, #31
 8004986:	fa22 f303 	lsr.w	r3, r2, r3
 800498a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800498c:	4b0a      	ldr	r3, [pc, #40]	@ (80049b8 <HAL_RCC_GetHCLKFreq+0x50>)
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	f003 030f 	and.w	r3, r3, #15
 8004994:	4a09      	ldr	r2, [pc, #36]	@ (80049bc <HAL_RCC_GetHCLKFreq+0x54>)
 8004996:	5cd3      	ldrb	r3, [r2, r3]
 8004998:	f003 031f 	and.w	r3, r3, #31
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	fa22 f303 	lsr.w	r3, r2, r3
 80049a2:	4a07      	ldr	r2, [pc, #28]	@ (80049c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80049a4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80049a6:	4a07      	ldr	r2, [pc, #28]	@ (80049c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80049ac:	4b04      	ldr	r3, [pc, #16]	@ (80049c0 <HAL_RCC_GetHCLKFreq+0x58>)
 80049ae:	681b      	ldr	r3, [r3, #0]
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3708      	adds	r7, #8
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}
 80049b8:	58024400 	.word	0x58024400
 80049bc:	0800b2ac 	.word	0x0800b2ac
 80049c0:	24000014 	.word	0x24000014
 80049c4:	24000010 	.word	0x24000010

080049c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80049cc:	f7ff ffcc 	bl	8004968 <HAL_RCC_GetHCLKFreq>
 80049d0:	4602      	mov	r2, r0
 80049d2:	4b06      	ldr	r3, [pc, #24]	@ (80049ec <HAL_RCC_GetPCLK1Freq+0x24>)
 80049d4:	69db      	ldr	r3, [r3, #28]
 80049d6:	091b      	lsrs	r3, r3, #4
 80049d8:	f003 0307 	and.w	r3, r3, #7
 80049dc:	4904      	ldr	r1, [pc, #16]	@ (80049f0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80049de:	5ccb      	ldrb	r3, [r1, r3]
 80049e0:	f003 031f 	and.w	r3, r3, #31
 80049e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	bd80      	pop	{r7, pc}
 80049ec:	58024400 	.word	0x58024400
 80049f0:	0800b2ac 	.word	0x0800b2ac

080049f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80049f8:	f7ff ffb6 	bl	8004968 <HAL_RCC_GetHCLKFreq>
 80049fc:	4602      	mov	r2, r0
 80049fe:	4b06      	ldr	r3, [pc, #24]	@ (8004a18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004a00:	69db      	ldr	r3, [r3, #28]
 8004a02:	0a1b      	lsrs	r3, r3, #8
 8004a04:	f003 0307 	and.w	r3, r3, #7
 8004a08:	4904      	ldr	r1, [pc, #16]	@ (8004a1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8004a0a:	5ccb      	ldrb	r3, [r1, r3]
 8004a0c:	f003 031f 	and.w	r3, r3, #31
 8004a10:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	bd80      	pop	{r7, pc}
 8004a18:	58024400 	.word	0x58024400
 8004a1c:	0800b2ac 	.word	0x0800b2ac

08004a20 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004a20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a24:	b0c6      	sub	sp, #280	@ 0x118
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004a32:	2300      	movs	r3, #0
 8004a34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004a38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a40:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004a44:	2500      	movs	r5, #0
 8004a46:	ea54 0305 	orrs.w	r3, r4, r5
 8004a4a:	d049      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004a4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a52:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a56:	d02f      	beq.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004a58:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004a5c:	d828      	bhi.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004a5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a62:	d01a      	beq.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004a68:	d822      	bhi.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004a6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a72:	d007      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004a74:	e01c      	b.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a76:	4bab      	ldr	r3, [pc, #684]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a7a:	4aaa      	ldr	r2, [pc, #680]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004a7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a80:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a82:	e01a      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a88:	3308      	adds	r3, #8
 8004a8a:	2102      	movs	r1, #2
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	f002 fa49 	bl	8006f24 <RCCEx_PLL2_Config>
 8004a92:	4603      	mov	r3, r0
 8004a94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004a98:	e00f      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a9e:	3328      	adds	r3, #40	@ 0x28
 8004aa0:	2102      	movs	r1, #2
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f002 faf0 	bl	8007088 <RCCEx_PLL3_Config>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004aae:	e004      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004ab0:	2301      	movs	r3, #1
 8004ab2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ab6:	e000      	b.n	8004aba <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004ab8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004aba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d10a      	bne.n	8004ad8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004ac2:	4b98      	ldr	r3, [pc, #608]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004ac4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ac6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004aca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ace:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004ad0:	4a94      	ldr	r2, [pc, #592]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004ad2:	430b      	orrs	r3, r1
 8004ad4:	6513      	str	r3, [r2, #80]	@ 0x50
 8004ad6:	e003      	b.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ad8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004adc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004ae0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ae8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004aec:	f04f 0900 	mov.w	r9, #0
 8004af0:	ea58 0309 	orrs.w	r3, r8, r9
 8004af4:	d047      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004af6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004afc:	2b04      	cmp	r3, #4
 8004afe:	d82a      	bhi.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004b00:	a201      	add	r2, pc, #4	@ (adr r2, 8004b08 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b06:	bf00      	nop
 8004b08:	08004b1d 	.word	0x08004b1d
 8004b0c:	08004b2b 	.word	0x08004b2b
 8004b10:	08004b41 	.word	0x08004b41
 8004b14:	08004b5f 	.word	0x08004b5f
 8004b18:	08004b5f 	.word	0x08004b5f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b1c:	4b81      	ldr	r3, [pc, #516]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b20:	4a80      	ldr	r2, [pc, #512]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004b22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b28:	e01a      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004b2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b2e:	3308      	adds	r3, #8
 8004b30:	2100      	movs	r1, #0
 8004b32:	4618      	mov	r0, r3
 8004b34:	f002 f9f6 	bl	8006f24 <RCCEx_PLL2_Config>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b3e:	e00f      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004b40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b44:	3328      	adds	r3, #40	@ 0x28
 8004b46:	2100      	movs	r1, #0
 8004b48:	4618      	mov	r0, r3
 8004b4a:	f002 fa9d 	bl	8007088 <RCCEx_PLL3_Config>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004b54:	e004      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b5c:	e000      	b.n	8004b60 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004b5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d10a      	bne.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b68:	4b6e      	ldr	r3, [pc, #440]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004b6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b6c:	f023 0107 	bic.w	r1, r3, #7
 8004b70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b76:	4a6b      	ldr	r2, [pc, #428]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004b78:	430b      	orrs	r3, r1
 8004b7a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b7c:	e003      	b.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b7e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b82:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004b86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b8e:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8004b92:	f04f 0b00 	mov.w	fp, #0
 8004b96:	ea5a 030b 	orrs.w	r3, sl, fp
 8004b9a:	d05b      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ba0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004ba4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004ba8:	d03b      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8004baa:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004bae:	d834      	bhi.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004bb0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004bb4:	d037      	beq.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004bb6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004bba:	d82e      	bhi.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004bbc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004bc0:	d033      	beq.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004bc2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004bc6:	d828      	bhi.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004bc8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bcc:	d01a      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8004bce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004bd2:	d822      	bhi.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d003      	beq.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8004bd8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004bdc:	d007      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8004bde:	e01c      	b.n	8004c1a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004be0:	4b50      	ldr	r3, [pc, #320]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be4:	4a4f      	ldr	r2, [pc, #316]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004be6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004bec:	e01e      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004bee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bf2:	3308      	adds	r3, #8
 8004bf4:	2100      	movs	r1, #0
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f002 f994 	bl	8006f24 <RCCEx_PLL2_Config>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004c02:	e013      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c08:	3328      	adds	r3, #40	@ 0x28
 8004c0a:	2100      	movs	r1, #0
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	f002 fa3b 	bl	8007088 <RCCEx_PLL3_Config>
 8004c12:	4603      	mov	r3, r0
 8004c14:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c18:	e008      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004c1a:	2301      	movs	r3, #1
 8004c1c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004c20:	e004      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004c22:	bf00      	nop
 8004c24:	e002      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004c26:	bf00      	nop
 8004c28:	e000      	b.n	8004c2c <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004c2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d10b      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004c34:	4b3b      	ldr	r3, [pc, #236]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c38:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004c3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c40:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004c44:	4a37      	ldr	r2, [pc, #220]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004c46:	430b      	orrs	r3, r1
 8004c48:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c4a:	e003      	b.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c50:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004c54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5c:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004c60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004c64:	2300      	movs	r3, #0
 8004c66:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004c6a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004c6e:	460b      	mov	r3, r1
 8004c70:	4313      	orrs	r3, r2
 8004c72:	d05d      	beq.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004c74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c78:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004c7c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004c80:	d03b      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8004c82:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004c86:	d834      	bhi.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004c88:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c8c:	d037      	beq.n	8004cfe <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8004c8e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c92:	d82e      	bhi.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004c94:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004c98:	d033      	beq.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8004c9a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004c9e:	d828      	bhi.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004ca0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ca4:	d01a      	beq.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8004ca6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004caa:	d822      	bhi.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d003      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004cb0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004cb4:	d007      	beq.n	8004cc6 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004cb6:	e01c      	b.n	8004cf2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cbc:	4a19      	ldr	r2, [pc, #100]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004cbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cc4:	e01e      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cca:	3308      	adds	r3, #8
 8004ccc:	2100      	movs	r1, #0
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f002 f928 	bl	8006f24 <RCCEx_PLL2_Config>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004cda:	e013      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004cdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ce0:	3328      	adds	r3, #40	@ 0x28
 8004ce2:	2100      	movs	r1, #0
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f002 f9cf 	bl	8007088 <RCCEx_PLL3_Config>
 8004cea:	4603      	mov	r3, r0
 8004cec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cf0:	e008      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004cf8:	e004      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004cfa:	bf00      	nop
 8004cfc:	e002      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004cfe:	bf00      	nop
 8004d00:	e000      	b.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004d02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d10d      	bne.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004d0c:	4b05      	ldr	r3, [pc, #20]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d10:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004d14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d18:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004d1c:	4a01      	ldr	r2, [pc, #4]	@ (8004d24 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004d1e:	430b      	orrs	r3, r1
 8004d20:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d22:	e005      	b.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004d24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d2c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004d30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d38:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004d3c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004d40:	2300      	movs	r3, #0
 8004d42:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004d46:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004d4a:	460b      	mov	r3, r1
 8004d4c:	4313      	orrs	r3, r2
 8004d4e:	d03a      	beq.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d56:	2b30      	cmp	r3, #48	@ 0x30
 8004d58:	d01f      	beq.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8004d5a:	2b30      	cmp	r3, #48	@ 0x30
 8004d5c:	d819      	bhi.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004d5e:	2b20      	cmp	r3, #32
 8004d60:	d00c      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004d62:	2b20      	cmp	r3, #32
 8004d64:	d815      	bhi.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d019      	beq.n	8004d9e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004d6a:	2b10      	cmp	r3, #16
 8004d6c:	d111      	bne.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004d6e:	4baa      	ldr	r3, [pc, #680]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d72:	4aa9      	ldr	r2, [pc, #676]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004d74:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d78:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004d7a:	e011      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004d7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d80:	3308      	adds	r3, #8
 8004d82:	2102      	movs	r1, #2
 8004d84:	4618      	mov	r0, r3
 8004d86:	f002 f8cd 	bl	8006f24 <RCCEx_PLL2_Config>
 8004d8a:	4603      	mov	r3, r0
 8004d8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004d90:	e006      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d98:	e002      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004d9a:	bf00      	nop
 8004d9c:	e000      	b.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004d9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004da0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d10a      	bne.n	8004dbe <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004da8:	4b9b      	ldr	r3, [pc, #620]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004daa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004dac:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004db0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004db6:	4a98      	ldr	r2, [pc, #608]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004db8:	430b      	orrs	r3, r1
 8004dba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004dbc:	e003      	b.n	8004dc6 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dbe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004dc2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004dc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dce:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004dd2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004ddc:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004de0:	460b      	mov	r3, r1
 8004de2:	4313      	orrs	r3, r2
 8004de4:	d051      	beq.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004de6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004df0:	d035      	beq.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8004df2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004df6:	d82e      	bhi.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004df8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004dfc:	d031      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8004dfe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004e02:	d828      	bhi.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004e04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e08:	d01a      	beq.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004e0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e0e:	d822      	bhi.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8004e14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e18:	d007      	beq.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8004e1a:	e01c      	b.n	8004e56 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e1c:	4b7e      	ldr	r3, [pc, #504]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e20:	4a7d      	ldr	r2, [pc, #500]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004e22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004e28:	e01c      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e2e:	3308      	adds	r3, #8
 8004e30:	2100      	movs	r1, #0
 8004e32:	4618      	mov	r0, r3
 8004e34:	f002 f876 	bl	8006f24 <RCCEx_PLL2_Config>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004e3e:	e011      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e44:	3328      	adds	r3, #40	@ 0x28
 8004e46:	2100      	movs	r1, #0
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f002 f91d 	bl	8007088 <RCCEx_PLL3_Config>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004e54:	e006      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004e5c:	e002      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004e5e:	bf00      	nop
 8004e60:	e000      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004e62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d10a      	bne.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004e6c:	4b6a      	ldr	r3, [pc, #424]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004e6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e70:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004e74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e78:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e7a:	4a67      	ldr	r2, [pc, #412]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004e7c:	430b      	orrs	r3, r1
 8004e7e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004e80:	e003      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004e8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e92:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004e96:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ea0:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	d053      	beq.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004eaa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004eb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004eb4:	d033      	beq.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8004eb6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004eba:	d82c      	bhi.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004ebc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ec0:	d02f      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8004ec2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ec6:	d826      	bhi.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004ec8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004ecc:	d02b      	beq.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8004ece:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004ed2:	d820      	bhi.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004ed4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ed8:	d012      	beq.n	8004f00 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8004eda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ede:	d81a      	bhi.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d022      	beq.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004ee4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ee8:	d115      	bne.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004eea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004eee:	3308      	adds	r3, #8
 8004ef0:	2101      	movs	r1, #1
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f002 f816 	bl	8006f24 <RCCEx_PLL2_Config>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004efe:	e015      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f04:	3328      	adds	r3, #40	@ 0x28
 8004f06:	2101      	movs	r1, #1
 8004f08:	4618      	mov	r0, r3
 8004f0a:	f002 f8bd 	bl	8007088 <RCCEx_PLL3_Config>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004f14:	e00a      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004f1c:	e006      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004f1e:	bf00      	nop
 8004f20:	e004      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004f22:	bf00      	nop
 8004f24:	e002      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004f26:	bf00      	nop
 8004f28:	e000      	b.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004f2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d10a      	bne.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004f34:	4b38      	ldr	r3, [pc, #224]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f38:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004f3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f42:	4a35      	ldr	r2, [pc, #212]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004f44:	430b      	orrs	r3, r1
 8004f46:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f48:	e003      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f4a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f4e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004f52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f5a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004f5e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004f62:	2300      	movs	r3, #0
 8004f64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004f68:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	d058      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004f72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f76:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004f7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f7e:	d033      	beq.n	8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004f80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f84:	d82c      	bhi.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004f86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f8a:	d02f      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f90:	d826      	bhi.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004f92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f96:	d02b      	beq.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004f98:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004f9c:	d820      	bhi.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004f9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fa2:	d012      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8004fa4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004fa8:	d81a      	bhi.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d022      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004fae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004fb2:	d115      	bne.n	8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004fb4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fb8:	3308      	adds	r3, #8
 8004fba:	2101      	movs	r1, #1
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f001 ffb1 	bl	8006f24 <RCCEx_PLL2_Config>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004fc8:	e015      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004fca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fce:	3328      	adds	r3, #40	@ 0x28
 8004fd0:	2101      	movs	r1, #1
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f002 f858 	bl	8007088 <RCCEx_PLL3_Config>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004fde:	e00a      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004fe6:	e006      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004fe8:	bf00      	nop
 8004fea:	e004      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004fec:	bf00      	nop
 8004fee:	e002      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004ff0:	bf00      	nop
 8004ff2:	e000      	b.n	8004ff6 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8004ff4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ff6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d10e      	bne.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004ffe:	4b06      	ldr	r3, [pc, #24]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005002:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005006:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800500a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800500e:	4a02      	ldr	r2, [pc, #8]	@ (8005018 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005010:	430b      	orrs	r3, r1
 8005012:	6593      	str	r3, [r2, #88]	@ 0x58
 8005014:	e006      	b.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8005016:	bf00      	nop
 8005018:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800501c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005020:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005024:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800502c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8005030:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005034:	2300      	movs	r3, #0
 8005036:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800503a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800503e:	460b      	mov	r3, r1
 8005040:	4313      	orrs	r3, r2
 8005042:	d037      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005044:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005048:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800504a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800504e:	d00e      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8005050:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005054:	d816      	bhi.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8005056:	2b00      	cmp	r3, #0
 8005058:	d018      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800505a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800505e:	d111      	bne.n	8005084 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005060:	4bc4      	ldr	r3, [pc, #784]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005064:	4ac3      	ldr	r2, [pc, #780]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005066:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800506a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800506c:	e00f      	b.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800506e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005072:	3308      	adds	r3, #8
 8005074:	2101      	movs	r1, #1
 8005076:	4618      	mov	r0, r3
 8005078:	f001 ff54 	bl	8006f24 <RCCEx_PLL2_Config>
 800507c:	4603      	mov	r3, r0
 800507e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005082:	e004      	b.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800508a:	e000      	b.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800508c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800508e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005092:	2b00      	cmp	r3, #0
 8005094:	d10a      	bne.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005096:	4bb7      	ldr	r3, [pc, #732]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005098:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800509a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800509e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050a4:	4ab3      	ldr	r2, [pc, #716]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80050a6:	430b      	orrs	r3, r1
 80050a8:	6513      	str	r3, [r2, #80]	@ 0x50
 80050aa:	e003      	b.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80050b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80050b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050bc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80050c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80050c4:	2300      	movs	r3, #0
 80050c6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80050ca:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80050ce:	460b      	mov	r3, r1
 80050d0:	4313      	orrs	r3, r2
 80050d2:	d039      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80050d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050da:	2b03      	cmp	r3, #3
 80050dc:	d81c      	bhi.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80050de:	a201      	add	r2, pc, #4	@ (adr r2, 80050e4 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80050e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050e4:	08005121 	.word	0x08005121
 80050e8:	080050f5 	.word	0x080050f5
 80050ec:	08005103 	.word	0x08005103
 80050f0:	08005121 	.word	0x08005121
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80050f4:	4b9f      	ldr	r3, [pc, #636]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80050f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f8:	4a9e      	ldr	r2, [pc, #632]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80050fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80050fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005100:	e00f      	b.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005102:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005106:	3308      	adds	r3, #8
 8005108:	2102      	movs	r1, #2
 800510a:	4618      	mov	r0, r3
 800510c:	f001 ff0a 	bl	8006f24 <RCCEx_PLL2_Config>
 8005110:	4603      	mov	r3, r0
 8005112:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005116:	e004      	b.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800511e:	e000      	b.n	8005122 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8005120:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005122:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005126:	2b00      	cmp	r3, #0
 8005128:	d10a      	bne.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800512a:	4b92      	ldr	r3, [pc, #584]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800512c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800512e:	f023 0103 	bic.w	r1, r3, #3
 8005132:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005136:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005138:	4a8e      	ldr	r2, [pc, #568]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800513a:	430b      	orrs	r3, r1
 800513c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800513e:	e003      	b.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005140:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005144:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005148:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800514c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005150:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005154:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005158:	2300      	movs	r3, #0
 800515a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800515e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005162:	460b      	mov	r3, r1
 8005164:	4313      	orrs	r3, r2
 8005166:	f000 8099 	beq.w	800529c <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800516a:	4b83      	ldr	r3, [pc, #524]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a82      	ldr	r2, [pc, #520]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005170:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005174:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005176:	f7fc f9c7 	bl	8001508 <HAL_GetTick>
 800517a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800517e:	e00b      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005180:	f7fc f9c2 	bl	8001508 <HAL_GetTick>
 8005184:	4602      	mov	r2, r0
 8005186:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	2b64      	cmp	r3, #100	@ 0x64
 800518e:	d903      	bls.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005196:	e005      	b.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005198:	4b77      	ldr	r3, [pc, #476]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d0ed      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80051a4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d173      	bne.n	8005294 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80051ac:	4b71      	ldr	r3, [pc, #452]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051ae:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80051b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051b4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051b8:	4053      	eors	r3, r2
 80051ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d015      	beq.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80051c2:	4b6c      	ldr	r3, [pc, #432]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051ca:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80051ce:	4b69      	ldr	r3, [pc, #420]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051d2:	4a68      	ldr	r2, [pc, #416]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051d8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80051da:	4b66      	ldr	r3, [pc, #408]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051de:	4a65      	ldr	r2, [pc, #404]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051e4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80051e6:	4a63      	ldr	r2, [pc, #396]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80051ec:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80051ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80051f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051fa:	d118      	bne.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051fc:	f7fc f984 	bl	8001508 <HAL_GetTick>
 8005200:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005204:	e00d      	b.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005206:	f7fc f97f 	bl	8001508 <HAL_GetTick>
 800520a:	4602      	mov	r2, r0
 800520c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005210:	1ad2      	subs	r2, r2, r3
 8005212:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005216:	429a      	cmp	r2, r3
 8005218:	d903      	bls.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8005220:	e005      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005222:	4b54      	ldr	r3, [pc, #336]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005224:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005226:	f003 0302 	and.w	r3, r3, #2
 800522a:	2b00      	cmp	r3, #0
 800522c:	d0eb      	beq.n	8005206 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800522e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005232:	2b00      	cmp	r3, #0
 8005234:	d129      	bne.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005236:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800523a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800523e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005242:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005246:	d10e      	bne.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8005248:	4b4a      	ldr	r3, [pc, #296]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800524a:	691b      	ldr	r3, [r3, #16]
 800524c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005250:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005254:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005258:	091a      	lsrs	r2, r3, #4
 800525a:	4b48      	ldr	r3, [pc, #288]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800525c:	4013      	ands	r3, r2
 800525e:	4a45      	ldr	r2, [pc, #276]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005260:	430b      	orrs	r3, r1
 8005262:	6113      	str	r3, [r2, #16]
 8005264:	e005      	b.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005266:	4b43      	ldr	r3, [pc, #268]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	4a42      	ldr	r2, [pc, #264]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800526c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005270:	6113      	str	r3, [r2, #16]
 8005272:	4b40      	ldr	r3, [pc, #256]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005274:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800527a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800527e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005282:	4a3c      	ldr	r2, [pc, #240]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005284:	430b      	orrs	r3, r1
 8005286:	6713      	str	r3, [r2, #112]	@ 0x70
 8005288:	e008      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800528a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800528e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 8005292:	e003      	b.n	800529c <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005294:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005298:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800529c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052a4:	f002 0301 	and.w	r3, r2, #1
 80052a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80052ac:	2300      	movs	r3, #0
 80052ae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80052b2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80052b6:	460b      	mov	r3, r1
 80052b8:	4313      	orrs	r3, r2
 80052ba:	f000 808f 	beq.w	80053dc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80052be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80052c4:	2b28      	cmp	r3, #40	@ 0x28
 80052c6:	d871      	bhi.n	80053ac <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80052c8:	a201      	add	r2, pc, #4	@ (adr r2, 80052d0 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80052ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ce:	bf00      	nop
 80052d0:	080053b5 	.word	0x080053b5
 80052d4:	080053ad 	.word	0x080053ad
 80052d8:	080053ad 	.word	0x080053ad
 80052dc:	080053ad 	.word	0x080053ad
 80052e0:	080053ad 	.word	0x080053ad
 80052e4:	080053ad 	.word	0x080053ad
 80052e8:	080053ad 	.word	0x080053ad
 80052ec:	080053ad 	.word	0x080053ad
 80052f0:	08005381 	.word	0x08005381
 80052f4:	080053ad 	.word	0x080053ad
 80052f8:	080053ad 	.word	0x080053ad
 80052fc:	080053ad 	.word	0x080053ad
 8005300:	080053ad 	.word	0x080053ad
 8005304:	080053ad 	.word	0x080053ad
 8005308:	080053ad 	.word	0x080053ad
 800530c:	080053ad 	.word	0x080053ad
 8005310:	08005397 	.word	0x08005397
 8005314:	080053ad 	.word	0x080053ad
 8005318:	080053ad 	.word	0x080053ad
 800531c:	080053ad 	.word	0x080053ad
 8005320:	080053ad 	.word	0x080053ad
 8005324:	080053ad 	.word	0x080053ad
 8005328:	080053ad 	.word	0x080053ad
 800532c:	080053ad 	.word	0x080053ad
 8005330:	080053b5 	.word	0x080053b5
 8005334:	080053ad 	.word	0x080053ad
 8005338:	080053ad 	.word	0x080053ad
 800533c:	080053ad 	.word	0x080053ad
 8005340:	080053ad 	.word	0x080053ad
 8005344:	080053ad 	.word	0x080053ad
 8005348:	080053ad 	.word	0x080053ad
 800534c:	080053ad 	.word	0x080053ad
 8005350:	080053b5 	.word	0x080053b5
 8005354:	080053ad 	.word	0x080053ad
 8005358:	080053ad 	.word	0x080053ad
 800535c:	080053ad 	.word	0x080053ad
 8005360:	080053ad 	.word	0x080053ad
 8005364:	080053ad 	.word	0x080053ad
 8005368:	080053ad 	.word	0x080053ad
 800536c:	080053ad 	.word	0x080053ad
 8005370:	080053b5 	.word	0x080053b5
 8005374:	58024400 	.word	0x58024400
 8005378:	58024800 	.word	0x58024800
 800537c:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005380:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005384:	3308      	adds	r3, #8
 8005386:	2101      	movs	r1, #1
 8005388:	4618      	mov	r0, r3
 800538a:	f001 fdcb 	bl	8006f24 <RCCEx_PLL2_Config>
 800538e:	4603      	mov	r3, r0
 8005390:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005394:	e00f      	b.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005396:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800539a:	3328      	adds	r3, #40	@ 0x28
 800539c:	2101      	movs	r1, #1
 800539e:	4618      	mov	r0, r3
 80053a0:	f001 fe72 	bl	8007088 <RCCEx_PLL3_Config>
 80053a4:	4603      	mov	r3, r0
 80053a6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80053aa:	e004      	b.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053ac:	2301      	movs	r3, #1
 80053ae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80053b2:	e000      	b.n	80053b6 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80053b4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053b6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d10a      	bne.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80053be:	4bbf      	ldr	r3, [pc, #764]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80053c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053c2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80053c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053cc:	4abb      	ldr	r2, [pc, #748]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80053ce:	430b      	orrs	r3, r1
 80053d0:	6553      	str	r3, [r2, #84]	@ 0x54
 80053d2:	e003      	b.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80053d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80053dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e4:	f002 0302 	and.w	r3, r2, #2
 80053e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80053ec:	2300      	movs	r3, #0
 80053ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80053f2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80053f6:	460b      	mov	r3, r1
 80053f8:	4313      	orrs	r3, r2
 80053fa:	d041      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80053fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005400:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005402:	2b05      	cmp	r3, #5
 8005404:	d824      	bhi.n	8005450 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8005406:	a201      	add	r2, pc, #4	@ (adr r2, 800540c <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8005408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800540c:	08005459 	.word	0x08005459
 8005410:	08005425 	.word	0x08005425
 8005414:	0800543b 	.word	0x0800543b
 8005418:	08005459 	.word	0x08005459
 800541c:	08005459 	.word	0x08005459
 8005420:	08005459 	.word	0x08005459
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005424:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005428:	3308      	adds	r3, #8
 800542a:	2101      	movs	r1, #1
 800542c:	4618      	mov	r0, r3
 800542e:	f001 fd79 	bl	8006f24 <RCCEx_PLL2_Config>
 8005432:	4603      	mov	r3, r0
 8005434:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005438:	e00f      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800543a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800543e:	3328      	adds	r3, #40	@ 0x28
 8005440:	2101      	movs	r1, #1
 8005442:	4618      	mov	r0, r3
 8005444:	f001 fe20 	bl	8007088 <RCCEx_PLL3_Config>
 8005448:	4603      	mov	r3, r0
 800544a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800544e:	e004      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005450:	2301      	movs	r3, #1
 8005452:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005456:	e000      	b.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8005458:	bf00      	nop
    }

    if (ret == HAL_OK)
 800545a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800545e:	2b00      	cmp	r3, #0
 8005460:	d10a      	bne.n	8005478 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005462:	4b96      	ldr	r3, [pc, #600]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005466:	f023 0107 	bic.w	r1, r3, #7
 800546a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800546e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005470:	4a92      	ldr	r2, [pc, #584]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005472:	430b      	orrs	r3, r1
 8005474:	6553      	str	r3, [r2, #84]	@ 0x54
 8005476:	e003      	b.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005478:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800547c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005480:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005488:	f002 0304 	and.w	r3, r2, #4
 800548c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005490:	2300      	movs	r3, #0
 8005492:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005496:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800549a:	460b      	mov	r3, r1
 800549c:	4313      	orrs	r3, r2
 800549e:	d044      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80054a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054a8:	2b05      	cmp	r3, #5
 80054aa:	d825      	bhi.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80054ac:	a201      	add	r2, pc, #4	@ (adr r2, 80054b4 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80054ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b2:	bf00      	nop
 80054b4:	08005501 	.word	0x08005501
 80054b8:	080054cd 	.word	0x080054cd
 80054bc:	080054e3 	.word	0x080054e3
 80054c0:	08005501 	.word	0x08005501
 80054c4:	08005501 	.word	0x08005501
 80054c8:	08005501 	.word	0x08005501
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80054cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054d0:	3308      	adds	r3, #8
 80054d2:	2101      	movs	r1, #1
 80054d4:	4618      	mov	r0, r3
 80054d6:	f001 fd25 	bl	8006f24 <RCCEx_PLL2_Config>
 80054da:	4603      	mov	r3, r0
 80054dc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80054e0:	e00f      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80054e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054e6:	3328      	adds	r3, #40	@ 0x28
 80054e8:	2101      	movs	r1, #1
 80054ea:	4618      	mov	r0, r3
 80054ec:	f001 fdcc 	bl	8007088 <RCCEx_PLL3_Config>
 80054f0:	4603      	mov	r3, r0
 80054f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80054f6:	e004      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80054fe:	e000      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8005500:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005502:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10b      	bne.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800550a:	4b6c      	ldr	r3, [pc, #432]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800550c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800550e:	f023 0107 	bic.w	r1, r3, #7
 8005512:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005516:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800551a:	4a68      	ldr	r2, [pc, #416]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800551c:	430b      	orrs	r3, r1
 800551e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005520:	e003      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005522:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005526:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800552a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800552e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005532:	f002 0320 	and.w	r3, r2, #32
 8005536:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800553a:	2300      	movs	r3, #0
 800553c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005540:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005544:	460b      	mov	r3, r1
 8005546:	4313      	orrs	r3, r2
 8005548:	d055      	beq.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800554a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800554e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005552:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005556:	d033      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8005558:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800555c:	d82c      	bhi.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800555e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005562:	d02f      	beq.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8005564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005568:	d826      	bhi.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800556a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800556e:	d02b      	beq.n	80055c8 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8005570:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005574:	d820      	bhi.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005576:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800557a:	d012      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800557c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005580:	d81a      	bhi.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005582:	2b00      	cmp	r3, #0
 8005584:	d022      	beq.n	80055cc <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8005586:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800558a:	d115      	bne.n	80055b8 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800558c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005590:	3308      	adds	r3, #8
 8005592:	2100      	movs	r1, #0
 8005594:	4618      	mov	r0, r3
 8005596:	f001 fcc5 	bl	8006f24 <RCCEx_PLL2_Config>
 800559a:	4603      	mov	r3, r0
 800559c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80055a0:	e015      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80055a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055a6:	3328      	adds	r3, #40	@ 0x28
 80055a8:	2102      	movs	r1, #2
 80055aa:	4618      	mov	r0, r3
 80055ac:	f001 fd6c 	bl	8007088 <RCCEx_PLL3_Config>
 80055b0:	4603      	mov	r3, r0
 80055b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80055b6:	e00a      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80055be:	e006      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80055c0:	bf00      	nop
 80055c2:	e004      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80055c4:	bf00      	nop
 80055c6:	e002      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80055c8:	bf00      	nop
 80055ca:	e000      	b.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80055cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10b      	bne.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80055d6:	4b39      	ldr	r3, [pc, #228]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80055d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055da:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80055de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055e6:	4a35      	ldr	r2, [pc, #212]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80055e8:	430b      	orrs	r3, r1
 80055ea:	6553      	str	r3, [r2, #84]	@ 0x54
 80055ec:	e003      	b.n	80055f6 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80055f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80055f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fe:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005602:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005606:	2300      	movs	r3, #0
 8005608:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800560c:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005610:	460b      	mov	r3, r1
 8005612:	4313      	orrs	r3, r2
 8005614:	d058      	beq.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005616:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800561a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800561e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005622:	d033      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8005624:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005628:	d82c      	bhi.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800562a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800562e:	d02f      	beq.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8005630:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005634:	d826      	bhi.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005636:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800563a:	d02b      	beq.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800563c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005640:	d820      	bhi.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005642:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005646:	d012      	beq.n	800566e <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8005648:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800564c:	d81a      	bhi.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800564e:	2b00      	cmp	r3, #0
 8005650:	d022      	beq.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8005652:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005656:	d115      	bne.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005658:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800565c:	3308      	adds	r3, #8
 800565e:	2100      	movs	r1, #0
 8005660:	4618      	mov	r0, r3
 8005662:	f001 fc5f 	bl	8006f24 <RCCEx_PLL2_Config>
 8005666:	4603      	mov	r3, r0
 8005668:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800566c:	e015      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800566e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005672:	3328      	adds	r3, #40	@ 0x28
 8005674:	2102      	movs	r1, #2
 8005676:	4618      	mov	r0, r3
 8005678:	f001 fd06 	bl	8007088 <RCCEx_PLL3_Config>
 800567c:	4603      	mov	r3, r0
 800567e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005682:	e00a      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800568a:	e006      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800568c:	bf00      	nop
 800568e:	e004      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005690:	bf00      	nop
 8005692:	e002      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005694:	bf00      	nop
 8005696:	e000      	b.n	800569a <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005698:	bf00      	nop
    }

    if (ret == HAL_OK)
 800569a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10e      	bne.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80056a2:	4b06      	ldr	r3, [pc, #24]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80056a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056a6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80056aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80056b2:	4a02      	ldr	r2, [pc, #8]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80056b4:	430b      	orrs	r3, r1
 80056b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80056b8:	e006      	b.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80056ba:	bf00      	nop
 80056bc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80056c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056d0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80056d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80056d8:	2300      	movs	r3, #0
 80056da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80056de:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80056e2:	460b      	mov	r3, r1
 80056e4:	4313      	orrs	r3, r2
 80056e6:	d055      	beq.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80056e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056f0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80056f4:	d033      	beq.n	800575e <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80056f6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80056fa:	d82c      	bhi.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80056fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005700:	d02f      	beq.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8005702:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005706:	d826      	bhi.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005708:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800570c:	d02b      	beq.n	8005766 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800570e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005712:	d820      	bhi.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005714:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005718:	d012      	beq.n	8005740 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800571a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800571e:	d81a      	bhi.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005720:	2b00      	cmp	r3, #0
 8005722:	d022      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005724:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005728:	d115      	bne.n	8005756 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800572a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800572e:	3308      	adds	r3, #8
 8005730:	2100      	movs	r1, #0
 8005732:	4618      	mov	r0, r3
 8005734:	f001 fbf6 	bl	8006f24 <RCCEx_PLL2_Config>
 8005738:	4603      	mov	r3, r0
 800573a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800573e:	e015      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005740:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005744:	3328      	adds	r3, #40	@ 0x28
 8005746:	2102      	movs	r1, #2
 8005748:	4618      	mov	r0, r3
 800574a:	f001 fc9d 	bl	8007088 <RCCEx_PLL3_Config>
 800574e:	4603      	mov	r3, r0
 8005750:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005754:	e00a      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800575c:	e006      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800575e:	bf00      	nop
 8005760:	e004      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005762:	bf00      	nop
 8005764:	e002      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005766:	bf00      	nop
 8005768:	e000      	b.n	800576c <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800576a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800576c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005770:	2b00      	cmp	r3, #0
 8005772:	d10b      	bne.n	800578c <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005774:	4ba0      	ldr	r3, [pc, #640]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005778:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800577c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005780:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005784:	4a9c      	ldr	r2, [pc, #624]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005786:	430b      	orrs	r3, r1
 8005788:	6593      	str	r3, [r2, #88]	@ 0x58
 800578a:	e003      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800578c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005790:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8005794:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800579c:	f002 0308 	and.w	r3, r2, #8
 80057a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80057a4:	2300      	movs	r3, #0
 80057a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80057aa:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80057ae:	460b      	mov	r3, r1
 80057b0:	4313      	orrs	r3, r2
 80057b2:	d01e      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80057b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057c0:	d10c      	bne.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80057c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057c6:	3328      	adds	r3, #40	@ 0x28
 80057c8:	2102      	movs	r1, #2
 80057ca:	4618      	mov	r0, r3
 80057cc:	f001 fc5c 	bl	8007088 <RCCEx_PLL3_Config>
 80057d0:	4603      	mov	r3, r0
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d002      	beq.n	80057dc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80057dc:	4b86      	ldr	r3, [pc, #536]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80057de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057e0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80057e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057ec:	4a82      	ldr	r2, [pc, #520]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80057ee:	430b      	orrs	r3, r1
 80057f0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80057f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fa:	f002 0310 	and.w	r3, r2, #16
 80057fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005802:	2300      	movs	r3, #0
 8005804:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005808:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800580c:	460b      	mov	r3, r1
 800580e:	4313      	orrs	r3, r2
 8005810:	d01e      	beq.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8005812:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005816:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800581a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800581e:	d10c      	bne.n	800583a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005824:	3328      	adds	r3, #40	@ 0x28
 8005826:	2102      	movs	r1, #2
 8005828:	4618      	mov	r0, r3
 800582a:	f001 fc2d 	bl	8007088 <RCCEx_PLL3_Config>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d002      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8005834:	2301      	movs	r3, #1
 8005836:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800583a:	4b6f      	ldr	r3, [pc, #444]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800583c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800583e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005842:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005846:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800584a:	4a6b      	ldr	r2, [pc, #428]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800584c:	430b      	orrs	r3, r1
 800584e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005850:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005858:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800585c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800585e:	2300      	movs	r3, #0
 8005860:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005862:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005866:	460b      	mov	r3, r1
 8005868:	4313      	orrs	r3, r2
 800586a:	d03e      	beq.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800586c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005870:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005874:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005878:	d022      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800587a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800587e:	d81b      	bhi.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8005880:	2b00      	cmp	r3, #0
 8005882:	d003      	beq.n	800588c <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8005884:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005888:	d00b      	beq.n	80058a2 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800588a:	e015      	b.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800588c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005890:	3308      	adds	r3, #8
 8005892:	2100      	movs	r1, #0
 8005894:	4618      	mov	r0, r3
 8005896:	f001 fb45 	bl	8006f24 <RCCEx_PLL2_Config>
 800589a:	4603      	mov	r3, r0
 800589c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80058a0:	e00f      	b.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80058a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058a6:	3328      	adds	r3, #40	@ 0x28
 80058a8:	2102      	movs	r1, #2
 80058aa:	4618      	mov	r0, r3
 80058ac:	f001 fbec 	bl	8007088 <RCCEx_PLL3_Config>
 80058b0:	4603      	mov	r3, r0
 80058b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80058b6:	e004      	b.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80058be:	e000      	b.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80058c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10b      	bne.n	80058e2 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80058ca:	4b4b      	ldr	r3, [pc, #300]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80058cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ce:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80058d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058d6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80058da:	4a47      	ldr	r2, [pc, #284]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80058dc:	430b      	orrs	r3, r1
 80058de:	6593      	str	r3, [r2, #88]	@ 0x58
 80058e0:	e003      	b.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058e2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80058e6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80058ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80058f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80058f8:	2300      	movs	r3, #0
 80058fa:	677b      	str	r3, [r7, #116]	@ 0x74
 80058fc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005900:	460b      	mov	r3, r1
 8005902:	4313      	orrs	r3, r2
 8005904:	d03b      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005906:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800590a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800590e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005912:	d01f      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8005914:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005918:	d818      	bhi.n	800594c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800591a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800591e:	d003      	beq.n	8005928 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8005920:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005924:	d007      	beq.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8005926:	e011      	b.n	800594c <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005928:	4b33      	ldr	r3, [pc, #204]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800592a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592c:	4a32      	ldr	r2, [pc, #200]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800592e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005932:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005934:	e00f      	b.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005936:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800593a:	3328      	adds	r3, #40	@ 0x28
 800593c:	2101      	movs	r1, #1
 800593e:	4618      	mov	r0, r3
 8005940:	f001 fba2 	bl	8007088 <RCCEx_PLL3_Config>
 8005944:	4603      	mov	r3, r0
 8005946:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800594a:	e004      	b.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005952:	e000      	b.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8005954:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005956:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800595a:	2b00      	cmp	r3, #0
 800595c:	d10b      	bne.n	8005976 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800595e:	4b26      	ldr	r3, [pc, #152]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005962:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005966:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800596a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800596e:	4a22      	ldr	r2, [pc, #136]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005970:	430b      	orrs	r3, r1
 8005972:	6553      	str	r3, [r2, #84]	@ 0x54
 8005974:	e003      	b.n	800597e <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005976:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800597a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800597e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005986:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800598a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800598c:	2300      	movs	r3, #0
 800598e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005990:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005994:	460b      	mov	r3, r1
 8005996:	4313      	orrs	r3, r2
 8005998:	d034      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800599a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800599e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d003      	beq.n	80059ac <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 80059a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059a8:	d007      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 80059aa:	e011      	b.n	80059d0 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059ac:	4b12      	ldr	r3, [pc, #72]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80059ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059b0:	4a11      	ldr	r2, [pc, #68]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80059b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80059b8:	e00e      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80059ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059be:	3308      	adds	r3, #8
 80059c0:	2102      	movs	r1, #2
 80059c2:	4618      	mov	r0, r3
 80059c4:	f001 faae 	bl	8006f24 <RCCEx_PLL2_Config>
 80059c8:	4603      	mov	r3, r0
 80059ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80059ce:	e003      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80059d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d10d      	bne.n	80059fc <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80059e0:	4b05      	ldr	r3, [pc, #20]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80059e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059e4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80059e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059ee:	4a02      	ldr	r2, [pc, #8]	@ (80059f8 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80059f0:	430b      	orrs	r3, r1
 80059f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80059f4:	e006      	b.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 80059f6:	bf00      	nop
 80059f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a00:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005a04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a0c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005a10:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a12:	2300      	movs	r3, #0
 8005a14:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a16:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005a1a:	460b      	mov	r3, r1
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	d00c      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005a20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a24:	3328      	adds	r3, #40	@ 0x28
 8005a26:	2102      	movs	r1, #2
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f001 fb2d 	bl	8007088 <RCCEx_PLL3_Config>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d002      	beq.n	8005a3a <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005a3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a42:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005a46:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a48:	2300      	movs	r3, #0
 8005a4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a4c:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005a50:	460b      	mov	r3, r1
 8005a52:	4313      	orrs	r3, r2
 8005a54:	d036      	beq.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005a56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a60:	d018      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8005a62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005a66:	d811      	bhi.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005a68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a6c:	d014      	beq.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8005a6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a72:	d80b      	bhi.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d011      	beq.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8005a78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a7c:	d106      	bne.n	8005a8c <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a7e:	4bb7      	ldr	r3, [pc, #732]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a82:	4ab6      	ldr	r2, [pc, #728]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005a84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005a8a:	e008      	b.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005a92:	e004      	b.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005a94:	bf00      	nop
 8005a96:	e002      	b.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005a98:	bf00      	nop
 8005a9a:	e000      	b.n	8005a9e <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005a9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a9e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10a      	bne.n	8005abc <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005aa6:	4bad      	ldr	r3, [pc, #692]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aaa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005aae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ab2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ab4:	4aa9      	ldr	r2, [pc, #676]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005ab6:	430b      	orrs	r3, r1
 8005ab8:	6553      	str	r3, [r2, #84]	@ 0x54
 8005aba:	e003      	b.n	8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005abc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ac0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005ac4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005acc:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005ad0:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ad6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005ada:	460b      	mov	r3, r1
 8005adc:	4313      	orrs	r3, r2
 8005ade:	d009      	beq.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005ae0:	4b9e      	ldr	r3, [pc, #632]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005ae2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005ae4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005ae8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aee:	4a9b      	ldr	r2, [pc, #620]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005af0:	430b      	orrs	r3, r1
 8005af2:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005afc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005b00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b02:	2300      	movs	r3, #0
 8005b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b06:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005b0a:	460b      	mov	r3, r1
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	d009      	beq.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b10:	4b92      	ldr	r3, [pc, #584]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005b12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b14:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005b18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005b1e:	4a8f      	ldr	r2, [pc, #572]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005b20:	430b      	orrs	r3, r1
 8005b22:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005b24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2c:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005b30:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b32:	2300      	movs	r3, #0
 8005b34:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b36:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	d00e      	beq.n	8005b5e <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005b40:	4b86      	ldr	r3, [pc, #536]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005b42:	691b      	ldr	r3, [r3, #16]
 8005b44:	4a85      	ldr	r2, [pc, #532]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005b46:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005b4a:	6113      	str	r3, [r2, #16]
 8005b4c:	4b83      	ldr	r3, [pc, #524]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005b4e:	6919      	ldr	r1, [r3, #16]
 8005b50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b54:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b58:	4a80      	ldr	r2, [pc, #512]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005b5a:	430b      	orrs	r3, r1
 8005b5c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005b5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b66:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005b6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005b70:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005b74:	460b      	mov	r3, r1
 8005b76:	4313      	orrs	r3, r2
 8005b78:	d009      	beq.n	8005b8e <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005b7a:	4b78      	ldr	r3, [pc, #480]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b7e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005b82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b88:	4a74      	ldr	r2, [pc, #464]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005b8a:	430b      	orrs	r3, r1
 8005b8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005b8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b96:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005b9a:	633b      	str	r3, [r7, #48]	@ 0x30
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ba0:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	d00a      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005baa:	4b6c      	ldr	r3, [pc, #432]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bae:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005bb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bba:	4a68      	ldr	r2, [pc, #416]	@ (8005d5c <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005bbc:	430b      	orrs	r3, r1
 8005bbe:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005bc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bc8:	2100      	movs	r1, #0
 8005bca:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005bcc:	f003 0301 	and.w	r3, r3, #1
 8005bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bd2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	d011      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005bdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005be0:	3308      	adds	r3, #8
 8005be2:	2100      	movs	r1, #0
 8005be4:	4618      	mov	r0, r3
 8005be6:	f001 f99d 	bl	8006f24 <RCCEx_PLL2_Config>
 8005bea:	4603      	mov	r3, r0
 8005bec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005bf0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d003      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bf8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005bfc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005c00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c08:	2100      	movs	r1, #0
 8005c0a:	6239      	str	r1, [r7, #32]
 8005c0c:	f003 0302 	and.w	r3, r3, #2
 8005c10:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c12:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005c16:	460b      	mov	r3, r1
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	d011      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c20:	3308      	adds	r3, #8
 8005c22:	2101      	movs	r1, #1
 8005c24:	4618      	mov	r0, r3
 8005c26:	f001 f97d 	bl	8006f24 <RCCEx_PLL2_Config>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005c30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d003      	beq.n	8005c40 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005c40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c48:	2100      	movs	r1, #0
 8005c4a:	61b9      	str	r1, [r7, #24]
 8005c4c:	f003 0304 	and.w	r3, r3, #4
 8005c50:	61fb      	str	r3, [r7, #28]
 8005c52:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005c56:	460b      	mov	r3, r1
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	d011      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005c5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c60:	3308      	adds	r3, #8
 8005c62:	2102      	movs	r1, #2
 8005c64:	4618      	mov	r0, r3
 8005c66:	f001 f95d 	bl	8006f24 <RCCEx_PLL2_Config>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005c70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d003      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c78:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005c7c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005c80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c88:	2100      	movs	r1, #0
 8005c8a:	6139      	str	r1, [r7, #16]
 8005c8c:	f003 0308 	and.w	r3, r3, #8
 8005c90:	617b      	str	r3, [r7, #20]
 8005c92:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005c96:	460b      	mov	r3, r1
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	d011      	beq.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005c9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ca0:	3328      	adds	r3, #40	@ 0x28
 8005ca2:	2100      	movs	r1, #0
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	f001 f9ef 	bl	8007088 <RCCEx_PLL3_Config>
 8005caa:	4603      	mov	r3, r0
 8005cac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8005cb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d003      	beq.n	8005cc0 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cb8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005cbc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005cc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc8:	2100      	movs	r1, #0
 8005cca:	60b9      	str	r1, [r7, #8]
 8005ccc:	f003 0310 	and.w	r3, r3, #16
 8005cd0:	60fb      	str	r3, [r7, #12]
 8005cd2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	d011      	beq.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005cdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ce0:	3328      	adds	r3, #40	@ 0x28
 8005ce2:	2101      	movs	r1, #1
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f001 f9cf 	bl	8007088 <RCCEx_PLL3_Config>
 8005cea:	4603      	mov	r3, r0
 8005cec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005cf0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d003      	beq.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005cf8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005cfc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005d00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d08:	2100      	movs	r1, #0
 8005d0a:	6039      	str	r1, [r7, #0]
 8005d0c:	f003 0320 	and.w	r3, r3, #32
 8005d10:	607b      	str	r3, [r7, #4]
 8005d12:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005d16:	460b      	mov	r3, r1
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	d011      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005d1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d20:	3328      	adds	r3, #40	@ 0x28
 8005d22:	2102      	movs	r1, #2
 8005d24:	4618      	mov	r0, r3
 8005d26:	f001 f9af 	bl	8007088 <RCCEx_PLL3_Config>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005d30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d003      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d3c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8005d40:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d101      	bne.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	e000      	b.n	8005d4e <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8005d4c:	2301      	movs	r3, #1
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8005d54:	46bd      	mov	sp, r7
 8005d56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d5a:	bf00      	nop
 8005d5c:	58024400 	.word	0x58024400

08005d60 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b090      	sub	sp, #64	@ 0x40
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005d6a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d6e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005d72:	430b      	orrs	r3, r1
 8005d74:	f040 8094 	bne.w	8005ea0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005d78:	4b9b      	ldr	r3, [pc, #620]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005d7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d7c:	f003 0307 	and.w	r3, r3, #7
 8005d80:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005d82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d84:	2b04      	cmp	r3, #4
 8005d86:	f200 8087 	bhi.w	8005e98 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8005d8a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d90:	08005da5 	.word	0x08005da5
 8005d94:	08005dcd 	.word	0x08005dcd
 8005d98:	08005df5 	.word	0x08005df5
 8005d9c:	08005e91 	.word	0x08005e91
 8005da0:	08005e1d 	.word	0x08005e1d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005da4:	4b90      	ldr	r3, [pc, #576]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005db0:	d108      	bne.n	8005dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005db2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005db6:	4618      	mov	r0, r3
 8005db8:	f000 ff62 	bl	8006c80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005dc0:	f000 bc93 	b.w	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dc8:	f000 bc8f 	b.w	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005dcc:	4b86      	ldr	r3, [pc, #536]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005dd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005dd8:	d108      	bne.n	8005dec <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005dda:	f107 0318 	add.w	r3, r7, #24
 8005dde:	4618      	mov	r0, r3
 8005de0:	f000 fca6 	bl	8006730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005de4:	69bb      	ldr	r3, [r7, #24]
 8005de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005de8:	f000 bc7f 	b.w	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005dec:	2300      	movs	r3, #0
 8005dee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005df0:	f000 bc7b 	b.w	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005df4:	4b7c      	ldr	r3, [pc, #496]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005dfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e00:	d108      	bne.n	8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005e02:	f107 030c 	add.w	r3, r7, #12
 8005e06:	4618      	mov	r0, r3
 8005e08:	f000 fde6 	bl	80069d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005e10:	f000 bc6b 	b.w	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005e14:	2300      	movs	r3, #0
 8005e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e18:	f000 bc67 	b.w	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005e1c:	4b72      	ldr	r3, [pc, #456]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005e1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e20:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005e24:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005e26:	4b70      	ldr	r3, [pc, #448]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f003 0304 	and.w	r3, r3, #4
 8005e2e:	2b04      	cmp	r3, #4
 8005e30:	d10c      	bne.n	8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005e32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d109      	bne.n	8005e4c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005e38:	4b6b      	ldr	r3, [pc, #428]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	08db      	lsrs	r3, r3, #3
 8005e3e:	f003 0303 	and.w	r3, r3, #3
 8005e42:	4a6a      	ldr	r2, [pc, #424]	@ (8005fec <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8005e44:	fa22 f303 	lsr.w	r3, r2, r3
 8005e48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e4a:	e01f      	b.n	8005e8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005e4c:	4b66      	ldr	r3, [pc, #408]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e58:	d106      	bne.n	8005e68 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8005e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e60:	d102      	bne.n	8005e68 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005e62:	4b63      	ldr	r3, [pc, #396]	@ (8005ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005e64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e66:	e011      	b.n	8005e8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005e68:	4b5f      	ldr	r3, [pc, #380]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005e74:	d106      	bne.n	8005e84 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005e76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e7c:	d102      	bne.n	8005e84 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005e7e:	4b5d      	ldr	r3, [pc, #372]	@ (8005ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005e80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005e82:	e003      	b.n	8005e8c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005e84:	2300      	movs	r3, #0
 8005e86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005e88:	f000 bc2f 	b.w	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005e8c:	f000 bc2d 	b.w	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005e90:	4b59      	ldr	r3, [pc, #356]	@ (8005ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e94:	f000 bc29 	b.w	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005e9c:	f000 bc25 	b.w	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005ea0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ea4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005ea8:	430b      	orrs	r3, r1
 8005eaa:	f040 80a7 	bne.w	8005ffc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8005eae:	4b4e      	ldr	r3, [pc, #312]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eb2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005eb6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eba:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ebe:	d054      	beq.n	8005f6a <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8005ec0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ec6:	f200 808b 	bhi.w	8005fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8005eca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ecc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005ed0:	f000 8083 	beq.w	8005fda <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8005ed4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ed6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005eda:	f200 8081 	bhi.w	8005fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8005ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ee0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ee4:	d02f      	beq.n	8005f46 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8005ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ee8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005eec:	d878      	bhi.n	8005fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8005eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d004      	beq.n	8005efe <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8005ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ef6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005efa:	d012      	beq.n	8005f22 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8005efc:	e070      	b.n	8005fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005efe:	4b3a      	ldr	r3, [pc, #232]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005f0a:	d107      	bne.n	8005f1c <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005f0c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f10:	4618      	mov	r0, r3
 8005f12:	f000 feb5 	bl	8006c80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f1a:	e3e6      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f20:	e3e3      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005f22:	4b31      	ldr	r3, [pc, #196]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f2e:	d107      	bne.n	8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005f30:	f107 0318 	add.w	r3, r7, #24
 8005f34:	4618      	mov	r0, r3
 8005f36:	f000 fbfb 	bl	8006730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f3e:	e3d4      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005f40:	2300      	movs	r3, #0
 8005f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f44:	e3d1      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005f46:	4b28      	ldr	r3, [pc, #160]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f52:	d107      	bne.n	8005f64 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005f54:	f107 030c 	add.w	r3, r7, #12
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f000 fd3d 	bl	80069d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f62:	e3c2      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005f64:	2300      	movs	r3, #0
 8005f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f68:	e3bf      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005f6a:	4b1f      	ldr	r3, [pc, #124]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f6e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005f72:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005f74:	4b1c      	ldr	r3, [pc, #112]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 0304 	and.w	r3, r3, #4
 8005f7c:	2b04      	cmp	r3, #4
 8005f7e:	d10c      	bne.n	8005f9a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 8005f80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d109      	bne.n	8005f9a <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f86:	4b18      	ldr	r3, [pc, #96]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	08db      	lsrs	r3, r3, #3
 8005f8c:	f003 0303 	and.w	r3, r3, #3
 8005f90:	4a16      	ldr	r2, [pc, #88]	@ (8005fec <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8005f92:	fa22 f303 	lsr.w	r3, r2, r3
 8005f96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f98:	e01e      	b.n	8005fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005f9a:	4b13      	ldr	r3, [pc, #76]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fa2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fa6:	d106      	bne.n	8005fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8005fa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005faa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005fae:	d102      	bne.n	8005fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8005ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005fb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fb4:	e010      	b.n	8005fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fbe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005fc2:	d106      	bne.n	8005fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 8005fc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fc6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005fca:	d102      	bne.n	8005fd2 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005fcc:	4b09      	ldr	r3, [pc, #36]	@ (8005ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fd0:	e002      	b.n	8005fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005fd6:	e388      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005fd8:	e387      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005fda:	4b07      	ldr	r3, [pc, #28]	@ (8005ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005fdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fde:	e384      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fe4:	e381      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005fe6:	bf00      	nop
 8005fe8:	58024400 	.word	0x58024400
 8005fec:	03d09000 	.word	0x03d09000
 8005ff0:	003d0900 	.word	0x003d0900
 8005ff4:	017d7840 	.word	0x017d7840
 8005ff8:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8005ffc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006000:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006004:	430b      	orrs	r3, r1
 8006006:	f040 809c 	bne.w	8006142 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800600a:	4b9e      	ldr	r3, [pc, #632]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800600c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800600e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006012:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006016:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800601a:	d054      	beq.n	80060c6 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800601c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800601e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006022:	f200 808b 	bhi.w	800613c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8006026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006028:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800602c:	f000 8083 	beq.w	8006136 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8006030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006032:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006036:	f200 8081 	bhi.w	800613c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800603a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006040:	d02f      	beq.n	80060a2 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8006042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006044:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006048:	d878      	bhi.n	800613c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800604a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800604c:	2b00      	cmp	r3, #0
 800604e:	d004      	beq.n	800605a <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8006050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006052:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006056:	d012      	beq.n	800607e <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8006058:	e070      	b.n	800613c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800605a:	4b8a      	ldr	r3, [pc, #552]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006062:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006066:	d107      	bne.n	8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006068:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800606c:	4618      	mov	r0, r3
 800606e:	f000 fe07 	bl	8006c80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006074:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006076:	e338      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006078:	2300      	movs	r3, #0
 800607a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800607c:	e335      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800607e:	4b81      	ldr	r3, [pc, #516]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006086:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800608a:	d107      	bne.n	800609c <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800608c:	f107 0318 	add.w	r3, r7, #24
 8006090:	4618      	mov	r0, r3
 8006092:	f000 fb4d 	bl	8006730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800609a:	e326      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800609c:	2300      	movs	r3, #0
 800609e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060a0:	e323      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80060a2:	4b78      	ldr	r3, [pc, #480]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060ae:	d107      	bne.n	80060c0 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80060b0:	f107 030c 	add.w	r3, r7, #12
 80060b4:	4618      	mov	r0, r3
 80060b6:	f000 fc8f 	bl	80069d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80060be:	e314      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80060c0:	2300      	movs	r3, #0
 80060c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060c4:	e311      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80060c6:	4b6f      	ldr	r3, [pc, #444]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80060c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80060ca:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80060ce:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80060d0:	4b6c      	ldr	r3, [pc, #432]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 0304 	and.w	r3, r3, #4
 80060d8:	2b04      	cmp	r3, #4
 80060da:	d10c      	bne.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80060dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d109      	bne.n	80060f6 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80060e2:	4b68      	ldr	r3, [pc, #416]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	08db      	lsrs	r3, r3, #3
 80060e8:	f003 0303 	and.w	r3, r3, #3
 80060ec:	4a66      	ldr	r2, [pc, #408]	@ (8006288 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80060ee:	fa22 f303 	lsr.w	r3, r2, r3
 80060f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060f4:	e01e      	b.n	8006134 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80060f6:	4b63      	ldr	r3, [pc, #396]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006102:	d106      	bne.n	8006112 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8006104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006106:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800610a:	d102      	bne.n	8006112 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800610c:	4b5f      	ldr	r3, [pc, #380]	@ (800628c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800610e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006110:	e010      	b.n	8006134 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006112:	4b5c      	ldr	r3, [pc, #368]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800611a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800611e:	d106      	bne.n	800612e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8006120:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006122:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006126:	d102      	bne.n	800612e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006128:	4b59      	ldr	r3, [pc, #356]	@ (8006290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800612a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800612c:	e002      	b.n	8006134 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800612e:	2300      	movs	r3, #0
 8006130:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006132:	e2da      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006134:	e2d9      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006136:	4b57      	ldr	r3, [pc, #348]	@ (8006294 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006138:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800613a:	e2d6      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800613c:	2300      	movs	r3, #0
 800613e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006140:	e2d3      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006142:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006146:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800614a:	430b      	orrs	r3, r1
 800614c:	f040 80a7 	bne.w	800629e <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006150:	4b4c      	ldr	r3, [pc, #304]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006152:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006154:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006158:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800615a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800615c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006160:	d055      	beq.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8006162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006164:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006168:	f200 8096 	bhi.w	8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800616c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800616e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006172:	f000 8084 	beq.w	800627e <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8006176:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006178:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800617c:	f200 808c 	bhi.w	8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8006180:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006182:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006186:	d030      	beq.n	80061ea <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8006188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800618a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800618e:	f200 8083 	bhi.w	8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8006192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006194:	2b00      	cmp	r3, #0
 8006196:	d004      	beq.n	80061a2 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 8006198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800619a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800619e:	d012      	beq.n	80061c6 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80061a0:	e07a      	b.n	8006298 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80061a2:	4b38      	ldr	r3, [pc, #224]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80061ae:	d107      	bne.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80061b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80061b4:	4618      	mov	r0, r3
 80061b6:	f000 fd63 	bl	8006c80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80061ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80061be:	e294      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80061c0:	2300      	movs	r3, #0
 80061c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061c4:	e291      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80061c6:	4b2f      	ldr	r3, [pc, #188]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80061ce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061d2:	d107      	bne.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80061d4:	f107 0318 	add.w	r3, r7, #24
 80061d8:	4618      	mov	r0, r3
 80061da:	f000 faa9 	bl	8006730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80061e2:	e282      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80061e4:	2300      	movs	r3, #0
 80061e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061e8:	e27f      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80061ea:	4b26      	ldr	r3, [pc, #152]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80061f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061f6:	d107      	bne.n	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80061f8:	f107 030c 	add.w	r3, r7, #12
 80061fc:	4618      	mov	r0, r3
 80061fe:	f000 fbeb 	bl	80069d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006206:	e270      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006208:	2300      	movs	r3, #0
 800620a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800620c:	e26d      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800620e:	4b1d      	ldr	r3, [pc, #116]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006212:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006216:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006218:	4b1a      	ldr	r3, [pc, #104]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 0304 	and.w	r3, r3, #4
 8006220:	2b04      	cmp	r3, #4
 8006222:	d10c      	bne.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8006224:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006226:	2b00      	cmp	r3, #0
 8006228:	d109      	bne.n	800623e <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800622a:	4b16      	ldr	r3, [pc, #88]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	08db      	lsrs	r3, r3, #3
 8006230:	f003 0303 	and.w	r3, r3, #3
 8006234:	4a14      	ldr	r2, [pc, #80]	@ (8006288 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8006236:	fa22 f303 	lsr.w	r3, r2, r3
 800623a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800623c:	e01e      	b.n	800627c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800623e:	4b11      	ldr	r3, [pc, #68]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006246:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800624a:	d106      	bne.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800624c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800624e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006252:	d102      	bne.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006254:	4b0d      	ldr	r3, [pc, #52]	@ (800628c <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8006256:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006258:	e010      	b.n	800627c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800625a:	4b0a      	ldr	r3, [pc, #40]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006262:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006266:	d106      	bne.n	8006276 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8006268:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800626a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800626e:	d102      	bne.n	8006276 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006270:	4b07      	ldr	r3, [pc, #28]	@ (8006290 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006272:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006274:	e002      	b.n	800627c <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006276:	2300      	movs	r3, #0
 8006278:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800627a:	e236      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800627c:	e235      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800627e:	4b05      	ldr	r3, [pc, #20]	@ (8006294 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006280:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006282:	e232      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006284:	58024400 	.word	0x58024400
 8006288:	03d09000 	.word	0x03d09000
 800628c:	003d0900 	.word	0x003d0900
 8006290:	017d7840 	.word	0x017d7840
 8006294:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 8006298:	2300      	movs	r3, #0
 800629a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800629c:	e225      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800629e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062a2:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80062a6:	430b      	orrs	r3, r1
 80062a8:	f040 8085 	bne.w	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80062ac:	4b9c      	ldr	r3, [pc, #624]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80062ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062b0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80062b4:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80062b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062bc:	d06b      	beq.n	8006396 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80062be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062c4:	d874      	bhi.n	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80062c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80062cc:	d056      	beq.n	800637c <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 80062ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062d0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80062d4:	d86c      	bhi.n	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80062d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80062dc:	d03b      	beq.n	8006356 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80062de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80062e4:	d864      	bhi.n	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80062e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062ec:	d021      	beq.n	8006332 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 80062ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062f4:	d85c      	bhi.n	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80062f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d004      	beq.n	8006306 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 80062fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006302:	d004      	beq.n	800630e <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8006304:	e054      	b.n	80063b0 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006306:	f7fe fb5f 	bl	80049c8 <HAL_RCC_GetPCLK1Freq>
 800630a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800630c:	e1ed      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800630e:	4b84      	ldr	r3, [pc, #528]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006316:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800631a:	d107      	bne.n	800632c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800631c:	f107 0318 	add.w	r3, r7, #24
 8006320:	4618      	mov	r0, r3
 8006322:	f000 fa05 	bl	8006730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006326:	69fb      	ldr	r3, [r7, #28]
 8006328:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800632a:	e1de      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800632c:	2300      	movs	r3, #0
 800632e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006330:	e1db      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006332:	4b7b      	ldr	r3, [pc, #492]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800633a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800633e:	d107      	bne.n	8006350 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006340:	f107 030c 	add.w	r3, r7, #12
 8006344:	4618      	mov	r0, r3
 8006346:	f000 fb47 	bl	80069d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800634e:	e1cc      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006350:	2300      	movs	r3, #0
 8006352:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006354:	e1c9      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006356:	4b72      	ldr	r3, [pc, #456]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0304 	and.w	r3, r3, #4
 800635e:	2b04      	cmp	r3, #4
 8006360:	d109      	bne.n	8006376 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006362:	4b6f      	ldr	r3, [pc, #444]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	08db      	lsrs	r3, r3, #3
 8006368:	f003 0303 	and.w	r3, r3, #3
 800636c:	4a6d      	ldr	r2, [pc, #436]	@ (8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800636e:	fa22 f303 	lsr.w	r3, r2, r3
 8006372:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006374:	e1b9      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006376:	2300      	movs	r3, #0
 8006378:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800637a:	e1b6      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800637c:	4b68      	ldr	r3, [pc, #416]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006384:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006388:	d102      	bne.n	8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800638a:	4b67      	ldr	r3, [pc, #412]	@ (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800638c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800638e:	e1ac      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006390:	2300      	movs	r3, #0
 8006392:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006394:	e1a9      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006396:	4b62      	ldr	r3, [pc, #392]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800639e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063a2:	d102      	bne.n	80063aa <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 80063a4:	4b61      	ldr	r3, [pc, #388]	@ (800652c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80063a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80063a8:	e19f      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80063aa:	2300      	movs	r3, #0
 80063ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063ae:	e19c      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80063b0:	2300      	movs	r3, #0
 80063b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063b4:	e199      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80063b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063ba:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80063be:	430b      	orrs	r3, r1
 80063c0:	d173      	bne.n	80064aa <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80063c2:	4b57      	ldr	r3, [pc, #348]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80063c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80063ca:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80063cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063d2:	d02f      	beq.n	8006434 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 80063d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063da:	d863      	bhi.n	80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 80063dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d004      	beq.n	80063ec <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 80063e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063e8:	d012      	beq.n	8006410 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 80063ea:	e05b      	b.n	80064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80063ec:	4b4c      	ldr	r3, [pc, #304]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063f8:	d107      	bne.n	800640a <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80063fa:	f107 0318 	add.w	r3, r7, #24
 80063fe:	4618      	mov	r0, r3
 8006400:	f000 f996 	bl	8006730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006408:	e16f      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800640a:	2300      	movs	r3, #0
 800640c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800640e:	e16c      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006410:	4b43      	ldr	r3, [pc, #268]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006418:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800641c:	d107      	bne.n	800642e <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800641e:	f107 030c 	add.w	r3, r7, #12
 8006422:	4618      	mov	r0, r3
 8006424:	f000 fad8 	bl	80069d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800642c:	e15d      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800642e:	2300      	movs	r3, #0
 8006430:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006432:	e15a      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006434:	4b3a      	ldr	r3, [pc, #232]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006436:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006438:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800643c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800643e:	4b38      	ldr	r3, [pc, #224]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 0304 	and.w	r3, r3, #4
 8006446:	2b04      	cmp	r3, #4
 8006448:	d10c      	bne.n	8006464 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800644a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800644c:	2b00      	cmp	r3, #0
 800644e:	d109      	bne.n	8006464 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006450:	4b33      	ldr	r3, [pc, #204]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	08db      	lsrs	r3, r3, #3
 8006456:	f003 0303 	and.w	r3, r3, #3
 800645a:	4a32      	ldr	r2, [pc, #200]	@ (8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800645c:	fa22 f303 	lsr.w	r3, r2, r3
 8006460:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006462:	e01e      	b.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006464:	4b2e      	ldr	r3, [pc, #184]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800646c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006470:	d106      	bne.n	8006480 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8006472:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006474:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006478:	d102      	bne.n	8006480 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800647a:	4b2b      	ldr	r3, [pc, #172]	@ (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800647c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800647e:	e010      	b.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006480:	4b27      	ldr	r3, [pc, #156]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006488:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800648c:	d106      	bne.n	800649c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800648e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006490:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006494:	d102      	bne.n	800649c <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006496:	4b25      	ldr	r3, [pc, #148]	@ (800652c <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 8006498:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800649a:	e002      	b.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800649c:	2300      	movs	r3, #0
 800649e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80064a0:	e123      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80064a2:	e122      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80064a4:	2300      	movs	r3, #0
 80064a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064a8:	e11f      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80064aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064ae:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80064b2:	430b      	orrs	r3, r1
 80064b4:	d13c      	bne.n	8006530 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80064b6:	4b1a      	ldr	r3, [pc, #104]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80064b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064ba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064be:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80064c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d004      	beq.n	80064d0 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80064c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064cc:	d012      	beq.n	80064f4 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 80064ce:	e023      	b.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80064d0:	4b13      	ldr	r3, [pc, #76]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80064d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80064dc:	d107      	bne.n	80064ee <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80064de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80064e2:	4618      	mov	r0, r3
 80064e4:	f000 fbcc 	bl	8006c80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80064e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064ec:	e0fd      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80064ee:	2300      	movs	r3, #0
 80064f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064f2:	e0fa      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80064f4:	4b0a      	ldr	r3, [pc, #40]	@ (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064fc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006500:	d107      	bne.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006502:	f107 0318 	add.w	r3, r7, #24
 8006506:	4618      	mov	r0, r3
 8006508:	f000 f912 	bl	8006730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800650c:	6a3b      	ldr	r3, [r7, #32]
 800650e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006510:	e0eb      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006512:	2300      	movs	r3, #0
 8006514:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006516:	e0e8      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8006518:	2300      	movs	r3, #0
 800651a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800651c:	e0e5      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800651e:	bf00      	nop
 8006520:	58024400 	.word	0x58024400
 8006524:	03d09000 	.word	0x03d09000
 8006528:	003d0900 	.word	0x003d0900
 800652c:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006530:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006534:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006538:	430b      	orrs	r3, r1
 800653a:	f040 8085 	bne.w	8006648 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800653e:	4b6d      	ldr	r3, [pc, #436]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006542:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8006546:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800654a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800654e:	d06b      	beq.n	8006628 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8006550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006552:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006556:	d874      	bhi.n	8006642 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800655a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800655e:	d056      	beq.n	800660e <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8006560:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006562:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006566:	d86c      	bhi.n	8006642 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800656a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800656e:	d03b      	beq.n	80065e8 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 8006570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006572:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006576:	d864      	bhi.n	8006642 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800657a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800657e:	d021      	beq.n	80065c4 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 8006580:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006582:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006586:	d85c      	bhi.n	8006642 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800658a:	2b00      	cmp	r3, #0
 800658c:	d004      	beq.n	8006598 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800658e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006590:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006594:	d004      	beq.n	80065a0 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 8006596:	e054      	b.n	8006642 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006598:	f000 f8b4 	bl	8006704 <HAL_RCCEx_GetD3PCLK1Freq>
 800659c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800659e:	e0a4      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80065a0:	4b54      	ldr	r3, [pc, #336]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065ac:	d107      	bne.n	80065be <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80065ae:	f107 0318 	add.w	r3, r7, #24
 80065b2:	4618      	mov	r0, r3
 80065b4:	f000 f8bc 	bl	8006730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065bc:	e095      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80065be:	2300      	movs	r3, #0
 80065c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065c2:	e092      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80065c4:	4b4b      	ldr	r3, [pc, #300]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065d0:	d107      	bne.n	80065e2 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80065d2:	f107 030c 	add.w	r3, r7, #12
 80065d6:	4618      	mov	r0, r3
 80065d8:	f000 f9fe 	bl	80069d8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065e0:	e083      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80065e2:	2300      	movs	r3, #0
 80065e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065e6:	e080      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80065e8:	4b42      	ldr	r3, [pc, #264]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 0304 	and.w	r3, r3, #4
 80065f0:	2b04      	cmp	r3, #4
 80065f2:	d109      	bne.n	8006608 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80065f4:	4b3f      	ldr	r3, [pc, #252]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	08db      	lsrs	r3, r3, #3
 80065fa:	f003 0303 	and.w	r3, r3, #3
 80065fe:	4a3e      	ldr	r2, [pc, #248]	@ (80066f8 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8006600:	fa22 f303 	lsr.w	r3, r2, r3
 8006604:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006606:	e070      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006608:	2300      	movs	r3, #0
 800660a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800660c:	e06d      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800660e:	4b39      	ldr	r3, [pc, #228]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006616:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800661a:	d102      	bne.n	8006622 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800661c:	4b37      	ldr	r3, [pc, #220]	@ (80066fc <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800661e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006620:	e063      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006622:	2300      	movs	r3, #0
 8006624:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006626:	e060      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006628:	4b32      	ldr	r3, [pc, #200]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006630:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006634:	d102      	bne.n	800663c <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8006636:	4b32      	ldr	r3, [pc, #200]	@ (8006700 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8006638:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800663a:	e056      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800663c:	2300      	movs	r3, #0
 800663e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006640:	e053      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8006642:	2300      	movs	r3, #0
 8006644:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006646:	e050      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006648:	e9d7 2300 	ldrd	r2, r3, [r7]
 800664c:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006650:	430b      	orrs	r3, r1
 8006652:	d148      	bne.n	80066e6 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006654:	4b27      	ldr	r3, [pc, #156]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006656:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006658:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800665c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800665e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006660:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006664:	d02a      	beq.n	80066bc <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8006666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006668:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800666c:	d838      	bhi.n	80066e0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800666e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006670:	2b00      	cmp	r3, #0
 8006672:	d004      	beq.n	800667e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8006674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006676:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800667a:	d00d      	beq.n	8006698 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800667c:	e030      	b.n	80066e0 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800667e:	4b1d      	ldr	r3, [pc, #116]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006686:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800668a:	d102      	bne.n	8006692 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800668c:	4b1c      	ldr	r3, [pc, #112]	@ (8006700 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800668e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006690:	e02b      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006692:	2300      	movs	r3, #0
 8006694:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006696:	e028      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006698:	4b16      	ldr	r3, [pc, #88]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80066a4:	d107      	bne.n	80066b6 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80066a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066aa:	4618      	mov	r0, r3
 80066ac:	f000 fae8 	bl	8006c80 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80066b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066b4:	e019      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80066b6:	2300      	movs	r3, #0
 80066b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066ba:	e016      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80066bc:	4b0d      	ldr	r3, [pc, #52]	@ (80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066c4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066c8:	d107      	bne.n	80066da <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066ca:	f107 0318 	add.w	r3, r7, #24
 80066ce:	4618      	mov	r0, r3
 80066d0:	f000 f82e 	bl	8006730 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80066d4:	69fb      	ldr	r3, [r7, #28]
 80066d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066d8:	e007      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80066da:	2300      	movs	r3, #0
 80066dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066de:	e004      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80066e0:	2300      	movs	r3, #0
 80066e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066e4:	e001      	b.n	80066ea <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 80066e6:	2300      	movs	r3, #0
 80066e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80066ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80066ec:	4618      	mov	r0, r3
 80066ee:	3740      	adds	r7, #64	@ 0x40
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}
 80066f4:	58024400 	.word	0x58024400
 80066f8:	03d09000 	.word	0x03d09000
 80066fc:	003d0900 	.word	0x003d0900
 8006700:	017d7840 	.word	0x017d7840

08006704 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006708:	f7fe f92e 	bl	8004968 <HAL_RCC_GetHCLKFreq>
 800670c:	4602      	mov	r2, r0
 800670e:	4b06      	ldr	r3, [pc, #24]	@ (8006728 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8006710:	6a1b      	ldr	r3, [r3, #32]
 8006712:	091b      	lsrs	r3, r3, #4
 8006714:	f003 0307 	and.w	r3, r3, #7
 8006718:	4904      	ldr	r1, [pc, #16]	@ (800672c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800671a:	5ccb      	ldrb	r3, [r1, r3]
 800671c:	f003 031f 	and.w	r3, r3, #31
 8006720:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006724:	4618      	mov	r0, r3
 8006726:	bd80      	pop	{r7, pc}
 8006728:	58024400 	.word	0x58024400
 800672c:	0800b2ac 	.word	0x0800b2ac

08006730 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8006730:	b480      	push	{r7}
 8006732:	b089      	sub	sp, #36	@ 0x24
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006738:	4ba1      	ldr	r3, [pc, #644]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800673a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800673c:	f003 0303 	and.w	r3, r3, #3
 8006740:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8006742:	4b9f      	ldr	r3, [pc, #636]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006746:	0b1b      	lsrs	r3, r3, #12
 8006748:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800674c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800674e:	4b9c      	ldr	r3, [pc, #624]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006752:	091b      	lsrs	r3, r3, #4
 8006754:	f003 0301 	and.w	r3, r3, #1
 8006758:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800675a:	4b99      	ldr	r3, [pc, #612]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800675c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800675e:	08db      	lsrs	r3, r3, #3
 8006760:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006764:	693a      	ldr	r2, [r7, #16]
 8006766:	fb02 f303 	mul.w	r3, r2, r3
 800676a:	ee07 3a90 	vmov	s15, r3
 800676e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006772:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006776:	697b      	ldr	r3, [r7, #20]
 8006778:	2b00      	cmp	r3, #0
 800677a:	f000 8111 	beq.w	80069a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800677e:	69bb      	ldr	r3, [r7, #24]
 8006780:	2b02      	cmp	r3, #2
 8006782:	f000 8083 	beq.w	800688c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	2b02      	cmp	r3, #2
 800678a:	f200 80a1 	bhi.w	80068d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800678e:	69bb      	ldr	r3, [r7, #24]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d003      	beq.n	800679c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	2b01      	cmp	r3, #1
 8006798:	d056      	beq.n	8006848 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800679a:	e099      	b.n	80068d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800679c:	4b88      	ldr	r3, [pc, #544]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f003 0320 	and.w	r3, r3, #32
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d02d      	beq.n	8006804 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80067a8:	4b85      	ldr	r3, [pc, #532]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	08db      	lsrs	r3, r3, #3
 80067ae:	f003 0303 	and.w	r3, r3, #3
 80067b2:	4a84      	ldr	r2, [pc, #528]	@ (80069c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80067b4:	fa22 f303 	lsr.w	r3, r2, r3
 80067b8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	ee07 3a90 	vmov	s15, r3
 80067c0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	ee07 3a90 	vmov	s15, r3
 80067ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80067ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80067d2:	4b7b      	ldr	r3, [pc, #492]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80067d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067da:	ee07 3a90 	vmov	s15, r3
 80067de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80067e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80067e6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80069c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80067ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80067ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80067f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80067f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80067fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80067fe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006802:	e087      	b.n	8006914 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	ee07 3a90 	vmov	s15, r3
 800680a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800680e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80069cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8006812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006816:	4b6a      	ldr	r3, [pc, #424]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800681a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800681e:	ee07 3a90 	vmov	s15, r3
 8006822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006826:	ed97 6a03 	vldr	s12, [r7, #12]
 800682a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80069c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800682e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006836:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800683a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800683e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006842:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006846:	e065      	b.n	8006914 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	ee07 3a90 	vmov	s15, r3
 800684e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006852:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80069d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006856:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800685a:	4b59      	ldr	r3, [pc, #356]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800685c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800685e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006862:	ee07 3a90 	vmov	s15, r3
 8006866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800686a:	ed97 6a03 	vldr	s12, [r7, #12]
 800686e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80069c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006872:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006876:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800687a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800687e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006886:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800688a:	e043      	b.n	8006914 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800688c:	697b      	ldr	r3, [r7, #20]
 800688e:	ee07 3a90 	vmov	s15, r3
 8006892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006896:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80069d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800689a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800689e:	4b48      	ldr	r3, [pc, #288]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068a6:	ee07 3a90 	vmov	s15, r3
 80068aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80068b2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80069c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80068b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80068c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80068c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80068ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80068ce:	e021      	b.n	8006914 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	ee07 3a90 	vmov	s15, r3
 80068d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068da:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80069d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80068de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068e2:	4b37      	ldr	r3, [pc, #220]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068ea:	ee07 3a90 	vmov	s15, r3
 80068ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80068f6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80069c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80068fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006902:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006906:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800690a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800690e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006912:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006914:	4b2a      	ldr	r3, [pc, #168]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006918:	0a5b      	lsrs	r3, r3, #9
 800691a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800691e:	ee07 3a90 	vmov	s15, r3
 8006922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006926:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800692a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800692e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006932:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006936:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800693a:	ee17 2a90 	vmov	r2, s15
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006942:	4b1f      	ldr	r3, [pc, #124]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006946:	0c1b      	lsrs	r3, r3, #16
 8006948:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800694c:	ee07 3a90 	vmov	s15, r3
 8006950:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006954:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006958:	ee37 7a87 	vadd.f32	s14, s15, s14
 800695c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006960:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006964:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006968:	ee17 2a90 	vmov	r2, s15
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006970:	4b13      	ldr	r3, [pc, #76]	@ (80069c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006974:	0e1b      	lsrs	r3, r3, #24
 8006976:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800697a:	ee07 3a90 	vmov	s15, r3
 800697e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006982:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006986:	ee37 7a87 	vadd.f32	s14, s15, s14
 800698a:	edd7 6a07 	vldr	s13, [r7, #28]
 800698e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006992:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006996:	ee17 2a90 	vmov	r2, s15
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800699e:	e008      	b.n	80069b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2200      	movs	r2, #0
 80069aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2200      	movs	r2, #0
 80069b0:	609a      	str	r2, [r3, #8]
}
 80069b2:	bf00      	nop
 80069b4:	3724      	adds	r7, #36	@ 0x24
 80069b6:	46bd      	mov	sp, r7
 80069b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069bc:	4770      	bx	lr
 80069be:	bf00      	nop
 80069c0:	58024400 	.word	0x58024400
 80069c4:	03d09000 	.word	0x03d09000
 80069c8:	46000000 	.word	0x46000000
 80069cc:	4c742400 	.word	0x4c742400
 80069d0:	4a742400 	.word	0x4a742400
 80069d4:	4bbebc20 	.word	0x4bbebc20

080069d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80069d8:	b480      	push	{r7}
 80069da:	b089      	sub	sp, #36	@ 0x24
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80069e0:	4ba1      	ldr	r3, [pc, #644]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069e4:	f003 0303 	and.w	r3, r3, #3
 80069e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80069ea:	4b9f      	ldr	r3, [pc, #636]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069ee:	0d1b      	lsrs	r3, r3, #20
 80069f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80069f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80069f6:	4b9c      	ldr	r3, [pc, #624]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80069f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069fa:	0a1b      	lsrs	r3, r3, #8
 80069fc:	f003 0301 	and.w	r3, r3, #1
 8006a00:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006a02:	4b99      	ldr	r3, [pc, #612]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a06:	08db      	lsrs	r3, r3, #3
 8006a08:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006a0c:	693a      	ldr	r2, [r7, #16]
 8006a0e:	fb02 f303 	mul.w	r3, r2, r3
 8006a12:	ee07 3a90 	vmov	s15, r3
 8006a16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a1a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	f000 8111 	beq.w	8006c48 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006a26:	69bb      	ldr	r3, [r7, #24]
 8006a28:	2b02      	cmp	r3, #2
 8006a2a:	f000 8083 	beq.w	8006b34 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006a2e:	69bb      	ldr	r3, [r7, #24]
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	f200 80a1 	bhi.w	8006b78 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006a36:	69bb      	ldr	r3, [r7, #24]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d003      	beq.n	8006a44 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006a3c:	69bb      	ldr	r3, [r7, #24]
 8006a3e:	2b01      	cmp	r3, #1
 8006a40:	d056      	beq.n	8006af0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006a42:	e099      	b.n	8006b78 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a44:	4b88      	ldr	r3, [pc, #544]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 0320 	and.w	r3, r3, #32
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d02d      	beq.n	8006aac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006a50:	4b85      	ldr	r3, [pc, #532]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	08db      	lsrs	r3, r3, #3
 8006a56:	f003 0303 	and.w	r3, r3, #3
 8006a5a:	4a84      	ldr	r2, [pc, #528]	@ (8006c6c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006a5c:	fa22 f303 	lsr.w	r3, r2, r3
 8006a60:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	ee07 3a90 	vmov	s15, r3
 8006a68:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	ee07 3a90 	vmov	s15, r3
 8006a72:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006a7a:	4b7b      	ldr	r3, [pc, #492]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a82:	ee07 3a90 	vmov	s15, r3
 8006a86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006a8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a8e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006c70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006a92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006aa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aa6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006aaa:	e087      	b.n	8006bbc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	ee07 3a90 	vmov	s15, r3
 8006ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ab6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006c74 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006aba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006abe:	4b6a      	ldr	r3, [pc, #424]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ac6:	ee07 3a90 	vmov	s15, r3
 8006aca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ace:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ad2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006c70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006ad6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ada:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ade:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ae2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006aea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006aee:	e065      	b.n	8006bbc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	ee07 3a90 	vmov	s15, r3
 8006af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006afa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006c78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006afe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b02:	4b59      	ldr	r3, [pc, #356]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b0a:	ee07 3a90 	vmov	s15, r3
 8006b0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b12:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b16:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006c70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006b1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b2e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b32:	e043      	b.n	8006bbc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	ee07 3a90 	vmov	s15, r3
 8006b3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b3e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006c7c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006b42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b46:	4b48      	ldr	r3, [pc, #288]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b4e:	ee07 3a90 	vmov	s15, r3
 8006b52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b56:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b5a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006c70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006b5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006b62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006b66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006b6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006b6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006b72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006b76:	e021      	b.n	8006bbc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	ee07 3a90 	vmov	s15, r3
 8006b7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b82:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006c78 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006b86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b8a:	4b37      	ldr	r3, [pc, #220]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b92:	ee07 3a90 	vmov	s15, r3
 8006b96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b9e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006c70 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006ba2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ba6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006baa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006bbc:	4b2a      	ldr	r3, [pc, #168]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bc0:	0a5b      	lsrs	r3, r3, #9
 8006bc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bc6:	ee07 3a90 	vmov	s15, r3
 8006bca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006bd2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006bd6:	edd7 6a07 	vldr	s13, [r7, #28]
 8006bda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006bde:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006be2:	ee17 2a90 	vmov	r2, s15
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006bea:	4b1f      	ldr	r3, [pc, #124]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bee:	0c1b      	lsrs	r3, r3, #16
 8006bf0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006bf4:	ee07 3a90 	vmov	s15, r3
 8006bf8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bfc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c00:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c04:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c10:	ee17 2a90 	vmov	r2, s15
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006c18:	4b13      	ldr	r3, [pc, #76]	@ (8006c68 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c1c:	0e1b      	lsrs	r3, r3, #24
 8006c1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c22:	ee07 3a90 	vmov	s15, r3
 8006c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c2a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006c2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006c32:	edd7 6a07 	vldr	s13, [r7, #28]
 8006c36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c3a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006c3e:	ee17 2a90 	vmov	r2, s15
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006c46:	e008      	b.n	8006c5a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	609a      	str	r2, [r3, #8]
}
 8006c5a:	bf00      	nop
 8006c5c:	3724      	adds	r7, #36	@ 0x24
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c64:	4770      	bx	lr
 8006c66:	bf00      	nop
 8006c68:	58024400 	.word	0x58024400
 8006c6c:	03d09000 	.word	0x03d09000
 8006c70:	46000000 	.word	0x46000000
 8006c74:	4c742400 	.word	0x4c742400
 8006c78:	4a742400 	.word	0x4a742400
 8006c7c:	4bbebc20 	.word	0x4bbebc20

08006c80 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b089      	sub	sp, #36	@ 0x24
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006c88:	4ba0      	ldr	r3, [pc, #640]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c8c:	f003 0303 	and.w	r3, r3, #3
 8006c90:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006c92:	4b9e      	ldr	r3, [pc, #632]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c96:	091b      	lsrs	r3, r3, #4
 8006c98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c9c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006c9e:	4b9b      	ldr	r3, [pc, #620]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006ca8:	4b98      	ldr	r3, [pc, #608]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006caa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cac:	08db      	lsrs	r3, r3, #3
 8006cae:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006cb2:	693a      	ldr	r2, [r7, #16]
 8006cb4:	fb02 f303 	mul.w	r3, r2, r3
 8006cb8:	ee07 3a90 	vmov	s15, r3
 8006cbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cc0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	f000 8111 	beq.w	8006eee <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8006ccc:	69bb      	ldr	r3, [r7, #24]
 8006cce:	2b02      	cmp	r3, #2
 8006cd0:	f000 8083 	beq.w	8006dda <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006cd4:	69bb      	ldr	r3, [r7, #24]
 8006cd6:	2b02      	cmp	r3, #2
 8006cd8:	f200 80a1 	bhi.w	8006e1e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006cdc:	69bb      	ldr	r3, [r7, #24]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d003      	beq.n	8006cea <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006ce2:	69bb      	ldr	r3, [r7, #24]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d056      	beq.n	8006d96 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8006ce8:	e099      	b.n	8006e1e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006cea:	4b88      	ldr	r3, [pc, #544]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f003 0320 	and.w	r3, r3, #32
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d02d      	beq.n	8006d52 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006cf6:	4b85      	ldr	r3, [pc, #532]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	08db      	lsrs	r3, r3, #3
 8006cfc:	f003 0303 	and.w	r3, r3, #3
 8006d00:	4a83      	ldr	r2, [pc, #524]	@ (8006f10 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8006d02:	fa22 f303 	lsr.w	r3, r2, r3
 8006d06:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	ee07 3a90 	vmov	s15, r3
 8006d0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	ee07 3a90 	vmov	s15, r3
 8006d18:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d20:	4b7a      	ldr	r3, [pc, #488]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006d22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d28:	ee07 3a90 	vmov	s15, r3
 8006d2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d30:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d34:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8006f14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006d38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d4c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006d50:	e087      	b.n	8006e62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	ee07 3a90 	vmov	s15, r3
 8006d58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d5c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8006f18 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006d60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006d64:	4b69      	ldr	r3, [pc, #420]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d6c:	ee07 3a90 	vmov	s15, r3
 8006d70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006d74:	ed97 6a03 	vldr	s12, [r7, #12]
 8006d78:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8006f14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006d7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006d80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006d84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006d88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006d8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006d90:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006d94:	e065      	b.n	8006e62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006d96:	697b      	ldr	r3, [r7, #20]
 8006d98:	ee07 3a90 	vmov	s15, r3
 8006d9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006da0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8006f1c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006da4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006da8:	4b58      	ldr	r3, [pc, #352]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006daa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006db0:	ee07 3a90 	vmov	s15, r3
 8006db4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006db8:	ed97 6a03 	vldr	s12, [r7, #12]
 8006dbc:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8006f14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006dc0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006dc4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006dc8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006dcc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006dd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006dd4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006dd8:	e043      	b.n	8006e62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006dda:	697b      	ldr	r3, [r7, #20]
 8006ddc:	ee07 3a90 	vmov	s15, r3
 8006de0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006de4:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8006f20 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8006de8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006dec:	4b47      	ldr	r3, [pc, #284]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006df0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006df4:	ee07 3a90 	vmov	s15, r3
 8006df8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006dfc:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e00:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8006f14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006e04:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e08:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e0c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e18:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e1c:	e021      	b.n	8006e62 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	ee07 3a90 	vmov	s15, r3
 8006e24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e28:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8006f18 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006e2c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e30:	4b36      	ldr	r3, [pc, #216]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e38:	ee07 3a90 	vmov	s15, r3
 8006e3c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e40:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e44:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8006f14 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006e48:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e4c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e50:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e54:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e5c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006e60:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006e62:	4b2a      	ldr	r3, [pc, #168]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e66:	0a5b      	lsrs	r3, r3, #9
 8006e68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e6c:	ee07 3a90 	vmov	s15, r3
 8006e70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e74:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006e78:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006e7c:	edd7 6a07 	vldr	s13, [r7, #28]
 8006e80:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006e84:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006e88:	ee17 2a90 	vmov	r2, s15
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006e90:	4b1e      	ldr	r3, [pc, #120]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e94:	0c1b      	lsrs	r3, r3, #16
 8006e96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e9a:	ee07 3a90 	vmov	s15, r3
 8006e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ea2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ea6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006eaa:	edd7 6a07 	vldr	s13, [r7, #28]
 8006eae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006eb2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006eb6:	ee17 2a90 	vmov	r2, s15
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006ebe:	4b13      	ldr	r3, [pc, #76]	@ (8006f0c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ec2:	0e1b      	lsrs	r3, r3, #24
 8006ec4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ec8:	ee07 3a90 	vmov	s15, r3
 8006ecc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ed0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006ed4:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ed8:	edd7 6a07 	vldr	s13, [r7, #28]
 8006edc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006ee0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ee4:	ee17 2a90 	vmov	r2, s15
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006eec:	e008      	b.n	8006f00 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	609a      	str	r2, [r3, #8]
}
 8006f00:	bf00      	nop
 8006f02:	3724      	adds	r7, #36	@ 0x24
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr
 8006f0c:	58024400 	.word	0x58024400
 8006f10:	03d09000 	.word	0x03d09000
 8006f14:	46000000 	.word	0x46000000
 8006f18:	4c742400 	.word	0x4c742400
 8006f1c:	4a742400 	.word	0x4a742400
 8006f20:	4bbebc20 	.word	0x4bbebc20

08006f24 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006f32:	4b53      	ldr	r3, [pc, #332]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006f34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f36:	f003 0303 	and.w	r3, r3, #3
 8006f3a:	2b03      	cmp	r3, #3
 8006f3c:	d101      	bne.n	8006f42 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e099      	b.n	8007076 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8006f42:	4b4f      	ldr	r3, [pc, #316]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a4e      	ldr	r2, [pc, #312]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006f48:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006f4c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f4e:	f7fa fadb 	bl	8001508 <HAL_GetTick>
 8006f52:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006f54:	e008      	b.n	8006f68 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006f56:	f7fa fad7 	bl	8001508 <HAL_GetTick>
 8006f5a:	4602      	mov	r2, r0
 8006f5c:	68bb      	ldr	r3, [r7, #8]
 8006f5e:	1ad3      	subs	r3, r2, r3
 8006f60:	2b02      	cmp	r3, #2
 8006f62:	d901      	bls.n	8006f68 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006f64:	2303      	movs	r3, #3
 8006f66:	e086      	b.n	8007076 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006f68:	4b45      	ldr	r3, [pc, #276]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d1f0      	bne.n	8006f56 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006f74:	4b42      	ldr	r3, [pc, #264]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006f76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f78:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	031b      	lsls	r3, r3, #12
 8006f82:	493f      	ldr	r1, [pc, #252]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006f84:	4313      	orrs	r3, r2
 8006f86:	628b      	str	r3, [r1, #40]	@ 0x28
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	685b      	ldr	r3, [r3, #4]
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	3b01      	subs	r3, #1
 8006f98:	025b      	lsls	r3, r3, #9
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	431a      	orrs	r2, r3
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	3b01      	subs	r3, #1
 8006fa4:	041b      	lsls	r3, r3, #16
 8006fa6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006faa:	431a      	orrs	r2, r3
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	691b      	ldr	r3, [r3, #16]
 8006fb0:	3b01      	subs	r3, #1
 8006fb2:	061b      	lsls	r3, r3, #24
 8006fb4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006fb8:	4931      	ldr	r1, [pc, #196]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8006fbe:	4b30      	ldr	r3, [pc, #192]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006fc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	695b      	ldr	r3, [r3, #20]
 8006fca:	492d      	ldr	r1, [pc, #180]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006fcc:	4313      	orrs	r3, r2
 8006fce:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8006fd0:	4b2b      	ldr	r3, [pc, #172]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd4:	f023 0220 	bic.w	r2, r3, #32
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	699b      	ldr	r3, [r3, #24]
 8006fdc:	4928      	ldr	r1, [pc, #160]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8006fe2:	4b27      	ldr	r3, [pc, #156]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fe6:	4a26      	ldr	r2, [pc, #152]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006fe8:	f023 0310 	bic.w	r3, r3, #16
 8006fec:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8006fee:	4b24      	ldr	r3, [pc, #144]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006ff0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ff2:	4b24      	ldr	r3, [pc, #144]	@ (8007084 <RCCEx_PLL2_Config+0x160>)
 8006ff4:	4013      	ands	r3, r2
 8006ff6:	687a      	ldr	r2, [r7, #4]
 8006ff8:	69d2      	ldr	r2, [r2, #28]
 8006ffa:	00d2      	lsls	r2, r2, #3
 8006ffc:	4920      	ldr	r1, [pc, #128]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8006ffe:	4313      	orrs	r3, r2
 8007000:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007002:	4b1f      	ldr	r3, [pc, #124]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8007004:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007006:	4a1e      	ldr	r2, [pc, #120]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8007008:	f043 0310 	orr.w	r3, r3, #16
 800700c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800700e:	683b      	ldr	r3, [r7, #0]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d106      	bne.n	8007022 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007014:	4b1a      	ldr	r3, [pc, #104]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8007016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007018:	4a19      	ldr	r2, [pc, #100]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 800701a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800701e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007020:	e00f      	b.n	8007042 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	2b01      	cmp	r3, #1
 8007026:	d106      	bne.n	8007036 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007028:	4b15      	ldr	r3, [pc, #84]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 800702a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800702c:	4a14      	ldr	r2, [pc, #80]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 800702e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007032:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007034:	e005      	b.n	8007042 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007036:	4b12      	ldr	r3, [pc, #72]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8007038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800703a:	4a11      	ldr	r2, [pc, #68]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 800703c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007040:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007042:	4b0f      	ldr	r3, [pc, #60]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4a0e      	ldr	r2, [pc, #56]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 8007048:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800704c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800704e:	f7fa fa5b 	bl	8001508 <HAL_GetTick>
 8007052:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007054:	e008      	b.n	8007068 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007056:	f7fa fa57 	bl	8001508 <HAL_GetTick>
 800705a:	4602      	mov	r2, r0
 800705c:	68bb      	ldr	r3, [r7, #8]
 800705e:	1ad3      	subs	r3, r2, r3
 8007060:	2b02      	cmp	r3, #2
 8007062:	d901      	bls.n	8007068 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007064:	2303      	movs	r3, #3
 8007066:	e006      	b.n	8007076 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007068:	4b05      	ldr	r3, [pc, #20]	@ (8007080 <RCCEx_PLL2_Config+0x15c>)
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007070:	2b00      	cmp	r3, #0
 8007072:	d0f0      	beq.n	8007056 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007074:	7bfb      	ldrb	r3, [r7, #15]
}
 8007076:	4618      	mov	r0, r3
 8007078:	3710      	adds	r7, #16
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}
 800707e:	bf00      	nop
 8007080:	58024400 	.word	0x58024400
 8007084:	ffff0007 	.word	0xffff0007

08007088 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007092:	2300      	movs	r3, #0
 8007094:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007096:	4b53      	ldr	r3, [pc, #332]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 8007098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800709a:	f003 0303 	and.w	r3, r3, #3
 800709e:	2b03      	cmp	r3, #3
 80070a0:	d101      	bne.n	80070a6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80070a2:	2301      	movs	r3, #1
 80070a4:	e099      	b.n	80071da <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80070a6:	4b4f      	ldr	r3, [pc, #316]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a4e      	ldr	r2, [pc, #312]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 80070ac:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80070b2:	f7fa fa29 	bl	8001508 <HAL_GetTick>
 80070b6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80070b8:	e008      	b.n	80070cc <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80070ba:	f7fa fa25 	bl	8001508 <HAL_GetTick>
 80070be:	4602      	mov	r2, r0
 80070c0:	68bb      	ldr	r3, [r7, #8]
 80070c2:	1ad3      	subs	r3, r2, r3
 80070c4:	2b02      	cmp	r3, #2
 80070c6:	d901      	bls.n	80070cc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80070c8:	2303      	movs	r3, #3
 80070ca:	e086      	b.n	80071da <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80070cc:	4b45      	ldr	r3, [pc, #276]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d1f0      	bne.n	80070ba <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80070d8:	4b42      	ldr	r3, [pc, #264]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 80070da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070dc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	051b      	lsls	r3, r3, #20
 80070e6:	493f      	ldr	r1, [pc, #252]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 80070e8:	4313      	orrs	r3, r2
 80070ea:	628b      	str	r3, [r1, #40]	@ 0x28
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	3b01      	subs	r3, #1
 80070f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	3b01      	subs	r3, #1
 80070fc:	025b      	lsls	r3, r3, #9
 80070fe:	b29b      	uxth	r3, r3
 8007100:	431a      	orrs	r2, r3
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	68db      	ldr	r3, [r3, #12]
 8007106:	3b01      	subs	r3, #1
 8007108:	041b      	lsls	r3, r3, #16
 800710a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800710e:	431a      	orrs	r2, r3
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	691b      	ldr	r3, [r3, #16]
 8007114:	3b01      	subs	r3, #1
 8007116:	061b      	lsls	r3, r3, #24
 8007118:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800711c:	4931      	ldr	r1, [pc, #196]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 800711e:	4313      	orrs	r3, r2
 8007120:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007122:	4b30      	ldr	r3, [pc, #192]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 8007124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007126:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	695b      	ldr	r3, [r3, #20]
 800712e:	492d      	ldr	r1, [pc, #180]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 8007130:	4313      	orrs	r3, r2
 8007132:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007134:	4b2b      	ldr	r3, [pc, #172]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 8007136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007138:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	699b      	ldr	r3, [r3, #24]
 8007140:	4928      	ldr	r1, [pc, #160]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 8007142:	4313      	orrs	r3, r2
 8007144:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007146:	4b27      	ldr	r3, [pc, #156]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 8007148:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800714a:	4a26      	ldr	r2, [pc, #152]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 800714c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007150:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007152:	4b24      	ldr	r3, [pc, #144]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 8007154:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007156:	4b24      	ldr	r3, [pc, #144]	@ (80071e8 <RCCEx_PLL3_Config+0x160>)
 8007158:	4013      	ands	r3, r2
 800715a:	687a      	ldr	r2, [r7, #4]
 800715c:	69d2      	ldr	r2, [r2, #28]
 800715e:	00d2      	lsls	r2, r2, #3
 8007160:	4920      	ldr	r1, [pc, #128]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 8007162:	4313      	orrs	r3, r2
 8007164:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007166:	4b1f      	ldr	r3, [pc, #124]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 8007168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800716a:	4a1e      	ldr	r2, [pc, #120]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 800716c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007170:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d106      	bne.n	8007186 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007178:	4b1a      	ldr	r3, [pc, #104]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 800717a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800717c:	4a19      	ldr	r2, [pc, #100]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 800717e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007182:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007184:	e00f      	b.n	80071a6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	2b01      	cmp	r3, #1
 800718a:	d106      	bne.n	800719a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800718c:	4b15      	ldr	r3, [pc, #84]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 800718e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007190:	4a14      	ldr	r2, [pc, #80]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 8007192:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007196:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007198:	e005      	b.n	80071a6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800719a:	4b12      	ldr	r3, [pc, #72]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 800719c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800719e:	4a11      	ldr	r2, [pc, #68]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 80071a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80071a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80071a6:	4b0f      	ldr	r3, [pc, #60]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a0e      	ldr	r2, [pc, #56]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 80071ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80071b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071b2:	f7fa f9a9 	bl	8001508 <HAL_GetTick>
 80071b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80071b8:	e008      	b.n	80071cc <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80071ba:	f7fa f9a5 	bl	8001508 <HAL_GetTick>
 80071be:	4602      	mov	r2, r0
 80071c0:	68bb      	ldr	r3, [r7, #8]
 80071c2:	1ad3      	subs	r3, r2, r3
 80071c4:	2b02      	cmp	r3, #2
 80071c6:	d901      	bls.n	80071cc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80071c8:	2303      	movs	r3, #3
 80071ca:	e006      	b.n	80071da <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80071cc:	4b05      	ldr	r3, [pc, #20]	@ (80071e4 <RCCEx_PLL3_Config+0x15c>)
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d0f0      	beq.n	80071ba <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80071d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071da:	4618      	mov	r0, r3
 80071dc:	3710      	adds	r7, #16
 80071de:	46bd      	mov	sp, r7
 80071e0:	bd80      	pop	{r7, pc}
 80071e2:	bf00      	nop
 80071e4:	58024400 	.word	0x58024400
 80071e8:	ffff0007 	.word	0xffff0007

080071ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b082      	sub	sp, #8
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d101      	bne.n	80071fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	e042      	b.n	8007284 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007204:	2b00      	cmp	r3, #0
 8007206:	d106      	bne.n	8007216 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2200      	movs	r2, #0
 800720c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f7f9 fedb 	bl	8000fcc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	2224      	movs	r2, #36	@ 0x24
 800721a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	681a      	ldr	r2, [r3, #0]
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f022 0201 	bic.w	r2, r2, #1
 800722c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007232:	2b00      	cmp	r3, #0
 8007234:	d002      	beq.n	800723c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f000 ff22 	bl	8008080 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f000 f8b3 	bl	80073a8 <UART_SetConfig>
 8007242:	4603      	mov	r3, r0
 8007244:	2b01      	cmp	r3, #1
 8007246:	d101      	bne.n	800724c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007248:	2301      	movs	r3, #1
 800724a:	e01b      	b.n	8007284 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	685a      	ldr	r2, [r3, #4]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800725a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	689a      	ldr	r2, [r3, #8]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800726a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f042 0201 	orr.w	r2, r2, #1
 800727a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 ffa1 	bl	80081c4 <UART_CheckIdleState>
 8007282:	4603      	mov	r3, r0
}
 8007284:	4618      	mov	r0, r3
 8007286:	3708      	adds	r7, #8
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b08a      	sub	sp, #40	@ 0x28
 8007290:	af02      	add	r7, sp, #8
 8007292:	60f8      	str	r0, [r7, #12]
 8007294:	60b9      	str	r1, [r7, #8]
 8007296:	603b      	str	r3, [r7, #0]
 8007298:	4613      	mov	r3, r2
 800729a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072a2:	2b20      	cmp	r3, #32
 80072a4:	d17b      	bne.n	800739e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80072a6:	68bb      	ldr	r3, [r7, #8]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d002      	beq.n	80072b2 <HAL_UART_Transmit+0x26>
 80072ac:	88fb      	ldrh	r3, [r7, #6]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d101      	bne.n	80072b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80072b2:	2301      	movs	r3, #1
 80072b4:	e074      	b.n	80073a0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2221      	movs	r2, #33	@ 0x21
 80072c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80072c6:	f7fa f91f 	bl	8001508 <HAL_GetTick>
 80072ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	88fa      	ldrh	r2, [r7, #6]
 80072d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	88fa      	ldrh	r2, [r7, #6]
 80072d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072e4:	d108      	bne.n	80072f8 <HAL_UART_Transmit+0x6c>
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	691b      	ldr	r3, [r3, #16]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d104      	bne.n	80072f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80072ee:	2300      	movs	r3, #0
 80072f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	61bb      	str	r3, [r7, #24]
 80072f6:	e003      	b.n	8007300 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80072fc:	2300      	movs	r3, #0
 80072fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007300:	e030      	b.n	8007364 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	9300      	str	r3, [sp, #0]
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	2200      	movs	r2, #0
 800730a:	2180      	movs	r1, #128	@ 0x80
 800730c:	68f8      	ldr	r0, [r7, #12]
 800730e:	f001 f803 	bl	8008318 <UART_WaitOnFlagUntilTimeout>
 8007312:	4603      	mov	r3, r0
 8007314:	2b00      	cmp	r3, #0
 8007316:	d005      	beq.n	8007324 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	2220      	movs	r2, #32
 800731c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007320:	2303      	movs	r3, #3
 8007322:	e03d      	b.n	80073a0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007324:	69fb      	ldr	r3, [r7, #28]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d10b      	bne.n	8007342 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800732a:	69bb      	ldr	r3, [r7, #24]
 800732c:	881b      	ldrh	r3, [r3, #0]
 800732e:	461a      	mov	r2, r3
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007338:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800733a:	69bb      	ldr	r3, [r7, #24]
 800733c:	3302      	adds	r3, #2
 800733e:	61bb      	str	r3, [r7, #24]
 8007340:	e007      	b.n	8007352 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007342:	69fb      	ldr	r3, [r7, #28]
 8007344:	781a      	ldrb	r2, [r3, #0]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	3301      	adds	r3, #1
 8007350:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007358:	b29b      	uxth	r3, r3
 800735a:	3b01      	subs	r3, #1
 800735c:	b29a      	uxth	r2, r3
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800736a:	b29b      	uxth	r3, r3
 800736c:	2b00      	cmp	r3, #0
 800736e:	d1c8      	bne.n	8007302 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	9300      	str	r3, [sp, #0]
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	2200      	movs	r2, #0
 8007378:	2140      	movs	r1, #64	@ 0x40
 800737a:	68f8      	ldr	r0, [r7, #12]
 800737c:	f000 ffcc 	bl	8008318 <UART_WaitOnFlagUntilTimeout>
 8007380:	4603      	mov	r3, r0
 8007382:	2b00      	cmp	r3, #0
 8007384:	d005      	beq.n	8007392 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	2220      	movs	r2, #32
 800738a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800738e:	2303      	movs	r3, #3
 8007390:	e006      	b.n	80073a0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2220      	movs	r2, #32
 8007396:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800739a:	2300      	movs	r3, #0
 800739c:	e000      	b.n	80073a0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800739e:	2302      	movs	r3, #2
  }
}
 80073a0:	4618      	mov	r0, r3
 80073a2:	3720      	adds	r7, #32
 80073a4:	46bd      	mov	sp, r7
 80073a6:	bd80      	pop	{r7, pc}

080073a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80073a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80073ac:	b092      	sub	sp, #72	@ 0x48
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80073b2:	2300      	movs	r3, #0
 80073b4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	689a      	ldr	r2, [r3, #8]
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	691b      	ldr	r3, [r3, #16]
 80073c0:	431a      	orrs	r2, r3
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	695b      	ldr	r3, [r3, #20]
 80073c6:	431a      	orrs	r2, r3
 80073c8:	697b      	ldr	r3, [r7, #20]
 80073ca:	69db      	ldr	r3, [r3, #28]
 80073cc:	4313      	orrs	r3, r2
 80073ce:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681a      	ldr	r2, [r3, #0]
 80073d6:	4bbe      	ldr	r3, [pc, #760]	@ (80076d0 <UART_SetConfig+0x328>)
 80073d8:	4013      	ands	r3, r2
 80073da:	697a      	ldr	r2, [r7, #20]
 80073dc:	6812      	ldr	r2, [r2, #0]
 80073de:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80073e0:	430b      	orrs	r3, r1
 80073e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80073e4:	697b      	ldr	r3, [r7, #20]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	68da      	ldr	r2, [r3, #12]
 80073f2:	697b      	ldr	r3, [r7, #20]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	430a      	orrs	r2, r1
 80073f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80073fa:	697b      	ldr	r3, [r7, #20]
 80073fc:	699b      	ldr	r3, [r3, #24]
 80073fe:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4ab3      	ldr	r2, [pc, #716]	@ (80076d4 <UART_SetConfig+0x32c>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d004      	beq.n	8007414 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	6a1b      	ldr	r3, [r3, #32]
 800740e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007410:	4313      	orrs	r3, r2
 8007412:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	689a      	ldr	r2, [r3, #8]
 800741a:	4baf      	ldr	r3, [pc, #700]	@ (80076d8 <UART_SetConfig+0x330>)
 800741c:	4013      	ands	r3, r2
 800741e:	697a      	ldr	r2, [r7, #20]
 8007420:	6812      	ldr	r2, [r2, #0]
 8007422:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007424:	430b      	orrs	r3, r1
 8007426:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800742e:	f023 010f 	bic.w	r1, r3, #15
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	430a      	orrs	r2, r1
 800743c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	4aa6      	ldr	r2, [pc, #664]	@ (80076dc <UART_SetConfig+0x334>)
 8007444:	4293      	cmp	r3, r2
 8007446:	d177      	bne.n	8007538 <UART_SetConfig+0x190>
 8007448:	4ba5      	ldr	r3, [pc, #660]	@ (80076e0 <UART_SetConfig+0x338>)
 800744a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800744c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007450:	2b28      	cmp	r3, #40	@ 0x28
 8007452:	d86d      	bhi.n	8007530 <UART_SetConfig+0x188>
 8007454:	a201      	add	r2, pc, #4	@ (adr r2, 800745c <UART_SetConfig+0xb4>)
 8007456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800745a:	bf00      	nop
 800745c:	08007501 	.word	0x08007501
 8007460:	08007531 	.word	0x08007531
 8007464:	08007531 	.word	0x08007531
 8007468:	08007531 	.word	0x08007531
 800746c:	08007531 	.word	0x08007531
 8007470:	08007531 	.word	0x08007531
 8007474:	08007531 	.word	0x08007531
 8007478:	08007531 	.word	0x08007531
 800747c:	08007509 	.word	0x08007509
 8007480:	08007531 	.word	0x08007531
 8007484:	08007531 	.word	0x08007531
 8007488:	08007531 	.word	0x08007531
 800748c:	08007531 	.word	0x08007531
 8007490:	08007531 	.word	0x08007531
 8007494:	08007531 	.word	0x08007531
 8007498:	08007531 	.word	0x08007531
 800749c:	08007511 	.word	0x08007511
 80074a0:	08007531 	.word	0x08007531
 80074a4:	08007531 	.word	0x08007531
 80074a8:	08007531 	.word	0x08007531
 80074ac:	08007531 	.word	0x08007531
 80074b0:	08007531 	.word	0x08007531
 80074b4:	08007531 	.word	0x08007531
 80074b8:	08007531 	.word	0x08007531
 80074bc:	08007519 	.word	0x08007519
 80074c0:	08007531 	.word	0x08007531
 80074c4:	08007531 	.word	0x08007531
 80074c8:	08007531 	.word	0x08007531
 80074cc:	08007531 	.word	0x08007531
 80074d0:	08007531 	.word	0x08007531
 80074d4:	08007531 	.word	0x08007531
 80074d8:	08007531 	.word	0x08007531
 80074dc:	08007521 	.word	0x08007521
 80074e0:	08007531 	.word	0x08007531
 80074e4:	08007531 	.word	0x08007531
 80074e8:	08007531 	.word	0x08007531
 80074ec:	08007531 	.word	0x08007531
 80074f0:	08007531 	.word	0x08007531
 80074f4:	08007531 	.word	0x08007531
 80074f8:	08007531 	.word	0x08007531
 80074fc:	08007529 	.word	0x08007529
 8007500:	2301      	movs	r3, #1
 8007502:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007506:	e326      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007508:	2304      	movs	r3, #4
 800750a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800750e:	e322      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007510:	2308      	movs	r3, #8
 8007512:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007516:	e31e      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007518:	2310      	movs	r3, #16
 800751a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800751e:	e31a      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007520:	2320      	movs	r3, #32
 8007522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007526:	e316      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007528:	2340      	movs	r3, #64	@ 0x40
 800752a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800752e:	e312      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007530:	2380      	movs	r3, #128	@ 0x80
 8007532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007536:	e30e      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007538:	697b      	ldr	r3, [r7, #20]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	4a69      	ldr	r2, [pc, #420]	@ (80076e4 <UART_SetConfig+0x33c>)
 800753e:	4293      	cmp	r3, r2
 8007540:	d130      	bne.n	80075a4 <UART_SetConfig+0x1fc>
 8007542:	4b67      	ldr	r3, [pc, #412]	@ (80076e0 <UART_SetConfig+0x338>)
 8007544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007546:	f003 0307 	and.w	r3, r3, #7
 800754a:	2b05      	cmp	r3, #5
 800754c:	d826      	bhi.n	800759c <UART_SetConfig+0x1f4>
 800754e:	a201      	add	r2, pc, #4	@ (adr r2, 8007554 <UART_SetConfig+0x1ac>)
 8007550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007554:	0800756d 	.word	0x0800756d
 8007558:	08007575 	.word	0x08007575
 800755c:	0800757d 	.word	0x0800757d
 8007560:	08007585 	.word	0x08007585
 8007564:	0800758d 	.word	0x0800758d
 8007568:	08007595 	.word	0x08007595
 800756c:	2300      	movs	r3, #0
 800756e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007572:	e2f0      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007574:	2304      	movs	r3, #4
 8007576:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800757a:	e2ec      	b.n	8007b56 <UART_SetConfig+0x7ae>
 800757c:	2308      	movs	r3, #8
 800757e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007582:	e2e8      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007584:	2310      	movs	r3, #16
 8007586:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800758a:	e2e4      	b.n	8007b56 <UART_SetConfig+0x7ae>
 800758c:	2320      	movs	r3, #32
 800758e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007592:	e2e0      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007594:	2340      	movs	r3, #64	@ 0x40
 8007596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800759a:	e2dc      	b.n	8007b56 <UART_SetConfig+0x7ae>
 800759c:	2380      	movs	r3, #128	@ 0x80
 800759e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075a2:	e2d8      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a4f      	ldr	r2, [pc, #316]	@ (80076e8 <UART_SetConfig+0x340>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d130      	bne.n	8007610 <UART_SetConfig+0x268>
 80075ae:	4b4c      	ldr	r3, [pc, #304]	@ (80076e0 <UART_SetConfig+0x338>)
 80075b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80075b2:	f003 0307 	and.w	r3, r3, #7
 80075b6:	2b05      	cmp	r3, #5
 80075b8:	d826      	bhi.n	8007608 <UART_SetConfig+0x260>
 80075ba:	a201      	add	r2, pc, #4	@ (adr r2, 80075c0 <UART_SetConfig+0x218>)
 80075bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c0:	080075d9 	.word	0x080075d9
 80075c4:	080075e1 	.word	0x080075e1
 80075c8:	080075e9 	.word	0x080075e9
 80075cc:	080075f1 	.word	0x080075f1
 80075d0:	080075f9 	.word	0x080075f9
 80075d4:	08007601 	.word	0x08007601
 80075d8:	2300      	movs	r3, #0
 80075da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075de:	e2ba      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80075e0:	2304      	movs	r3, #4
 80075e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075e6:	e2b6      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80075e8:	2308      	movs	r3, #8
 80075ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075ee:	e2b2      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80075f0:	2310      	movs	r3, #16
 80075f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075f6:	e2ae      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80075f8:	2320      	movs	r3, #32
 80075fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80075fe:	e2aa      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007600:	2340      	movs	r3, #64	@ 0x40
 8007602:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007606:	e2a6      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007608:	2380      	movs	r3, #128	@ 0x80
 800760a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800760e:	e2a2      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007610:	697b      	ldr	r3, [r7, #20]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	4a35      	ldr	r2, [pc, #212]	@ (80076ec <UART_SetConfig+0x344>)
 8007616:	4293      	cmp	r3, r2
 8007618:	d130      	bne.n	800767c <UART_SetConfig+0x2d4>
 800761a:	4b31      	ldr	r3, [pc, #196]	@ (80076e0 <UART_SetConfig+0x338>)
 800761c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800761e:	f003 0307 	and.w	r3, r3, #7
 8007622:	2b05      	cmp	r3, #5
 8007624:	d826      	bhi.n	8007674 <UART_SetConfig+0x2cc>
 8007626:	a201      	add	r2, pc, #4	@ (adr r2, 800762c <UART_SetConfig+0x284>)
 8007628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800762c:	08007645 	.word	0x08007645
 8007630:	0800764d 	.word	0x0800764d
 8007634:	08007655 	.word	0x08007655
 8007638:	0800765d 	.word	0x0800765d
 800763c:	08007665 	.word	0x08007665
 8007640:	0800766d 	.word	0x0800766d
 8007644:	2300      	movs	r3, #0
 8007646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800764a:	e284      	b.n	8007b56 <UART_SetConfig+0x7ae>
 800764c:	2304      	movs	r3, #4
 800764e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007652:	e280      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007654:	2308      	movs	r3, #8
 8007656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800765a:	e27c      	b.n	8007b56 <UART_SetConfig+0x7ae>
 800765c:	2310      	movs	r3, #16
 800765e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007662:	e278      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007664:	2320      	movs	r3, #32
 8007666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800766a:	e274      	b.n	8007b56 <UART_SetConfig+0x7ae>
 800766c:	2340      	movs	r3, #64	@ 0x40
 800766e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007672:	e270      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007674:	2380      	movs	r3, #128	@ 0x80
 8007676:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800767a:	e26c      	b.n	8007b56 <UART_SetConfig+0x7ae>
 800767c:	697b      	ldr	r3, [r7, #20]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a1b      	ldr	r2, [pc, #108]	@ (80076f0 <UART_SetConfig+0x348>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d142      	bne.n	800770c <UART_SetConfig+0x364>
 8007686:	4b16      	ldr	r3, [pc, #88]	@ (80076e0 <UART_SetConfig+0x338>)
 8007688:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800768a:	f003 0307 	and.w	r3, r3, #7
 800768e:	2b05      	cmp	r3, #5
 8007690:	d838      	bhi.n	8007704 <UART_SetConfig+0x35c>
 8007692:	a201      	add	r2, pc, #4	@ (adr r2, 8007698 <UART_SetConfig+0x2f0>)
 8007694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007698:	080076b1 	.word	0x080076b1
 800769c:	080076b9 	.word	0x080076b9
 80076a0:	080076c1 	.word	0x080076c1
 80076a4:	080076c9 	.word	0x080076c9
 80076a8:	080076f5 	.word	0x080076f5
 80076ac:	080076fd 	.word	0x080076fd
 80076b0:	2300      	movs	r3, #0
 80076b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076b6:	e24e      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80076b8:	2304      	movs	r3, #4
 80076ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076be:	e24a      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80076c0:	2308      	movs	r3, #8
 80076c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076c6:	e246      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80076c8:	2310      	movs	r3, #16
 80076ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076ce:	e242      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80076d0:	cfff69f3 	.word	0xcfff69f3
 80076d4:	58000c00 	.word	0x58000c00
 80076d8:	11fff4ff 	.word	0x11fff4ff
 80076dc:	40011000 	.word	0x40011000
 80076e0:	58024400 	.word	0x58024400
 80076e4:	40004400 	.word	0x40004400
 80076e8:	40004800 	.word	0x40004800
 80076ec:	40004c00 	.word	0x40004c00
 80076f0:	40005000 	.word	0x40005000
 80076f4:	2320      	movs	r3, #32
 80076f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80076fa:	e22c      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80076fc:	2340      	movs	r3, #64	@ 0x40
 80076fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007702:	e228      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007704:	2380      	movs	r3, #128	@ 0x80
 8007706:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800770a:	e224      	b.n	8007b56 <UART_SetConfig+0x7ae>
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	4ab1      	ldr	r2, [pc, #708]	@ (80079d8 <UART_SetConfig+0x630>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d176      	bne.n	8007804 <UART_SetConfig+0x45c>
 8007716:	4bb1      	ldr	r3, [pc, #708]	@ (80079dc <UART_SetConfig+0x634>)
 8007718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800771a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800771e:	2b28      	cmp	r3, #40	@ 0x28
 8007720:	d86c      	bhi.n	80077fc <UART_SetConfig+0x454>
 8007722:	a201      	add	r2, pc, #4	@ (adr r2, 8007728 <UART_SetConfig+0x380>)
 8007724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007728:	080077cd 	.word	0x080077cd
 800772c:	080077fd 	.word	0x080077fd
 8007730:	080077fd 	.word	0x080077fd
 8007734:	080077fd 	.word	0x080077fd
 8007738:	080077fd 	.word	0x080077fd
 800773c:	080077fd 	.word	0x080077fd
 8007740:	080077fd 	.word	0x080077fd
 8007744:	080077fd 	.word	0x080077fd
 8007748:	080077d5 	.word	0x080077d5
 800774c:	080077fd 	.word	0x080077fd
 8007750:	080077fd 	.word	0x080077fd
 8007754:	080077fd 	.word	0x080077fd
 8007758:	080077fd 	.word	0x080077fd
 800775c:	080077fd 	.word	0x080077fd
 8007760:	080077fd 	.word	0x080077fd
 8007764:	080077fd 	.word	0x080077fd
 8007768:	080077dd 	.word	0x080077dd
 800776c:	080077fd 	.word	0x080077fd
 8007770:	080077fd 	.word	0x080077fd
 8007774:	080077fd 	.word	0x080077fd
 8007778:	080077fd 	.word	0x080077fd
 800777c:	080077fd 	.word	0x080077fd
 8007780:	080077fd 	.word	0x080077fd
 8007784:	080077fd 	.word	0x080077fd
 8007788:	080077e5 	.word	0x080077e5
 800778c:	080077fd 	.word	0x080077fd
 8007790:	080077fd 	.word	0x080077fd
 8007794:	080077fd 	.word	0x080077fd
 8007798:	080077fd 	.word	0x080077fd
 800779c:	080077fd 	.word	0x080077fd
 80077a0:	080077fd 	.word	0x080077fd
 80077a4:	080077fd 	.word	0x080077fd
 80077a8:	080077ed 	.word	0x080077ed
 80077ac:	080077fd 	.word	0x080077fd
 80077b0:	080077fd 	.word	0x080077fd
 80077b4:	080077fd 	.word	0x080077fd
 80077b8:	080077fd 	.word	0x080077fd
 80077bc:	080077fd 	.word	0x080077fd
 80077c0:	080077fd 	.word	0x080077fd
 80077c4:	080077fd 	.word	0x080077fd
 80077c8:	080077f5 	.word	0x080077f5
 80077cc:	2301      	movs	r3, #1
 80077ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077d2:	e1c0      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80077d4:	2304      	movs	r3, #4
 80077d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077da:	e1bc      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80077dc:	2308      	movs	r3, #8
 80077de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077e2:	e1b8      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80077e4:	2310      	movs	r3, #16
 80077e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077ea:	e1b4      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80077ec:	2320      	movs	r3, #32
 80077ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077f2:	e1b0      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80077f4:	2340      	movs	r3, #64	@ 0x40
 80077f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80077fa:	e1ac      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80077fc:	2380      	movs	r3, #128	@ 0x80
 80077fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007802:	e1a8      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007804:	697b      	ldr	r3, [r7, #20]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a75      	ldr	r2, [pc, #468]	@ (80079e0 <UART_SetConfig+0x638>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d130      	bne.n	8007870 <UART_SetConfig+0x4c8>
 800780e:	4b73      	ldr	r3, [pc, #460]	@ (80079dc <UART_SetConfig+0x634>)
 8007810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007812:	f003 0307 	and.w	r3, r3, #7
 8007816:	2b05      	cmp	r3, #5
 8007818:	d826      	bhi.n	8007868 <UART_SetConfig+0x4c0>
 800781a:	a201      	add	r2, pc, #4	@ (adr r2, 8007820 <UART_SetConfig+0x478>)
 800781c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007820:	08007839 	.word	0x08007839
 8007824:	08007841 	.word	0x08007841
 8007828:	08007849 	.word	0x08007849
 800782c:	08007851 	.word	0x08007851
 8007830:	08007859 	.word	0x08007859
 8007834:	08007861 	.word	0x08007861
 8007838:	2300      	movs	r3, #0
 800783a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800783e:	e18a      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007840:	2304      	movs	r3, #4
 8007842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007846:	e186      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007848:	2308      	movs	r3, #8
 800784a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800784e:	e182      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007850:	2310      	movs	r3, #16
 8007852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007856:	e17e      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007858:	2320      	movs	r3, #32
 800785a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800785e:	e17a      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007860:	2340      	movs	r3, #64	@ 0x40
 8007862:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007866:	e176      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007868:	2380      	movs	r3, #128	@ 0x80
 800786a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800786e:	e172      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a5b      	ldr	r2, [pc, #364]	@ (80079e4 <UART_SetConfig+0x63c>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d130      	bne.n	80078dc <UART_SetConfig+0x534>
 800787a:	4b58      	ldr	r3, [pc, #352]	@ (80079dc <UART_SetConfig+0x634>)
 800787c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800787e:	f003 0307 	and.w	r3, r3, #7
 8007882:	2b05      	cmp	r3, #5
 8007884:	d826      	bhi.n	80078d4 <UART_SetConfig+0x52c>
 8007886:	a201      	add	r2, pc, #4	@ (adr r2, 800788c <UART_SetConfig+0x4e4>)
 8007888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800788c:	080078a5 	.word	0x080078a5
 8007890:	080078ad 	.word	0x080078ad
 8007894:	080078b5 	.word	0x080078b5
 8007898:	080078bd 	.word	0x080078bd
 800789c:	080078c5 	.word	0x080078c5
 80078a0:	080078cd 	.word	0x080078cd
 80078a4:	2300      	movs	r3, #0
 80078a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078aa:	e154      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80078ac:	2304      	movs	r3, #4
 80078ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078b2:	e150      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80078b4:	2308      	movs	r3, #8
 80078b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078ba:	e14c      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80078bc:	2310      	movs	r3, #16
 80078be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078c2:	e148      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80078c4:	2320      	movs	r3, #32
 80078c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078ca:	e144      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80078cc:	2340      	movs	r3, #64	@ 0x40
 80078ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078d2:	e140      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80078d4:	2380      	movs	r3, #128	@ 0x80
 80078d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80078da:	e13c      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	4a41      	ldr	r2, [pc, #260]	@ (80079e8 <UART_SetConfig+0x640>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	f040 8082 	bne.w	80079ec <UART_SetConfig+0x644>
 80078e8:	4b3c      	ldr	r3, [pc, #240]	@ (80079dc <UART_SetConfig+0x634>)
 80078ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078ec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80078f0:	2b28      	cmp	r3, #40	@ 0x28
 80078f2:	d86d      	bhi.n	80079d0 <UART_SetConfig+0x628>
 80078f4:	a201      	add	r2, pc, #4	@ (adr r2, 80078fc <UART_SetConfig+0x554>)
 80078f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078fa:	bf00      	nop
 80078fc:	080079a1 	.word	0x080079a1
 8007900:	080079d1 	.word	0x080079d1
 8007904:	080079d1 	.word	0x080079d1
 8007908:	080079d1 	.word	0x080079d1
 800790c:	080079d1 	.word	0x080079d1
 8007910:	080079d1 	.word	0x080079d1
 8007914:	080079d1 	.word	0x080079d1
 8007918:	080079d1 	.word	0x080079d1
 800791c:	080079a9 	.word	0x080079a9
 8007920:	080079d1 	.word	0x080079d1
 8007924:	080079d1 	.word	0x080079d1
 8007928:	080079d1 	.word	0x080079d1
 800792c:	080079d1 	.word	0x080079d1
 8007930:	080079d1 	.word	0x080079d1
 8007934:	080079d1 	.word	0x080079d1
 8007938:	080079d1 	.word	0x080079d1
 800793c:	080079b1 	.word	0x080079b1
 8007940:	080079d1 	.word	0x080079d1
 8007944:	080079d1 	.word	0x080079d1
 8007948:	080079d1 	.word	0x080079d1
 800794c:	080079d1 	.word	0x080079d1
 8007950:	080079d1 	.word	0x080079d1
 8007954:	080079d1 	.word	0x080079d1
 8007958:	080079d1 	.word	0x080079d1
 800795c:	080079b9 	.word	0x080079b9
 8007960:	080079d1 	.word	0x080079d1
 8007964:	080079d1 	.word	0x080079d1
 8007968:	080079d1 	.word	0x080079d1
 800796c:	080079d1 	.word	0x080079d1
 8007970:	080079d1 	.word	0x080079d1
 8007974:	080079d1 	.word	0x080079d1
 8007978:	080079d1 	.word	0x080079d1
 800797c:	080079c1 	.word	0x080079c1
 8007980:	080079d1 	.word	0x080079d1
 8007984:	080079d1 	.word	0x080079d1
 8007988:	080079d1 	.word	0x080079d1
 800798c:	080079d1 	.word	0x080079d1
 8007990:	080079d1 	.word	0x080079d1
 8007994:	080079d1 	.word	0x080079d1
 8007998:	080079d1 	.word	0x080079d1
 800799c:	080079c9 	.word	0x080079c9
 80079a0:	2301      	movs	r3, #1
 80079a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079a6:	e0d6      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80079a8:	2304      	movs	r3, #4
 80079aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079ae:	e0d2      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80079b0:	2308      	movs	r3, #8
 80079b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079b6:	e0ce      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80079b8:	2310      	movs	r3, #16
 80079ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079be:	e0ca      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80079c0:	2320      	movs	r3, #32
 80079c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079c6:	e0c6      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80079c8:	2340      	movs	r3, #64	@ 0x40
 80079ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079ce:	e0c2      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80079d0:	2380      	movs	r3, #128	@ 0x80
 80079d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80079d6:	e0be      	b.n	8007b56 <UART_SetConfig+0x7ae>
 80079d8:	40011400 	.word	0x40011400
 80079dc:	58024400 	.word	0x58024400
 80079e0:	40007800 	.word	0x40007800
 80079e4:	40007c00 	.word	0x40007c00
 80079e8:	40011800 	.word	0x40011800
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	4aad      	ldr	r2, [pc, #692]	@ (8007ca8 <UART_SetConfig+0x900>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d176      	bne.n	8007ae4 <UART_SetConfig+0x73c>
 80079f6:	4bad      	ldr	r3, [pc, #692]	@ (8007cac <UART_SetConfig+0x904>)
 80079f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80079fa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80079fe:	2b28      	cmp	r3, #40	@ 0x28
 8007a00:	d86c      	bhi.n	8007adc <UART_SetConfig+0x734>
 8007a02:	a201      	add	r2, pc, #4	@ (adr r2, 8007a08 <UART_SetConfig+0x660>)
 8007a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a08:	08007aad 	.word	0x08007aad
 8007a0c:	08007add 	.word	0x08007add
 8007a10:	08007add 	.word	0x08007add
 8007a14:	08007add 	.word	0x08007add
 8007a18:	08007add 	.word	0x08007add
 8007a1c:	08007add 	.word	0x08007add
 8007a20:	08007add 	.word	0x08007add
 8007a24:	08007add 	.word	0x08007add
 8007a28:	08007ab5 	.word	0x08007ab5
 8007a2c:	08007add 	.word	0x08007add
 8007a30:	08007add 	.word	0x08007add
 8007a34:	08007add 	.word	0x08007add
 8007a38:	08007add 	.word	0x08007add
 8007a3c:	08007add 	.word	0x08007add
 8007a40:	08007add 	.word	0x08007add
 8007a44:	08007add 	.word	0x08007add
 8007a48:	08007abd 	.word	0x08007abd
 8007a4c:	08007add 	.word	0x08007add
 8007a50:	08007add 	.word	0x08007add
 8007a54:	08007add 	.word	0x08007add
 8007a58:	08007add 	.word	0x08007add
 8007a5c:	08007add 	.word	0x08007add
 8007a60:	08007add 	.word	0x08007add
 8007a64:	08007add 	.word	0x08007add
 8007a68:	08007ac5 	.word	0x08007ac5
 8007a6c:	08007add 	.word	0x08007add
 8007a70:	08007add 	.word	0x08007add
 8007a74:	08007add 	.word	0x08007add
 8007a78:	08007add 	.word	0x08007add
 8007a7c:	08007add 	.word	0x08007add
 8007a80:	08007add 	.word	0x08007add
 8007a84:	08007add 	.word	0x08007add
 8007a88:	08007acd 	.word	0x08007acd
 8007a8c:	08007add 	.word	0x08007add
 8007a90:	08007add 	.word	0x08007add
 8007a94:	08007add 	.word	0x08007add
 8007a98:	08007add 	.word	0x08007add
 8007a9c:	08007add 	.word	0x08007add
 8007aa0:	08007add 	.word	0x08007add
 8007aa4:	08007add 	.word	0x08007add
 8007aa8:	08007ad5 	.word	0x08007ad5
 8007aac:	2301      	movs	r3, #1
 8007aae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ab2:	e050      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007ab4:	2304      	movs	r3, #4
 8007ab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aba:	e04c      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007abc:	2308      	movs	r3, #8
 8007abe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ac2:	e048      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007ac4:	2310      	movs	r3, #16
 8007ac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007aca:	e044      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007acc:	2320      	movs	r3, #32
 8007ace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ad2:	e040      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007ad4:	2340      	movs	r3, #64	@ 0x40
 8007ad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ada:	e03c      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007adc:	2380      	movs	r3, #128	@ 0x80
 8007ade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ae2:	e038      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a71      	ldr	r2, [pc, #452]	@ (8007cb0 <UART_SetConfig+0x908>)
 8007aea:	4293      	cmp	r3, r2
 8007aec:	d130      	bne.n	8007b50 <UART_SetConfig+0x7a8>
 8007aee:	4b6f      	ldr	r3, [pc, #444]	@ (8007cac <UART_SetConfig+0x904>)
 8007af0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007af2:	f003 0307 	and.w	r3, r3, #7
 8007af6:	2b05      	cmp	r3, #5
 8007af8:	d826      	bhi.n	8007b48 <UART_SetConfig+0x7a0>
 8007afa:	a201      	add	r2, pc, #4	@ (adr r2, 8007b00 <UART_SetConfig+0x758>)
 8007afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b00:	08007b19 	.word	0x08007b19
 8007b04:	08007b21 	.word	0x08007b21
 8007b08:	08007b29 	.word	0x08007b29
 8007b0c:	08007b31 	.word	0x08007b31
 8007b10:	08007b39 	.word	0x08007b39
 8007b14:	08007b41 	.word	0x08007b41
 8007b18:	2302      	movs	r3, #2
 8007b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b1e:	e01a      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007b20:	2304      	movs	r3, #4
 8007b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b26:	e016      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007b28:	2308      	movs	r3, #8
 8007b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b2e:	e012      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007b30:	2310      	movs	r3, #16
 8007b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b36:	e00e      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007b38:	2320      	movs	r3, #32
 8007b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b3e:	e00a      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007b40:	2340      	movs	r3, #64	@ 0x40
 8007b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b46:	e006      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007b48:	2380      	movs	r3, #128	@ 0x80
 8007b4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007b4e:	e002      	b.n	8007b56 <UART_SetConfig+0x7ae>
 8007b50:	2380      	movs	r3, #128	@ 0x80
 8007b52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007b56:	697b      	ldr	r3, [r7, #20]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	4a55      	ldr	r2, [pc, #340]	@ (8007cb0 <UART_SetConfig+0x908>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	f040 80f8 	bne.w	8007d52 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007b62:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007b66:	2b20      	cmp	r3, #32
 8007b68:	dc46      	bgt.n	8007bf8 <UART_SetConfig+0x850>
 8007b6a:	2b02      	cmp	r3, #2
 8007b6c:	db75      	blt.n	8007c5a <UART_SetConfig+0x8b2>
 8007b6e:	3b02      	subs	r3, #2
 8007b70:	2b1e      	cmp	r3, #30
 8007b72:	d872      	bhi.n	8007c5a <UART_SetConfig+0x8b2>
 8007b74:	a201      	add	r2, pc, #4	@ (adr r2, 8007b7c <UART_SetConfig+0x7d4>)
 8007b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b7a:	bf00      	nop
 8007b7c:	08007bff 	.word	0x08007bff
 8007b80:	08007c5b 	.word	0x08007c5b
 8007b84:	08007c07 	.word	0x08007c07
 8007b88:	08007c5b 	.word	0x08007c5b
 8007b8c:	08007c5b 	.word	0x08007c5b
 8007b90:	08007c5b 	.word	0x08007c5b
 8007b94:	08007c17 	.word	0x08007c17
 8007b98:	08007c5b 	.word	0x08007c5b
 8007b9c:	08007c5b 	.word	0x08007c5b
 8007ba0:	08007c5b 	.word	0x08007c5b
 8007ba4:	08007c5b 	.word	0x08007c5b
 8007ba8:	08007c5b 	.word	0x08007c5b
 8007bac:	08007c5b 	.word	0x08007c5b
 8007bb0:	08007c5b 	.word	0x08007c5b
 8007bb4:	08007c27 	.word	0x08007c27
 8007bb8:	08007c5b 	.word	0x08007c5b
 8007bbc:	08007c5b 	.word	0x08007c5b
 8007bc0:	08007c5b 	.word	0x08007c5b
 8007bc4:	08007c5b 	.word	0x08007c5b
 8007bc8:	08007c5b 	.word	0x08007c5b
 8007bcc:	08007c5b 	.word	0x08007c5b
 8007bd0:	08007c5b 	.word	0x08007c5b
 8007bd4:	08007c5b 	.word	0x08007c5b
 8007bd8:	08007c5b 	.word	0x08007c5b
 8007bdc:	08007c5b 	.word	0x08007c5b
 8007be0:	08007c5b 	.word	0x08007c5b
 8007be4:	08007c5b 	.word	0x08007c5b
 8007be8:	08007c5b 	.word	0x08007c5b
 8007bec:	08007c5b 	.word	0x08007c5b
 8007bf0:	08007c5b 	.word	0x08007c5b
 8007bf4:	08007c4d 	.word	0x08007c4d
 8007bf8:	2b40      	cmp	r3, #64	@ 0x40
 8007bfa:	d02a      	beq.n	8007c52 <UART_SetConfig+0x8aa>
 8007bfc:	e02d      	b.n	8007c5a <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8007bfe:	f7fe fd81 	bl	8006704 <HAL_RCCEx_GetD3PCLK1Freq>
 8007c02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007c04:	e02f      	b.n	8007c66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f7fe fd90 	bl	8006730 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c14:	e027      	b.n	8007c66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007c16:	f107 0318 	add.w	r3, r7, #24
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	f7fe fedc 	bl	80069d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007c20:	69fb      	ldr	r3, [r7, #28]
 8007c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c24:	e01f      	b.n	8007c66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007c26:	4b21      	ldr	r3, [pc, #132]	@ (8007cac <UART_SetConfig+0x904>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f003 0320 	and.w	r3, r3, #32
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d009      	beq.n	8007c46 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007c32:	4b1e      	ldr	r3, [pc, #120]	@ (8007cac <UART_SetConfig+0x904>)
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	08db      	lsrs	r3, r3, #3
 8007c38:	f003 0303 	and.w	r3, r3, #3
 8007c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8007cb4 <UART_SetConfig+0x90c>)
 8007c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007c44:	e00f      	b.n	8007c66 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8007c46:	4b1b      	ldr	r3, [pc, #108]	@ (8007cb4 <UART_SetConfig+0x90c>)
 8007c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c4a:	e00c      	b.n	8007c66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007c4c:	4b1a      	ldr	r3, [pc, #104]	@ (8007cb8 <UART_SetConfig+0x910>)
 8007c4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c50:	e009      	b.n	8007c66 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007c58:	e005      	b.n	8007c66 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007c5e:	2301      	movs	r3, #1
 8007c60:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007c64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	f000 81ee 	beq.w	800804a <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007c6e:	697b      	ldr	r3, [r7, #20]
 8007c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c72:	4a12      	ldr	r2, [pc, #72]	@ (8007cbc <UART_SetConfig+0x914>)
 8007c74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c78:	461a      	mov	r2, r3
 8007c7a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c7c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c80:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c82:	697b      	ldr	r3, [r7, #20]
 8007c84:	685a      	ldr	r2, [r3, #4]
 8007c86:	4613      	mov	r3, r2
 8007c88:	005b      	lsls	r3, r3, #1
 8007c8a:	4413      	add	r3, r2
 8007c8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d305      	bcc.n	8007c9e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007c92:	697b      	ldr	r3, [r7, #20]
 8007c94:	685b      	ldr	r3, [r3, #4]
 8007c96:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d910      	bls.n	8007cc0 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007ca4:	e1d1      	b.n	800804a <UART_SetConfig+0xca2>
 8007ca6:	bf00      	nop
 8007ca8:	40011c00 	.word	0x40011c00
 8007cac:	58024400 	.word	0x58024400
 8007cb0:	58000c00 	.word	0x58000c00
 8007cb4:	03d09000 	.word	0x03d09000
 8007cb8:	003d0900 	.word	0x003d0900
 8007cbc:	0800b2bc 	.word	0x0800b2bc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007cc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	60bb      	str	r3, [r7, #8]
 8007cc6:	60fa      	str	r2, [r7, #12]
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ccc:	4ac0      	ldr	r2, [pc, #768]	@ (8007fd0 <UART_SetConfig+0xc28>)
 8007cce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	603b      	str	r3, [r7, #0]
 8007cd8:	607a      	str	r2, [r7, #4]
 8007cda:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cde:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007ce2:	f7f8 fb6d 	bl	80003c0 <__aeabi_uldivmod>
 8007ce6:	4602      	mov	r2, r0
 8007ce8:	460b      	mov	r3, r1
 8007cea:	4610      	mov	r0, r2
 8007cec:	4619      	mov	r1, r3
 8007cee:	f04f 0200 	mov.w	r2, #0
 8007cf2:	f04f 0300 	mov.w	r3, #0
 8007cf6:	020b      	lsls	r3, r1, #8
 8007cf8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007cfc:	0202      	lsls	r2, r0, #8
 8007cfe:	6979      	ldr	r1, [r7, #20]
 8007d00:	6849      	ldr	r1, [r1, #4]
 8007d02:	0849      	lsrs	r1, r1, #1
 8007d04:	2000      	movs	r0, #0
 8007d06:	460c      	mov	r4, r1
 8007d08:	4605      	mov	r5, r0
 8007d0a:	eb12 0804 	adds.w	r8, r2, r4
 8007d0e:	eb43 0905 	adc.w	r9, r3, r5
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	2200      	movs	r2, #0
 8007d18:	469a      	mov	sl, r3
 8007d1a:	4693      	mov	fp, r2
 8007d1c:	4652      	mov	r2, sl
 8007d1e:	465b      	mov	r3, fp
 8007d20:	4640      	mov	r0, r8
 8007d22:	4649      	mov	r1, r9
 8007d24:	f7f8 fb4c 	bl	80003c0 <__aeabi_uldivmod>
 8007d28:	4602      	mov	r2, r0
 8007d2a:	460b      	mov	r3, r1
 8007d2c:	4613      	mov	r3, r2
 8007d2e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007d36:	d308      	bcc.n	8007d4a <UART_SetConfig+0x9a2>
 8007d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007d3e:	d204      	bcs.n	8007d4a <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007d46:	60da      	str	r2, [r3, #12]
 8007d48:	e17f      	b.n	800804a <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007d50:	e17b      	b.n	800804a <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	69db      	ldr	r3, [r3, #28]
 8007d56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d5a:	f040 80bd 	bne.w	8007ed8 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8007d5e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007d62:	2b20      	cmp	r3, #32
 8007d64:	dc48      	bgt.n	8007df8 <UART_SetConfig+0xa50>
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	db7b      	blt.n	8007e62 <UART_SetConfig+0xaba>
 8007d6a:	2b20      	cmp	r3, #32
 8007d6c:	d879      	bhi.n	8007e62 <UART_SetConfig+0xaba>
 8007d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d74 <UART_SetConfig+0x9cc>)
 8007d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d74:	08007dff 	.word	0x08007dff
 8007d78:	08007e07 	.word	0x08007e07
 8007d7c:	08007e63 	.word	0x08007e63
 8007d80:	08007e63 	.word	0x08007e63
 8007d84:	08007e0f 	.word	0x08007e0f
 8007d88:	08007e63 	.word	0x08007e63
 8007d8c:	08007e63 	.word	0x08007e63
 8007d90:	08007e63 	.word	0x08007e63
 8007d94:	08007e1f 	.word	0x08007e1f
 8007d98:	08007e63 	.word	0x08007e63
 8007d9c:	08007e63 	.word	0x08007e63
 8007da0:	08007e63 	.word	0x08007e63
 8007da4:	08007e63 	.word	0x08007e63
 8007da8:	08007e63 	.word	0x08007e63
 8007dac:	08007e63 	.word	0x08007e63
 8007db0:	08007e63 	.word	0x08007e63
 8007db4:	08007e2f 	.word	0x08007e2f
 8007db8:	08007e63 	.word	0x08007e63
 8007dbc:	08007e63 	.word	0x08007e63
 8007dc0:	08007e63 	.word	0x08007e63
 8007dc4:	08007e63 	.word	0x08007e63
 8007dc8:	08007e63 	.word	0x08007e63
 8007dcc:	08007e63 	.word	0x08007e63
 8007dd0:	08007e63 	.word	0x08007e63
 8007dd4:	08007e63 	.word	0x08007e63
 8007dd8:	08007e63 	.word	0x08007e63
 8007ddc:	08007e63 	.word	0x08007e63
 8007de0:	08007e63 	.word	0x08007e63
 8007de4:	08007e63 	.word	0x08007e63
 8007de8:	08007e63 	.word	0x08007e63
 8007dec:	08007e63 	.word	0x08007e63
 8007df0:	08007e63 	.word	0x08007e63
 8007df4:	08007e55 	.word	0x08007e55
 8007df8:	2b40      	cmp	r3, #64	@ 0x40
 8007dfa:	d02e      	beq.n	8007e5a <UART_SetConfig+0xab2>
 8007dfc:	e031      	b.n	8007e62 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007dfe:	f7fc fde3 	bl	80049c8 <HAL_RCC_GetPCLK1Freq>
 8007e02:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007e04:	e033      	b.n	8007e6e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e06:	f7fc fdf5 	bl	80049f4 <HAL_RCC_GetPCLK2Freq>
 8007e0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007e0c:	e02f      	b.n	8007e6e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007e0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007e12:	4618      	mov	r0, r3
 8007e14:	f7fe fc8c 	bl	8006730 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e1c:	e027      	b.n	8007e6e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007e1e:	f107 0318 	add.w	r3, r7, #24
 8007e22:	4618      	mov	r0, r3
 8007e24:	f7fe fdd8 	bl	80069d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007e28:	69fb      	ldr	r3, [r7, #28]
 8007e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e2c:	e01f      	b.n	8007e6e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e2e:	4b69      	ldr	r3, [pc, #420]	@ (8007fd4 <UART_SetConfig+0xc2c>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f003 0320 	and.w	r3, r3, #32
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d009      	beq.n	8007e4e <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007e3a:	4b66      	ldr	r3, [pc, #408]	@ (8007fd4 <UART_SetConfig+0xc2c>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	08db      	lsrs	r3, r3, #3
 8007e40:	f003 0303 	and.w	r3, r3, #3
 8007e44:	4a64      	ldr	r2, [pc, #400]	@ (8007fd8 <UART_SetConfig+0xc30>)
 8007e46:	fa22 f303 	lsr.w	r3, r2, r3
 8007e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007e4c:	e00f      	b.n	8007e6e <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8007e4e:	4b62      	ldr	r3, [pc, #392]	@ (8007fd8 <UART_SetConfig+0xc30>)
 8007e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e52:	e00c      	b.n	8007e6e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007e54:	4b61      	ldr	r3, [pc, #388]	@ (8007fdc <UART_SetConfig+0xc34>)
 8007e56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e58:	e009      	b.n	8007e6e <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007e60:	e005      	b.n	8007e6e <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 8007e62:	2300      	movs	r3, #0
 8007e64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007e66:	2301      	movs	r3, #1
 8007e68:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007e6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007e6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	f000 80ea 	beq.w	800804a <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e7a:	4a55      	ldr	r2, [pc, #340]	@ (8007fd0 <UART_SetConfig+0xc28>)
 8007e7c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e80:	461a      	mov	r2, r3
 8007e82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e84:	fbb3 f3f2 	udiv	r3, r3, r2
 8007e88:	005a      	lsls	r2, r3, #1
 8007e8a:	697b      	ldr	r3, [r7, #20]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	085b      	lsrs	r3, r3, #1
 8007e90:	441a      	add	r2, r3
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	685b      	ldr	r3, [r3, #4]
 8007e96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e9a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e9e:	2b0f      	cmp	r3, #15
 8007ea0:	d916      	bls.n	8007ed0 <UART_SetConfig+0xb28>
 8007ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ea4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ea8:	d212      	bcs.n	8007ed0 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007eaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	f023 030f 	bic.w	r3, r3, #15
 8007eb2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007eb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eb6:	085b      	lsrs	r3, r3, #1
 8007eb8:	b29b      	uxth	r3, r3
 8007eba:	f003 0307 	and.w	r3, r3, #7
 8007ebe:	b29a      	uxth	r2, r3
 8007ec0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8007ecc:	60da      	str	r2, [r3, #12]
 8007ece:	e0bc      	b.n	800804a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8007ed6:	e0b8      	b.n	800804a <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007ed8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007edc:	2b20      	cmp	r3, #32
 8007ede:	dc4b      	bgt.n	8007f78 <UART_SetConfig+0xbd0>
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	f2c0 8087 	blt.w	8007ff4 <UART_SetConfig+0xc4c>
 8007ee6:	2b20      	cmp	r3, #32
 8007ee8:	f200 8084 	bhi.w	8007ff4 <UART_SetConfig+0xc4c>
 8007eec:	a201      	add	r2, pc, #4	@ (adr r2, 8007ef4 <UART_SetConfig+0xb4c>)
 8007eee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef2:	bf00      	nop
 8007ef4:	08007f7f 	.word	0x08007f7f
 8007ef8:	08007f87 	.word	0x08007f87
 8007efc:	08007ff5 	.word	0x08007ff5
 8007f00:	08007ff5 	.word	0x08007ff5
 8007f04:	08007f8f 	.word	0x08007f8f
 8007f08:	08007ff5 	.word	0x08007ff5
 8007f0c:	08007ff5 	.word	0x08007ff5
 8007f10:	08007ff5 	.word	0x08007ff5
 8007f14:	08007f9f 	.word	0x08007f9f
 8007f18:	08007ff5 	.word	0x08007ff5
 8007f1c:	08007ff5 	.word	0x08007ff5
 8007f20:	08007ff5 	.word	0x08007ff5
 8007f24:	08007ff5 	.word	0x08007ff5
 8007f28:	08007ff5 	.word	0x08007ff5
 8007f2c:	08007ff5 	.word	0x08007ff5
 8007f30:	08007ff5 	.word	0x08007ff5
 8007f34:	08007faf 	.word	0x08007faf
 8007f38:	08007ff5 	.word	0x08007ff5
 8007f3c:	08007ff5 	.word	0x08007ff5
 8007f40:	08007ff5 	.word	0x08007ff5
 8007f44:	08007ff5 	.word	0x08007ff5
 8007f48:	08007ff5 	.word	0x08007ff5
 8007f4c:	08007ff5 	.word	0x08007ff5
 8007f50:	08007ff5 	.word	0x08007ff5
 8007f54:	08007ff5 	.word	0x08007ff5
 8007f58:	08007ff5 	.word	0x08007ff5
 8007f5c:	08007ff5 	.word	0x08007ff5
 8007f60:	08007ff5 	.word	0x08007ff5
 8007f64:	08007ff5 	.word	0x08007ff5
 8007f68:	08007ff5 	.word	0x08007ff5
 8007f6c:	08007ff5 	.word	0x08007ff5
 8007f70:	08007ff5 	.word	0x08007ff5
 8007f74:	08007fe7 	.word	0x08007fe7
 8007f78:	2b40      	cmp	r3, #64	@ 0x40
 8007f7a:	d037      	beq.n	8007fec <UART_SetConfig+0xc44>
 8007f7c:	e03a      	b.n	8007ff4 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f7e:	f7fc fd23 	bl	80049c8 <HAL_RCC_GetPCLK1Freq>
 8007f82:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007f84:	e03c      	b.n	8008000 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f86:	f7fc fd35 	bl	80049f4 <HAL_RCC_GetPCLK2Freq>
 8007f8a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007f8c:	e038      	b.n	8008000 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007f8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f92:	4618      	mov	r0, r3
 8007f94:	f7fe fbcc 	bl	8006730 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007f9c:	e030      	b.n	8008000 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007f9e:	f107 0318 	add.w	r3, r7, #24
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f7fe fd18 	bl	80069d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fac:	e028      	b.n	8008000 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007fae:	4b09      	ldr	r3, [pc, #36]	@ (8007fd4 <UART_SetConfig+0xc2c>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f003 0320 	and.w	r3, r3, #32
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d012      	beq.n	8007fe0 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007fba:	4b06      	ldr	r3, [pc, #24]	@ (8007fd4 <UART_SetConfig+0xc2c>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	08db      	lsrs	r3, r3, #3
 8007fc0:	f003 0303 	and.w	r3, r3, #3
 8007fc4:	4a04      	ldr	r2, [pc, #16]	@ (8007fd8 <UART_SetConfig+0xc30>)
 8007fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8007fca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007fcc:	e018      	b.n	8008000 <UART_SetConfig+0xc58>
 8007fce:	bf00      	nop
 8007fd0:	0800b2bc 	.word	0x0800b2bc
 8007fd4:	58024400 	.word	0x58024400
 8007fd8:	03d09000 	.word	0x03d09000
 8007fdc:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8007fe0:	4b24      	ldr	r3, [pc, #144]	@ (8008074 <UART_SetConfig+0xccc>)
 8007fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fe4:	e00c      	b.n	8008000 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8007fe6:	4b24      	ldr	r3, [pc, #144]	@ (8008078 <UART_SetConfig+0xcd0>)
 8007fe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007fea:	e009      	b.n	8008000 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ff0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007ff2:	e005      	b.n	8008000 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8007ffe:	bf00      	nop
    }

    if (pclk != 0U)
 8008000:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008002:	2b00      	cmp	r3, #0
 8008004:	d021      	beq.n	800804a <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800800a:	4a1c      	ldr	r2, [pc, #112]	@ (800807c <UART_SetConfig+0xcd4>)
 800800c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008010:	461a      	mov	r2, r3
 8008012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008014:	fbb3 f2f2 	udiv	r2, r3, r2
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	085b      	lsrs	r3, r3, #1
 800801e:	441a      	add	r2, r3
 8008020:	697b      	ldr	r3, [r7, #20]
 8008022:	685b      	ldr	r3, [r3, #4]
 8008024:	fbb2 f3f3 	udiv	r3, r2, r3
 8008028:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800802a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800802c:	2b0f      	cmp	r3, #15
 800802e:	d909      	bls.n	8008044 <UART_SetConfig+0xc9c>
 8008030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008032:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008036:	d205      	bcs.n	8008044 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800803a:	b29a      	uxth	r2, r3
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	60da      	str	r2, [r3, #12]
 8008042:	e002      	b.n	800804a <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8008044:	2301      	movs	r3, #1
 8008046:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	2201      	movs	r2, #1
 800804e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	2201      	movs	r2, #1
 8008056:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	2200      	movs	r2, #0
 800805e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008060:	697b      	ldr	r3, [r7, #20]
 8008062:	2200      	movs	r2, #0
 8008064:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008066:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800806a:	4618      	mov	r0, r3
 800806c:	3748      	adds	r7, #72	@ 0x48
 800806e:	46bd      	mov	sp, r7
 8008070:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008074:	03d09000 	.word	0x03d09000
 8008078:	003d0900 	.word	0x003d0900
 800807c:	0800b2bc 	.word	0x0800b2bc

08008080 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008080:	b480      	push	{r7}
 8008082:	b083      	sub	sp, #12
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800808c:	f003 0308 	and.w	r3, r3, #8
 8008090:	2b00      	cmp	r3, #0
 8008092:	d00a      	beq.n	80080aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	430a      	orrs	r2, r1
 80080a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080ae:	f003 0301 	and.w	r3, r3, #1
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00a      	beq.n	80080cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	430a      	orrs	r2, r1
 80080ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d0:	f003 0302 	and.w	r3, r3, #2
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d00a      	beq.n	80080ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	430a      	orrs	r2, r1
 80080ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080f2:	f003 0304 	and.w	r3, r3, #4
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00a      	beq.n	8008110 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	685b      	ldr	r3, [r3, #4]
 8008100:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	430a      	orrs	r2, r1
 800810e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008114:	f003 0310 	and.w	r3, r3, #16
 8008118:	2b00      	cmp	r3, #0
 800811a:	d00a      	beq.n	8008132 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	430a      	orrs	r2, r1
 8008130:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008136:	f003 0320 	and.w	r3, r3, #32
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00a      	beq.n	8008154 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	689b      	ldr	r3, [r3, #8]
 8008144:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	430a      	orrs	r2, r1
 8008152:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800815c:	2b00      	cmp	r3, #0
 800815e:	d01a      	beq.n	8008196 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	685b      	ldr	r3, [r3, #4]
 8008166:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	430a      	orrs	r2, r1
 8008174:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800817a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800817e:	d10a      	bne.n	8008196 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	685b      	ldr	r3, [r3, #4]
 8008186:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	430a      	orrs	r2, r1
 8008194:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800819a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d00a      	beq.n	80081b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	430a      	orrs	r2, r1
 80081b6:	605a      	str	r2, [r3, #4]
  }
}
 80081b8:	bf00      	nop
 80081ba:	370c      	adds	r7, #12
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr

080081c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80081c4:	b580      	push	{r7, lr}
 80081c6:	b098      	sub	sp, #96	@ 0x60
 80081c8:	af02      	add	r7, sp, #8
 80081ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2200      	movs	r2, #0
 80081d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80081d4:	f7f9 f998 	bl	8001508 <HAL_GetTick>
 80081d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f003 0308 	and.w	r3, r3, #8
 80081e4:	2b08      	cmp	r3, #8
 80081e6:	d12f      	bne.n	8008248 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081ec:	9300      	str	r3, [sp, #0]
 80081ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081f0:	2200      	movs	r2, #0
 80081f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 f88e 	bl	8008318 <UART_WaitOnFlagUntilTimeout>
 80081fc:	4603      	mov	r3, r0
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d022      	beq.n	8008248 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008208:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800820a:	e853 3f00 	ldrex	r3, [r3]
 800820e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008212:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008216:	653b      	str	r3, [r7, #80]	@ 0x50
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	461a      	mov	r2, r3
 800821e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008220:	647b      	str	r3, [r7, #68]	@ 0x44
 8008222:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008224:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008226:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008228:	e841 2300 	strex	r3, r2, [r1]
 800822c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800822e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008230:	2b00      	cmp	r3, #0
 8008232:	d1e6      	bne.n	8008202 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	2220      	movs	r2, #32
 8008238:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2200      	movs	r2, #0
 8008240:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008244:	2303      	movs	r3, #3
 8008246:	e063      	b.n	8008310 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f003 0304 	and.w	r3, r3, #4
 8008252:	2b04      	cmp	r3, #4
 8008254:	d149      	bne.n	80082ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008256:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800825a:	9300      	str	r3, [sp, #0]
 800825c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800825e:	2200      	movs	r2, #0
 8008260:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f000 f857 	bl	8008318 <UART_WaitOnFlagUntilTimeout>
 800826a:	4603      	mov	r3, r0
 800826c:	2b00      	cmp	r3, #0
 800826e:	d03c      	beq.n	80082ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008278:	e853 3f00 	ldrex	r3, [r3]
 800827c:	623b      	str	r3, [r7, #32]
   return(result);
 800827e:	6a3b      	ldr	r3, [r7, #32]
 8008280:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008284:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	461a      	mov	r2, r3
 800828c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800828e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008290:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008292:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008294:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008296:	e841 2300 	strex	r3, r2, [r1]
 800829a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800829c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d1e6      	bne.n	8008270 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	3308      	adds	r3, #8
 80082a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082aa:	693b      	ldr	r3, [r7, #16]
 80082ac:	e853 3f00 	ldrex	r3, [r3]
 80082b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	f023 0301 	bic.w	r3, r3, #1
 80082b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	3308      	adds	r3, #8
 80082c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082c2:	61fa      	str	r2, [r7, #28]
 80082c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082c6:	69b9      	ldr	r1, [r7, #24]
 80082c8:	69fa      	ldr	r2, [r7, #28]
 80082ca:	e841 2300 	strex	r3, r2, [r1]
 80082ce:	617b      	str	r3, [r7, #20]
   return(result);
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d1e5      	bne.n	80082a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2220      	movs	r2, #32
 80082da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082e6:	2303      	movs	r3, #3
 80082e8:	e012      	b.n	8008310 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2220      	movs	r2, #32
 80082ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2220      	movs	r2, #32
 80082f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2200      	movs	r2, #0
 80082fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2200      	movs	r2, #0
 8008304:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2200      	movs	r2, #0
 800830a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800830e:	2300      	movs	r3, #0
}
 8008310:	4618      	mov	r0, r3
 8008312:	3758      	adds	r7, #88	@ 0x58
 8008314:	46bd      	mov	sp, r7
 8008316:	bd80      	pop	{r7, pc}

08008318 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b084      	sub	sp, #16
 800831c:	af00      	add	r7, sp, #0
 800831e:	60f8      	str	r0, [r7, #12]
 8008320:	60b9      	str	r1, [r7, #8]
 8008322:	603b      	str	r3, [r7, #0]
 8008324:	4613      	mov	r3, r2
 8008326:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008328:	e04f      	b.n	80083ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800832a:	69bb      	ldr	r3, [r7, #24]
 800832c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008330:	d04b      	beq.n	80083ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008332:	f7f9 f8e9 	bl	8001508 <HAL_GetTick>
 8008336:	4602      	mov	r2, r0
 8008338:	683b      	ldr	r3, [r7, #0]
 800833a:	1ad3      	subs	r3, r2, r3
 800833c:	69ba      	ldr	r2, [r7, #24]
 800833e:	429a      	cmp	r2, r3
 8008340:	d302      	bcc.n	8008348 <UART_WaitOnFlagUntilTimeout+0x30>
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d101      	bne.n	800834c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008348:	2303      	movs	r3, #3
 800834a:	e04e      	b.n	80083ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f003 0304 	and.w	r3, r3, #4
 8008356:	2b00      	cmp	r3, #0
 8008358:	d037      	beq.n	80083ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	2b80      	cmp	r3, #128	@ 0x80
 800835e:	d034      	beq.n	80083ca <UART_WaitOnFlagUntilTimeout+0xb2>
 8008360:	68bb      	ldr	r3, [r7, #8]
 8008362:	2b40      	cmp	r3, #64	@ 0x40
 8008364:	d031      	beq.n	80083ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	69db      	ldr	r3, [r3, #28]
 800836c:	f003 0308 	and.w	r3, r3, #8
 8008370:	2b08      	cmp	r3, #8
 8008372:	d110      	bne.n	8008396 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2208      	movs	r2, #8
 800837a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800837c:	68f8      	ldr	r0, [r7, #12]
 800837e:	f000 f839 	bl	80083f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2208      	movs	r2, #8
 8008386:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2200      	movs	r2, #0
 800838e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008392:	2301      	movs	r3, #1
 8008394:	e029      	b.n	80083ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	69db      	ldr	r3, [r3, #28]
 800839c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083a4:	d111      	bne.n	80083ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f000 f81f 	bl	80083f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	2220      	movs	r2, #32
 80083ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	2200      	movs	r2, #0
 80083c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80083c6:	2303      	movs	r3, #3
 80083c8:	e00f      	b.n	80083ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	69da      	ldr	r2, [r3, #28]
 80083d0:	68bb      	ldr	r3, [r7, #8]
 80083d2:	4013      	ands	r3, r2
 80083d4:	68ba      	ldr	r2, [r7, #8]
 80083d6:	429a      	cmp	r2, r3
 80083d8:	bf0c      	ite	eq
 80083da:	2301      	moveq	r3, #1
 80083dc:	2300      	movne	r3, #0
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	461a      	mov	r2, r3
 80083e2:	79fb      	ldrb	r3, [r7, #7]
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d0a0      	beq.n	800832a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80083e8:	2300      	movs	r3, #0
}
 80083ea:	4618      	mov	r0, r3
 80083ec:	3710      	adds	r7, #16
 80083ee:	46bd      	mov	sp, r7
 80083f0:	bd80      	pop	{r7, pc}
	...

080083f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80083f4:	b480      	push	{r7}
 80083f6:	b095      	sub	sp, #84	@ 0x54
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008404:	e853 3f00 	ldrex	r3, [r3]
 8008408:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800840a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008410:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	461a      	mov	r2, r3
 8008418:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800841a:	643b      	str	r3, [r7, #64]	@ 0x40
 800841c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008420:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008422:	e841 2300 	strex	r3, r2, [r1]
 8008426:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800842a:	2b00      	cmp	r3, #0
 800842c:	d1e6      	bne.n	80083fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	3308      	adds	r3, #8
 8008434:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008436:	6a3b      	ldr	r3, [r7, #32]
 8008438:	e853 3f00 	ldrex	r3, [r3]
 800843c:	61fb      	str	r3, [r7, #28]
   return(result);
 800843e:	69fa      	ldr	r2, [r7, #28]
 8008440:	4b1e      	ldr	r3, [pc, #120]	@ (80084bc <UART_EndRxTransfer+0xc8>)
 8008442:	4013      	ands	r3, r2
 8008444:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	3308      	adds	r3, #8
 800844c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800844e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008450:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008452:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008454:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008456:	e841 2300 	strex	r3, r2, [r1]
 800845a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800845c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800845e:	2b00      	cmp	r3, #0
 8008460:	d1e5      	bne.n	800842e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008466:	2b01      	cmp	r3, #1
 8008468:	d118      	bne.n	800849c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	e853 3f00 	ldrex	r3, [r3]
 8008476:	60bb      	str	r3, [r7, #8]
   return(result);
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	f023 0310 	bic.w	r3, r3, #16
 800847e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	461a      	mov	r2, r3
 8008486:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008488:	61bb      	str	r3, [r7, #24]
 800848a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800848c:	6979      	ldr	r1, [r7, #20]
 800848e:	69ba      	ldr	r2, [r7, #24]
 8008490:	e841 2300 	strex	r3, r2, [r1]
 8008494:	613b      	str	r3, [r7, #16]
   return(result);
 8008496:	693b      	ldr	r3, [r7, #16]
 8008498:	2b00      	cmp	r3, #0
 800849a:	d1e6      	bne.n	800846a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2220      	movs	r2, #32
 80084a0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2200      	movs	r2, #0
 80084a8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	2200      	movs	r2, #0
 80084ae:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80084b0:	bf00      	nop
 80084b2:	3754      	adds	r7, #84	@ 0x54
 80084b4:	46bd      	mov	sp, r7
 80084b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ba:	4770      	bx	lr
 80084bc:	effffffe 	.word	0xeffffffe

080084c0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b085      	sub	sp, #20
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80084ce:	2b01      	cmp	r3, #1
 80084d0:	d101      	bne.n	80084d6 <HAL_UARTEx_DisableFifoMode+0x16>
 80084d2:	2302      	movs	r3, #2
 80084d4:	e027      	b.n	8008526 <HAL_UARTEx_DisableFifoMode+0x66>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2201      	movs	r2, #1
 80084da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2224      	movs	r2, #36	@ 0x24
 80084e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	681a      	ldr	r2, [r3, #0]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f022 0201 	bic.w	r2, r2, #1
 80084fc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008504:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2200      	movs	r2, #0
 800850a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	68fa      	ldr	r2, [r7, #12]
 8008512:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2220      	movs	r2, #32
 8008518:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008524:	2300      	movs	r3, #0
}
 8008526:	4618      	mov	r0, r3
 8008528:	3714      	adds	r7, #20
 800852a:	46bd      	mov	sp, r7
 800852c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008530:	4770      	bx	lr

08008532 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008532:	b580      	push	{r7, lr}
 8008534:	b084      	sub	sp, #16
 8008536:	af00      	add	r7, sp, #0
 8008538:	6078      	str	r0, [r7, #4]
 800853a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008542:	2b01      	cmp	r3, #1
 8008544:	d101      	bne.n	800854a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008546:	2302      	movs	r3, #2
 8008548:	e02d      	b.n	80085a6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	2201      	movs	r2, #1
 800854e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	2224      	movs	r2, #36	@ 0x24
 8008556:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	681a      	ldr	r2, [r3, #0]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f022 0201 	bic.w	r2, r2, #1
 8008570:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	689b      	ldr	r3, [r3, #8]
 8008578:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	683a      	ldr	r2, [r7, #0]
 8008582:	430a      	orrs	r2, r1
 8008584:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008586:	6878      	ldr	r0, [r7, #4]
 8008588:	f000 f850 	bl	800862c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	68fa      	ldr	r2, [r7, #12]
 8008592:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2220      	movs	r2, #32
 8008598:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2200      	movs	r2, #0
 80085a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80085a4:	2300      	movs	r3, #0
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3710      	adds	r7, #16
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}

080085ae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80085ae:	b580      	push	{r7, lr}
 80085b0:	b084      	sub	sp, #16
 80085b2:	af00      	add	r7, sp, #0
 80085b4:	6078      	str	r0, [r7, #4]
 80085b6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80085be:	2b01      	cmp	r3, #1
 80085c0:	d101      	bne.n	80085c6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80085c2:	2302      	movs	r3, #2
 80085c4:	e02d      	b.n	8008622 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2201      	movs	r2, #1
 80085ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2224      	movs	r2, #36	@ 0x24
 80085d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	681a      	ldr	r2, [r3, #0]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f022 0201 	bic.w	r2, r2, #1
 80085ec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	689b      	ldr	r3, [r3, #8]
 80085f4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	683a      	ldr	r2, [r7, #0]
 80085fe:	430a      	orrs	r2, r1
 8008600:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f000 f812 	bl	800862c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	68fa      	ldr	r2, [r7, #12]
 800860e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2220      	movs	r2, #32
 8008614:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2200      	movs	r2, #0
 800861c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008620:	2300      	movs	r3, #0
}
 8008622:	4618      	mov	r0, r3
 8008624:	3710      	adds	r7, #16
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}
	...

0800862c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800862c:	b480      	push	{r7}
 800862e:	b085      	sub	sp, #20
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008638:	2b00      	cmp	r3, #0
 800863a:	d108      	bne.n	800864e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2201      	movs	r2, #1
 8008640:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2201      	movs	r2, #1
 8008648:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800864c:	e031      	b.n	80086b2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800864e:	2310      	movs	r3, #16
 8008650:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008652:	2310      	movs	r3, #16
 8008654:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	0e5b      	lsrs	r3, r3, #25
 800865e:	b2db      	uxtb	r3, r3
 8008660:	f003 0307 	and.w	r3, r3, #7
 8008664:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	689b      	ldr	r3, [r3, #8]
 800866c:	0f5b      	lsrs	r3, r3, #29
 800866e:	b2db      	uxtb	r3, r3
 8008670:	f003 0307 	and.w	r3, r3, #7
 8008674:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008676:	7bbb      	ldrb	r3, [r7, #14]
 8008678:	7b3a      	ldrb	r2, [r7, #12]
 800867a:	4911      	ldr	r1, [pc, #68]	@ (80086c0 <UARTEx_SetNbDataToProcess+0x94>)
 800867c:	5c8a      	ldrb	r2, [r1, r2]
 800867e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008682:	7b3a      	ldrb	r2, [r7, #12]
 8008684:	490f      	ldr	r1, [pc, #60]	@ (80086c4 <UARTEx_SetNbDataToProcess+0x98>)
 8008686:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008688:	fb93 f3f2 	sdiv	r3, r3, r2
 800868c:	b29a      	uxth	r2, r3
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008694:	7bfb      	ldrb	r3, [r7, #15]
 8008696:	7b7a      	ldrb	r2, [r7, #13]
 8008698:	4909      	ldr	r1, [pc, #36]	@ (80086c0 <UARTEx_SetNbDataToProcess+0x94>)
 800869a:	5c8a      	ldrb	r2, [r1, r2]
 800869c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80086a0:	7b7a      	ldrb	r2, [r7, #13]
 80086a2:	4908      	ldr	r1, [pc, #32]	@ (80086c4 <UARTEx_SetNbDataToProcess+0x98>)
 80086a4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80086a6:	fb93 f3f2 	sdiv	r3, r3, r2
 80086aa:	b29a      	uxth	r2, r3
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80086b2:	bf00      	nop
 80086b4:	3714      	adds	r7, #20
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr
 80086be:	bf00      	nop
 80086c0:	0800b2d4 	.word	0x0800b2d4
 80086c4:	0800b2dc 	.word	0x0800b2dc

080086c8 <__cvt>:
 80086c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086ca:	ed2d 8b02 	vpush	{d8}
 80086ce:	eeb0 8b40 	vmov.f64	d8, d0
 80086d2:	b085      	sub	sp, #20
 80086d4:	4617      	mov	r7, r2
 80086d6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80086d8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80086da:	ee18 2a90 	vmov	r2, s17
 80086de:	f025 0520 	bic.w	r5, r5, #32
 80086e2:	2a00      	cmp	r2, #0
 80086e4:	bfb6      	itet	lt
 80086e6:	222d      	movlt	r2, #45	@ 0x2d
 80086e8:	2200      	movge	r2, #0
 80086ea:	eeb1 8b40 	vneglt.f64	d8, d0
 80086ee:	2d46      	cmp	r5, #70	@ 0x46
 80086f0:	460c      	mov	r4, r1
 80086f2:	701a      	strb	r2, [r3, #0]
 80086f4:	d004      	beq.n	8008700 <__cvt+0x38>
 80086f6:	2d45      	cmp	r5, #69	@ 0x45
 80086f8:	d100      	bne.n	80086fc <__cvt+0x34>
 80086fa:	3401      	adds	r4, #1
 80086fc:	2102      	movs	r1, #2
 80086fe:	e000      	b.n	8008702 <__cvt+0x3a>
 8008700:	2103      	movs	r1, #3
 8008702:	ab03      	add	r3, sp, #12
 8008704:	9301      	str	r3, [sp, #4]
 8008706:	ab02      	add	r3, sp, #8
 8008708:	9300      	str	r3, [sp, #0]
 800870a:	4622      	mov	r2, r4
 800870c:	4633      	mov	r3, r6
 800870e:	eeb0 0b48 	vmov.f64	d0, d8
 8008712:	f000 fe55 	bl	80093c0 <_dtoa_r>
 8008716:	2d47      	cmp	r5, #71	@ 0x47
 8008718:	d114      	bne.n	8008744 <__cvt+0x7c>
 800871a:	07fb      	lsls	r3, r7, #31
 800871c:	d50a      	bpl.n	8008734 <__cvt+0x6c>
 800871e:	1902      	adds	r2, r0, r4
 8008720:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008728:	bf08      	it	eq
 800872a:	9203      	streq	r2, [sp, #12]
 800872c:	2130      	movs	r1, #48	@ 0x30
 800872e:	9b03      	ldr	r3, [sp, #12]
 8008730:	4293      	cmp	r3, r2
 8008732:	d319      	bcc.n	8008768 <__cvt+0xa0>
 8008734:	9b03      	ldr	r3, [sp, #12]
 8008736:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008738:	1a1b      	subs	r3, r3, r0
 800873a:	6013      	str	r3, [r2, #0]
 800873c:	b005      	add	sp, #20
 800873e:	ecbd 8b02 	vpop	{d8}
 8008742:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008744:	2d46      	cmp	r5, #70	@ 0x46
 8008746:	eb00 0204 	add.w	r2, r0, r4
 800874a:	d1e9      	bne.n	8008720 <__cvt+0x58>
 800874c:	7803      	ldrb	r3, [r0, #0]
 800874e:	2b30      	cmp	r3, #48	@ 0x30
 8008750:	d107      	bne.n	8008762 <__cvt+0x9a>
 8008752:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8008756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800875a:	bf1c      	itt	ne
 800875c:	f1c4 0401 	rsbne	r4, r4, #1
 8008760:	6034      	strne	r4, [r6, #0]
 8008762:	6833      	ldr	r3, [r6, #0]
 8008764:	441a      	add	r2, r3
 8008766:	e7db      	b.n	8008720 <__cvt+0x58>
 8008768:	1c5c      	adds	r4, r3, #1
 800876a:	9403      	str	r4, [sp, #12]
 800876c:	7019      	strb	r1, [r3, #0]
 800876e:	e7de      	b.n	800872e <__cvt+0x66>

08008770 <__exponent>:
 8008770:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008772:	2900      	cmp	r1, #0
 8008774:	bfba      	itte	lt
 8008776:	4249      	neglt	r1, r1
 8008778:	232d      	movlt	r3, #45	@ 0x2d
 800877a:	232b      	movge	r3, #43	@ 0x2b
 800877c:	2909      	cmp	r1, #9
 800877e:	7002      	strb	r2, [r0, #0]
 8008780:	7043      	strb	r3, [r0, #1]
 8008782:	dd29      	ble.n	80087d8 <__exponent+0x68>
 8008784:	f10d 0307 	add.w	r3, sp, #7
 8008788:	461d      	mov	r5, r3
 800878a:	270a      	movs	r7, #10
 800878c:	461a      	mov	r2, r3
 800878e:	fbb1 f6f7 	udiv	r6, r1, r7
 8008792:	fb07 1416 	mls	r4, r7, r6, r1
 8008796:	3430      	adds	r4, #48	@ 0x30
 8008798:	f802 4c01 	strb.w	r4, [r2, #-1]
 800879c:	460c      	mov	r4, r1
 800879e:	2c63      	cmp	r4, #99	@ 0x63
 80087a0:	f103 33ff 	add.w	r3, r3, #4294967295
 80087a4:	4631      	mov	r1, r6
 80087a6:	dcf1      	bgt.n	800878c <__exponent+0x1c>
 80087a8:	3130      	adds	r1, #48	@ 0x30
 80087aa:	1e94      	subs	r4, r2, #2
 80087ac:	f803 1c01 	strb.w	r1, [r3, #-1]
 80087b0:	1c41      	adds	r1, r0, #1
 80087b2:	4623      	mov	r3, r4
 80087b4:	42ab      	cmp	r3, r5
 80087b6:	d30a      	bcc.n	80087ce <__exponent+0x5e>
 80087b8:	f10d 0309 	add.w	r3, sp, #9
 80087bc:	1a9b      	subs	r3, r3, r2
 80087be:	42ac      	cmp	r4, r5
 80087c0:	bf88      	it	hi
 80087c2:	2300      	movhi	r3, #0
 80087c4:	3302      	adds	r3, #2
 80087c6:	4403      	add	r3, r0
 80087c8:	1a18      	subs	r0, r3, r0
 80087ca:	b003      	add	sp, #12
 80087cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087ce:	f813 6b01 	ldrb.w	r6, [r3], #1
 80087d2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80087d6:	e7ed      	b.n	80087b4 <__exponent+0x44>
 80087d8:	2330      	movs	r3, #48	@ 0x30
 80087da:	3130      	adds	r1, #48	@ 0x30
 80087dc:	7083      	strb	r3, [r0, #2]
 80087de:	70c1      	strb	r1, [r0, #3]
 80087e0:	1d03      	adds	r3, r0, #4
 80087e2:	e7f1      	b.n	80087c8 <__exponent+0x58>
 80087e4:	0000      	movs	r0, r0
	...

080087e8 <_printf_float>:
 80087e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087ec:	b08d      	sub	sp, #52	@ 0x34
 80087ee:	460c      	mov	r4, r1
 80087f0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80087f4:	4616      	mov	r6, r2
 80087f6:	461f      	mov	r7, r3
 80087f8:	4605      	mov	r5, r0
 80087fa:	f000 fcdf 	bl	80091bc <_localeconv_r>
 80087fe:	f8d0 b000 	ldr.w	fp, [r0]
 8008802:	4658      	mov	r0, fp
 8008804:	f7f7 fdd4 	bl	80003b0 <strlen>
 8008808:	2300      	movs	r3, #0
 800880a:	930a      	str	r3, [sp, #40]	@ 0x28
 800880c:	f8d8 3000 	ldr.w	r3, [r8]
 8008810:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008814:	6822      	ldr	r2, [r4, #0]
 8008816:	9005      	str	r0, [sp, #20]
 8008818:	3307      	adds	r3, #7
 800881a:	f023 0307 	bic.w	r3, r3, #7
 800881e:	f103 0108 	add.w	r1, r3, #8
 8008822:	f8c8 1000 	str.w	r1, [r8]
 8008826:	ed93 0b00 	vldr	d0, [r3]
 800882a:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8008a88 <_printf_float+0x2a0>
 800882e:	eeb0 7bc0 	vabs.f64	d7, d0
 8008832:	eeb4 7b46 	vcmp.f64	d7, d6
 8008836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800883a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800883e:	dd24      	ble.n	800888a <_printf_float+0xa2>
 8008840:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8008844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008848:	d502      	bpl.n	8008850 <_printf_float+0x68>
 800884a:	232d      	movs	r3, #45	@ 0x2d
 800884c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008850:	498f      	ldr	r1, [pc, #572]	@ (8008a90 <_printf_float+0x2a8>)
 8008852:	4b90      	ldr	r3, [pc, #576]	@ (8008a94 <_printf_float+0x2ac>)
 8008854:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8008858:	bf8c      	ite	hi
 800885a:	4688      	movhi	r8, r1
 800885c:	4698      	movls	r8, r3
 800885e:	f022 0204 	bic.w	r2, r2, #4
 8008862:	2303      	movs	r3, #3
 8008864:	6123      	str	r3, [r4, #16]
 8008866:	6022      	str	r2, [r4, #0]
 8008868:	f04f 0a00 	mov.w	sl, #0
 800886c:	9700      	str	r7, [sp, #0]
 800886e:	4633      	mov	r3, r6
 8008870:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008872:	4621      	mov	r1, r4
 8008874:	4628      	mov	r0, r5
 8008876:	f000 f9d1 	bl	8008c1c <_printf_common>
 800887a:	3001      	adds	r0, #1
 800887c:	f040 8089 	bne.w	8008992 <_printf_float+0x1aa>
 8008880:	f04f 30ff 	mov.w	r0, #4294967295
 8008884:	b00d      	add	sp, #52	@ 0x34
 8008886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800888a:	eeb4 0b40 	vcmp.f64	d0, d0
 800888e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008892:	d709      	bvc.n	80088a8 <_printf_float+0xc0>
 8008894:	ee10 3a90 	vmov	r3, s1
 8008898:	2b00      	cmp	r3, #0
 800889a:	bfbc      	itt	lt
 800889c:	232d      	movlt	r3, #45	@ 0x2d
 800889e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80088a2:	497d      	ldr	r1, [pc, #500]	@ (8008a98 <_printf_float+0x2b0>)
 80088a4:	4b7d      	ldr	r3, [pc, #500]	@ (8008a9c <_printf_float+0x2b4>)
 80088a6:	e7d5      	b.n	8008854 <_printf_float+0x6c>
 80088a8:	6863      	ldr	r3, [r4, #4]
 80088aa:	1c59      	adds	r1, r3, #1
 80088ac:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80088b0:	d139      	bne.n	8008926 <_printf_float+0x13e>
 80088b2:	2306      	movs	r3, #6
 80088b4:	6063      	str	r3, [r4, #4]
 80088b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80088ba:	2300      	movs	r3, #0
 80088bc:	6022      	str	r2, [r4, #0]
 80088be:	9303      	str	r3, [sp, #12]
 80088c0:	ab0a      	add	r3, sp, #40	@ 0x28
 80088c2:	e9cd 9301 	strd	r9, r3, [sp, #4]
 80088c6:	ab09      	add	r3, sp, #36	@ 0x24
 80088c8:	9300      	str	r3, [sp, #0]
 80088ca:	6861      	ldr	r1, [r4, #4]
 80088cc:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80088d0:	4628      	mov	r0, r5
 80088d2:	f7ff fef9 	bl	80086c8 <__cvt>
 80088d6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80088da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80088dc:	4680      	mov	r8, r0
 80088de:	d129      	bne.n	8008934 <_printf_float+0x14c>
 80088e0:	1cc8      	adds	r0, r1, #3
 80088e2:	db02      	blt.n	80088ea <_printf_float+0x102>
 80088e4:	6863      	ldr	r3, [r4, #4]
 80088e6:	4299      	cmp	r1, r3
 80088e8:	dd41      	ble.n	800896e <_printf_float+0x186>
 80088ea:	f1a9 0902 	sub.w	r9, r9, #2
 80088ee:	fa5f f989 	uxtb.w	r9, r9
 80088f2:	3901      	subs	r1, #1
 80088f4:	464a      	mov	r2, r9
 80088f6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80088fa:	9109      	str	r1, [sp, #36]	@ 0x24
 80088fc:	f7ff ff38 	bl	8008770 <__exponent>
 8008900:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008902:	1813      	adds	r3, r2, r0
 8008904:	2a01      	cmp	r2, #1
 8008906:	4682      	mov	sl, r0
 8008908:	6123      	str	r3, [r4, #16]
 800890a:	dc02      	bgt.n	8008912 <_printf_float+0x12a>
 800890c:	6822      	ldr	r2, [r4, #0]
 800890e:	07d2      	lsls	r2, r2, #31
 8008910:	d501      	bpl.n	8008916 <_printf_float+0x12e>
 8008912:	3301      	adds	r3, #1
 8008914:	6123      	str	r3, [r4, #16]
 8008916:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800891a:	2b00      	cmp	r3, #0
 800891c:	d0a6      	beq.n	800886c <_printf_float+0x84>
 800891e:	232d      	movs	r3, #45	@ 0x2d
 8008920:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008924:	e7a2      	b.n	800886c <_printf_float+0x84>
 8008926:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800892a:	d1c4      	bne.n	80088b6 <_printf_float+0xce>
 800892c:	2b00      	cmp	r3, #0
 800892e:	d1c2      	bne.n	80088b6 <_printf_float+0xce>
 8008930:	2301      	movs	r3, #1
 8008932:	e7bf      	b.n	80088b4 <_printf_float+0xcc>
 8008934:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8008938:	d9db      	bls.n	80088f2 <_printf_float+0x10a>
 800893a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800893e:	d118      	bne.n	8008972 <_printf_float+0x18a>
 8008940:	2900      	cmp	r1, #0
 8008942:	6863      	ldr	r3, [r4, #4]
 8008944:	dd0b      	ble.n	800895e <_printf_float+0x176>
 8008946:	6121      	str	r1, [r4, #16]
 8008948:	b913      	cbnz	r3, 8008950 <_printf_float+0x168>
 800894a:	6822      	ldr	r2, [r4, #0]
 800894c:	07d0      	lsls	r0, r2, #31
 800894e:	d502      	bpl.n	8008956 <_printf_float+0x16e>
 8008950:	3301      	adds	r3, #1
 8008952:	440b      	add	r3, r1
 8008954:	6123      	str	r3, [r4, #16]
 8008956:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008958:	f04f 0a00 	mov.w	sl, #0
 800895c:	e7db      	b.n	8008916 <_printf_float+0x12e>
 800895e:	b913      	cbnz	r3, 8008966 <_printf_float+0x17e>
 8008960:	6822      	ldr	r2, [r4, #0]
 8008962:	07d2      	lsls	r2, r2, #31
 8008964:	d501      	bpl.n	800896a <_printf_float+0x182>
 8008966:	3302      	adds	r3, #2
 8008968:	e7f4      	b.n	8008954 <_printf_float+0x16c>
 800896a:	2301      	movs	r3, #1
 800896c:	e7f2      	b.n	8008954 <_printf_float+0x16c>
 800896e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8008972:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008974:	4299      	cmp	r1, r3
 8008976:	db05      	blt.n	8008984 <_printf_float+0x19c>
 8008978:	6823      	ldr	r3, [r4, #0]
 800897a:	6121      	str	r1, [r4, #16]
 800897c:	07d8      	lsls	r0, r3, #31
 800897e:	d5ea      	bpl.n	8008956 <_printf_float+0x16e>
 8008980:	1c4b      	adds	r3, r1, #1
 8008982:	e7e7      	b.n	8008954 <_printf_float+0x16c>
 8008984:	2900      	cmp	r1, #0
 8008986:	bfd4      	ite	le
 8008988:	f1c1 0202 	rsble	r2, r1, #2
 800898c:	2201      	movgt	r2, #1
 800898e:	4413      	add	r3, r2
 8008990:	e7e0      	b.n	8008954 <_printf_float+0x16c>
 8008992:	6823      	ldr	r3, [r4, #0]
 8008994:	055a      	lsls	r2, r3, #21
 8008996:	d407      	bmi.n	80089a8 <_printf_float+0x1c0>
 8008998:	6923      	ldr	r3, [r4, #16]
 800899a:	4642      	mov	r2, r8
 800899c:	4631      	mov	r1, r6
 800899e:	4628      	mov	r0, r5
 80089a0:	47b8      	blx	r7
 80089a2:	3001      	adds	r0, #1
 80089a4:	d12a      	bne.n	80089fc <_printf_float+0x214>
 80089a6:	e76b      	b.n	8008880 <_printf_float+0x98>
 80089a8:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80089ac:	f240 80e0 	bls.w	8008b70 <_printf_float+0x388>
 80089b0:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 80089b4:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80089b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089bc:	d133      	bne.n	8008a26 <_printf_float+0x23e>
 80089be:	4a38      	ldr	r2, [pc, #224]	@ (8008aa0 <_printf_float+0x2b8>)
 80089c0:	2301      	movs	r3, #1
 80089c2:	4631      	mov	r1, r6
 80089c4:	4628      	mov	r0, r5
 80089c6:	47b8      	blx	r7
 80089c8:	3001      	adds	r0, #1
 80089ca:	f43f af59 	beq.w	8008880 <_printf_float+0x98>
 80089ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80089d2:	4543      	cmp	r3, r8
 80089d4:	db02      	blt.n	80089dc <_printf_float+0x1f4>
 80089d6:	6823      	ldr	r3, [r4, #0]
 80089d8:	07d8      	lsls	r0, r3, #31
 80089da:	d50f      	bpl.n	80089fc <_printf_float+0x214>
 80089dc:	9b05      	ldr	r3, [sp, #20]
 80089de:	465a      	mov	r2, fp
 80089e0:	4631      	mov	r1, r6
 80089e2:	4628      	mov	r0, r5
 80089e4:	47b8      	blx	r7
 80089e6:	3001      	adds	r0, #1
 80089e8:	f43f af4a 	beq.w	8008880 <_printf_float+0x98>
 80089ec:	f04f 0900 	mov.w	r9, #0
 80089f0:	f108 38ff 	add.w	r8, r8, #4294967295
 80089f4:	f104 0a1a 	add.w	sl, r4, #26
 80089f8:	45c8      	cmp	r8, r9
 80089fa:	dc09      	bgt.n	8008a10 <_printf_float+0x228>
 80089fc:	6823      	ldr	r3, [r4, #0]
 80089fe:	079b      	lsls	r3, r3, #30
 8008a00:	f100 8107 	bmi.w	8008c12 <_printf_float+0x42a>
 8008a04:	68e0      	ldr	r0, [r4, #12]
 8008a06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008a08:	4298      	cmp	r0, r3
 8008a0a:	bfb8      	it	lt
 8008a0c:	4618      	movlt	r0, r3
 8008a0e:	e739      	b.n	8008884 <_printf_float+0x9c>
 8008a10:	2301      	movs	r3, #1
 8008a12:	4652      	mov	r2, sl
 8008a14:	4631      	mov	r1, r6
 8008a16:	4628      	mov	r0, r5
 8008a18:	47b8      	blx	r7
 8008a1a:	3001      	adds	r0, #1
 8008a1c:	f43f af30 	beq.w	8008880 <_printf_float+0x98>
 8008a20:	f109 0901 	add.w	r9, r9, #1
 8008a24:	e7e8      	b.n	80089f8 <_printf_float+0x210>
 8008a26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	dc3b      	bgt.n	8008aa4 <_printf_float+0x2bc>
 8008a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8008aa0 <_printf_float+0x2b8>)
 8008a2e:	2301      	movs	r3, #1
 8008a30:	4631      	mov	r1, r6
 8008a32:	4628      	mov	r0, r5
 8008a34:	47b8      	blx	r7
 8008a36:	3001      	adds	r0, #1
 8008a38:	f43f af22 	beq.w	8008880 <_printf_float+0x98>
 8008a3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008a40:	ea59 0303 	orrs.w	r3, r9, r3
 8008a44:	d102      	bne.n	8008a4c <_printf_float+0x264>
 8008a46:	6823      	ldr	r3, [r4, #0]
 8008a48:	07d9      	lsls	r1, r3, #31
 8008a4a:	d5d7      	bpl.n	80089fc <_printf_float+0x214>
 8008a4c:	9b05      	ldr	r3, [sp, #20]
 8008a4e:	465a      	mov	r2, fp
 8008a50:	4631      	mov	r1, r6
 8008a52:	4628      	mov	r0, r5
 8008a54:	47b8      	blx	r7
 8008a56:	3001      	adds	r0, #1
 8008a58:	f43f af12 	beq.w	8008880 <_printf_float+0x98>
 8008a5c:	f04f 0a00 	mov.w	sl, #0
 8008a60:	f104 0b1a 	add.w	fp, r4, #26
 8008a64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a66:	425b      	negs	r3, r3
 8008a68:	4553      	cmp	r3, sl
 8008a6a:	dc01      	bgt.n	8008a70 <_printf_float+0x288>
 8008a6c:	464b      	mov	r3, r9
 8008a6e:	e794      	b.n	800899a <_printf_float+0x1b2>
 8008a70:	2301      	movs	r3, #1
 8008a72:	465a      	mov	r2, fp
 8008a74:	4631      	mov	r1, r6
 8008a76:	4628      	mov	r0, r5
 8008a78:	47b8      	blx	r7
 8008a7a:	3001      	adds	r0, #1
 8008a7c:	f43f af00 	beq.w	8008880 <_printf_float+0x98>
 8008a80:	f10a 0a01 	add.w	sl, sl, #1
 8008a84:	e7ee      	b.n	8008a64 <_printf_float+0x27c>
 8008a86:	bf00      	nop
 8008a88:	ffffffff 	.word	0xffffffff
 8008a8c:	7fefffff 	.word	0x7fefffff
 8008a90:	0800b2e8 	.word	0x0800b2e8
 8008a94:	0800b2e4 	.word	0x0800b2e4
 8008a98:	0800b2f0 	.word	0x0800b2f0
 8008a9c:	0800b2ec 	.word	0x0800b2ec
 8008aa0:	0800b2f4 	.word	0x0800b2f4
 8008aa4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008aa6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008aaa:	4553      	cmp	r3, sl
 8008aac:	bfa8      	it	ge
 8008aae:	4653      	movge	r3, sl
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	4699      	mov	r9, r3
 8008ab4:	dc37      	bgt.n	8008b26 <_printf_float+0x33e>
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	9307      	str	r3, [sp, #28]
 8008aba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008abe:	f104 021a 	add.w	r2, r4, #26
 8008ac2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008ac4:	9907      	ldr	r1, [sp, #28]
 8008ac6:	9306      	str	r3, [sp, #24]
 8008ac8:	eba3 0309 	sub.w	r3, r3, r9
 8008acc:	428b      	cmp	r3, r1
 8008ace:	dc31      	bgt.n	8008b34 <_printf_float+0x34c>
 8008ad0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ad2:	459a      	cmp	sl, r3
 8008ad4:	dc3b      	bgt.n	8008b4e <_printf_float+0x366>
 8008ad6:	6823      	ldr	r3, [r4, #0]
 8008ad8:	07da      	lsls	r2, r3, #31
 8008ada:	d438      	bmi.n	8008b4e <_printf_float+0x366>
 8008adc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ade:	ebaa 0903 	sub.w	r9, sl, r3
 8008ae2:	9b06      	ldr	r3, [sp, #24]
 8008ae4:	ebaa 0303 	sub.w	r3, sl, r3
 8008ae8:	4599      	cmp	r9, r3
 8008aea:	bfa8      	it	ge
 8008aec:	4699      	movge	r9, r3
 8008aee:	f1b9 0f00 	cmp.w	r9, #0
 8008af2:	dc34      	bgt.n	8008b5e <_printf_float+0x376>
 8008af4:	f04f 0800 	mov.w	r8, #0
 8008af8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008afc:	f104 0b1a 	add.w	fp, r4, #26
 8008b00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b02:	ebaa 0303 	sub.w	r3, sl, r3
 8008b06:	eba3 0309 	sub.w	r3, r3, r9
 8008b0a:	4543      	cmp	r3, r8
 8008b0c:	f77f af76 	ble.w	80089fc <_printf_float+0x214>
 8008b10:	2301      	movs	r3, #1
 8008b12:	465a      	mov	r2, fp
 8008b14:	4631      	mov	r1, r6
 8008b16:	4628      	mov	r0, r5
 8008b18:	47b8      	blx	r7
 8008b1a:	3001      	adds	r0, #1
 8008b1c:	f43f aeb0 	beq.w	8008880 <_printf_float+0x98>
 8008b20:	f108 0801 	add.w	r8, r8, #1
 8008b24:	e7ec      	b.n	8008b00 <_printf_float+0x318>
 8008b26:	4642      	mov	r2, r8
 8008b28:	4631      	mov	r1, r6
 8008b2a:	4628      	mov	r0, r5
 8008b2c:	47b8      	blx	r7
 8008b2e:	3001      	adds	r0, #1
 8008b30:	d1c1      	bne.n	8008ab6 <_printf_float+0x2ce>
 8008b32:	e6a5      	b.n	8008880 <_printf_float+0x98>
 8008b34:	2301      	movs	r3, #1
 8008b36:	4631      	mov	r1, r6
 8008b38:	4628      	mov	r0, r5
 8008b3a:	9206      	str	r2, [sp, #24]
 8008b3c:	47b8      	blx	r7
 8008b3e:	3001      	adds	r0, #1
 8008b40:	f43f ae9e 	beq.w	8008880 <_printf_float+0x98>
 8008b44:	9b07      	ldr	r3, [sp, #28]
 8008b46:	9a06      	ldr	r2, [sp, #24]
 8008b48:	3301      	adds	r3, #1
 8008b4a:	9307      	str	r3, [sp, #28]
 8008b4c:	e7b9      	b.n	8008ac2 <_printf_float+0x2da>
 8008b4e:	9b05      	ldr	r3, [sp, #20]
 8008b50:	465a      	mov	r2, fp
 8008b52:	4631      	mov	r1, r6
 8008b54:	4628      	mov	r0, r5
 8008b56:	47b8      	blx	r7
 8008b58:	3001      	adds	r0, #1
 8008b5a:	d1bf      	bne.n	8008adc <_printf_float+0x2f4>
 8008b5c:	e690      	b.n	8008880 <_printf_float+0x98>
 8008b5e:	9a06      	ldr	r2, [sp, #24]
 8008b60:	464b      	mov	r3, r9
 8008b62:	4442      	add	r2, r8
 8008b64:	4631      	mov	r1, r6
 8008b66:	4628      	mov	r0, r5
 8008b68:	47b8      	blx	r7
 8008b6a:	3001      	adds	r0, #1
 8008b6c:	d1c2      	bne.n	8008af4 <_printf_float+0x30c>
 8008b6e:	e687      	b.n	8008880 <_printf_float+0x98>
 8008b70:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8008b74:	f1b9 0f01 	cmp.w	r9, #1
 8008b78:	dc01      	bgt.n	8008b7e <_printf_float+0x396>
 8008b7a:	07db      	lsls	r3, r3, #31
 8008b7c:	d536      	bpl.n	8008bec <_printf_float+0x404>
 8008b7e:	2301      	movs	r3, #1
 8008b80:	4642      	mov	r2, r8
 8008b82:	4631      	mov	r1, r6
 8008b84:	4628      	mov	r0, r5
 8008b86:	47b8      	blx	r7
 8008b88:	3001      	adds	r0, #1
 8008b8a:	f43f ae79 	beq.w	8008880 <_printf_float+0x98>
 8008b8e:	9b05      	ldr	r3, [sp, #20]
 8008b90:	465a      	mov	r2, fp
 8008b92:	4631      	mov	r1, r6
 8008b94:	4628      	mov	r0, r5
 8008b96:	47b8      	blx	r7
 8008b98:	3001      	adds	r0, #1
 8008b9a:	f43f ae71 	beq.w	8008880 <_printf_float+0x98>
 8008b9e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8008ba2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008baa:	f109 39ff 	add.w	r9, r9, #4294967295
 8008bae:	d018      	beq.n	8008be2 <_printf_float+0x3fa>
 8008bb0:	464b      	mov	r3, r9
 8008bb2:	f108 0201 	add.w	r2, r8, #1
 8008bb6:	4631      	mov	r1, r6
 8008bb8:	4628      	mov	r0, r5
 8008bba:	47b8      	blx	r7
 8008bbc:	3001      	adds	r0, #1
 8008bbe:	d10c      	bne.n	8008bda <_printf_float+0x3f2>
 8008bc0:	e65e      	b.n	8008880 <_printf_float+0x98>
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	465a      	mov	r2, fp
 8008bc6:	4631      	mov	r1, r6
 8008bc8:	4628      	mov	r0, r5
 8008bca:	47b8      	blx	r7
 8008bcc:	3001      	adds	r0, #1
 8008bce:	f43f ae57 	beq.w	8008880 <_printf_float+0x98>
 8008bd2:	f108 0801 	add.w	r8, r8, #1
 8008bd6:	45c8      	cmp	r8, r9
 8008bd8:	dbf3      	blt.n	8008bc2 <_printf_float+0x3da>
 8008bda:	4653      	mov	r3, sl
 8008bdc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008be0:	e6dc      	b.n	800899c <_printf_float+0x1b4>
 8008be2:	f04f 0800 	mov.w	r8, #0
 8008be6:	f104 0b1a 	add.w	fp, r4, #26
 8008bea:	e7f4      	b.n	8008bd6 <_printf_float+0x3ee>
 8008bec:	2301      	movs	r3, #1
 8008bee:	4642      	mov	r2, r8
 8008bf0:	e7e1      	b.n	8008bb6 <_printf_float+0x3ce>
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	464a      	mov	r2, r9
 8008bf6:	4631      	mov	r1, r6
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	47b8      	blx	r7
 8008bfc:	3001      	adds	r0, #1
 8008bfe:	f43f ae3f 	beq.w	8008880 <_printf_float+0x98>
 8008c02:	f108 0801 	add.w	r8, r8, #1
 8008c06:	68e3      	ldr	r3, [r4, #12]
 8008c08:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008c0a:	1a5b      	subs	r3, r3, r1
 8008c0c:	4543      	cmp	r3, r8
 8008c0e:	dcf0      	bgt.n	8008bf2 <_printf_float+0x40a>
 8008c10:	e6f8      	b.n	8008a04 <_printf_float+0x21c>
 8008c12:	f04f 0800 	mov.w	r8, #0
 8008c16:	f104 0919 	add.w	r9, r4, #25
 8008c1a:	e7f4      	b.n	8008c06 <_printf_float+0x41e>

08008c1c <_printf_common>:
 8008c1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c20:	4616      	mov	r6, r2
 8008c22:	4698      	mov	r8, r3
 8008c24:	688a      	ldr	r2, [r1, #8]
 8008c26:	690b      	ldr	r3, [r1, #16]
 8008c28:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	bfb8      	it	lt
 8008c30:	4613      	movlt	r3, r2
 8008c32:	6033      	str	r3, [r6, #0]
 8008c34:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008c38:	4607      	mov	r7, r0
 8008c3a:	460c      	mov	r4, r1
 8008c3c:	b10a      	cbz	r2, 8008c42 <_printf_common+0x26>
 8008c3e:	3301      	adds	r3, #1
 8008c40:	6033      	str	r3, [r6, #0]
 8008c42:	6823      	ldr	r3, [r4, #0]
 8008c44:	0699      	lsls	r1, r3, #26
 8008c46:	bf42      	ittt	mi
 8008c48:	6833      	ldrmi	r3, [r6, #0]
 8008c4a:	3302      	addmi	r3, #2
 8008c4c:	6033      	strmi	r3, [r6, #0]
 8008c4e:	6825      	ldr	r5, [r4, #0]
 8008c50:	f015 0506 	ands.w	r5, r5, #6
 8008c54:	d106      	bne.n	8008c64 <_printf_common+0x48>
 8008c56:	f104 0a19 	add.w	sl, r4, #25
 8008c5a:	68e3      	ldr	r3, [r4, #12]
 8008c5c:	6832      	ldr	r2, [r6, #0]
 8008c5e:	1a9b      	subs	r3, r3, r2
 8008c60:	42ab      	cmp	r3, r5
 8008c62:	dc26      	bgt.n	8008cb2 <_printf_common+0x96>
 8008c64:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008c68:	6822      	ldr	r2, [r4, #0]
 8008c6a:	3b00      	subs	r3, #0
 8008c6c:	bf18      	it	ne
 8008c6e:	2301      	movne	r3, #1
 8008c70:	0692      	lsls	r2, r2, #26
 8008c72:	d42b      	bmi.n	8008ccc <_printf_common+0xb0>
 8008c74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008c78:	4641      	mov	r1, r8
 8008c7a:	4638      	mov	r0, r7
 8008c7c:	47c8      	blx	r9
 8008c7e:	3001      	adds	r0, #1
 8008c80:	d01e      	beq.n	8008cc0 <_printf_common+0xa4>
 8008c82:	6823      	ldr	r3, [r4, #0]
 8008c84:	6922      	ldr	r2, [r4, #16]
 8008c86:	f003 0306 	and.w	r3, r3, #6
 8008c8a:	2b04      	cmp	r3, #4
 8008c8c:	bf02      	ittt	eq
 8008c8e:	68e5      	ldreq	r5, [r4, #12]
 8008c90:	6833      	ldreq	r3, [r6, #0]
 8008c92:	1aed      	subeq	r5, r5, r3
 8008c94:	68a3      	ldr	r3, [r4, #8]
 8008c96:	bf0c      	ite	eq
 8008c98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c9c:	2500      	movne	r5, #0
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	bfc4      	itt	gt
 8008ca2:	1a9b      	subgt	r3, r3, r2
 8008ca4:	18ed      	addgt	r5, r5, r3
 8008ca6:	2600      	movs	r6, #0
 8008ca8:	341a      	adds	r4, #26
 8008caa:	42b5      	cmp	r5, r6
 8008cac:	d11a      	bne.n	8008ce4 <_printf_common+0xc8>
 8008cae:	2000      	movs	r0, #0
 8008cb0:	e008      	b.n	8008cc4 <_printf_common+0xa8>
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	4652      	mov	r2, sl
 8008cb6:	4641      	mov	r1, r8
 8008cb8:	4638      	mov	r0, r7
 8008cba:	47c8      	blx	r9
 8008cbc:	3001      	adds	r0, #1
 8008cbe:	d103      	bne.n	8008cc8 <_printf_common+0xac>
 8008cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8008cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cc8:	3501      	adds	r5, #1
 8008cca:	e7c6      	b.n	8008c5a <_printf_common+0x3e>
 8008ccc:	18e1      	adds	r1, r4, r3
 8008cce:	1c5a      	adds	r2, r3, #1
 8008cd0:	2030      	movs	r0, #48	@ 0x30
 8008cd2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008cd6:	4422      	add	r2, r4
 8008cd8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008cdc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008ce0:	3302      	adds	r3, #2
 8008ce2:	e7c7      	b.n	8008c74 <_printf_common+0x58>
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	4622      	mov	r2, r4
 8008ce8:	4641      	mov	r1, r8
 8008cea:	4638      	mov	r0, r7
 8008cec:	47c8      	blx	r9
 8008cee:	3001      	adds	r0, #1
 8008cf0:	d0e6      	beq.n	8008cc0 <_printf_common+0xa4>
 8008cf2:	3601      	adds	r6, #1
 8008cf4:	e7d9      	b.n	8008caa <_printf_common+0x8e>
	...

08008cf8 <_printf_i>:
 8008cf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008cfc:	7e0f      	ldrb	r7, [r1, #24]
 8008cfe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008d00:	2f78      	cmp	r7, #120	@ 0x78
 8008d02:	4691      	mov	r9, r2
 8008d04:	4680      	mov	r8, r0
 8008d06:	460c      	mov	r4, r1
 8008d08:	469a      	mov	sl, r3
 8008d0a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008d0e:	d807      	bhi.n	8008d20 <_printf_i+0x28>
 8008d10:	2f62      	cmp	r7, #98	@ 0x62
 8008d12:	d80a      	bhi.n	8008d2a <_printf_i+0x32>
 8008d14:	2f00      	cmp	r7, #0
 8008d16:	f000 80d1 	beq.w	8008ebc <_printf_i+0x1c4>
 8008d1a:	2f58      	cmp	r7, #88	@ 0x58
 8008d1c:	f000 80b8 	beq.w	8008e90 <_printf_i+0x198>
 8008d20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d24:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008d28:	e03a      	b.n	8008da0 <_printf_i+0xa8>
 8008d2a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008d2e:	2b15      	cmp	r3, #21
 8008d30:	d8f6      	bhi.n	8008d20 <_printf_i+0x28>
 8008d32:	a101      	add	r1, pc, #4	@ (adr r1, 8008d38 <_printf_i+0x40>)
 8008d34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008d38:	08008d91 	.word	0x08008d91
 8008d3c:	08008da5 	.word	0x08008da5
 8008d40:	08008d21 	.word	0x08008d21
 8008d44:	08008d21 	.word	0x08008d21
 8008d48:	08008d21 	.word	0x08008d21
 8008d4c:	08008d21 	.word	0x08008d21
 8008d50:	08008da5 	.word	0x08008da5
 8008d54:	08008d21 	.word	0x08008d21
 8008d58:	08008d21 	.word	0x08008d21
 8008d5c:	08008d21 	.word	0x08008d21
 8008d60:	08008d21 	.word	0x08008d21
 8008d64:	08008ea3 	.word	0x08008ea3
 8008d68:	08008dcf 	.word	0x08008dcf
 8008d6c:	08008e5d 	.word	0x08008e5d
 8008d70:	08008d21 	.word	0x08008d21
 8008d74:	08008d21 	.word	0x08008d21
 8008d78:	08008ec5 	.word	0x08008ec5
 8008d7c:	08008d21 	.word	0x08008d21
 8008d80:	08008dcf 	.word	0x08008dcf
 8008d84:	08008d21 	.word	0x08008d21
 8008d88:	08008d21 	.word	0x08008d21
 8008d8c:	08008e65 	.word	0x08008e65
 8008d90:	6833      	ldr	r3, [r6, #0]
 8008d92:	1d1a      	adds	r2, r3, #4
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	6032      	str	r2, [r6, #0]
 8008d98:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d9c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008da0:	2301      	movs	r3, #1
 8008da2:	e09c      	b.n	8008ede <_printf_i+0x1e6>
 8008da4:	6833      	ldr	r3, [r6, #0]
 8008da6:	6820      	ldr	r0, [r4, #0]
 8008da8:	1d19      	adds	r1, r3, #4
 8008daa:	6031      	str	r1, [r6, #0]
 8008dac:	0606      	lsls	r6, r0, #24
 8008dae:	d501      	bpl.n	8008db4 <_printf_i+0xbc>
 8008db0:	681d      	ldr	r5, [r3, #0]
 8008db2:	e003      	b.n	8008dbc <_printf_i+0xc4>
 8008db4:	0645      	lsls	r5, r0, #25
 8008db6:	d5fb      	bpl.n	8008db0 <_printf_i+0xb8>
 8008db8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008dbc:	2d00      	cmp	r5, #0
 8008dbe:	da03      	bge.n	8008dc8 <_printf_i+0xd0>
 8008dc0:	232d      	movs	r3, #45	@ 0x2d
 8008dc2:	426d      	negs	r5, r5
 8008dc4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008dc8:	4858      	ldr	r0, [pc, #352]	@ (8008f2c <_printf_i+0x234>)
 8008dca:	230a      	movs	r3, #10
 8008dcc:	e011      	b.n	8008df2 <_printf_i+0xfa>
 8008dce:	6821      	ldr	r1, [r4, #0]
 8008dd0:	6833      	ldr	r3, [r6, #0]
 8008dd2:	0608      	lsls	r0, r1, #24
 8008dd4:	f853 5b04 	ldr.w	r5, [r3], #4
 8008dd8:	d402      	bmi.n	8008de0 <_printf_i+0xe8>
 8008dda:	0649      	lsls	r1, r1, #25
 8008ddc:	bf48      	it	mi
 8008dde:	b2ad      	uxthmi	r5, r5
 8008de0:	2f6f      	cmp	r7, #111	@ 0x6f
 8008de2:	4852      	ldr	r0, [pc, #328]	@ (8008f2c <_printf_i+0x234>)
 8008de4:	6033      	str	r3, [r6, #0]
 8008de6:	bf14      	ite	ne
 8008de8:	230a      	movne	r3, #10
 8008dea:	2308      	moveq	r3, #8
 8008dec:	2100      	movs	r1, #0
 8008dee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008df2:	6866      	ldr	r6, [r4, #4]
 8008df4:	60a6      	str	r6, [r4, #8]
 8008df6:	2e00      	cmp	r6, #0
 8008df8:	db05      	blt.n	8008e06 <_printf_i+0x10e>
 8008dfa:	6821      	ldr	r1, [r4, #0]
 8008dfc:	432e      	orrs	r6, r5
 8008dfe:	f021 0104 	bic.w	r1, r1, #4
 8008e02:	6021      	str	r1, [r4, #0]
 8008e04:	d04b      	beq.n	8008e9e <_printf_i+0x1a6>
 8008e06:	4616      	mov	r6, r2
 8008e08:	fbb5 f1f3 	udiv	r1, r5, r3
 8008e0c:	fb03 5711 	mls	r7, r3, r1, r5
 8008e10:	5dc7      	ldrb	r7, [r0, r7]
 8008e12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008e16:	462f      	mov	r7, r5
 8008e18:	42bb      	cmp	r3, r7
 8008e1a:	460d      	mov	r5, r1
 8008e1c:	d9f4      	bls.n	8008e08 <_printf_i+0x110>
 8008e1e:	2b08      	cmp	r3, #8
 8008e20:	d10b      	bne.n	8008e3a <_printf_i+0x142>
 8008e22:	6823      	ldr	r3, [r4, #0]
 8008e24:	07df      	lsls	r7, r3, #31
 8008e26:	d508      	bpl.n	8008e3a <_printf_i+0x142>
 8008e28:	6923      	ldr	r3, [r4, #16]
 8008e2a:	6861      	ldr	r1, [r4, #4]
 8008e2c:	4299      	cmp	r1, r3
 8008e2e:	bfde      	ittt	le
 8008e30:	2330      	movle	r3, #48	@ 0x30
 8008e32:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008e36:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008e3a:	1b92      	subs	r2, r2, r6
 8008e3c:	6122      	str	r2, [r4, #16]
 8008e3e:	f8cd a000 	str.w	sl, [sp]
 8008e42:	464b      	mov	r3, r9
 8008e44:	aa03      	add	r2, sp, #12
 8008e46:	4621      	mov	r1, r4
 8008e48:	4640      	mov	r0, r8
 8008e4a:	f7ff fee7 	bl	8008c1c <_printf_common>
 8008e4e:	3001      	adds	r0, #1
 8008e50:	d14a      	bne.n	8008ee8 <_printf_i+0x1f0>
 8008e52:	f04f 30ff 	mov.w	r0, #4294967295
 8008e56:	b004      	add	sp, #16
 8008e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e5c:	6823      	ldr	r3, [r4, #0]
 8008e5e:	f043 0320 	orr.w	r3, r3, #32
 8008e62:	6023      	str	r3, [r4, #0]
 8008e64:	4832      	ldr	r0, [pc, #200]	@ (8008f30 <_printf_i+0x238>)
 8008e66:	2778      	movs	r7, #120	@ 0x78
 8008e68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008e6c:	6823      	ldr	r3, [r4, #0]
 8008e6e:	6831      	ldr	r1, [r6, #0]
 8008e70:	061f      	lsls	r7, r3, #24
 8008e72:	f851 5b04 	ldr.w	r5, [r1], #4
 8008e76:	d402      	bmi.n	8008e7e <_printf_i+0x186>
 8008e78:	065f      	lsls	r7, r3, #25
 8008e7a:	bf48      	it	mi
 8008e7c:	b2ad      	uxthmi	r5, r5
 8008e7e:	6031      	str	r1, [r6, #0]
 8008e80:	07d9      	lsls	r1, r3, #31
 8008e82:	bf44      	itt	mi
 8008e84:	f043 0320 	orrmi.w	r3, r3, #32
 8008e88:	6023      	strmi	r3, [r4, #0]
 8008e8a:	b11d      	cbz	r5, 8008e94 <_printf_i+0x19c>
 8008e8c:	2310      	movs	r3, #16
 8008e8e:	e7ad      	b.n	8008dec <_printf_i+0xf4>
 8008e90:	4826      	ldr	r0, [pc, #152]	@ (8008f2c <_printf_i+0x234>)
 8008e92:	e7e9      	b.n	8008e68 <_printf_i+0x170>
 8008e94:	6823      	ldr	r3, [r4, #0]
 8008e96:	f023 0320 	bic.w	r3, r3, #32
 8008e9a:	6023      	str	r3, [r4, #0]
 8008e9c:	e7f6      	b.n	8008e8c <_printf_i+0x194>
 8008e9e:	4616      	mov	r6, r2
 8008ea0:	e7bd      	b.n	8008e1e <_printf_i+0x126>
 8008ea2:	6833      	ldr	r3, [r6, #0]
 8008ea4:	6825      	ldr	r5, [r4, #0]
 8008ea6:	6961      	ldr	r1, [r4, #20]
 8008ea8:	1d18      	adds	r0, r3, #4
 8008eaa:	6030      	str	r0, [r6, #0]
 8008eac:	062e      	lsls	r6, r5, #24
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	d501      	bpl.n	8008eb6 <_printf_i+0x1be>
 8008eb2:	6019      	str	r1, [r3, #0]
 8008eb4:	e002      	b.n	8008ebc <_printf_i+0x1c4>
 8008eb6:	0668      	lsls	r0, r5, #25
 8008eb8:	d5fb      	bpl.n	8008eb2 <_printf_i+0x1ba>
 8008eba:	8019      	strh	r1, [r3, #0]
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	6123      	str	r3, [r4, #16]
 8008ec0:	4616      	mov	r6, r2
 8008ec2:	e7bc      	b.n	8008e3e <_printf_i+0x146>
 8008ec4:	6833      	ldr	r3, [r6, #0]
 8008ec6:	1d1a      	adds	r2, r3, #4
 8008ec8:	6032      	str	r2, [r6, #0]
 8008eca:	681e      	ldr	r6, [r3, #0]
 8008ecc:	6862      	ldr	r2, [r4, #4]
 8008ece:	2100      	movs	r1, #0
 8008ed0:	4630      	mov	r0, r6
 8008ed2:	f7f7 fa1d 	bl	8000310 <memchr>
 8008ed6:	b108      	cbz	r0, 8008edc <_printf_i+0x1e4>
 8008ed8:	1b80      	subs	r0, r0, r6
 8008eda:	6060      	str	r0, [r4, #4]
 8008edc:	6863      	ldr	r3, [r4, #4]
 8008ede:	6123      	str	r3, [r4, #16]
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ee6:	e7aa      	b.n	8008e3e <_printf_i+0x146>
 8008ee8:	6923      	ldr	r3, [r4, #16]
 8008eea:	4632      	mov	r2, r6
 8008eec:	4649      	mov	r1, r9
 8008eee:	4640      	mov	r0, r8
 8008ef0:	47d0      	blx	sl
 8008ef2:	3001      	adds	r0, #1
 8008ef4:	d0ad      	beq.n	8008e52 <_printf_i+0x15a>
 8008ef6:	6823      	ldr	r3, [r4, #0]
 8008ef8:	079b      	lsls	r3, r3, #30
 8008efa:	d413      	bmi.n	8008f24 <_printf_i+0x22c>
 8008efc:	68e0      	ldr	r0, [r4, #12]
 8008efe:	9b03      	ldr	r3, [sp, #12]
 8008f00:	4298      	cmp	r0, r3
 8008f02:	bfb8      	it	lt
 8008f04:	4618      	movlt	r0, r3
 8008f06:	e7a6      	b.n	8008e56 <_printf_i+0x15e>
 8008f08:	2301      	movs	r3, #1
 8008f0a:	4632      	mov	r2, r6
 8008f0c:	4649      	mov	r1, r9
 8008f0e:	4640      	mov	r0, r8
 8008f10:	47d0      	blx	sl
 8008f12:	3001      	adds	r0, #1
 8008f14:	d09d      	beq.n	8008e52 <_printf_i+0x15a>
 8008f16:	3501      	adds	r5, #1
 8008f18:	68e3      	ldr	r3, [r4, #12]
 8008f1a:	9903      	ldr	r1, [sp, #12]
 8008f1c:	1a5b      	subs	r3, r3, r1
 8008f1e:	42ab      	cmp	r3, r5
 8008f20:	dcf2      	bgt.n	8008f08 <_printf_i+0x210>
 8008f22:	e7eb      	b.n	8008efc <_printf_i+0x204>
 8008f24:	2500      	movs	r5, #0
 8008f26:	f104 0619 	add.w	r6, r4, #25
 8008f2a:	e7f5      	b.n	8008f18 <_printf_i+0x220>
 8008f2c:	0800b2f6 	.word	0x0800b2f6
 8008f30:	0800b307 	.word	0x0800b307

08008f34 <std>:
 8008f34:	2300      	movs	r3, #0
 8008f36:	b510      	push	{r4, lr}
 8008f38:	4604      	mov	r4, r0
 8008f3a:	e9c0 3300 	strd	r3, r3, [r0]
 8008f3e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f42:	6083      	str	r3, [r0, #8]
 8008f44:	8181      	strh	r1, [r0, #12]
 8008f46:	6643      	str	r3, [r0, #100]	@ 0x64
 8008f48:	81c2      	strh	r2, [r0, #14]
 8008f4a:	6183      	str	r3, [r0, #24]
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	2208      	movs	r2, #8
 8008f50:	305c      	adds	r0, #92	@ 0x5c
 8008f52:	f000 f92a 	bl	80091aa <memset>
 8008f56:	4b0d      	ldr	r3, [pc, #52]	@ (8008f8c <std+0x58>)
 8008f58:	6263      	str	r3, [r4, #36]	@ 0x24
 8008f5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f90 <std+0x5c>)
 8008f5c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008f5e:	4b0d      	ldr	r3, [pc, #52]	@ (8008f94 <std+0x60>)
 8008f60:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008f62:	4b0d      	ldr	r3, [pc, #52]	@ (8008f98 <std+0x64>)
 8008f64:	6323      	str	r3, [r4, #48]	@ 0x30
 8008f66:	4b0d      	ldr	r3, [pc, #52]	@ (8008f9c <std+0x68>)
 8008f68:	6224      	str	r4, [r4, #32]
 8008f6a:	429c      	cmp	r4, r3
 8008f6c:	d006      	beq.n	8008f7c <std+0x48>
 8008f6e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008f72:	4294      	cmp	r4, r2
 8008f74:	d002      	beq.n	8008f7c <std+0x48>
 8008f76:	33d0      	adds	r3, #208	@ 0xd0
 8008f78:	429c      	cmp	r4, r3
 8008f7a:	d105      	bne.n	8008f88 <std+0x54>
 8008f7c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f84:	f000 b98e 	b.w	80092a4 <__retarget_lock_init_recursive>
 8008f88:	bd10      	pop	{r4, pc}
 8008f8a:	bf00      	nop
 8008f8c:	08009125 	.word	0x08009125
 8008f90:	08009147 	.word	0x08009147
 8008f94:	0800917f 	.word	0x0800917f
 8008f98:	080091a3 	.word	0x080091a3
 8008f9c:	24000310 	.word	0x24000310

08008fa0 <stdio_exit_handler>:
 8008fa0:	4a02      	ldr	r2, [pc, #8]	@ (8008fac <stdio_exit_handler+0xc>)
 8008fa2:	4903      	ldr	r1, [pc, #12]	@ (8008fb0 <stdio_exit_handler+0x10>)
 8008fa4:	4803      	ldr	r0, [pc, #12]	@ (8008fb4 <stdio_exit_handler+0x14>)
 8008fa6:	f000 b869 	b.w	800907c <_fwalk_sglue>
 8008faa:	bf00      	nop
 8008fac:	24000020 	.word	0x24000020
 8008fb0:	0800ab29 	.word	0x0800ab29
 8008fb4:	24000030 	.word	0x24000030

08008fb8 <cleanup_stdio>:
 8008fb8:	6841      	ldr	r1, [r0, #4]
 8008fba:	4b0c      	ldr	r3, [pc, #48]	@ (8008fec <cleanup_stdio+0x34>)
 8008fbc:	4299      	cmp	r1, r3
 8008fbe:	b510      	push	{r4, lr}
 8008fc0:	4604      	mov	r4, r0
 8008fc2:	d001      	beq.n	8008fc8 <cleanup_stdio+0x10>
 8008fc4:	f001 fdb0 	bl	800ab28 <_fflush_r>
 8008fc8:	68a1      	ldr	r1, [r4, #8]
 8008fca:	4b09      	ldr	r3, [pc, #36]	@ (8008ff0 <cleanup_stdio+0x38>)
 8008fcc:	4299      	cmp	r1, r3
 8008fce:	d002      	beq.n	8008fd6 <cleanup_stdio+0x1e>
 8008fd0:	4620      	mov	r0, r4
 8008fd2:	f001 fda9 	bl	800ab28 <_fflush_r>
 8008fd6:	68e1      	ldr	r1, [r4, #12]
 8008fd8:	4b06      	ldr	r3, [pc, #24]	@ (8008ff4 <cleanup_stdio+0x3c>)
 8008fda:	4299      	cmp	r1, r3
 8008fdc:	d004      	beq.n	8008fe8 <cleanup_stdio+0x30>
 8008fde:	4620      	mov	r0, r4
 8008fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fe4:	f001 bda0 	b.w	800ab28 <_fflush_r>
 8008fe8:	bd10      	pop	{r4, pc}
 8008fea:	bf00      	nop
 8008fec:	24000310 	.word	0x24000310
 8008ff0:	24000378 	.word	0x24000378
 8008ff4:	240003e0 	.word	0x240003e0

08008ff8 <global_stdio_init.part.0>:
 8008ff8:	b510      	push	{r4, lr}
 8008ffa:	4b0b      	ldr	r3, [pc, #44]	@ (8009028 <global_stdio_init.part.0+0x30>)
 8008ffc:	4c0b      	ldr	r4, [pc, #44]	@ (800902c <global_stdio_init.part.0+0x34>)
 8008ffe:	4a0c      	ldr	r2, [pc, #48]	@ (8009030 <global_stdio_init.part.0+0x38>)
 8009000:	601a      	str	r2, [r3, #0]
 8009002:	4620      	mov	r0, r4
 8009004:	2200      	movs	r2, #0
 8009006:	2104      	movs	r1, #4
 8009008:	f7ff ff94 	bl	8008f34 <std>
 800900c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009010:	2201      	movs	r2, #1
 8009012:	2109      	movs	r1, #9
 8009014:	f7ff ff8e 	bl	8008f34 <std>
 8009018:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800901c:	2202      	movs	r2, #2
 800901e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009022:	2112      	movs	r1, #18
 8009024:	f7ff bf86 	b.w	8008f34 <std>
 8009028:	24000448 	.word	0x24000448
 800902c:	24000310 	.word	0x24000310
 8009030:	08008fa1 	.word	0x08008fa1

08009034 <__sfp_lock_acquire>:
 8009034:	4801      	ldr	r0, [pc, #4]	@ (800903c <__sfp_lock_acquire+0x8>)
 8009036:	f000 b936 	b.w	80092a6 <__retarget_lock_acquire_recursive>
 800903a:	bf00      	nop
 800903c:	24000451 	.word	0x24000451

08009040 <__sfp_lock_release>:
 8009040:	4801      	ldr	r0, [pc, #4]	@ (8009048 <__sfp_lock_release+0x8>)
 8009042:	f000 b931 	b.w	80092a8 <__retarget_lock_release_recursive>
 8009046:	bf00      	nop
 8009048:	24000451 	.word	0x24000451

0800904c <__sinit>:
 800904c:	b510      	push	{r4, lr}
 800904e:	4604      	mov	r4, r0
 8009050:	f7ff fff0 	bl	8009034 <__sfp_lock_acquire>
 8009054:	6a23      	ldr	r3, [r4, #32]
 8009056:	b11b      	cbz	r3, 8009060 <__sinit+0x14>
 8009058:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800905c:	f7ff bff0 	b.w	8009040 <__sfp_lock_release>
 8009060:	4b04      	ldr	r3, [pc, #16]	@ (8009074 <__sinit+0x28>)
 8009062:	6223      	str	r3, [r4, #32]
 8009064:	4b04      	ldr	r3, [pc, #16]	@ (8009078 <__sinit+0x2c>)
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d1f5      	bne.n	8009058 <__sinit+0xc>
 800906c:	f7ff ffc4 	bl	8008ff8 <global_stdio_init.part.0>
 8009070:	e7f2      	b.n	8009058 <__sinit+0xc>
 8009072:	bf00      	nop
 8009074:	08008fb9 	.word	0x08008fb9
 8009078:	24000448 	.word	0x24000448

0800907c <_fwalk_sglue>:
 800907c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009080:	4607      	mov	r7, r0
 8009082:	4688      	mov	r8, r1
 8009084:	4614      	mov	r4, r2
 8009086:	2600      	movs	r6, #0
 8009088:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800908c:	f1b9 0901 	subs.w	r9, r9, #1
 8009090:	d505      	bpl.n	800909e <_fwalk_sglue+0x22>
 8009092:	6824      	ldr	r4, [r4, #0]
 8009094:	2c00      	cmp	r4, #0
 8009096:	d1f7      	bne.n	8009088 <_fwalk_sglue+0xc>
 8009098:	4630      	mov	r0, r6
 800909a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800909e:	89ab      	ldrh	r3, [r5, #12]
 80090a0:	2b01      	cmp	r3, #1
 80090a2:	d907      	bls.n	80090b4 <_fwalk_sglue+0x38>
 80090a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80090a8:	3301      	adds	r3, #1
 80090aa:	d003      	beq.n	80090b4 <_fwalk_sglue+0x38>
 80090ac:	4629      	mov	r1, r5
 80090ae:	4638      	mov	r0, r7
 80090b0:	47c0      	blx	r8
 80090b2:	4306      	orrs	r6, r0
 80090b4:	3568      	adds	r5, #104	@ 0x68
 80090b6:	e7e9      	b.n	800908c <_fwalk_sglue+0x10>

080090b8 <sniprintf>:
 80090b8:	b40c      	push	{r2, r3}
 80090ba:	b530      	push	{r4, r5, lr}
 80090bc:	4b18      	ldr	r3, [pc, #96]	@ (8009120 <sniprintf+0x68>)
 80090be:	1e0c      	subs	r4, r1, #0
 80090c0:	681d      	ldr	r5, [r3, #0]
 80090c2:	b09d      	sub	sp, #116	@ 0x74
 80090c4:	da08      	bge.n	80090d8 <sniprintf+0x20>
 80090c6:	238b      	movs	r3, #139	@ 0x8b
 80090c8:	602b      	str	r3, [r5, #0]
 80090ca:	f04f 30ff 	mov.w	r0, #4294967295
 80090ce:	b01d      	add	sp, #116	@ 0x74
 80090d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80090d4:	b002      	add	sp, #8
 80090d6:	4770      	bx	lr
 80090d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80090dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80090e0:	f04f 0300 	mov.w	r3, #0
 80090e4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80090e6:	bf14      	ite	ne
 80090e8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80090ec:	4623      	moveq	r3, r4
 80090ee:	9304      	str	r3, [sp, #16]
 80090f0:	9307      	str	r3, [sp, #28]
 80090f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80090f6:	9002      	str	r0, [sp, #8]
 80090f8:	9006      	str	r0, [sp, #24]
 80090fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 80090fe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009100:	ab21      	add	r3, sp, #132	@ 0x84
 8009102:	a902      	add	r1, sp, #8
 8009104:	4628      	mov	r0, r5
 8009106:	9301      	str	r3, [sp, #4]
 8009108:	f001 fb8e 	bl	800a828 <_svfiprintf_r>
 800910c:	1c43      	adds	r3, r0, #1
 800910e:	bfbc      	itt	lt
 8009110:	238b      	movlt	r3, #139	@ 0x8b
 8009112:	602b      	strlt	r3, [r5, #0]
 8009114:	2c00      	cmp	r4, #0
 8009116:	d0da      	beq.n	80090ce <sniprintf+0x16>
 8009118:	9b02      	ldr	r3, [sp, #8]
 800911a:	2200      	movs	r2, #0
 800911c:	701a      	strb	r2, [r3, #0]
 800911e:	e7d6      	b.n	80090ce <sniprintf+0x16>
 8009120:	2400002c 	.word	0x2400002c

08009124 <__sread>:
 8009124:	b510      	push	{r4, lr}
 8009126:	460c      	mov	r4, r1
 8009128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800912c:	f000 f86c 	bl	8009208 <_read_r>
 8009130:	2800      	cmp	r0, #0
 8009132:	bfab      	itete	ge
 8009134:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009136:	89a3      	ldrhlt	r3, [r4, #12]
 8009138:	181b      	addge	r3, r3, r0
 800913a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800913e:	bfac      	ite	ge
 8009140:	6563      	strge	r3, [r4, #84]	@ 0x54
 8009142:	81a3      	strhlt	r3, [r4, #12]
 8009144:	bd10      	pop	{r4, pc}

08009146 <__swrite>:
 8009146:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800914a:	461f      	mov	r7, r3
 800914c:	898b      	ldrh	r3, [r1, #12]
 800914e:	05db      	lsls	r3, r3, #23
 8009150:	4605      	mov	r5, r0
 8009152:	460c      	mov	r4, r1
 8009154:	4616      	mov	r6, r2
 8009156:	d505      	bpl.n	8009164 <__swrite+0x1e>
 8009158:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800915c:	2302      	movs	r3, #2
 800915e:	2200      	movs	r2, #0
 8009160:	f000 f840 	bl	80091e4 <_lseek_r>
 8009164:	89a3      	ldrh	r3, [r4, #12]
 8009166:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800916a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800916e:	81a3      	strh	r3, [r4, #12]
 8009170:	4632      	mov	r2, r6
 8009172:	463b      	mov	r3, r7
 8009174:	4628      	mov	r0, r5
 8009176:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800917a:	f000 b857 	b.w	800922c <_write_r>

0800917e <__sseek>:
 800917e:	b510      	push	{r4, lr}
 8009180:	460c      	mov	r4, r1
 8009182:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009186:	f000 f82d 	bl	80091e4 <_lseek_r>
 800918a:	1c43      	adds	r3, r0, #1
 800918c:	89a3      	ldrh	r3, [r4, #12]
 800918e:	bf15      	itete	ne
 8009190:	6560      	strne	r0, [r4, #84]	@ 0x54
 8009192:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009196:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800919a:	81a3      	strheq	r3, [r4, #12]
 800919c:	bf18      	it	ne
 800919e:	81a3      	strhne	r3, [r4, #12]
 80091a0:	bd10      	pop	{r4, pc}

080091a2 <__sclose>:
 80091a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091a6:	f000 b80d 	b.w	80091c4 <_close_r>

080091aa <memset>:
 80091aa:	4402      	add	r2, r0
 80091ac:	4603      	mov	r3, r0
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d100      	bne.n	80091b4 <memset+0xa>
 80091b2:	4770      	bx	lr
 80091b4:	f803 1b01 	strb.w	r1, [r3], #1
 80091b8:	e7f9      	b.n	80091ae <memset+0x4>
	...

080091bc <_localeconv_r>:
 80091bc:	4800      	ldr	r0, [pc, #0]	@ (80091c0 <_localeconv_r+0x4>)
 80091be:	4770      	bx	lr
 80091c0:	2400016c 	.word	0x2400016c

080091c4 <_close_r>:
 80091c4:	b538      	push	{r3, r4, r5, lr}
 80091c6:	4d06      	ldr	r5, [pc, #24]	@ (80091e0 <_close_r+0x1c>)
 80091c8:	2300      	movs	r3, #0
 80091ca:	4604      	mov	r4, r0
 80091cc:	4608      	mov	r0, r1
 80091ce:	602b      	str	r3, [r5, #0]
 80091d0:	f7f7 ffd5 	bl	800117e <_close>
 80091d4:	1c43      	adds	r3, r0, #1
 80091d6:	d102      	bne.n	80091de <_close_r+0x1a>
 80091d8:	682b      	ldr	r3, [r5, #0]
 80091da:	b103      	cbz	r3, 80091de <_close_r+0x1a>
 80091dc:	6023      	str	r3, [r4, #0]
 80091de:	bd38      	pop	{r3, r4, r5, pc}
 80091e0:	2400044c 	.word	0x2400044c

080091e4 <_lseek_r>:
 80091e4:	b538      	push	{r3, r4, r5, lr}
 80091e6:	4d07      	ldr	r5, [pc, #28]	@ (8009204 <_lseek_r+0x20>)
 80091e8:	4604      	mov	r4, r0
 80091ea:	4608      	mov	r0, r1
 80091ec:	4611      	mov	r1, r2
 80091ee:	2200      	movs	r2, #0
 80091f0:	602a      	str	r2, [r5, #0]
 80091f2:	461a      	mov	r2, r3
 80091f4:	f7f7 ffea 	bl	80011cc <_lseek>
 80091f8:	1c43      	adds	r3, r0, #1
 80091fa:	d102      	bne.n	8009202 <_lseek_r+0x1e>
 80091fc:	682b      	ldr	r3, [r5, #0]
 80091fe:	b103      	cbz	r3, 8009202 <_lseek_r+0x1e>
 8009200:	6023      	str	r3, [r4, #0]
 8009202:	bd38      	pop	{r3, r4, r5, pc}
 8009204:	2400044c 	.word	0x2400044c

08009208 <_read_r>:
 8009208:	b538      	push	{r3, r4, r5, lr}
 800920a:	4d07      	ldr	r5, [pc, #28]	@ (8009228 <_read_r+0x20>)
 800920c:	4604      	mov	r4, r0
 800920e:	4608      	mov	r0, r1
 8009210:	4611      	mov	r1, r2
 8009212:	2200      	movs	r2, #0
 8009214:	602a      	str	r2, [r5, #0]
 8009216:	461a      	mov	r2, r3
 8009218:	f7f7 ff94 	bl	8001144 <_read>
 800921c:	1c43      	adds	r3, r0, #1
 800921e:	d102      	bne.n	8009226 <_read_r+0x1e>
 8009220:	682b      	ldr	r3, [r5, #0]
 8009222:	b103      	cbz	r3, 8009226 <_read_r+0x1e>
 8009224:	6023      	str	r3, [r4, #0]
 8009226:	bd38      	pop	{r3, r4, r5, pc}
 8009228:	2400044c 	.word	0x2400044c

0800922c <_write_r>:
 800922c:	b538      	push	{r3, r4, r5, lr}
 800922e:	4d07      	ldr	r5, [pc, #28]	@ (800924c <_write_r+0x20>)
 8009230:	4604      	mov	r4, r0
 8009232:	4608      	mov	r0, r1
 8009234:	4611      	mov	r1, r2
 8009236:	2200      	movs	r2, #0
 8009238:	602a      	str	r2, [r5, #0]
 800923a:	461a      	mov	r2, r3
 800923c:	f7f7 fc00 	bl	8000a40 <_write>
 8009240:	1c43      	adds	r3, r0, #1
 8009242:	d102      	bne.n	800924a <_write_r+0x1e>
 8009244:	682b      	ldr	r3, [r5, #0]
 8009246:	b103      	cbz	r3, 800924a <_write_r+0x1e>
 8009248:	6023      	str	r3, [r4, #0]
 800924a:	bd38      	pop	{r3, r4, r5, pc}
 800924c:	2400044c 	.word	0x2400044c

08009250 <__errno>:
 8009250:	4b01      	ldr	r3, [pc, #4]	@ (8009258 <__errno+0x8>)
 8009252:	6818      	ldr	r0, [r3, #0]
 8009254:	4770      	bx	lr
 8009256:	bf00      	nop
 8009258:	2400002c 	.word	0x2400002c

0800925c <__libc_init_array>:
 800925c:	b570      	push	{r4, r5, r6, lr}
 800925e:	4d0d      	ldr	r5, [pc, #52]	@ (8009294 <__libc_init_array+0x38>)
 8009260:	4c0d      	ldr	r4, [pc, #52]	@ (8009298 <__libc_init_array+0x3c>)
 8009262:	1b64      	subs	r4, r4, r5
 8009264:	10a4      	asrs	r4, r4, #2
 8009266:	2600      	movs	r6, #0
 8009268:	42a6      	cmp	r6, r4
 800926a:	d109      	bne.n	8009280 <__libc_init_array+0x24>
 800926c:	4d0b      	ldr	r5, [pc, #44]	@ (800929c <__libc_init_array+0x40>)
 800926e:	4c0c      	ldr	r4, [pc, #48]	@ (80092a0 <__libc_init_array+0x44>)
 8009270:	f001 fff8 	bl	800b264 <_init>
 8009274:	1b64      	subs	r4, r4, r5
 8009276:	10a4      	asrs	r4, r4, #2
 8009278:	2600      	movs	r6, #0
 800927a:	42a6      	cmp	r6, r4
 800927c:	d105      	bne.n	800928a <__libc_init_array+0x2e>
 800927e:	bd70      	pop	{r4, r5, r6, pc}
 8009280:	f855 3b04 	ldr.w	r3, [r5], #4
 8009284:	4798      	blx	r3
 8009286:	3601      	adds	r6, #1
 8009288:	e7ee      	b.n	8009268 <__libc_init_array+0xc>
 800928a:	f855 3b04 	ldr.w	r3, [r5], #4
 800928e:	4798      	blx	r3
 8009290:	3601      	adds	r6, #1
 8009292:	e7f2      	b.n	800927a <__libc_init_array+0x1e>
 8009294:	0800b664 	.word	0x0800b664
 8009298:	0800b664 	.word	0x0800b664
 800929c:	0800b664 	.word	0x0800b664
 80092a0:	0800b668 	.word	0x0800b668

080092a4 <__retarget_lock_init_recursive>:
 80092a4:	4770      	bx	lr

080092a6 <__retarget_lock_acquire_recursive>:
 80092a6:	4770      	bx	lr

080092a8 <__retarget_lock_release_recursive>:
 80092a8:	4770      	bx	lr

080092aa <quorem>:
 80092aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092ae:	6903      	ldr	r3, [r0, #16]
 80092b0:	690c      	ldr	r4, [r1, #16]
 80092b2:	42a3      	cmp	r3, r4
 80092b4:	4607      	mov	r7, r0
 80092b6:	db7e      	blt.n	80093b6 <quorem+0x10c>
 80092b8:	3c01      	subs	r4, #1
 80092ba:	f101 0814 	add.w	r8, r1, #20
 80092be:	00a3      	lsls	r3, r4, #2
 80092c0:	f100 0514 	add.w	r5, r0, #20
 80092c4:	9300      	str	r3, [sp, #0]
 80092c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80092ca:	9301      	str	r3, [sp, #4]
 80092cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80092d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80092d4:	3301      	adds	r3, #1
 80092d6:	429a      	cmp	r2, r3
 80092d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80092dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80092e0:	d32e      	bcc.n	8009340 <quorem+0x96>
 80092e2:	f04f 0a00 	mov.w	sl, #0
 80092e6:	46c4      	mov	ip, r8
 80092e8:	46ae      	mov	lr, r5
 80092ea:	46d3      	mov	fp, sl
 80092ec:	f85c 3b04 	ldr.w	r3, [ip], #4
 80092f0:	b298      	uxth	r0, r3
 80092f2:	fb06 a000 	mla	r0, r6, r0, sl
 80092f6:	0c02      	lsrs	r2, r0, #16
 80092f8:	0c1b      	lsrs	r3, r3, #16
 80092fa:	fb06 2303 	mla	r3, r6, r3, r2
 80092fe:	f8de 2000 	ldr.w	r2, [lr]
 8009302:	b280      	uxth	r0, r0
 8009304:	b292      	uxth	r2, r2
 8009306:	1a12      	subs	r2, r2, r0
 8009308:	445a      	add	r2, fp
 800930a:	f8de 0000 	ldr.w	r0, [lr]
 800930e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009312:	b29b      	uxth	r3, r3
 8009314:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009318:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800931c:	b292      	uxth	r2, r2
 800931e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009322:	45e1      	cmp	r9, ip
 8009324:	f84e 2b04 	str.w	r2, [lr], #4
 8009328:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800932c:	d2de      	bcs.n	80092ec <quorem+0x42>
 800932e:	9b00      	ldr	r3, [sp, #0]
 8009330:	58eb      	ldr	r3, [r5, r3]
 8009332:	b92b      	cbnz	r3, 8009340 <quorem+0x96>
 8009334:	9b01      	ldr	r3, [sp, #4]
 8009336:	3b04      	subs	r3, #4
 8009338:	429d      	cmp	r5, r3
 800933a:	461a      	mov	r2, r3
 800933c:	d32f      	bcc.n	800939e <quorem+0xf4>
 800933e:	613c      	str	r4, [r7, #16]
 8009340:	4638      	mov	r0, r7
 8009342:	f001 f90d 	bl	800a560 <__mcmp>
 8009346:	2800      	cmp	r0, #0
 8009348:	db25      	blt.n	8009396 <quorem+0xec>
 800934a:	4629      	mov	r1, r5
 800934c:	2000      	movs	r0, #0
 800934e:	f858 2b04 	ldr.w	r2, [r8], #4
 8009352:	f8d1 c000 	ldr.w	ip, [r1]
 8009356:	fa1f fe82 	uxth.w	lr, r2
 800935a:	fa1f f38c 	uxth.w	r3, ip
 800935e:	eba3 030e 	sub.w	r3, r3, lr
 8009362:	4403      	add	r3, r0
 8009364:	0c12      	lsrs	r2, r2, #16
 8009366:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800936a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800936e:	b29b      	uxth	r3, r3
 8009370:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009374:	45c1      	cmp	r9, r8
 8009376:	f841 3b04 	str.w	r3, [r1], #4
 800937a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800937e:	d2e6      	bcs.n	800934e <quorem+0xa4>
 8009380:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009384:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009388:	b922      	cbnz	r2, 8009394 <quorem+0xea>
 800938a:	3b04      	subs	r3, #4
 800938c:	429d      	cmp	r5, r3
 800938e:	461a      	mov	r2, r3
 8009390:	d30b      	bcc.n	80093aa <quorem+0x100>
 8009392:	613c      	str	r4, [r7, #16]
 8009394:	3601      	adds	r6, #1
 8009396:	4630      	mov	r0, r6
 8009398:	b003      	add	sp, #12
 800939a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800939e:	6812      	ldr	r2, [r2, #0]
 80093a0:	3b04      	subs	r3, #4
 80093a2:	2a00      	cmp	r2, #0
 80093a4:	d1cb      	bne.n	800933e <quorem+0x94>
 80093a6:	3c01      	subs	r4, #1
 80093a8:	e7c6      	b.n	8009338 <quorem+0x8e>
 80093aa:	6812      	ldr	r2, [r2, #0]
 80093ac:	3b04      	subs	r3, #4
 80093ae:	2a00      	cmp	r2, #0
 80093b0:	d1ef      	bne.n	8009392 <quorem+0xe8>
 80093b2:	3c01      	subs	r4, #1
 80093b4:	e7ea      	b.n	800938c <quorem+0xe2>
 80093b6:	2000      	movs	r0, #0
 80093b8:	e7ee      	b.n	8009398 <quorem+0xee>
 80093ba:	0000      	movs	r0, r0
 80093bc:	0000      	movs	r0, r0
	...

080093c0 <_dtoa_r>:
 80093c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c4:	ed2d 8b02 	vpush	{d8}
 80093c8:	69c7      	ldr	r7, [r0, #28]
 80093ca:	b091      	sub	sp, #68	@ 0x44
 80093cc:	ed8d 0b02 	vstr	d0, [sp, #8]
 80093d0:	ec55 4b10 	vmov	r4, r5, d0
 80093d4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80093d6:	9107      	str	r1, [sp, #28]
 80093d8:	4681      	mov	r9, r0
 80093da:	9209      	str	r2, [sp, #36]	@ 0x24
 80093dc:	930d      	str	r3, [sp, #52]	@ 0x34
 80093de:	b97f      	cbnz	r7, 8009400 <_dtoa_r+0x40>
 80093e0:	2010      	movs	r0, #16
 80093e2:	f000 fd95 	bl	8009f10 <malloc>
 80093e6:	4602      	mov	r2, r0
 80093e8:	f8c9 001c 	str.w	r0, [r9, #28]
 80093ec:	b920      	cbnz	r0, 80093f8 <_dtoa_r+0x38>
 80093ee:	4ba0      	ldr	r3, [pc, #640]	@ (8009670 <_dtoa_r+0x2b0>)
 80093f0:	21ef      	movs	r1, #239	@ 0xef
 80093f2:	48a0      	ldr	r0, [pc, #640]	@ (8009674 <_dtoa_r+0x2b4>)
 80093f4:	f001 fbf8 	bl	800abe8 <__assert_func>
 80093f8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80093fc:	6007      	str	r7, [r0, #0]
 80093fe:	60c7      	str	r7, [r0, #12]
 8009400:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009404:	6819      	ldr	r1, [r3, #0]
 8009406:	b159      	cbz	r1, 8009420 <_dtoa_r+0x60>
 8009408:	685a      	ldr	r2, [r3, #4]
 800940a:	604a      	str	r2, [r1, #4]
 800940c:	2301      	movs	r3, #1
 800940e:	4093      	lsls	r3, r2
 8009410:	608b      	str	r3, [r1, #8]
 8009412:	4648      	mov	r0, r9
 8009414:	f000 fe72 	bl	800a0fc <_Bfree>
 8009418:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800941c:	2200      	movs	r2, #0
 800941e:	601a      	str	r2, [r3, #0]
 8009420:	1e2b      	subs	r3, r5, #0
 8009422:	bfbb      	ittet	lt
 8009424:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009428:	9303      	strlt	r3, [sp, #12]
 800942a:	2300      	movge	r3, #0
 800942c:	2201      	movlt	r2, #1
 800942e:	bfac      	ite	ge
 8009430:	6033      	strge	r3, [r6, #0]
 8009432:	6032      	strlt	r2, [r6, #0]
 8009434:	4b90      	ldr	r3, [pc, #576]	@ (8009678 <_dtoa_r+0x2b8>)
 8009436:	9e03      	ldr	r6, [sp, #12]
 8009438:	43b3      	bics	r3, r6
 800943a:	d110      	bne.n	800945e <_dtoa_r+0x9e>
 800943c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800943e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009442:	6013      	str	r3, [r2, #0]
 8009444:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8009448:	4323      	orrs	r3, r4
 800944a:	f000 84e6 	beq.w	8009e1a <_dtoa_r+0xa5a>
 800944e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009450:	4f8a      	ldr	r7, [pc, #552]	@ (800967c <_dtoa_r+0x2bc>)
 8009452:	2b00      	cmp	r3, #0
 8009454:	f000 84e8 	beq.w	8009e28 <_dtoa_r+0xa68>
 8009458:	1cfb      	adds	r3, r7, #3
 800945a:	f000 bce3 	b.w	8009e24 <_dtoa_r+0xa64>
 800945e:	ed9d 8b02 	vldr	d8, [sp, #8]
 8009462:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009466:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800946a:	d10a      	bne.n	8009482 <_dtoa_r+0xc2>
 800946c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800946e:	2301      	movs	r3, #1
 8009470:	6013      	str	r3, [r2, #0]
 8009472:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009474:	b113      	cbz	r3, 800947c <_dtoa_r+0xbc>
 8009476:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009478:	4b81      	ldr	r3, [pc, #516]	@ (8009680 <_dtoa_r+0x2c0>)
 800947a:	6013      	str	r3, [r2, #0]
 800947c:	4f81      	ldr	r7, [pc, #516]	@ (8009684 <_dtoa_r+0x2c4>)
 800947e:	f000 bcd3 	b.w	8009e28 <_dtoa_r+0xa68>
 8009482:	aa0e      	add	r2, sp, #56	@ 0x38
 8009484:	a90f      	add	r1, sp, #60	@ 0x3c
 8009486:	4648      	mov	r0, r9
 8009488:	eeb0 0b48 	vmov.f64	d0, d8
 800948c:	f001 f918 	bl	800a6c0 <__d2b>
 8009490:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8009494:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009496:	9001      	str	r0, [sp, #4]
 8009498:	2b00      	cmp	r3, #0
 800949a:	d045      	beq.n	8009528 <_dtoa_r+0x168>
 800949c:	eeb0 7b48 	vmov.f64	d7, d8
 80094a0:	ee18 1a90 	vmov	r1, s17
 80094a4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80094a8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 80094ac:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80094b0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80094b4:	2500      	movs	r5, #0
 80094b6:	ee07 1a90 	vmov	s15, r1
 80094ba:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80094be:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8009658 <_dtoa_r+0x298>
 80094c2:	ee37 7b46 	vsub.f64	d7, d7, d6
 80094c6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8009660 <_dtoa_r+0x2a0>
 80094ca:	eea7 6b05 	vfma.f64	d6, d7, d5
 80094ce:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8009668 <_dtoa_r+0x2a8>
 80094d2:	ee07 3a90 	vmov	s15, r3
 80094d6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80094da:	eeb0 7b46 	vmov.f64	d7, d6
 80094de:	eea4 7b05 	vfma.f64	d7, d4, d5
 80094e2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80094e6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80094ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094ee:	ee16 8a90 	vmov	r8, s13
 80094f2:	d508      	bpl.n	8009506 <_dtoa_r+0x146>
 80094f4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80094f8:	eeb4 6b47 	vcmp.f64	d6, d7
 80094fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009500:	bf18      	it	ne
 8009502:	f108 38ff 	addne.w	r8, r8, #4294967295
 8009506:	f1b8 0f16 	cmp.w	r8, #22
 800950a:	d82b      	bhi.n	8009564 <_dtoa_r+0x1a4>
 800950c:	495e      	ldr	r1, [pc, #376]	@ (8009688 <_dtoa_r+0x2c8>)
 800950e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8009512:	ed91 7b00 	vldr	d7, [r1]
 8009516:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800951a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800951e:	d501      	bpl.n	8009524 <_dtoa_r+0x164>
 8009520:	f108 38ff 	add.w	r8, r8, #4294967295
 8009524:	2100      	movs	r1, #0
 8009526:	e01e      	b.n	8009566 <_dtoa_r+0x1a6>
 8009528:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800952a:	4413      	add	r3, r2
 800952c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8009530:	2920      	cmp	r1, #32
 8009532:	bfc1      	itttt	gt
 8009534:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8009538:	408e      	lslgt	r6, r1
 800953a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800953e:	fa24 f101 	lsrgt.w	r1, r4, r1
 8009542:	bfd6      	itet	le
 8009544:	f1c1 0120 	rsble	r1, r1, #32
 8009548:	4331      	orrgt	r1, r6
 800954a:	fa04 f101 	lslle.w	r1, r4, r1
 800954e:	ee07 1a90 	vmov	s15, r1
 8009552:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8009556:	3b01      	subs	r3, #1
 8009558:	ee17 1a90 	vmov	r1, s15
 800955c:	2501      	movs	r5, #1
 800955e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8009562:	e7a8      	b.n	80094b6 <_dtoa_r+0xf6>
 8009564:	2101      	movs	r1, #1
 8009566:	1ad2      	subs	r2, r2, r3
 8009568:	1e53      	subs	r3, r2, #1
 800956a:	9306      	str	r3, [sp, #24]
 800956c:	bf45      	ittet	mi
 800956e:	f1c2 0301 	rsbmi	r3, r2, #1
 8009572:	9304      	strmi	r3, [sp, #16]
 8009574:	2300      	movpl	r3, #0
 8009576:	2300      	movmi	r3, #0
 8009578:	bf4c      	ite	mi
 800957a:	9306      	strmi	r3, [sp, #24]
 800957c:	9304      	strpl	r3, [sp, #16]
 800957e:	f1b8 0f00 	cmp.w	r8, #0
 8009582:	910c      	str	r1, [sp, #48]	@ 0x30
 8009584:	db18      	blt.n	80095b8 <_dtoa_r+0x1f8>
 8009586:	9b06      	ldr	r3, [sp, #24]
 8009588:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800958c:	4443      	add	r3, r8
 800958e:	9306      	str	r3, [sp, #24]
 8009590:	2300      	movs	r3, #0
 8009592:	9a07      	ldr	r2, [sp, #28]
 8009594:	2a09      	cmp	r2, #9
 8009596:	d845      	bhi.n	8009624 <_dtoa_r+0x264>
 8009598:	2a05      	cmp	r2, #5
 800959a:	bfc4      	itt	gt
 800959c:	3a04      	subgt	r2, #4
 800959e:	9207      	strgt	r2, [sp, #28]
 80095a0:	9a07      	ldr	r2, [sp, #28]
 80095a2:	f1a2 0202 	sub.w	r2, r2, #2
 80095a6:	bfcc      	ite	gt
 80095a8:	2400      	movgt	r4, #0
 80095aa:	2401      	movle	r4, #1
 80095ac:	2a03      	cmp	r2, #3
 80095ae:	d844      	bhi.n	800963a <_dtoa_r+0x27a>
 80095b0:	e8df f002 	tbb	[pc, r2]
 80095b4:	0b173634 	.word	0x0b173634
 80095b8:	9b04      	ldr	r3, [sp, #16]
 80095ba:	2200      	movs	r2, #0
 80095bc:	eba3 0308 	sub.w	r3, r3, r8
 80095c0:	9304      	str	r3, [sp, #16]
 80095c2:	920a      	str	r2, [sp, #40]	@ 0x28
 80095c4:	f1c8 0300 	rsb	r3, r8, #0
 80095c8:	e7e3      	b.n	8009592 <_dtoa_r+0x1d2>
 80095ca:	2201      	movs	r2, #1
 80095cc:	9208      	str	r2, [sp, #32]
 80095ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095d0:	eb08 0b02 	add.w	fp, r8, r2
 80095d4:	f10b 0a01 	add.w	sl, fp, #1
 80095d8:	4652      	mov	r2, sl
 80095da:	2a01      	cmp	r2, #1
 80095dc:	bfb8      	it	lt
 80095de:	2201      	movlt	r2, #1
 80095e0:	e006      	b.n	80095f0 <_dtoa_r+0x230>
 80095e2:	2201      	movs	r2, #1
 80095e4:	9208      	str	r2, [sp, #32]
 80095e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095e8:	2a00      	cmp	r2, #0
 80095ea:	dd29      	ble.n	8009640 <_dtoa_r+0x280>
 80095ec:	4693      	mov	fp, r2
 80095ee:	4692      	mov	sl, r2
 80095f0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80095f4:	2100      	movs	r1, #0
 80095f6:	2004      	movs	r0, #4
 80095f8:	f100 0614 	add.w	r6, r0, #20
 80095fc:	4296      	cmp	r6, r2
 80095fe:	d926      	bls.n	800964e <_dtoa_r+0x28e>
 8009600:	6079      	str	r1, [r7, #4]
 8009602:	4648      	mov	r0, r9
 8009604:	9305      	str	r3, [sp, #20]
 8009606:	f000 fd39 	bl	800a07c <_Balloc>
 800960a:	9b05      	ldr	r3, [sp, #20]
 800960c:	4607      	mov	r7, r0
 800960e:	2800      	cmp	r0, #0
 8009610:	d13e      	bne.n	8009690 <_dtoa_r+0x2d0>
 8009612:	4b1e      	ldr	r3, [pc, #120]	@ (800968c <_dtoa_r+0x2cc>)
 8009614:	4602      	mov	r2, r0
 8009616:	f240 11af 	movw	r1, #431	@ 0x1af
 800961a:	e6ea      	b.n	80093f2 <_dtoa_r+0x32>
 800961c:	2200      	movs	r2, #0
 800961e:	e7e1      	b.n	80095e4 <_dtoa_r+0x224>
 8009620:	2200      	movs	r2, #0
 8009622:	e7d3      	b.n	80095cc <_dtoa_r+0x20c>
 8009624:	2401      	movs	r4, #1
 8009626:	2200      	movs	r2, #0
 8009628:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800962c:	f04f 3bff 	mov.w	fp, #4294967295
 8009630:	2100      	movs	r1, #0
 8009632:	46da      	mov	sl, fp
 8009634:	2212      	movs	r2, #18
 8009636:	9109      	str	r1, [sp, #36]	@ 0x24
 8009638:	e7da      	b.n	80095f0 <_dtoa_r+0x230>
 800963a:	2201      	movs	r2, #1
 800963c:	9208      	str	r2, [sp, #32]
 800963e:	e7f5      	b.n	800962c <_dtoa_r+0x26c>
 8009640:	f04f 0b01 	mov.w	fp, #1
 8009644:	46da      	mov	sl, fp
 8009646:	465a      	mov	r2, fp
 8009648:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800964c:	e7d0      	b.n	80095f0 <_dtoa_r+0x230>
 800964e:	3101      	adds	r1, #1
 8009650:	0040      	lsls	r0, r0, #1
 8009652:	e7d1      	b.n	80095f8 <_dtoa_r+0x238>
 8009654:	f3af 8000 	nop.w
 8009658:	636f4361 	.word	0x636f4361
 800965c:	3fd287a7 	.word	0x3fd287a7
 8009660:	8b60c8b3 	.word	0x8b60c8b3
 8009664:	3fc68a28 	.word	0x3fc68a28
 8009668:	509f79fb 	.word	0x509f79fb
 800966c:	3fd34413 	.word	0x3fd34413
 8009670:	0800b325 	.word	0x0800b325
 8009674:	0800b33c 	.word	0x0800b33c
 8009678:	7ff00000 	.word	0x7ff00000
 800967c:	0800b321 	.word	0x0800b321
 8009680:	0800b2f5 	.word	0x0800b2f5
 8009684:	0800b2f4 	.word	0x0800b2f4
 8009688:	0800b490 	.word	0x0800b490
 800968c:	0800b394 	.word	0x0800b394
 8009690:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8009694:	f1ba 0f0e 	cmp.w	sl, #14
 8009698:	6010      	str	r0, [r2, #0]
 800969a:	d86e      	bhi.n	800977a <_dtoa_r+0x3ba>
 800969c:	2c00      	cmp	r4, #0
 800969e:	d06c      	beq.n	800977a <_dtoa_r+0x3ba>
 80096a0:	f1b8 0f00 	cmp.w	r8, #0
 80096a4:	f340 80b4 	ble.w	8009810 <_dtoa_r+0x450>
 80096a8:	4ac8      	ldr	r2, [pc, #800]	@ (80099cc <_dtoa_r+0x60c>)
 80096aa:	f008 010f 	and.w	r1, r8, #15
 80096ae:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80096b2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 80096b6:	ed92 7b00 	vldr	d7, [r2]
 80096ba:	ea4f 1128 	mov.w	r1, r8, asr #4
 80096be:	f000 809b 	beq.w	80097f8 <_dtoa_r+0x438>
 80096c2:	4ac3      	ldr	r2, [pc, #780]	@ (80099d0 <_dtoa_r+0x610>)
 80096c4:	ed92 6b08 	vldr	d6, [r2, #32]
 80096c8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80096cc:	ed8d 6b02 	vstr	d6, [sp, #8]
 80096d0:	f001 010f 	and.w	r1, r1, #15
 80096d4:	2203      	movs	r2, #3
 80096d6:	48be      	ldr	r0, [pc, #760]	@ (80099d0 <_dtoa_r+0x610>)
 80096d8:	2900      	cmp	r1, #0
 80096da:	f040 808f 	bne.w	80097fc <_dtoa_r+0x43c>
 80096de:	ed9d 6b02 	vldr	d6, [sp, #8]
 80096e2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80096e6:	ed8d 7b02 	vstr	d7, [sp, #8]
 80096ea:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80096ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 80096f0:	2900      	cmp	r1, #0
 80096f2:	f000 80b3 	beq.w	800985c <_dtoa_r+0x49c>
 80096f6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80096fa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80096fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009702:	f140 80ab 	bpl.w	800985c <_dtoa_r+0x49c>
 8009706:	f1ba 0f00 	cmp.w	sl, #0
 800970a:	f000 80a7 	beq.w	800985c <_dtoa_r+0x49c>
 800970e:	f1bb 0f00 	cmp.w	fp, #0
 8009712:	dd30      	ble.n	8009776 <_dtoa_r+0x3b6>
 8009714:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8009718:	ee27 7b06 	vmul.f64	d7, d7, d6
 800971c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009720:	f108 31ff 	add.w	r1, r8, #4294967295
 8009724:	9105      	str	r1, [sp, #20]
 8009726:	3201      	adds	r2, #1
 8009728:	465c      	mov	r4, fp
 800972a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800972e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8009732:	ee07 2a90 	vmov	s15, r2
 8009736:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800973a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800973e:	ee15 2a90 	vmov	r2, s11
 8009742:	ec51 0b15 	vmov	r0, r1, d5
 8009746:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800974a:	2c00      	cmp	r4, #0
 800974c:	f040 808a 	bne.w	8009864 <_dtoa_r+0x4a4>
 8009750:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8009754:	ee36 6b47 	vsub.f64	d6, d6, d7
 8009758:	ec41 0b17 	vmov	d7, r0, r1
 800975c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009760:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009764:	f300 826a 	bgt.w	8009c3c <_dtoa_r+0x87c>
 8009768:	eeb1 7b47 	vneg.f64	d7, d7
 800976c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8009770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009774:	d423      	bmi.n	80097be <_dtoa_r+0x3fe>
 8009776:	ed8d 8b02 	vstr	d8, [sp, #8]
 800977a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800977c:	2a00      	cmp	r2, #0
 800977e:	f2c0 8129 	blt.w	80099d4 <_dtoa_r+0x614>
 8009782:	f1b8 0f0e 	cmp.w	r8, #14
 8009786:	f300 8125 	bgt.w	80099d4 <_dtoa_r+0x614>
 800978a:	4b90      	ldr	r3, [pc, #576]	@ (80099cc <_dtoa_r+0x60c>)
 800978c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009790:	ed93 6b00 	vldr	d6, [r3]
 8009794:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009796:	2b00      	cmp	r3, #0
 8009798:	f280 80c8 	bge.w	800992c <_dtoa_r+0x56c>
 800979c:	f1ba 0f00 	cmp.w	sl, #0
 80097a0:	f300 80c4 	bgt.w	800992c <_dtoa_r+0x56c>
 80097a4:	d10b      	bne.n	80097be <_dtoa_r+0x3fe>
 80097a6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80097aa:	ee26 6b07 	vmul.f64	d6, d6, d7
 80097ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 80097b2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80097b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097ba:	f2c0 823c 	blt.w	8009c36 <_dtoa_r+0x876>
 80097be:	2400      	movs	r4, #0
 80097c0:	4625      	mov	r5, r4
 80097c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097c4:	43db      	mvns	r3, r3
 80097c6:	9305      	str	r3, [sp, #20]
 80097c8:	463e      	mov	r6, r7
 80097ca:	f04f 0800 	mov.w	r8, #0
 80097ce:	4621      	mov	r1, r4
 80097d0:	4648      	mov	r0, r9
 80097d2:	f000 fc93 	bl	800a0fc <_Bfree>
 80097d6:	2d00      	cmp	r5, #0
 80097d8:	f000 80a2 	beq.w	8009920 <_dtoa_r+0x560>
 80097dc:	f1b8 0f00 	cmp.w	r8, #0
 80097e0:	d005      	beq.n	80097ee <_dtoa_r+0x42e>
 80097e2:	45a8      	cmp	r8, r5
 80097e4:	d003      	beq.n	80097ee <_dtoa_r+0x42e>
 80097e6:	4641      	mov	r1, r8
 80097e8:	4648      	mov	r0, r9
 80097ea:	f000 fc87 	bl	800a0fc <_Bfree>
 80097ee:	4629      	mov	r1, r5
 80097f0:	4648      	mov	r0, r9
 80097f2:	f000 fc83 	bl	800a0fc <_Bfree>
 80097f6:	e093      	b.n	8009920 <_dtoa_r+0x560>
 80097f8:	2202      	movs	r2, #2
 80097fa:	e76c      	b.n	80096d6 <_dtoa_r+0x316>
 80097fc:	07cc      	lsls	r4, r1, #31
 80097fe:	d504      	bpl.n	800980a <_dtoa_r+0x44a>
 8009800:	ed90 6b00 	vldr	d6, [r0]
 8009804:	3201      	adds	r2, #1
 8009806:	ee27 7b06 	vmul.f64	d7, d7, d6
 800980a:	1049      	asrs	r1, r1, #1
 800980c:	3008      	adds	r0, #8
 800980e:	e763      	b.n	80096d8 <_dtoa_r+0x318>
 8009810:	d022      	beq.n	8009858 <_dtoa_r+0x498>
 8009812:	f1c8 0100 	rsb	r1, r8, #0
 8009816:	4a6d      	ldr	r2, [pc, #436]	@ (80099cc <_dtoa_r+0x60c>)
 8009818:	f001 000f 	and.w	r0, r1, #15
 800981c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009820:	ed92 7b00 	vldr	d7, [r2]
 8009824:	ee28 7b07 	vmul.f64	d7, d8, d7
 8009828:	ed8d 7b02 	vstr	d7, [sp, #8]
 800982c:	4868      	ldr	r0, [pc, #416]	@ (80099d0 <_dtoa_r+0x610>)
 800982e:	1109      	asrs	r1, r1, #4
 8009830:	2400      	movs	r4, #0
 8009832:	2202      	movs	r2, #2
 8009834:	b929      	cbnz	r1, 8009842 <_dtoa_r+0x482>
 8009836:	2c00      	cmp	r4, #0
 8009838:	f43f af57 	beq.w	80096ea <_dtoa_r+0x32a>
 800983c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009840:	e753      	b.n	80096ea <_dtoa_r+0x32a>
 8009842:	07ce      	lsls	r6, r1, #31
 8009844:	d505      	bpl.n	8009852 <_dtoa_r+0x492>
 8009846:	ed90 6b00 	vldr	d6, [r0]
 800984a:	3201      	adds	r2, #1
 800984c:	2401      	movs	r4, #1
 800984e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8009852:	1049      	asrs	r1, r1, #1
 8009854:	3008      	adds	r0, #8
 8009856:	e7ed      	b.n	8009834 <_dtoa_r+0x474>
 8009858:	2202      	movs	r2, #2
 800985a:	e746      	b.n	80096ea <_dtoa_r+0x32a>
 800985c:	f8cd 8014 	str.w	r8, [sp, #20]
 8009860:	4654      	mov	r4, sl
 8009862:	e762      	b.n	800972a <_dtoa_r+0x36a>
 8009864:	4a59      	ldr	r2, [pc, #356]	@ (80099cc <_dtoa_r+0x60c>)
 8009866:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800986a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800986e:	9a08      	ldr	r2, [sp, #32]
 8009870:	ec41 0b17 	vmov	d7, r0, r1
 8009874:	443c      	add	r4, r7
 8009876:	b34a      	cbz	r2, 80098cc <_dtoa_r+0x50c>
 8009878:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800987c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8009880:	463e      	mov	r6, r7
 8009882:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8009886:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800988a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800988e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8009892:	ee14 2a90 	vmov	r2, s9
 8009896:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800989a:	3230      	adds	r2, #48	@ 0x30
 800989c:	ee36 6b45 	vsub.f64	d6, d6, d5
 80098a0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80098a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098a8:	f806 2b01 	strb.w	r2, [r6], #1
 80098ac:	d438      	bmi.n	8009920 <_dtoa_r+0x560>
 80098ae:	ee32 5b46 	vsub.f64	d5, d2, d6
 80098b2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80098b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098ba:	d46e      	bmi.n	800999a <_dtoa_r+0x5da>
 80098bc:	42a6      	cmp	r6, r4
 80098be:	f43f af5a 	beq.w	8009776 <_dtoa_r+0x3b6>
 80098c2:	ee27 7b03 	vmul.f64	d7, d7, d3
 80098c6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80098ca:	e7e0      	b.n	800988e <_dtoa_r+0x4ce>
 80098cc:	4621      	mov	r1, r4
 80098ce:	463e      	mov	r6, r7
 80098d0:	ee27 7b04 	vmul.f64	d7, d7, d4
 80098d4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80098d8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80098dc:	ee14 2a90 	vmov	r2, s9
 80098e0:	3230      	adds	r2, #48	@ 0x30
 80098e2:	f806 2b01 	strb.w	r2, [r6], #1
 80098e6:	42a6      	cmp	r6, r4
 80098e8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80098ec:	ee36 6b45 	vsub.f64	d6, d6, d5
 80098f0:	d119      	bne.n	8009926 <_dtoa_r+0x566>
 80098f2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80098f6:	ee37 4b05 	vadd.f64	d4, d7, d5
 80098fa:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80098fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009902:	dc4a      	bgt.n	800999a <_dtoa_r+0x5da>
 8009904:	ee35 5b47 	vsub.f64	d5, d5, d7
 8009908:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800990c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009910:	f57f af31 	bpl.w	8009776 <_dtoa_r+0x3b6>
 8009914:	460e      	mov	r6, r1
 8009916:	3901      	subs	r1, #1
 8009918:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800991c:	2b30      	cmp	r3, #48	@ 0x30
 800991e:	d0f9      	beq.n	8009914 <_dtoa_r+0x554>
 8009920:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8009924:	e027      	b.n	8009976 <_dtoa_r+0x5b6>
 8009926:	ee26 6b03 	vmul.f64	d6, d6, d3
 800992a:	e7d5      	b.n	80098d8 <_dtoa_r+0x518>
 800992c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009930:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8009934:	463e      	mov	r6, r7
 8009936:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800993a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800993e:	ee15 3a10 	vmov	r3, s10
 8009942:	3330      	adds	r3, #48	@ 0x30
 8009944:	f806 3b01 	strb.w	r3, [r6], #1
 8009948:	1bf3      	subs	r3, r6, r7
 800994a:	459a      	cmp	sl, r3
 800994c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8009950:	eea3 7b46 	vfms.f64	d7, d3, d6
 8009954:	d132      	bne.n	80099bc <_dtoa_r+0x5fc>
 8009956:	ee37 7b07 	vadd.f64	d7, d7, d7
 800995a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800995e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009962:	dc18      	bgt.n	8009996 <_dtoa_r+0x5d6>
 8009964:	eeb4 7b46 	vcmp.f64	d7, d6
 8009968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800996c:	d103      	bne.n	8009976 <_dtoa_r+0x5b6>
 800996e:	ee15 3a10 	vmov	r3, s10
 8009972:	07db      	lsls	r3, r3, #31
 8009974:	d40f      	bmi.n	8009996 <_dtoa_r+0x5d6>
 8009976:	9901      	ldr	r1, [sp, #4]
 8009978:	4648      	mov	r0, r9
 800997a:	f000 fbbf 	bl	800a0fc <_Bfree>
 800997e:	2300      	movs	r3, #0
 8009980:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009982:	7033      	strb	r3, [r6, #0]
 8009984:	f108 0301 	add.w	r3, r8, #1
 8009988:	6013      	str	r3, [r2, #0]
 800998a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800998c:	2b00      	cmp	r3, #0
 800998e:	f000 824b 	beq.w	8009e28 <_dtoa_r+0xa68>
 8009992:	601e      	str	r6, [r3, #0]
 8009994:	e248      	b.n	8009e28 <_dtoa_r+0xa68>
 8009996:	f8cd 8014 	str.w	r8, [sp, #20]
 800999a:	4633      	mov	r3, r6
 800999c:	461e      	mov	r6, r3
 800999e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80099a2:	2a39      	cmp	r2, #57	@ 0x39
 80099a4:	d106      	bne.n	80099b4 <_dtoa_r+0x5f4>
 80099a6:	429f      	cmp	r7, r3
 80099a8:	d1f8      	bne.n	800999c <_dtoa_r+0x5dc>
 80099aa:	9a05      	ldr	r2, [sp, #20]
 80099ac:	3201      	adds	r2, #1
 80099ae:	9205      	str	r2, [sp, #20]
 80099b0:	2230      	movs	r2, #48	@ 0x30
 80099b2:	703a      	strb	r2, [r7, #0]
 80099b4:	781a      	ldrb	r2, [r3, #0]
 80099b6:	3201      	adds	r2, #1
 80099b8:	701a      	strb	r2, [r3, #0]
 80099ba:	e7b1      	b.n	8009920 <_dtoa_r+0x560>
 80099bc:	ee27 7b04 	vmul.f64	d7, d7, d4
 80099c0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80099c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099c8:	d1b5      	bne.n	8009936 <_dtoa_r+0x576>
 80099ca:	e7d4      	b.n	8009976 <_dtoa_r+0x5b6>
 80099cc:	0800b490 	.word	0x0800b490
 80099d0:	0800b468 	.word	0x0800b468
 80099d4:	9908      	ldr	r1, [sp, #32]
 80099d6:	2900      	cmp	r1, #0
 80099d8:	f000 80e9 	beq.w	8009bae <_dtoa_r+0x7ee>
 80099dc:	9907      	ldr	r1, [sp, #28]
 80099de:	2901      	cmp	r1, #1
 80099e0:	f300 80cb 	bgt.w	8009b7a <_dtoa_r+0x7ba>
 80099e4:	2d00      	cmp	r5, #0
 80099e6:	f000 80c4 	beq.w	8009b72 <_dtoa_r+0x7b2>
 80099ea:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80099ee:	9e04      	ldr	r6, [sp, #16]
 80099f0:	461c      	mov	r4, r3
 80099f2:	9305      	str	r3, [sp, #20]
 80099f4:	9b04      	ldr	r3, [sp, #16]
 80099f6:	4413      	add	r3, r2
 80099f8:	9304      	str	r3, [sp, #16]
 80099fa:	9b06      	ldr	r3, [sp, #24]
 80099fc:	2101      	movs	r1, #1
 80099fe:	4413      	add	r3, r2
 8009a00:	4648      	mov	r0, r9
 8009a02:	9306      	str	r3, [sp, #24]
 8009a04:	f000 fc2e 	bl	800a264 <__i2b>
 8009a08:	9b05      	ldr	r3, [sp, #20]
 8009a0a:	4605      	mov	r5, r0
 8009a0c:	b166      	cbz	r6, 8009a28 <_dtoa_r+0x668>
 8009a0e:	9a06      	ldr	r2, [sp, #24]
 8009a10:	2a00      	cmp	r2, #0
 8009a12:	dd09      	ble.n	8009a28 <_dtoa_r+0x668>
 8009a14:	42b2      	cmp	r2, r6
 8009a16:	9904      	ldr	r1, [sp, #16]
 8009a18:	bfa8      	it	ge
 8009a1a:	4632      	movge	r2, r6
 8009a1c:	1a89      	subs	r1, r1, r2
 8009a1e:	9104      	str	r1, [sp, #16]
 8009a20:	9906      	ldr	r1, [sp, #24]
 8009a22:	1ab6      	subs	r6, r6, r2
 8009a24:	1a8a      	subs	r2, r1, r2
 8009a26:	9206      	str	r2, [sp, #24]
 8009a28:	b30b      	cbz	r3, 8009a6e <_dtoa_r+0x6ae>
 8009a2a:	9a08      	ldr	r2, [sp, #32]
 8009a2c:	2a00      	cmp	r2, #0
 8009a2e:	f000 80c5 	beq.w	8009bbc <_dtoa_r+0x7fc>
 8009a32:	2c00      	cmp	r4, #0
 8009a34:	f000 80bf 	beq.w	8009bb6 <_dtoa_r+0x7f6>
 8009a38:	4629      	mov	r1, r5
 8009a3a:	4622      	mov	r2, r4
 8009a3c:	4648      	mov	r0, r9
 8009a3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a40:	f000 fcc8 	bl	800a3d4 <__pow5mult>
 8009a44:	9a01      	ldr	r2, [sp, #4]
 8009a46:	4601      	mov	r1, r0
 8009a48:	4605      	mov	r5, r0
 8009a4a:	4648      	mov	r0, r9
 8009a4c:	f000 fc20 	bl	800a290 <__multiply>
 8009a50:	9901      	ldr	r1, [sp, #4]
 8009a52:	9005      	str	r0, [sp, #20]
 8009a54:	4648      	mov	r0, r9
 8009a56:	f000 fb51 	bl	800a0fc <_Bfree>
 8009a5a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a5c:	1b1b      	subs	r3, r3, r4
 8009a5e:	f000 80b0 	beq.w	8009bc2 <_dtoa_r+0x802>
 8009a62:	9905      	ldr	r1, [sp, #20]
 8009a64:	461a      	mov	r2, r3
 8009a66:	4648      	mov	r0, r9
 8009a68:	f000 fcb4 	bl	800a3d4 <__pow5mult>
 8009a6c:	9001      	str	r0, [sp, #4]
 8009a6e:	2101      	movs	r1, #1
 8009a70:	4648      	mov	r0, r9
 8009a72:	f000 fbf7 	bl	800a264 <__i2b>
 8009a76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a78:	4604      	mov	r4, r0
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	f000 81da 	beq.w	8009e34 <_dtoa_r+0xa74>
 8009a80:	461a      	mov	r2, r3
 8009a82:	4601      	mov	r1, r0
 8009a84:	4648      	mov	r0, r9
 8009a86:	f000 fca5 	bl	800a3d4 <__pow5mult>
 8009a8a:	9b07      	ldr	r3, [sp, #28]
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	4604      	mov	r4, r0
 8009a90:	f300 80a0 	bgt.w	8009bd4 <_dtoa_r+0x814>
 8009a94:	9b02      	ldr	r3, [sp, #8]
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	f040 8096 	bne.w	8009bc8 <_dtoa_r+0x808>
 8009a9c:	9b03      	ldr	r3, [sp, #12]
 8009a9e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8009aa2:	2a00      	cmp	r2, #0
 8009aa4:	f040 8092 	bne.w	8009bcc <_dtoa_r+0x80c>
 8009aa8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8009aac:	0d12      	lsrs	r2, r2, #20
 8009aae:	0512      	lsls	r2, r2, #20
 8009ab0:	2a00      	cmp	r2, #0
 8009ab2:	f000 808d 	beq.w	8009bd0 <_dtoa_r+0x810>
 8009ab6:	9b04      	ldr	r3, [sp, #16]
 8009ab8:	3301      	adds	r3, #1
 8009aba:	9304      	str	r3, [sp, #16]
 8009abc:	9b06      	ldr	r3, [sp, #24]
 8009abe:	3301      	adds	r3, #1
 8009ac0:	9306      	str	r3, [sp, #24]
 8009ac2:	2301      	movs	r3, #1
 8009ac4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009ac6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	f000 81b9 	beq.w	8009e40 <_dtoa_r+0xa80>
 8009ace:	6922      	ldr	r2, [r4, #16]
 8009ad0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009ad4:	6910      	ldr	r0, [r2, #16]
 8009ad6:	f000 fb79 	bl	800a1cc <__hi0bits>
 8009ada:	f1c0 0020 	rsb	r0, r0, #32
 8009ade:	9b06      	ldr	r3, [sp, #24]
 8009ae0:	4418      	add	r0, r3
 8009ae2:	f010 001f 	ands.w	r0, r0, #31
 8009ae6:	f000 8081 	beq.w	8009bec <_dtoa_r+0x82c>
 8009aea:	f1c0 0220 	rsb	r2, r0, #32
 8009aee:	2a04      	cmp	r2, #4
 8009af0:	dd73      	ble.n	8009bda <_dtoa_r+0x81a>
 8009af2:	9b04      	ldr	r3, [sp, #16]
 8009af4:	f1c0 001c 	rsb	r0, r0, #28
 8009af8:	4403      	add	r3, r0
 8009afa:	9304      	str	r3, [sp, #16]
 8009afc:	9b06      	ldr	r3, [sp, #24]
 8009afe:	4406      	add	r6, r0
 8009b00:	4403      	add	r3, r0
 8009b02:	9306      	str	r3, [sp, #24]
 8009b04:	9b04      	ldr	r3, [sp, #16]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	dd05      	ble.n	8009b16 <_dtoa_r+0x756>
 8009b0a:	9901      	ldr	r1, [sp, #4]
 8009b0c:	461a      	mov	r2, r3
 8009b0e:	4648      	mov	r0, r9
 8009b10:	f000 fcba 	bl	800a488 <__lshift>
 8009b14:	9001      	str	r0, [sp, #4]
 8009b16:	9b06      	ldr	r3, [sp, #24]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	dd05      	ble.n	8009b28 <_dtoa_r+0x768>
 8009b1c:	4621      	mov	r1, r4
 8009b1e:	461a      	mov	r2, r3
 8009b20:	4648      	mov	r0, r9
 8009b22:	f000 fcb1 	bl	800a488 <__lshift>
 8009b26:	4604      	mov	r4, r0
 8009b28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d060      	beq.n	8009bf0 <_dtoa_r+0x830>
 8009b2e:	9801      	ldr	r0, [sp, #4]
 8009b30:	4621      	mov	r1, r4
 8009b32:	f000 fd15 	bl	800a560 <__mcmp>
 8009b36:	2800      	cmp	r0, #0
 8009b38:	da5a      	bge.n	8009bf0 <_dtoa_r+0x830>
 8009b3a:	f108 33ff 	add.w	r3, r8, #4294967295
 8009b3e:	9305      	str	r3, [sp, #20]
 8009b40:	9901      	ldr	r1, [sp, #4]
 8009b42:	2300      	movs	r3, #0
 8009b44:	220a      	movs	r2, #10
 8009b46:	4648      	mov	r0, r9
 8009b48:	f000 fafa 	bl	800a140 <__multadd>
 8009b4c:	9b08      	ldr	r3, [sp, #32]
 8009b4e:	9001      	str	r0, [sp, #4]
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	f000 8177 	beq.w	8009e44 <_dtoa_r+0xa84>
 8009b56:	4629      	mov	r1, r5
 8009b58:	2300      	movs	r3, #0
 8009b5a:	220a      	movs	r2, #10
 8009b5c:	4648      	mov	r0, r9
 8009b5e:	f000 faef 	bl	800a140 <__multadd>
 8009b62:	f1bb 0f00 	cmp.w	fp, #0
 8009b66:	4605      	mov	r5, r0
 8009b68:	dc6e      	bgt.n	8009c48 <_dtoa_r+0x888>
 8009b6a:	9b07      	ldr	r3, [sp, #28]
 8009b6c:	2b02      	cmp	r3, #2
 8009b6e:	dc48      	bgt.n	8009c02 <_dtoa_r+0x842>
 8009b70:	e06a      	b.n	8009c48 <_dtoa_r+0x888>
 8009b72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009b74:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009b78:	e739      	b.n	80099ee <_dtoa_r+0x62e>
 8009b7a:	f10a 34ff 	add.w	r4, sl, #4294967295
 8009b7e:	42a3      	cmp	r3, r4
 8009b80:	db07      	blt.n	8009b92 <_dtoa_r+0x7d2>
 8009b82:	f1ba 0f00 	cmp.w	sl, #0
 8009b86:	eba3 0404 	sub.w	r4, r3, r4
 8009b8a:	db0b      	blt.n	8009ba4 <_dtoa_r+0x7e4>
 8009b8c:	9e04      	ldr	r6, [sp, #16]
 8009b8e:	4652      	mov	r2, sl
 8009b90:	e72f      	b.n	80099f2 <_dtoa_r+0x632>
 8009b92:	1ae2      	subs	r2, r4, r3
 8009b94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b96:	9e04      	ldr	r6, [sp, #16]
 8009b98:	4413      	add	r3, r2
 8009b9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b9c:	4652      	mov	r2, sl
 8009b9e:	4623      	mov	r3, r4
 8009ba0:	2400      	movs	r4, #0
 8009ba2:	e726      	b.n	80099f2 <_dtoa_r+0x632>
 8009ba4:	9a04      	ldr	r2, [sp, #16]
 8009ba6:	eba2 060a 	sub.w	r6, r2, sl
 8009baa:	2200      	movs	r2, #0
 8009bac:	e721      	b.n	80099f2 <_dtoa_r+0x632>
 8009bae:	9e04      	ldr	r6, [sp, #16]
 8009bb0:	9d08      	ldr	r5, [sp, #32]
 8009bb2:	461c      	mov	r4, r3
 8009bb4:	e72a      	b.n	8009a0c <_dtoa_r+0x64c>
 8009bb6:	9a01      	ldr	r2, [sp, #4]
 8009bb8:	9205      	str	r2, [sp, #20]
 8009bba:	e752      	b.n	8009a62 <_dtoa_r+0x6a2>
 8009bbc:	9901      	ldr	r1, [sp, #4]
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	e751      	b.n	8009a66 <_dtoa_r+0x6a6>
 8009bc2:	9b05      	ldr	r3, [sp, #20]
 8009bc4:	9301      	str	r3, [sp, #4]
 8009bc6:	e752      	b.n	8009a6e <_dtoa_r+0x6ae>
 8009bc8:	2300      	movs	r3, #0
 8009bca:	e77b      	b.n	8009ac4 <_dtoa_r+0x704>
 8009bcc:	9b02      	ldr	r3, [sp, #8]
 8009bce:	e779      	b.n	8009ac4 <_dtoa_r+0x704>
 8009bd0:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009bd2:	e778      	b.n	8009ac6 <_dtoa_r+0x706>
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009bd8:	e779      	b.n	8009ace <_dtoa_r+0x70e>
 8009bda:	d093      	beq.n	8009b04 <_dtoa_r+0x744>
 8009bdc:	9b04      	ldr	r3, [sp, #16]
 8009bde:	321c      	adds	r2, #28
 8009be0:	4413      	add	r3, r2
 8009be2:	9304      	str	r3, [sp, #16]
 8009be4:	9b06      	ldr	r3, [sp, #24]
 8009be6:	4416      	add	r6, r2
 8009be8:	4413      	add	r3, r2
 8009bea:	e78a      	b.n	8009b02 <_dtoa_r+0x742>
 8009bec:	4602      	mov	r2, r0
 8009bee:	e7f5      	b.n	8009bdc <_dtoa_r+0x81c>
 8009bf0:	f1ba 0f00 	cmp.w	sl, #0
 8009bf4:	f8cd 8014 	str.w	r8, [sp, #20]
 8009bf8:	46d3      	mov	fp, sl
 8009bfa:	dc21      	bgt.n	8009c40 <_dtoa_r+0x880>
 8009bfc:	9b07      	ldr	r3, [sp, #28]
 8009bfe:	2b02      	cmp	r3, #2
 8009c00:	dd1e      	ble.n	8009c40 <_dtoa_r+0x880>
 8009c02:	f1bb 0f00 	cmp.w	fp, #0
 8009c06:	f47f addc 	bne.w	80097c2 <_dtoa_r+0x402>
 8009c0a:	4621      	mov	r1, r4
 8009c0c:	465b      	mov	r3, fp
 8009c0e:	2205      	movs	r2, #5
 8009c10:	4648      	mov	r0, r9
 8009c12:	f000 fa95 	bl	800a140 <__multadd>
 8009c16:	4601      	mov	r1, r0
 8009c18:	4604      	mov	r4, r0
 8009c1a:	9801      	ldr	r0, [sp, #4]
 8009c1c:	f000 fca0 	bl	800a560 <__mcmp>
 8009c20:	2800      	cmp	r0, #0
 8009c22:	f77f adce 	ble.w	80097c2 <_dtoa_r+0x402>
 8009c26:	463e      	mov	r6, r7
 8009c28:	2331      	movs	r3, #49	@ 0x31
 8009c2a:	f806 3b01 	strb.w	r3, [r6], #1
 8009c2e:	9b05      	ldr	r3, [sp, #20]
 8009c30:	3301      	adds	r3, #1
 8009c32:	9305      	str	r3, [sp, #20]
 8009c34:	e5c9      	b.n	80097ca <_dtoa_r+0x40a>
 8009c36:	f8cd 8014 	str.w	r8, [sp, #20]
 8009c3a:	4654      	mov	r4, sl
 8009c3c:	4625      	mov	r5, r4
 8009c3e:	e7f2      	b.n	8009c26 <_dtoa_r+0x866>
 8009c40:	9b08      	ldr	r3, [sp, #32]
 8009c42:	2b00      	cmp	r3, #0
 8009c44:	f000 8102 	beq.w	8009e4c <_dtoa_r+0xa8c>
 8009c48:	2e00      	cmp	r6, #0
 8009c4a:	dd05      	ble.n	8009c58 <_dtoa_r+0x898>
 8009c4c:	4629      	mov	r1, r5
 8009c4e:	4632      	mov	r2, r6
 8009c50:	4648      	mov	r0, r9
 8009c52:	f000 fc19 	bl	800a488 <__lshift>
 8009c56:	4605      	mov	r5, r0
 8009c58:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d058      	beq.n	8009d10 <_dtoa_r+0x950>
 8009c5e:	6869      	ldr	r1, [r5, #4]
 8009c60:	4648      	mov	r0, r9
 8009c62:	f000 fa0b 	bl	800a07c <_Balloc>
 8009c66:	4606      	mov	r6, r0
 8009c68:	b928      	cbnz	r0, 8009c76 <_dtoa_r+0x8b6>
 8009c6a:	4b82      	ldr	r3, [pc, #520]	@ (8009e74 <_dtoa_r+0xab4>)
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009c72:	f7ff bbbe 	b.w	80093f2 <_dtoa_r+0x32>
 8009c76:	692a      	ldr	r2, [r5, #16]
 8009c78:	3202      	adds	r2, #2
 8009c7a:	0092      	lsls	r2, r2, #2
 8009c7c:	f105 010c 	add.w	r1, r5, #12
 8009c80:	300c      	adds	r0, #12
 8009c82:	f000 ffa3 	bl	800abcc <memcpy>
 8009c86:	2201      	movs	r2, #1
 8009c88:	4631      	mov	r1, r6
 8009c8a:	4648      	mov	r0, r9
 8009c8c:	f000 fbfc 	bl	800a488 <__lshift>
 8009c90:	1c7b      	adds	r3, r7, #1
 8009c92:	9304      	str	r3, [sp, #16]
 8009c94:	eb07 030b 	add.w	r3, r7, fp
 8009c98:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c9a:	9b02      	ldr	r3, [sp, #8]
 8009c9c:	f003 0301 	and.w	r3, r3, #1
 8009ca0:	46a8      	mov	r8, r5
 8009ca2:	9308      	str	r3, [sp, #32]
 8009ca4:	4605      	mov	r5, r0
 8009ca6:	9b04      	ldr	r3, [sp, #16]
 8009ca8:	9801      	ldr	r0, [sp, #4]
 8009caa:	4621      	mov	r1, r4
 8009cac:	f103 3bff 	add.w	fp, r3, #4294967295
 8009cb0:	f7ff fafb 	bl	80092aa <quorem>
 8009cb4:	4641      	mov	r1, r8
 8009cb6:	9002      	str	r0, [sp, #8]
 8009cb8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009cbc:	9801      	ldr	r0, [sp, #4]
 8009cbe:	f000 fc4f 	bl	800a560 <__mcmp>
 8009cc2:	462a      	mov	r2, r5
 8009cc4:	9006      	str	r0, [sp, #24]
 8009cc6:	4621      	mov	r1, r4
 8009cc8:	4648      	mov	r0, r9
 8009cca:	f000 fc65 	bl	800a598 <__mdiff>
 8009cce:	68c2      	ldr	r2, [r0, #12]
 8009cd0:	4606      	mov	r6, r0
 8009cd2:	b9fa      	cbnz	r2, 8009d14 <_dtoa_r+0x954>
 8009cd4:	4601      	mov	r1, r0
 8009cd6:	9801      	ldr	r0, [sp, #4]
 8009cd8:	f000 fc42 	bl	800a560 <__mcmp>
 8009cdc:	4602      	mov	r2, r0
 8009cde:	4631      	mov	r1, r6
 8009ce0:	4648      	mov	r0, r9
 8009ce2:	920a      	str	r2, [sp, #40]	@ 0x28
 8009ce4:	f000 fa0a 	bl	800a0fc <_Bfree>
 8009ce8:	9b07      	ldr	r3, [sp, #28]
 8009cea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009cec:	9e04      	ldr	r6, [sp, #16]
 8009cee:	ea42 0103 	orr.w	r1, r2, r3
 8009cf2:	9b08      	ldr	r3, [sp, #32]
 8009cf4:	4319      	orrs	r1, r3
 8009cf6:	d10f      	bne.n	8009d18 <_dtoa_r+0x958>
 8009cf8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009cfc:	d028      	beq.n	8009d50 <_dtoa_r+0x990>
 8009cfe:	9b06      	ldr	r3, [sp, #24]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	dd02      	ble.n	8009d0a <_dtoa_r+0x94a>
 8009d04:	9b02      	ldr	r3, [sp, #8]
 8009d06:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8009d0a:	f88b a000 	strb.w	sl, [fp]
 8009d0e:	e55e      	b.n	80097ce <_dtoa_r+0x40e>
 8009d10:	4628      	mov	r0, r5
 8009d12:	e7bd      	b.n	8009c90 <_dtoa_r+0x8d0>
 8009d14:	2201      	movs	r2, #1
 8009d16:	e7e2      	b.n	8009cde <_dtoa_r+0x91e>
 8009d18:	9b06      	ldr	r3, [sp, #24]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	db04      	blt.n	8009d28 <_dtoa_r+0x968>
 8009d1e:	9907      	ldr	r1, [sp, #28]
 8009d20:	430b      	orrs	r3, r1
 8009d22:	9908      	ldr	r1, [sp, #32]
 8009d24:	430b      	orrs	r3, r1
 8009d26:	d120      	bne.n	8009d6a <_dtoa_r+0x9aa>
 8009d28:	2a00      	cmp	r2, #0
 8009d2a:	ddee      	ble.n	8009d0a <_dtoa_r+0x94a>
 8009d2c:	9901      	ldr	r1, [sp, #4]
 8009d2e:	2201      	movs	r2, #1
 8009d30:	4648      	mov	r0, r9
 8009d32:	f000 fba9 	bl	800a488 <__lshift>
 8009d36:	4621      	mov	r1, r4
 8009d38:	9001      	str	r0, [sp, #4]
 8009d3a:	f000 fc11 	bl	800a560 <__mcmp>
 8009d3e:	2800      	cmp	r0, #0
 8009d40:	dc03      	bgt.n	8009d4a <_dtoa_r+0x98a>
 8009d42:	d1e2      	bne.n	8009d0a <_dtoa_r+0x94a>
 8009d44:	f01a 0f01 	tst.w	sl, #1
 8009d48:	d0df      	beq.n	8009d0a <_dtoa_r+0x94a>
 8009d4a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009d4e:	d1d9      	bne.n	8009d04 <_dtoa_r+0x944>
 8009d50:	2339      	movs	r3, #57	@ 0x39
 8009d52:	f88b 3000 	strb.w	r3, [fp]
 8009d56:	4633      	mov	r3, r6
 8009d58:	461e      	mov	r6, r3
 8009d5a:	3b01      	subs	r3, #1
 8009d5c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009d60:	2a39      	cmp	r2, #57	@ 0x39
 8009d62:	d052      	beq.n	8009e0a <_dtoa_r+0xa4a>
 8009d64:	3201      	adds	r2, #1
 8009d66:	701a      	strb	r2, [r3, #0]
 8009d68:	e531      	b.n	80097ce <_dtoa_r+0x40e>
 8009d6a:	2a00      	cmp	r2, #0
 8009d6c:	dd07      	ble.n	8009d7e <_dtoa_r+0x9be>
 8009d6e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8009d72:	d0ed      	beq.n	8009d50 <_dtoa_r+0x990>
 8009d74:	f10a 0301 	add.w	r3, sl, #1
 8009d78:	f88b 3000 	strb.w	r3, [fp]
 8009d7c:	e527      	b.n	80097ce <_dtoa_r+0x40e>
 8009d7e:	9b04      	ldr	r3, [sp, #16]
 8009d80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d82:	f803 ac01 	strb.w	sl, [r3, #-1]
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d029      	beq.n	8009dde <_dtoa_r+0xa1e>
 8009d8a:	9901      	ldr	r1, [sp, #4]
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	220a      	movs	r2, #10
 8009d90:	4648      	mov	r0, r9
 8009d92:	f000 f9d5 	bl	800a140 <__multadd>
 8009d96:	45a8      	cmp	r8, r5
 8009d98:	9001      	str	r0, [sp, #4]
 8009d9a:	f04f 0300 	mov.w	r3, #0
 8009d9e:	f04f 020a 	mov.w	r2, #10
 8009da2:	4641      	mov	r1, r8
 8009da4:	4648      	mov	r0, r9
 8009da6:	d107      	bne.n	8009db8 <_dtoa_r+0x9f8>
 8009da8:	f000 f9ca 	bl	800a140 <__multadd>
 8009dac:	4680      	mov	r8, r0
 8009dae:	4605      	mov	r5, r0
 8009db0:	9b04      	ldr	r3, [sp, #16]
 8009db2:	3301      	adds	r3, #1
 8009db4:	9304      	str	r3, [sp, #16]
 8009db6:	e776      	b.n	8009ca6 <_dtoa_r+0x8e6>
 8009db8:	f000 f9c2 	bl	800a140 <__multadd>
 8009dbc:	4629      	mov	r1, r5
 8009dbe:	4680      	mov	r8, r0
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	220a      	movs	r2, #10
 8009dc4:	4648      	mov	r0, r9
 8009dc6:	f000 f9bb 	bl	800a140 <__multadd>
 8009dca:	4605      	mov	r5, r0
 8009dcc:	e7f0      	b.n	8009db0 <_dtoa_r+0x9f0>
 8009dce:	f1bb 0f00 	cmp.w	fp, #0
 8009dd2:	bfcc      	ite	gt
 8009dd4:	465e      	movgt	r6, fp
 8009dd6:	2601      	movle	r6, #1
 8009dd8:	443e      	add	r6, r7
 8009dda:	f04f 0800 	mov.w	r8, #0
 8009dde:	9901      	ldr	r1, [sp, #4]
 8009de0:	2201      	movs	r2, #1
 8009de2:	4648      	mov	r0, r9
 8009de4:	f000 fb50 	bl	800a488 <__lshift>
 8009de8:	4621      	mov	r1, r4
 8009dea:	9001      	str	r0, [sp, #4]
 8009dec:	f000 fbb8 	bl	800a560 <__mcmp>
 8009df0:	2800      	cmp	r0, #0
 8009df2:	dcb0      	bgt.n	8009d56 <_dtoa_r+0x996>
 8009df4:	d102      	bne.n	8009dfc <_dtoa_r+0xa3c>
 8009df6:	f01a 0f01 	tst.w	sl, #1
 8009dfa:	d1ac      	bne.n	8009d56 <_dtoa_r+0x996>
 8009dfc:	4633      	mov	r3, r6
 8009dfe:	461e      	mov	r6, r3
 8009e00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009e04:	2a30      	cmp	r2, #48	@ 0x30
 8009e06:	d0fa      	beq.n	8009dfe <_dtoa_r+0xa3e>
 8009e08:	e4e1      	b.n	80097ce <_dtoa_r+0x40e>
 8009e0a:	429f      	cmp	r7, r3
 8009e0c:	d1a4      	bne.n	8009d58 <_dtoa_r+0x998>
 8009e0e:	9b05      	ldr	r3, [sp, #20]
 8009e10:	3301      	adds	r3, #1
 8009e12:	9305      	str	r3, [sp, #20]
 8009e14:	2331      	movs	r3, #49	@ 0x31
 8009e16:	703b      	strb	r3, [r7, #0]
 8009e18:	e4d9      	b.n	80097ce <_dtoa_r+0x40e>
 8009e1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009e1c:	4f16      	ldr	r7, [pc, #88]	@ (8009e78 <_dtoa_r+0xab8>)
 8009e1e:	b11b      	cbz	r3, 8009e28 <_dtoa_r+0xa68>
 8009e20:	f107 0308 	add.w	r3, r7, #8
 8009e24:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8009e26:	6013      	str	r3, [r2, #0]
 8009e28:	4638      	mov	r0, r7
 8009e2a:	b011      	add	sp, #68	@ 0x44
 8009e2c:	ecbd 8b02 	vpop	{d8}
 8009e30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e34:	9b07      	ldr	r3, [sp, #28]
 8009e36:	2b01      	cmp	r3, #1
 8009e38:	f77f ae2c 	ble.w	8009a94 <_dtoa_r+0x6d4>
 8009e3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e40:	2001      	movs	r0, #1
 8009e42:	e64c      	b.n	8009ade <_dtoa_r+0x71e>
 8009e44:	f1bb 0f00 	cmp.w	fp, #0
 8009e48:	f77f aed8 	ble.w	8009bfc <_dtoa_r+0x83c>
 8009e4c:	463e      	mov	r6, r7
 8009e4e:	9801      	ldr	r0, [sp, #4]
 8009e50:	4621      	mov	r1, r4
 8009e52:	f7ff fa2a 	bl	80092aa <quorem>
 8009e56:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8009e5a:	f806 ab01 	strb.w	sl, [r6], #1
 8009e5e:	1bf2      	subs	r2, r6, r7
 8009e60:	4593      	cmp	fp, r2
 8009e62:	ddb4      	ble.n	8009dce <_dtoa_r+0xa0e>
 8009e64:	9901      	ldr	r1, [sp, #4]
 8009e66:	2300      	movs	r3, #0
 8009e68:	220a      	movs	r2, #10
 8009e6a:	4648      	mov	r0, r9
 8009e6c:	f000 f968 	bl	800a140 <__multadd>
 8009e70:	9001      	str	r0, [sp, #4]
 8009e72:	e7ec      	b.n	8009e4e <_dtoa_r+0xa8e>
 8009e74:	0800b394 	.word	0x0800b394
 8009e78:	0800b318 	.word	0x0800b318

08009e7c <_free_r>:
 8009e7c:	b538      	push	{r3, r4, r5, lr}
 8009e7e:	4605      	mov	r5, r0
 8009e80:	2900      	cmp	r1, #0
 8009e82:	d041      	beq.n	8009f08 <_free_r+0x8c>
 8009e84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e88:	1f0c      	subs	r4, r1, #4
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	bfb8      	it	lt
 8009e8e:	18e4      	addlt	r4, r4, r3
 8009e90:	f000 f8e8 	bl	800a064 <__malloc_lock>
 8009e94:	4a1d      	ldr	r2, [pc, #116]	@ (8009f0c <_free_r+0x90>)
 8009e96:	6813      	ldr	r3, [r2, #0]
 8009e98:	b933      	cbnz	r3, 8009ea8 <_free_r+0x2c>
 8009e9a:	6063      	str	r3, [r4, #4]
 8009e9c:	6014      	str	r4, [r2, #0]
 8009e9e:	4628      	mov	r0, r5
 8009ea0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ea4:	f000 b8e4 	b.w	800a070 <__malloc_unlock>
 8009ea8:	42a3      	cmp	r3, r4
 8009eaa:	d908      	bls.n	8009ebe <_free_r+0x42>
 8009eac:	6820      	ldr	r0, [r4, #0]
 8009eae:	1821      	adds	r1, r4, r0
 8009eb0:	428b      	cmp	r3, r1
 8009eb2:	bf01      	itttt	eq
 8009eb4:	6819      	ldreq	r1, [r3, #0]
 8009eb6:	685b      	ldreq	r3, [r3, #4]
 8009eb8:	1809      	addeq	r1, r1, r0
 8009eba:	6021      	streq	r1, [r4, #0]
 8009ebc:	e7ed      	b.n	8009e9a <_free_r+0x1e>
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	685b      	ldr	r3, [r3, #4]
 8009ec2:	b10b      	cbz	r3, 8009ec8 <_free_r+0x4c>
 8009ec4:	42a3      	cmp	r3, r4
 8009ec6:	d9fa      	bls.n	8009ebe <_free_r+0x42>
 8009ec8:	6811      	ldr	r1, [r2, #0]
 8009eca:	1850      	adds	r0, r2, r1
 8009ecc:	42a0      	cmp	r0, r4
 8009ece:	d10b      	bne.n	8009ee8 <_free_r+0x6c>
 8009ed0:	6820      	ldr	r0, [r4, #0]
 8009ed2:	4401      	add	r1, r0
 8009ed4:	1850      	adds	r0, r2, r1
 8009ed6:	4283      	cmp	r3, r0
 8009ed8:	6011      	str	r1, [r2, #0]
 8009eda:	d1e0      	bne.n	8009e9e <_free_r+0x22>
 8009edc:	6818      	ldr	r0, [r3, #0]
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	6053      	str	r3, [r2, #4]
 8009ee2:	4408      	add	r0, r1
 8009ee4:	6010      	str	r0, [r2, #0]
 8009ee6:	e7da      	b.n	8009e9e <_free_r+0x22>
 8009ee8:	d902      	bls.n	8009ef0 <_free_r+0x74>
 8009eea:	230c      	movs	r3, #12
 8009eec:	602b      	str	r3, [r5, #0]
 8009eee:	e7d6      	b.n	8009e9e <_free_r+0x22>
 8009ef0:	6820      	ldr	r0, [r4, #0]
 8009ef2:	1821      	adds	r1, r4, r0
 8009ef4:	428b      	cmp	r3, r1
 8009ef6:	bf04      	itt	eq
 8009ef8:	6819      	ldreq	r1, [r3, #0]
 8009efa:	685b      	ldreq	r3, [r3, #4]
 8009efc:	6063      	str	r3, [r4, #4]
 8009efe:	bf04      	itt	eq
 8009f00:	1809      	addeq	r1, r1, r0
 8009f02:	6021      	streq	r1, [r4, #0]
 8009f04:	6054      	str	r4, [r2, #4]
 8009f06:	e7ca      	b.n	8009e9e <_free_r+0x22>
 8009f08:	bd38      	pop	{r3, r4, r5, pc}
 8009f0a:	bf00      	nop
 8009f0c:	24000458 	.word	0x24000458

08009f10 <malloc>:
 8009f10:	4b02      	ldr	r3, [pc, #8]	@ (8009f1c <malloc+0xc>)
 8009f12:	4601      	mov	r1, r0
 8009f14:	6818      	ldr	r0, [r3, #0]
 8009f16:	f000 b825 	b.w	8009f64 <_malloc_r>
 8009f1a:	bf00      	nop
 8009f1c:	2400002c 	.word	0x2400002c

08009f20 <sbrk_aligned>:
 8009f20:	b570      	push	{r4, r5, r6, lr}
 8009f22:	4e0f      	ldr	r6, [pc, #60]	@ (8009f60 <sbrk_aligned+0x40>)
 8009f24:	460c      	mov	r4, r1
 8009f26:	6831      	ldr	r1, [r6, #0]
 8009f28:	4605      	mov	r5, r0
 8009f2a:	b911      	cbnz	r1, 8009f32 <sbrk_aligned+0x12>
 8009f2c:	f000 fe3e 	bl	800abac <_sbrk_r>
 8009f30:	6030      	str	r0, [r6, #0]
 8009f32:	4621      	mov	r1, r4
 8009f34:	4628      	mov	r0, r5
 8009f36:	f000 fe39 	bl	800abac <_sbrk_r>
 8009f3a:	1c43      	adds	r3, r0, #1
 8009f3c:	d103      	bne.n	8009f46 <sbrk_aligned+0x26>
 8009f3e:	f04f 34ff 	mov.w	r4, #4294967295
 8009f42:	4620      	mov	r0, r4
 8009f44:	bd70      	pop	{r4, r5, r6, pc}
 8009f46:	1cc4      	adds	r4, r0, #3
 8009f48:	f024 0403 	bic.w	r4, r4, #3
 8009f4c:	42a0      	cmp	r0, r4
 8009f4e:	d0f8      	beq.n	8009f42 <sbrk_aligned+0x22>
 8009f50:	1a21      	subs	r1, r4, r0
 8009f52:	4628      	mov	r0, r5
 8009f54:	f000 fe2a 	bl	800abac <_sbrk_r>
 8009f58:	3001      	adds	r0, #1
 8009f5a:	d1f2      	bne.n	8009f42 <sbrk_aligned+0x22>
 8009f5c:	e7ef      	b.n	8009f3e <sbrk_aligned+0x1e>
 8009f5e:	bf00      	nop
 8009f60:	24000454 	.word	0x24000454

08009f64 <_malloc_r>:
 8009f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f68:	1ccd      	adds	r5, r1, #3
 8009f6a:	f025 0503 	bic.w	r5, r5, #3
 8009f6e:	3508      	adds	r5, #8
 8009f70:	2d0c      	cmp	r5, #12
 8009f72:	bf38      	it	cc
 8009f74:	250c      	movcc	r5, #12
 8009f76:	2d00      	cmp	r5, #0
 8009f78:	4606      	mov	r6, r0
 8009f7a:	db01      	blt.n	8009f80 <_malloc_r+0x1c>
 8009f7c:	42a9      	cmp	r1, r5
 8009f7e:	d904      	bls.n	8009f8a <_malloc_r+0x26>
 8009f80:	230c      	movs	r3, #12
 8009f82:	6033      	str	r3, [r6, #0]
 8009f84:	2000      	movs	r0, #0
 8009f86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a060 <_malloc_r+0xfc>
 8009f8e:	f000 f869 	bl	800a064 <__malloc_lock>
 8009f92:	f8d8 3000 	ldr.w	r3, [r8]
 8009f96:	461c      	mov	r4, r3
 8009f98:	bb44      	cbnz	r4, 8009fec <_malloc_r+0x88>
 8009f9a:	4629      	mov	r1, r5
 8009f9c:	4630      	mov	r0, r6
 8009f9e:	f7ff ffbf 	bl	8009f20 <sbrk_aligned>
 8009fa2:	1c43      	adds	r3, r0, #1
 8009fa4:	4604      	mov	r4, r0
 8009fa6:	d158      	bne.n	800a05a <_malloc_r+0xf6>
 8009fa8:	f8d8 4000 	ldr.w	r4, [r8]
 8009fac:	4627      	mov	r7, r4
 8009fae:	2f00      	cmp	r7, #0
 8009fb0:	d143      	bne.n	800a03a <_malloc_r+0xd6>
 8009fb2:	2c00      	cmp	r4, #0
 8009fb4:	d04b      	beq.n	800a04e <_malloc_r+0xea>
 8009fb6:	6823      	ldr	r3, [r4, #0]
 8009fb8:	4639      	mov	r1, r7
 8009fba:	4630      	mov	r0, r6
 8009fbc:	eb04 0903 	add.w	r9, r4, r3
 8009fc0:	f000 fdf4 	bl	800abac <_sbrk_r>
 8009fc4:	4581      	cmp	r9, r0
 8009fc6:	d142      	bne.n	800a04e <_malloc_r+0xea>
 8009fc8:	6821      	ldr	r1, [r4, #0]
 8009fca:	1a6d      	subs	r5, r5, r1
 8009fcc:	4629      	mov	r1, r5
 8009fce:	4630      	mov	r0, r6
 8009fd0:	f7ff ffa6 	bl	8009f20 <sbrk_aligned>
 8009fd4:	3001      	adds	r0, #1
 8009fd6:	d03a      	beq.n	800a04e <_malloc_r+0xea>
 8009fd8:	6823      	ldr	r3, [r4, #0]
 8009fda:	442b      	add	r3, r5
 8009fdc:	6023      	str	r3, [r4, #0]
 8009fde:	f8d8 3000 	ldr.w	r3, [r8]
 8009fe2:	685a      	ldr	r2, [r3, #4]
 8009fe4:	bb62      	cbnz	r2, 800a040 <_malloc_r+0xdc>
 8009fe6:	f8c8 7000 	str.w	r7, [r8]
 8009fea:	e00f      	b.n	800a00c <_malloc_r+0xa8>
 8009fec:	6822      	ldr	r2, [r4, #0]
 8009fee:	1b52      	subs	r2, r2, r5
 8009ff0:	d420      	bmi.n	800a034 <_malloc_r+0xd0>
 8009ff2:	2a0b      	cmp	r2, #11
 8009ff4:	d917      	bls.n	800a026 <_malloc_r+0xc2>
 8009ff6:	1961      	adds	r1, r4, r5
 8009ff8:	42a3      	cmp	r3, r4
 8009ffa:	6025      	str	r5, [r4, #0]
 8009ffc:	bf18      	it	ne
 8009ffe:	6059      	strne	r1, [r3, #4]
 800a000:	6863      	ldr	r3, [r4, #4]
 800a002:	bf08      	it	eq
 800a004:	f8c8 1000 	streq.w	r1, [r8]
 800a008:	5162      	str	r2, [r4, r5]
 800a00a:	604b      	str	r3, [r1, #4]
 800a00c:	4630      	mov	r0, r6
 800a00e:	f000 f82f 	bl	800a070 <__malloc_unlock>
 800a012:	f104 000b 	add.w	r0, r4, #11
 800a016:	1d23      	adds	r3, r4, #4
 800a018:	f020 0007 	bic.w	r0, r0, #7
 800a01c:	1ac2      	subs	r2, r0, r3
 800a01e:	bf1c      	itt	ne
 800a020:	1a1b      	subne	r3, r3, r0
 800a022:	50a3      	strne	r3, [r4, r2]
 800a024:	e7af      	b.n	8009f86 <_malloc_r+0x22>
 800a026:	6862      	ldr	r2, [r4, #4]
 800a028:	42a3      	cmp	r3, r4
 800a02a:	bf0c      	ite	eq
 800a02c:	f8c8 2000 	streq.w	r2, [r8]
 800a030:	605a      	strne	r2, [r3, #4]
 800a032:	e7eb      	b.n	800a00c <_malloc_r+0xa8>
 800a034:	4623      	mov	r3, r4
 800a036:	6864      	ldr	r4, [r4, #4]
 800a038:	e7ae      	b.n	8009f98 <_malloc_r+0x34>
 800a03a:	463c      	mov	r4, r7
 800a03c:	687f      	ldr	r7, [r7, #4]
 800a03e:	e7b6      	b.n	8009fae <_malloc_r+0x4a>
 800a040:	461a      	mov	r2, r3
 800a042:	685b      	ldr	r3, [r3, #4]
 800a044:	42a3      	cmp	r3, r4
 800a046:	d1fb      	bne.n	800a040 <_malloc_r+0xdc>
 800a048:	2300      	movs	r3, #0
 800a04a:	6053      	str	r3, [r2, #4]
 800a04c:	e7de      	b.n	800a00c <_malloc_r+0xa8>
 800a04e:	230c      	movs	r3, #12
 800a050:	6033      	str	r3, [r6, #0]
 800a052:	4630      	mov	r0, r6
 800a054:	f000 f80c 	bl	800a070 <__malloc_unlock>
 800a058:	e794      	b.n	8009f84 <_malloc_r+0x20>
 800a05a:	6005      	str	r5, [r0, #0]
 800a05c:	e7d6      	b.n	800a00c <_malloc_r+0xa8>
 800a05e:	bf00      	nop
 800a060:	24000458 	.word	0x24000458

0800a064 <__malloc_lock>:
 800a064:	4801      	ldr	r0, [pc, #4]	@ (800a06c <__malloc_lock+0x8>)
 800a066:	f7ff b91e 	b.w	80092a6 <__retarget_lock_acquire_recursive>
 800a06a:	bf00      	nop
 800a06c:	24000450 	.word	0x24000450

0800a070 <__malloc_unlock>:
 800a070:	4801      	ldr	r0, [pc, #4]	@ (800a078 <__malloc_unlock+0x8>)
 800a072:	f7ff b919 	b.w	80092a8 <__retarget_lock_release_recursive>
 800a076:	bf00      	nop
 800a078:	24000450 	.word	0x24000450

0800a07c <_Balloc>:
 800a07c:	b570      	push	{r4, r5, r6, lr}
 800a07e:	69c6      	ldr	r6, [r0, #28]
 800a080:	4604      	mov	r4, r0
 800a082:	460d      	mov	r5, r1
 800a084:	b976      	cbnz	r6, 800a0a4 <_Balloc+0x28>
 800a086:	2010      	movs	r0, #16
 800a088:	f7ff ff42 	bl	8009f10 <malloc>
 800a08c:	4602      	mov	r2, r0
 800a08e:	61e0      	str	r0, [r4, #28]
 800a090:	b920      	cbnz	r0, 800a09c <_Balloc+0x20>
 800a092:	4b18      	ldr	r3, [pc, #96]	@ (800a0f4 <_Balloc+0x78>)
 800a094:	4818      	ldr	r0, [pc, #96]	@ (800a0f8 <_Balloc+0x7c>)
 800a096:	216b      	movs	r1, #107	@ 0x6b
 800a098:	f000 fda6 	bl	800abe8 <__assert_func>
 800a09c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a0a0:	6006      	str	r6, [r0, #0]
 800a0a2:	60c6      	str	r6, [r0, #12]
 800a0a4:	69e6      	ldr	r6, [r4, #28]
 800a0a6:	68f3      	ldr	r3, [r6, #12]
 800a0a8:	b183      	cbz	r3, 800a0cc <_Balloc+0x50>
 800a0aa:	69e3      	ldr	r3, [r4, #28]
 800a0ac:	68db      	ldr	r3, [r3, #12]
 800a0ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a0b2:	b9b8      	cbnz	r0, 800a0e4 <_Balloc+0x68>
 800a0b4:	2101      	movs	r1, #1
 800a0b6:	fa01 f605 	lsl.w	r6, r1, r5
 800a0ba:	1d72      	adds	r2, r6, #5
 800a0bc:	0092      	lsls	r2, r2, #2
 800a0be:	4620      	mov	r0, r4
 800a0c0:	f000 fdb0 	bl	800ac24 <_calloc_r>
 800a0c4:	b160      	cbz	r0, 800a0e0 <_Balloc+0x64>
 800a0c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a0ca:	e00e      	b.n	800a0ea <_Balloc+0x6e>
 800a0cc:	2221      	movs	r2, #33	@ 0x21
 800a0ce:	2104      	movs	r1, #4
 800a0d0:	4620      	mov	r0, r4
 800a0d2:	f000 fda7 	bl	800ac24 <_calloc_r>
 800a0d6:	69e3      	ldr	r3, [r4, #28]
 800a0d8:	60f0      	str	r0, [r6, #12]
 800a0da:	68db      	ldr	r3, [r3, #12]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d1e4      	bne.n	800a0aa <_Balloc+0x2e>
 800a0e0:	2000      	movs	r0, #0
 800a0e2:	bd70      	pop	{r4, r5, r6, pc}
 800a0e4:	6802      	ldr	r2, [r0, #0]
 800a0e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a0f0:	e7f7      	b.n	800a0e2 <_Balloc+0x66>
 800a0f2:	bf00      	nop
 800a0f4:	0800b325 	.word	0x0800b325
 800a0f8:	0800b3a5 	.word	0x0800b3a5

0800a0fc <_Bfree>:
 800a0fc:	b570      	push	{r4, r5, r6, lr}
 800a0fe:	69c6      	ldr	r6, [r0, #28]
 800a100:	4605      	mov	r5, r0
 800a102:	460c      	mov	r4, r1
 800a104:	b976      	cbnz	r6, 800a124 <_Bfree+0x28>
 800a106:	2010      	movs	r0, #16
 800a108:	f7ff ff02 	bl	8009f10 <malloc>
 800a10c:	4602      	mov	r2, r0
 800a10e:	61e8      	str	r0, [r5, #28]
 800a110:	b920      	cbnz	r0, 800a11c <_Bfree+0x20>
 800a112:	4b09      	ldr	r3, [pc, #36]	@ (800a138 <_Bfree+0x3c>)
 800a114:	4809      	ldr	r0, [pc, #36]	@ (800a13c <_Bfree+0x40>)
 800a116:	218f      	movs	r1, #143	@ 0x8f
 800a118:	f000 fd66 	bl	800abe8 <__assert_func>
 800a11c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a120:	6006      	str	r6, [r0, #0]
 800a122:	60c6      	str	r6, [r0, #12]
 800a124:	b13c      	cbz	r4, 800a136 <_Bfree+0x3a>
 800a126:	69eb      	ldr	r3, [r5, #28]
 800a128:	6862      	ldr	r2, [r4, #4]
 800a12a:	68db      	ldr	r3, [r3, #12]
 800a12c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a130:	6021      	str	r1, [r4, #0]
 800a132:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a136:	bd70      	pop	{r4, r5, r6, pc}
 800a138:	0800b325 	.word	0x0800b325
 800a13c:	0800b3a5 	.word	0x0800b3a5

0800a140 <__multadd>:
 800a140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a144:	690d      	ldr	r5, [r1, #16]
 800a146:	4607      	mov	r7, r0
 800a148:	460c      	mov	r4, r1
 800a14a:	461e      	mov	r6, r3
 800a14c:	f101 0c14 	add.w	ip, r1, #20
 800a150:	2000      	movs	r0, #0
 800a152:	f8dc 3000 	ldr.w	r3, [ip]
 800a156:	b299      	uxth	r1, r3
 800a158:	fb02 6101 	mla	r1, r2, r1, r6
 800a15c:	0c1e      	lsrs	r6, r3, #16
 800a15e:	0c0b      	lsrs	r3, r1, #16
 800a160:	fb02 3306 	mla	r3, r2, r6, r3
 800a164:	b289      	uxth	r1, r1
 800a166:	3001      	adds	r0, #1
 800a168:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a16c:	4285      	cmp	r5, r0
 800a16e:	f84c 1b04 	str.w	r1, [ip], #4
 800a172:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a176:	dcec      	bgt.n	800a152 <__multadd+0x12>
 800a178:	b30e      	cbz	r6, 800a1be <__multadd+0x7e>
 800a17a:	68a3      	ldr	r3, [r4, #8]
 800a17c:	42ab      	cmp	r3, r5
 800a17e:	dc19      	bgt.n	800a1b4 <__multadd+0x74>
 800a180:	6861      	ldr	r1, [r4, #4]
 800a182:	4638      	mov	r0, r7
 800a184:	3101      	adds	r1, #1
 800a186:	f7ff ff79 	bl	800a07c <_Balloc>
 800a18a:	4680      	mov	r8, r0
 800a18c:	b928      	cbnz	r0, 800a19a <__multadd+0x5a>
 800a18e:	4602      	mov	r2, r0
 800a190:	4b0c      	ldr	r3, [pc, #48]	@ (800a1c4 <__multadd+0x84>)
 800a192:	480d      	ldr	r0, [pc, #52]	@ (800a1c8 <__multadd+0x88>)
 800a194:	21ba      	movs	r1, #186	@ 0xba
 800a196:	f000 fd27 	bl	800abe8 <__assert_func>
 800a19a:	6922      	ldr	r2, [r4, #16]
 800a19c:	3202      	adds	r2, #2
 800a19e:	f104 010c 	add.w	r1, r4, #12
 800a1a2:	0092      	lsls	r2, r2, #2
 800a1a4:	300c      	adds	r0, #12
 800a1a6:	f000 fd11 	bl	800abcc <memcpy>
 800a1aa:	4621      	mov	r1, r4
 800a1ac:	4638      	mov	r0, r7
 800a1ae:	f7ff ffa5 	bl	800a0fc <_Bfree>
 800a1b2:	4644      	mov	r4, r8
 800a1b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a1b8:	3501      	adds	r5, #1
 800a1ba:	615e      	str	r6, [r3, #20]
 800a1bc:	6125      	str	r5, [r4, #16]
 800a1be:	4620      	mov	r0, r4
 800a1c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a1c4:	0800b394 	.word	0x0800b394
 800a1c8:	0800b3a5 	.word	0x0800b3a5

0800a1cc <__hi0bits>:
 800a1cc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	bf36      	itet	cc
 800a1d4:	0403      	lslcc	r3, r0, #16
 800a1d6:	2000      	movcs	r0, #0
 800a1d8:	2010      	movcc	r0, #16
 800a1da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a1de:	bf3c      	itt	cc
 800a1e0:	021b      	lslcc	r3, r3, #8
 800a1e2:	3008      	addcc	r0, #8
 800a1e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a1e8:	bf3c      	itt	cc
 800a1ea:	011b      	lslcc	r3, r3, #4
 800a1ec:	3004      	addcc	r0, #4
 800a1ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a1f2:	bf3c      	itt	cc
 800a1f4:	009b      	lslcc	r3, r3, #2
 800a1f6:	3002      	addcc	r0, #2
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	db05      	blt.n	800a208 <__hi0bits+0x3c>
 800a1fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a200:	f100 0001 	add.w	r0, r0, #1
 800a204:	bf08      	it	eq
 800a206:	2020      	moveq	r0, #32
 800a208:	4770      	bx	lr

0800a20a <__lo0bits>:
 800a20a:	6803      	ldr	r3, [r0, #0]
 800a20c:	4602      	mov	r2, r0
 800a20e:	f013 0007 	ands.w	r0, r3, #7
 800a212:	d00b      	beq.n	800a22c <__lo0bits+0x22>
 800a214:	07d9      	lsls	r1, r3, #31
 800a216:	d421      	bmi.n	800a25c <__lo0bits+0x52>
 800a218:	0798      	lsls	r0, r3, #30
 800a21a:	bf49      	itett	mi
 800a21c:	085b      	lsrmi	r3, r3, #1
 800a21e:	089b      	lsrpl	r3, r3, #2
 800a220:	2001      	movmi	r0, #1
 800a222:	6013      	strmi	r3, [r2, #0]
 800a224:	bf5c      	itt	pl
 800a226:	6013      	strpl	r3, [r2, #0]
 800a228:	2002      	movpl	r0, #2
 800a22a:	4770      	bx	lr
 800a22c:	b299      	uxth	r1, r3
 800a22e:	b909      	cbnz	r1, 800a234 <__lo0bits+0x2a>
 800a230:	0c1b      	lsrs	r3, r3, #16
 800a232:	2010      	movs	r0, #16
 800a234:	b2d9      	uxtb	r1, r3
 800a236:	b909      	cbnz	r1, 800a23c <__lo0bits+0x32>
 800a238:	3008      	adds	r0, #8
 800a23a:	0a1b      	lsrs	r3, r3, #8
 800a23c:	0719      	lsls	r1, r3, #28
 800a23e:	bf04      	itt	eq
 800a240:	091b      	lsreq	r3, r3, #4
 800a242:	3004      	addeq	r0, #4
 800a244:	0799      	lsls	r1, r3, #30
 800a246:	bf04      	itt	eq
 800a248:	089b      	lsreq	r3, r3, #2
 800a24a:	3002      	addeq	r0, #2
 800a24c:	07d9      	lsls	r1, r3, #31
 800a24e:	d403      	bmi.n	800a258 <__lo0bits+0x4e>
 800a250:	085b      	lsrs	r3, r3, #1
 800a252:	f100 0001 	add.w	r0, r0, #1
 800a256:	d003      	beq.n	800a260 <__lo0bits+0x56>
 800a258:	6013      	str	r3, [r2, #0]
 800a25a:	4770      	bx	lr
 800a25c:	2000      	movs	r0, #0
 800a25e:	4770      	bx	lr
 800a260:	2020      	movs	r0, #32
 800a262:	4770      	bx	lr

0800a264 <__i2b>:
 800a264:	b510      	push	{r4, lr}
 800a266:	460c      	mov	r4, r1
 800a268:	2101      	movs	r1, #1
 800a26a:	f7ff ff07 	bl	800a07c <_Balloc>
 800a26e:	4602      	mov	r2, r0
 800a270:	b928      	cbnz	r0, 800a27e <__i2b+0x1a>
 800a272:	4b05      	ldr	r3, [pc, #20]	@ (800a288 <__i2b+0x24>)
 800a274:	4805      	ldr	r0, [pc, #20]	@ (800a28c <__i2b+0x28>)
 800a276:	f240 1145 	movw	r1, #325	@ 0x145
 800a27a:	f000 fcb5 	bl	800abe8 <__assert_func>
 800a27e:	2301      	movs	r3, #1
 800a280:	6144      	str	r4, [r0, #20]
 800a282:	6103      	str	r3, [r0, #16]
 800a284:	bd10      	pop	{r4, pc}
 800a286:	bf00      	nop
 800a288:	0800b394 	.word	0x0800b394
 800a28c:	0800b3a5 	.word	0x0800b3a5

0800a290 <__multiply>:
 800a290:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a294:	4617      	mov	r7, r2
 800a296:	690a      	ldr	r2, [r1, #16]
 800a298:	693b      	ldr	r3, [r7, #16]
 800a29a:	429a      	cmp	r2, r3
 800a29c:	bfa8      	it	ge
 800a29e:	463b      	movge	r3, r7
 800a2a0:	4689      	mov	r9, r1
 800a2a2:	bfa4      	itt	ge
 800a2a4:	460f      	movge	r7, r1
 800a2a6:	4699      	movge	r9, r3
 800a2a8:	693d      	ldr	r5, [r7, #16]
 800a2aa:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a2ae:	68bb      	ldr	r3, [r7, #8]
 800a2b0:	6879      	ldr	r1, [r7, #4]
 800a2b2:	eb05 060a 	add.w	r6, r5, sl
 800a2b6:	42b3      	cmp	r3, r6
 800a2b8:	b085      	sub	sp, #20
 800a2ba:	bfb8      	it	lt
 800a2bc:	3101      	addlt	r1, #1
 800a2be:	f7ff fedd 	bl	800a07c <_Balloc>
 800a2c2:	b930      	cbnz	r0, 800a2d2 <__multiply+0x42>
 800a2c4:	4602      	mov	r2, r0
 800a2c6:	4b41      	ldr	r3, [pc, #260]	@ (800a3cc <__multiply+0x13c>)
 800a2c8:	4841      	ldr	r0, [pc, #260]	@ (800a3d0 <__multiply+0x140>)
 800a2ca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a2ce:	f000 fc8b 	bl	800abe8 <__assert_func>
 800a2d2:	f100 0414 	add.w	r4, r0, #20
 800a2d6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800a2da:	4623      	mov	r3, r4
 800a2dc:	2200      	movs	r2, #0
 800a2de:	4573      	cmp	r3, lr
 800a2e0:	d320      	bcc.n	800a324 <__multiply+0x94>
 800a2e2:	f107 0814 	add.w	r8, r7, #20
 800a2e6:	f109 0114 	add.w	r1, r9, #20
 800a2ea:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800a2ee:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800a2f2:	9302      	str	r3, [sp, #8]
 800a2f4:	1beb      	subs	r3, r5, r7
 800a2f6:	3b15      	subs	r3, #21
 800a2f8:	f023 0303 	bic.w	r3, r3, #3
 800a2fc:	3304      	adds	r3, #4
 800a2fe:	3715      	adds	r7, #21
 800a300:	42bd      	cmp	r5, r7
 800a302:	bf38      	it	cc
 800a304:	2304      	movcc	r3, #4
 800a306:	9301      	str	r3, [sp, #4]
 800a308:	9b02      	ldr	r3, [sp, #8]
 800a30a:	9103      	str	r1, [sp, #12]
 800a30c:	428b      	cmp	r3, r1
 800a30e:	d80c      	bhi.n	800a32a <__multiply+0x9a>
 800a310:	2e00      	cmp	r6, #0
 800a312:	dd03      	ble.n	800a31c <__multiply+0x8c>
 800a314:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d055      	beq.n	800a3c8 <__multiply+0x138>
 800a31c:	6106      	str	r6, [r0, #16]
 800a31e:	b005      	add	sp, #20
 800a320:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a324:	f843 2b04 	str.w	r2, [r3], #4
 800a328:	e7d9      	b.n	800a2de <__multiply+0x4e>
 800a32a:	f8b1 a000 	ldrh.w	sl, [r1]
 800a32e:	f1ba 0f00 	cmp.w	sl, #0
 800a332:	d01f      	beq.n	800a374 <__multiply+0xe4>
 800a334:	46c4      	mov	ip, r8
 800a336:	46a1      	mov	r9, r4
 800a338:	2700      	movs	r7, #0
 800a33a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a33e:	f8d9 3000 	ldr.w	r3, [r9]
 800a342:	fa1f fb82 	uxth.w	fp, r2
 800a346:	b29b      	uxth	r3, r3
 800a348:	fb0a 330b 	mla	r3, sl, fp, r3
 800a34c:	443b      	add	r3, r7
 800a34e:	f8d9 7000 	ldr.w	r7, [r9]
 800a352:	0c12      	lsrs	r2, r2, #16
 800a354:	0c3f      	lsrs	r7, r7, #16
 800a356:	fb0a 7202 	mla	r2, sl, r2, r7
 800a35a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800a35e:	b29b      	uxth	r3, r3
 800a360:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a364:	4565      	cmp	r5, ip
 800a366:	f849 3b04 	str.w	r3, [r9], #4
 800a36a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800a36e:	d8e4      	bhi.n	800a33a <__multiply+0xaa>
 800a370:	9b01      	ldr	r3, [sp, #4]
 800a372:	50e7      	str	r7, [r4, r3]
 800a374:	9b03      	ldr	r3, [sp, #12]
 800a376:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a37a:	3104      	adds	r1, #4
 800a37c:	f1b9 0f00 	cmp.w	r9, #0
 800a380:	d020      	beq.n	800a3c4 <__multiply+0x134>
 800a382:	6823      	ldr	r3, [r4, #0]
 800a384:	4647      	mov	r7, r8
 800a386:	46a4      	mov	ip, r4
 800a388:	f04f 0a00 	mov.w	sl, #0
 800a38c:	f8b7 b000 	ldrh.w	fp, [r7]
 800a390:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800a394:	fb09 220b 	mla	r2, r9, fp, r2
 800a398:	4452      	add	r2, sl
 800a39a:	b29b      	uxth	r3, r3
 800a39c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a3a0:	f84c 3b04 	str.w	r3, [ip], #4
 800a3a4:	f857 3b04 	ldr.w	r3, [r7], #4
 800a3a8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3ac:	f8bc 3000 	ldrh.w	r3, [ip]
 800a3b0:	fb09 330a 	mla	r3, r9, sl, r3
 800a3b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800a3b8:	42bd      	cmp	r5, r7
 800a3ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a3be:	d8e5      	bhi.n	800a38c <__multiply+0xfc>
 800a3c0:	9a01      	ldr	r2, [sp, #4]
 800a3c2:	50a3      	str	r3, [r4, r2]
 800a3c4:	3404      	adds	r4, #4
 800a3c6:	e79f      	b.n	800a308 <__multiply+0x78>
 800a3c8:	3e01      	subs	r6, #1
 800a3ca:	e7a1      	b.n	800a310 <__multiply+0x80>
 800a3cc:	0800b394 	.word	0x0800b394
 800a3d0:	0800b3a5 	.word	0x0800b3a5

0800a3d4 <__pow5mult>:
 800a3d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3d8:	4615      	mov	r5, r2
 800a3da:	f012 0203 	ands.w	r2, r2, #3
 800a3de:	4607      	mov	r7, r0
 800a3e0:	460e      	mov	r6, r1
 800a3e2:	d007      	beq.n	800a3f4 <__pow5mult+0x20>
 800a3e4:	4c25      	ldr	r4, [pc, #148]	@ (800a47c <__pow5mult+0xa8>)
 800a3e6:	3a01      	subs	r2, #1
 800a3e8:	2300      	movs	r3, #0
 800a3ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a3ee:	f7ff fea7 	bl	800a140 <__multadd>
 800a3f2:	4606      	mov	r6, r0
 800a3f4:	10ad      	asrs	r5, r5, #2
 800a3f6:	d03d      	beq.n	800a474 <__pow5mult+0xa0>
 800a3f8:	69fc      	ldr	r4, [r7, #28]
 800a3fa:	b97c      	cbnz	r4, 800a41c <__pow5mult+0x48>
 800a3fc:	2010      	movs	r0, #16
 800a3fe:	f7ff fd87 	bl	8009f10 <malloc>
 800a402:	4602      	mov	r2, r0
 800a404:	61f8      	str	r0, [r7, #28]
 800a406:	b928      	cbnz	r0, 800a414 <__pow5mult+0x40>
 800a408:	4b1d      	ldr	r3, [pc, #116]	@ (800a480 <__pow5mult+0xac>)
 800a40a:	481e      	ldr	r0, [pc, #120]	@ (800a484 <__pow5mult+0xb0>)
 800a40c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a410:	f000 fbea 	bl	800abe8 <__assert_func>
 800a414:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a418:	6004      	str	r4, [r0, #0]
 800a41a:	60c4      	str	r4, [r0, #12]
 800a41c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a420:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a424:	b94c      	cbnz	r4, 800a43a <__pow5mult+0x66>
 800a426:	f240 2171 	movw	r1, #625	@ 0x271
 800a42a:	4638      	mov	r0, r7
 800a42c:	f7ff ff1a 	bl	800a264 <__i2b>
 800a430:	2300      	movs	r3, #0
 800a432:	f8c8 0008 	str.w	r0, [r8, #8]
 800a436:	4604      	mov	r4, r0
 800a438:	6003      	str	r3, [r0, #0]
 800a43a:	f04f 0900 	mov.w	r9, #0
 800a43e:	07eb      	lsls	r3, r5, #31
 800a440:	d50a      	bpl.n	800a458 <__pow5mult+0x84>
 800a442:	4631      	mov	r1, r6
 800a444:	4622      	mov	r2, r4
 800a446:	4638      	mov	r0, r7
 800a448:	f7ff ff22 	bl	800a290 <__multiply>
 800a44c:	4631      	mov	r1, r6
 800a44e:	4680      	mov	r8, r0
 800a450:	4638      	mov	r0, r7
 800a452:	f7ff fe53 	bl	800a0fc <_Bfree>
 800a456:	4646      	mov	r6, r8
 800a458:	106d      	asrs	r5, r5, #1
 800a45a:	d00b      	beq.n	800a474 <__pow5mult+0xa0>
 800a45c:	6820      	ldr	r0, [r4, #0]
 800a45e:	b938      	cbnz	r0, 800a470 <__pow5mult+0x9c>
 800a460:	4622      	mov	r2, r4
 800a462:	4621      	mov	r1, r4
 800a464:	4638      	mov	r0, r7
 800a466:	f7ff ff13 	bl	800a290 <__multiply>
 800a46a:	6020      	str	r0, [r4, #0]
 800a46c:	f8c0 9000 	str.w	r9, [r0]
 800a470:	4604      	mov	r4, r0
 800a472:	e7e4      	b.n	800a43e <__pow5mult+0x6a>
 800a474:	4630      	mov	r0, r6
 800a476:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a47a:	bf00      	nop
 800a47c:	0800b458 	.word	0x0800b458
 800a480:	0800b325 	.word	0x0800b325
 800a484:	0800b3a5 	.word	0x0800b3a5

0800a488 <__lshift>:
 800a488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a48c:	460c      	mov	r4, r1
 800a48e:	6849      	ldr	r1, [r1, #4]
 800a490:	6923      	ldr	r3, [r4, #16]
 800a492:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a496:	68a3      	ldr	r3, [r4, #8]
 800a498:	4607      	mov	r7, r0
 800a49a:	4691      	mov	r9, r2
 800a49c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a4a0:	f108 0601 	add.w	r6, r8, #1
 800a4a4:	42b3      	cmp	r3, r6
 800a4a6:	db0b      	blt.n	800a4c0 <__lshift+0x38>
 800a4a8:	4638      	mov	r0, r7
 800a4aa:	f7ff fde7 	bl	800a07c <_Balloc>
 800a4ae:	4605      	mov	r5, r0
 800a4b0:	b948      	cbnz	r0, 800a4c6 <__lshift+0x3e>
 800a4b2:	4602      	mov	r2, r0
 800a4b4:	4b28      	ldr	r3, [pc, #160]	@ (800a558 <__lshift+0xd0>)
 800a4b6:	4829      	ldr	r0, [pc, #164]	@ (800a55c <__lshift+0xd4>)
 800a4b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a4bc:	f000 fb94 	bl	800abe8 <__assert_func>
 800a4c0:	3101      	adds	r1, #1
 800a4c2:	005b      	lsls	r3, r3, #1
 800a4c4:	e7ee      	b.n	800a4a4 <__lshift+0x1c>
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	f100 0114 	add.w	r1, r0, #20
 800a4cc:	f100 0210 	add.w	r2, r0, #16
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	4553      	cmp	r3, sl
 800a4d4:	db33      	blt.n	800a53e <__lshift+0xb6>
 800a4d6:	6920      	ldr	r0, [r4, #16]
 800a4d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a4dc:	f104 0314 	add.w	r3, r4, #20
 800a4e0:	f019 091f 	ands.w	r9, r9, #31
 800a4e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a4e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a4ec:	d02b      	beq.n	800a546 <__lshift+0xbe>
 800a4ee:	f1c9 0e20 	rsb	lr, r9, #32
 800a4f2:	468a      	mov	sl, r1
 800a4f4:	2200      	movs	r2, #0
 800a4f6:	6818      	ldr	r0, [r3, #0]
 800a4f8:	fa00 f009 	lsl.w	r0, r0, r9
 800a4fc:	4310      	orrs	r0, r2
 800a4fe:	f84a 0b04 	str.w	r0, [sl], #4
 800a502:	f853 2b04 	ldr.w	r2, [r3], #4
 800a506:	459c      	cmp	ip, r3
 800a508:	fa22 f20e 	lsr.w	r2, r2, lr
 800a50c:	d8f3      	bhi.n	800a4f6 <__lshift+0x6e>
 800a50e:	ebac 0304 	sub.w	r3, ip, r4
 800a512:	3b15      	subs	r3, #21
 800a514:	f023 0303 	bic.w	r3, r3, #3
 800a518:	3304      	adds	r3, #4
 800a51a:	f104 0015 	add.w	r0, r4, #21
 800a51e:	4560      	cmp	r0, ip
 800a520:	bf88      	it	hi
 800a522:	2304      	movhi	r3, #4
 800a524:	50ca      	str	r2, [r1, r3]
 800a526:	b10a      	cbz	r2, 800a52c <__lshift+0xa4>
 800a528:	f108 0602 	add.w	r6, r8, #2
 800a52c:	3e01      	subs	r6, #1
 800a52e:	4638      	mov	r0, r7
 800a530:	612e      	str	r6, [r5, #16]
 800a532:	4621      	mov	r1, r4
 800a534:	f7ff fde2 	bl	800a0fc <_Bfree>
 800a538:	4628      	mov	r0, r5
 800a53a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a53e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a542:	3301      	adds	r3, #1
 800a544:	e7c5      	b.n	800a4d2 <__lshift+0x4a>
 800a546:	3904      	subs	r1, #4
 800a548:	f853 2b04 	ldr.w	r2, [r3], #4
 800a54c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a550:	459c      	cmp	ip, r3
 800a552:	d8f9      	bhi.n	800a548 <__lshift+0xc0>
 800a554:	e7ea      	b.n	800a52c <__lshift+0xa4>
 800a556:	bf00      	nop
 800a558:	0800b394 	.word	0x0800b394
 800a55c:	0800b3a5 	.word	0x0800b3a5

0800a560 <__mcmp>:
 800a560:	690a      	ldr	r2, [r1, #16]
 800a562:	4603      	mov	r3, r0
 800a564:	6900      	ldr	r0, [r0, #16]
 800a566:	1a80      	subs	r0, r0, r2
 800a568:	b530      	push	{r4, r5, lr}
 800a56a:	d10e      	bne.n	800a58a <__mcmp+0x2a>
 800a56c:	3314      	adds	r3, #20
 800a56e:	3114      	adds	r1, #20
 800a570:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a574:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a578:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a57c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a580:	4295      	cmp	r5, r2
 800a582:	d003      	beq.n	800a58c <__mcmp+0x2c>
 800a584:	d205      	bcs.n	800a592 <__mcmp+0x32>
 800a586:	f04f 30ff 	mov.w	r0, #4294967295
 800a58a:	bd30      	pop	{r4, r5, pc}
 800a58c:	42a3      	cmp	r3, r4
 800a58e:	d3f3      	bcc.n	800a578 <__mcmp+0x18>
 800a590:	e7fb      	b.n	800a58a <__mcmp+0x2a>
 800a592:	2001      	movs	r0, #1
 800a594:	e7f9      	b.n	800a58a <__mcmp+0x2a>
	...

0800a598 <__mdiff>:
 800a598:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a59c:	4689      	mov	r9, r1
 800a59e:	4606      	mov	r6, r0
 800a5a0:	4611      	mov	r1, r2
 800a5a2:	4648      	mov	r0, r9
 800a5a4:	4614      	mov	r4, r2
 800a5a6:	f7ff ffdb 	bl	800a560 <__mcmp>
 800a5aa:	1e05      	subs	r5, r0, #0
 800a5ac:	d112      	bne.n	800a5d4 <__mdiff+0x3c>
 800a5ae:	4629      	mov	r1, r5
 800a5b0:	4630      	mov	r0, r6
 800a5b2:	f7ff fd63 	bl	800a07c <_Balloc>
 800a5b6:	4602      	mov	r2, r0
 800a5b8:	b928      	cbnz	r0, 800a5c6 <__mdiff+0x2e>
 800a5ba:	4b3f      	ldr	r3, [pc, #252]	@ (800a6b8 <__mdiff+0x120>)
 800a5bc:	f240 2137 	movw	r1, #567	@ 0x237
 800a5c0:	483e      	ldr	r0, [pc, #248]	@ (800a6bc <__mdiff+0x124>)
 800a5c2:	f000 fb11 	bl	800abe8 <__assert_func>
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a5cc:	4610      	mov	r0, r2
 800a5ce:	b003      	add	sp, #12
 800a5d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5d4:	bfbc      	itt	lt
 800a5d6:	464b      	movlt	r3, r9
 800a5d8:	46a1      	movlt	r9, r4
 800a5da:	4630      	mov	r0, r6
 800a5dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a5e0:	bfba      	itte	lt
 800a5e2:	461c      	movlt	r4, r3
 800a5e4:	2501      	movlt	r5, #1
 800a5e6:	2500      	movge	r5, #0
 800a5e8:	f7ff fd48 	bl	800a07c <_Balloc>
 800a5ec:	4602      	mov	r2, r0
 800a5ee:	b918      	cbnz	r0, 800a5f8 <__mdiff+0x60>
 800a5f0:	4b31      	ldr	r3, [pc, #196]	@ (800a6b8 <__mdiff+0x120>)
 800a5f2:	f240 2145 	movw	r1, #581	@ 0x245
 800a5f6:	e7e3      	b.n	800a5c0 <__mdiff+0x28>
 800a5f8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a5fc:	6926      	ldr	r6, [r4, #16]
 800a5fe:	60c5      	str	r5, [r0, #12]
 800a600:	f109 0310 	add.w	r3, r9, #16
 800a604:	f109 0514 	add.w	r5, r9, #20
 800a608:	f104 0e14 	add.w	lr, r4, #20
 800a60c:	f100 0b14 	add.w	fp, r0, #20
 800a610:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a614:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a618:	9301      	str	r3, [sp, #4]
 800a61a:	46d9      	mov	r9, fp
 800a61c:	f04f 0c00 	mov.w	ip, #0
 800a620:	9b01      	ldr	r3, [sp, #4]
 800a622:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a626:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a62a:	9301      	str	r3, [sp, #4]
 800a62c:	fa1f f38a 	uxth.w	r3, sl
 800a630:	4619      	mov	r1, r3
 800a632:	b283      	uxth	r3, r0
 800a634:	1acb      	subs	r3, r1, r3
 800a636:	0c00      	lsrs	r0, r0, #16
 800a638:	4463      	add	r3, ip
 800a63a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a63e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a642:	b29b      	uxth	r3, r3
 800a644:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a648:	4576      	cmp	r6, lr
 800a64a:	f849 3b04 	str.w	r3, [r9], #4
 800a64e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a652:	d8e5      	bhi.n	800a620 <__mdiff+0x88>
 800a654:	1b33      	subs	r3, r6, r4
 800a656:	3b15      	subs	r3, #21
 800a658:	f023 0303 	bic.w	r3, r3, #3
 800a65c:	3415      	adds	r4, #21
 800a65e:	3304      	adds	r3, #4
 800a660:	42a6      	cmp	r6, r4
 800a662:	bf38      	it	cc
 800a664:	2304      	movcc	r3, #4
 800a666:	441d      	add	r5, r3
 800a668:	445b      	add	r3, fp
 800a66a:	461e      	mov	r6, r3
 800a66c:	462c      	mov	r4, r5
 800a66e:	4544      	cmp	r4, r8
 800a670:	d30e      	bcc.n	800a690 <__mdiff+0xf8>
 800a672:	f108 0103 	add.w	r1, r8, #3
 800a676:	1b49      	subs	r1, r1, r5
 800a678:	f021 0103 	bic.w	r1, r1, #3
 800a67c:	3d03      	subs	r5, #3
 800a67e:	45a8      	cmp	r8, r5
 800a680:	bf38      	it	cc
 800a682:	2100      	movcc	r1, #0
 800a684:	440b      	add	r3, r1
 800a686:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a68a:	b191      	cbz	r1, 800a6b2 <__mdiff+0x11a>
 800a68c:	6117      	str	r7, [r2, #16]
 800a68e:	e79d      	b.n	800a5cc <__mdiff+0x34>
 800a690:	f854 1b04 	ldr.w	r1, [r4], #4
 800a694:	46e6      	mov	lr, ip
 800a696:	0c08      	lsrs	r0, r1, #16
 800a698:	fa1c fc81 	uxtah	ip, ip, r1
 800a69c:	4471      	add	r1, lr
 800a69e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a6a2:	b289      	uxth	r1, r1
 800a6a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a6a8:	f846 1b04 	str.w	r1, [r6], #4
 800a6ac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a6b0:	e7dd      	b.n	800a66e <__mdiff+0xd6>
 800a6b2:	3f01      	subs	r7, #1
 800a6b4:	e7e7      	b.n	800a686 <__mdiff+0xee>
 800a6b6:	bf00      	nop
 800a6b8:	0800b394 	.word	0x0800b394
 800a6bc:	0800b3a5 	.word	0x0800b3a5

0800a6c0 <__d2b>:
 800a6c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a6c4:	460f      	mov	r7, r1
 800a6c6:	2101      	movs	r1, #1
 800a6c8:	ec59 8b10 	vmov	r8, r9, d0
 800a6cc:	4616      	mov	r6, r2
 800a6ce:	f7ff fcd5 	bl	800a07c <_Balloc>
 800a6d2:	4604      	mov	r4, r0
 800a6d4:	b930      	cbnz	r0, 800a6e4 <__d2b+0x24>
 800a6d6:	4602      	mov	r2, r0
 800a6d8:	4b23      	ldr	r3, [pc, #140]	@ (800a768 <__d2b+0xa8>)
 800a6da:	4824      	ldr	r0, [pc, #144]	@ (800a76c <__d2b+0xac>)
 800a6dc:	f240 310f 	movw	r1, #783	@ 0x30f
 800a6e0:	f000 fa82 	bl	800abe8 <__assert_func>
 800a6e4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a6e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a6ec:	b10d      	cbz	r5, 800a6f2 <__d2b+0x32>
 800a6ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a6f2:	9301      	str	r3, [sp, #4]
 800a6f4:	f1b8 0300 	subs.w	r3, r8, #0
 800a6f8:	d023      	beq.n	800a742 <__d2b+0x82>
 800a6fa:	4668      	mov	r0, sp
 800a6fc:	9300      	str	r3, [sp, #0]
 800a6fe:	f7ff fd84 	bl	800a20a <__lo0bits>
 800a702:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a706:	b1d0      	cbz	r0, 800a73e <__d2b+0x7e>
 800a708:	f1c0 0320 	rsb	r3, r0, #32
 800a70c:	fa02 f303 	lsl.w	r3, r2, r3
 800a710:	430b      	orrs	r3, r1
 800a712:	40c2      	lsrs	r2, r0
 800a714:	6163      	str	r3, [r4, #20]
 800a716:	9201      	str	r2, [sp, #4]
 800a718:	9b01      	ldr	r3, [sp, #4]
 800a71a:	61a3      	str	r3, [r4, #24]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	bf0c      	ite	eq
 800a720:	2201      	moveq	r2, #1
 800a722:	2202      	movne	r2, #2
 800a724:	6122      	str	r2, [r4, #16]
 800a726:	b1a5      	cbz	r5, 800a752 <__d2b+0x92>
 800a728:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a72c:	4405      	add	r5, r0
 800a72e:	603d      	str	r5, [r7, #0]
 800a730:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a734:	6030      	str	r0, [r6, #0]
 800a736:	4620      	mov	r0, r4
 800a738:	b003      	add	sp, #12
 800a73a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a73e:	6161      	str	r1, [r4, #20]
 800a740:	e7ea      	b.n	800a718 <__d2b+0x58>
 800a742:	a801      	add	r0, sp, #4
 800a744:	f7ff fd61 	bl	800a20a <__lo0bits>
 800a748:	9b01      	ldr	r3, [sp, #4]
 800a74a:	6163      	str	r3, [r4, #20]
 800a74c:	3020      	adds	r0, #32
 800a74e:	2201      	movs	r2, #1
 800a750:	e7e8      	b.n	800a724 <__d2b+0x64>
 800a752:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a756:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a75a:	6038      	str	r0, [r7, #0]
 800a75c:	6918      	ldr	r0, [r3, #16]
 800a75e:	f7ff fd35 	bl	800a1cc <__hi0bits>
 800a762:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a766:	e7e5      	b.n	800a734 <__d2b+0x74>
 800a768:	0800b394 	.word	0x0800b394
 800a76c:	0800b3a5 	.word	0x0800b3a5

0800a770 <__ssputs_r>:
 800a770:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a774:	688e      	ldr	r6, [r1, #8]
 800a776:	461f      	mov	r7, r3
 800a778:	42be      	cmp	r6, r7
 800a77a:	680b      	ldr	r3, [r1, #0]
 800a77c:	4682      	mov	sl, r0
 800a77e:	460c      	mov	r4, r1
 800a780:	4690      	mov	r8, r2
 800a782:	d82d      	bhi.n	800a7e0 <__ssputs_r+0x70>
 800a784:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a788:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a78c:	d026      	beq.n	800a7dc <__ssputs_r+0x6c>
 800a78e:	6965      	ldr	r5, [r4, #20]
 800a790:	6909      	ldr	r1, [r1, #16]
 800a792:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a796:	eba3 0901 	sub.w	r9, r3, r1
 800a79a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a79e:	1c7b      	adds	r3, r7, #1
 800a7a0:	444b      	add	r3, r9
 800a7a2:	106d      	asrs	r5, r5, #1
 800a7a4:	429d      	cmp	r5, r3
 800a7a6:	bf38      	it	cc
 800a7a8:	461d      	movcc	r5, r3
 800a7aa:	0553      	lsls	r3, r2, #21
 800a7ac:	d527      	bpl.n	800a7fe <__ssputs_r+0x8e>
 800a7ae:	4629      	mov	r1, r5
 800a7b0:	f7ff fbd8 	bl	8009f64 <_malloc_r>
 800a7b4:	4606      	mov	r6, r0
 800a7b6:	b360      	cbz	r0, 800a812 <__ssputs_r+0xa2>
 800a7b8:	6921      	ldr	r1, [r4, #16]
 800a7ba:	464a      	mov	r2, r9
 800a7bc:	f000 fa06 	bl	800abcc <memcpy>
 800a7c0:	89a3      	ldrh	r3, [r4, #12]
 800a7c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a7c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7ca:	81a3      	strh	r3, [r4, #12]
 800a7cc:	6126      	str	r6, [r4, #16]
 800a7ce:	6165      	str	r5, [r4, #20]
 800a7d0:	444e      	add	r6, r9
 800a7d2:	eba5 0509 	sub.w	r5, r5, r9
 800a7d6:	6026      	str	r6, [r4, #0]
 800a7d8:	60a5      	str	r5, [r4, #8]
 800a7da:	463e      	mov	r6, r7
 800a7dc:	42be      	cmp	r6, r7
 800a7de:	d900      	bls.n	800a7e2 <__ssputs_r+0x72>
 800a7e0:	463e      	mov	r6, r7
 800a7e2:	6820      	ldr	r0, [r4, #0]
 800a7e4:	4632      	mov	r2, r6
 800a7e6:	4641      	mov	r1, r8
 800a7e8:	f000 f9c6 	bl	800ab78 <memmove>
 800a7ec:	68a3      	ldr	r3, [r4, #8]
 800a7ee:	1b9b      	subs	r3, r3, r6
 800a7f0:	60a3      	str	r3, [r4, #8]
 800a7f2:	6823      	ldr	r3, [r4, #0]
 800a7f4:	4433      	add	r3, r6
 800a7f6:	6023      	str	r3, [r4, #0]
 800a7f8:	2000      	movs	r0, #0
 800a7fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7fe:	462a      	mov	r2, r5
 800a800:	f000 fa36 	bl	800ac70 <_realloc_r>
 800a804:	4606      	mov	r6, r0
 800a806:	2800      	cmp	r0, #0
 800a808:	d1e0      	bne.n	800a7cc <__ssputs_r+0x5c>
 800a80a:	6921      	ldr	r1, [r4, #16]
 800a80c:	4650      	mov	r0, sl
 800a80e:	f7ff fb35 	bl	8009e7c <_free_r>
 800a812:	230c      	movs	r3, #12
 800a814:	f8ca 3000 	str.w	r3, [sl]
 800a818:	89a3      	ldrh	r3, [r4, #12]
 800a81a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a81e:	81a3      	strh	r3, [r4, #12]
 800a820:	f04f 30ff 	mov.w	r0, #4294967295
 800a824:	e7e9      	b.n	800a7fa <__ssputs_r+0x8a>
	...

0800a828 <_svfiprintf_r>:
 800a828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a82c:	4698      	mov	r8, r3
 800a82e:	898b      	ldrh	r3, [r1, #12]
 800a830:	061b      	lsls	r3, r3, #24
 800a832:	b09d      	sub	sp, #116	@ 0x74
 800a834:	4607      	mov	r7, r0
 800a836:	460d      	mov	r5, r1
 800a838:	4614      	mov	r4, r2
 800a83a:	d510      	bpl.n	800a85e <_svfiprintf_r+0x36>
 800a83c:	690b      	ldr	r3, [r1, #16]
 800a83e:	b973      	cbnz	r3, 800a85e <_svfiprintf_r+0x36>
 800a840:	2140      	movs	r1, #64	@ 0x40
 800a842:	f7ff fb8f 	bl	8009f64 <_malloc_r>
 800a846:	6028      	str	r0, [r5, #0]
 800a848:	6128      	str	r0, [r5, #16]
 800a84a:	b930      	cbnz	r0, 800a85a <_svfiprintf_r+0x32>
 800a84c:	230c      	movs	r3, #12
 800a84e:	603b      	str	r3, [r7, #0]
 800a850:	f04f 30ff 	mov.w	r0, #4294967295
 800a854:	b01d      	add	sp, #116	@ 0x74
 800a856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a85a:	2340      	movs	r3, #64	@ 0x40
 800a85c:	616b      	str	r3, [r5, #20]
 800a85e:	2300      	movs	r3, #0
 800a860:	9309      	str	r3, [sp, #36]	@ 0x24
 800a862:	2320      	movs	r3, #32
 800a864:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a868:	f8cd 800c 	str.w	r8, [sp, #12]
 800a86c:	2330      	movs	r3, #48	@ 0x30
 800a86e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800aa0c <_svfiprintf_r+0x1e4>
 800a872:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a876:	f04f 0901 	mov.w	r9, #1
 800a87a:	4623      	mov	r3, r4
 800a87c:	469a      	mov	sl, r3
 800a87e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a882:	b10a      	cbz	r2, 800a888 <_svfiprintf_r+0x60>
 800a884:	2a25      	cmp	r2, #37	@ 0x25
 800a886:	d1f9      	bne.n	800a87c <_svfiprintf_r+0x54>
 800a888:	ebba 0b04 	subs.w	fp, sl, r4
 800a88c:	d00b      	beq.n	800a8a6 <_svfiprintf_r+0x7e>
 800a88e:	465b      	mov	r3, fp
 800a890:	4622      	mov	r2, r4
 800a892:	4629      	mov	r1, r5
 800a894:	4638      	mov	r0, r7
 800a896:	f7ff ff6b 	bl	800a770 <__ssputs_r>
 800a89a:	3001      	adds	r0, #1
 800a89c:	f000 80a7 	beq.w	800a9ee <_svfiprintf_r+0x1c6>
 800a8a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8a2:	445a      	add	r2, fp
 800a8a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800a8a6:	f89a 3000 	ldrb.w	r3, [sl]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	f000 809f 	beq.w	800a9ee <_svfiprintf_r+0x1c6>
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	f04f 32ff 	mov.w	r2, #4294967295
 800a8b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a8ba:	f10a 0a01 	add.w	sl, sl, #1
 800a8be:	9304      	str	r3, [sp, #16]
 800a8c0:	9307      	str	r3, [sp, #28]
 800a8c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a8c6:	931a      	str	r3, [sp, #104]	@ 0x68
 800a8c8:	4654      	mov	r4, sl
 800a8ca:	2205      	movs	r2, #5
 800a8cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8d0:	484e      	ldr	r0, [pc, #312]	@ (800aa0c <_svfiprintf_r+0x1e4>)
 800a8d2:	f7f5 fd1d 	bl	8000310 <memchr>
 800a8d6:	9a04      	ldr	r2, [sp, #16]
 800a8d8:	b9d8      	cbnz	r0, 800a912 <_svfiprintf_r+0xea>
 800a8da:	06d0      	lsls	r0, r2, #27
 800a8dc:	bf44      	itt	mi
 800a8de:	2320      	movmi	r3, #32
 800a8e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8e4:	0711      	lsls	r1, r2, #28
 800a8e6:	bf44      	itt	mi
 800a8e8:	232b      	movmi	r3, #43	@ 0x2b
 800a8ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a8ee:	f89a 3000 	ldrb.w	r3, [sl]
 800a8f2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8f4:	d015      	beq.n	800a922 <_svfiprintf_r+0xfa>
 800a8f6:	9a07      	ldr	r2, [sp, #28]
 800a8f8:	4654      	mov	r4, sl
 800a8fa:	2000      	movs	r0, #0
 800a8fc:	f04f 0c0a 	mov.w	ip, #10
 800a900:	4621      	mov	r1, r4
 800a902:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a906:	3b30      	subs	r3, #48	@ 0x30
 800a908:	2b09      	cmp	r3, #9
 800a90a:	d94b      	bls.n	800a9a4 <_svfiprintf_r+0x17c>
 800a90c:	b1b0      	cbz	r0, 800a93c <_svfiprintf_r+0x114>
 800a90e:	9207      	str	r2, [sp, #28]
 800a910:	e014      	b.n	800a93c <_svfiprintf_r+0x114>
 800a912:	eba0 0308 	sub.w	r3, r0, r8
 800a916:	fa09 f303 	lsl.w	r3, r9, r3
 800a91a:	4313      	orrs	r3, r2
 800a91c:	9304      	str	r3, [sp, #16]
 800a91e:	46a2      	mov	sl, r4
 800a920:	e7d2      	b.n	800a8c8 <_svfiprintf_r+0xa0>
 800a922:	9b03      	ldr	r3, [sp, #12]
 800a924:	1d19      	adds	r1, r3, #4
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	9103      	str	r1, [sp, #12]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	bfbb      	ittet	lt
 800a92e:	425b      	neglt	r3, r3
 800a930:	f042 0202 	orrlt.w	r2, r2, #2
 800a934:	9307      	strge	r3, [sp, #28]
 800a936:	9307      	strlt	r3, [sp, #28]
 800a938:	bfb8      	it	lt
 800a93a:	9204      	strlt	r2, [sp, #16]
 800a93c:	7823      	ldrb	r3, [r4, #0]
 800a93e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a940:	d10a      	bne.n	800a958 <_svfiprintf_r+0x130>
 800a942:	7863      	ldrb	r3, [r4, #1]
 800a944:	2b2a      	cmp	r3, #42	@ 0x2a
 800a946:	d132      	bne.n	800a9ae <_svfiprintf_r+0x186>
 800a948:	9b03      	ldr	r3, [sp, #12]
 800a94a:	1d1a      	adds	r2, r3, #4
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	9203      	str	r2, [sp, #12]
 800a950:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a954:	3402      	adds	r4, #2
 800a956:	9305      	str	r3, [sp, #20]
 800a958:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800aa1c <_svfiprintf_r+0x1f4>
 800a95c:	7821      	ldrb	r1, [r4, #0]
 800a95e:	2203      	movs	r2, #3
 800a960:	4650      	mov	r0, sl
 800a962:	f7f5 fcd5 	bl	8000310 <memchr>
 800a966:	b138      	cbz	r0, 800a978 <_svfiprintf_r+0x150>
 800a968:	9b04      	ldr	r3, [sp, #16]
 800a96a:	eba0 000a 	sub.w	r0, r0, sl
 800a96e:	2240      	movs	r2, #64	@ 0x40
 800a970:	4082      	lsls	r2, r0
 800a972:	4313      	orrs	r3, r2
 800a974:	3401      	adds	r4, #1
 800a976:	9304      	str	r3, [sp, #16]
 800a978:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a97c:	4824      	ldr	r0, [pc, #144]	@ (800aa10 <_svfiprintf_r+0x1e8>)
 800a97e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a982:	2206      	movs	r2, #6
 800a984:	f7f5 fcc4 	bl	8000310 <memchr>
 800a988:	2800      	cmp	r0, #0
 800a98a:	d036      	beq.n	800a9fa <_svfiprintf_r+0x1d2>
 800a98c:	4b21      	ldr	r3, [pc, #132]	@ (800aa14 <_svfiprintf_r+0x1ec>)
 800a98e:	bb1b      	cbnz	r3, 800a9d8 <_svfiprintf_r+0x1b0>
 800a990:	9b03      	ldr	r3, [sp, #12]
 800a992:	3307      	adds	r3, #7
 800a994:	f023 0307 	bic.w	r3, r3, #7
 800a998:	3308      	adds	r3, #8
 800a99a:	9303      	str	r3, [sp, #12]
 800a99c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a99e:	4433      	add	r3, r6
 800a9a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9a2:	e76a      	b.n	800a87a <_svfiprintf_r+0x52>
 800a9a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a9a8:	460c      	mov	r4, r1
 800a9aa:	2001      	movs	r0, #1
 800a9ac:	e7a8      	b.n	800a900 <_svfiprintf_r+0xd8>
 800a9ae:	2300      	movs	r3, #0
 800a9b0:	3401      	adds	r4, #1
 800a9b2:	9305      	str	r3, [sp, #20]
 800a9b4:	4619      	mov	r1, r3
 800a9b6:	f04f 0c0a 	mov.w	ip, #10
 800a9ba:	4620      	mov	r0, r4
 800a9bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a9c0:	3a30      	subs	r2, #48	@ 0x30
 800a9c2:	2a09      	cmp	r2, #9
 800a9c4:	d903      	bls.n	800a9ce <_svfiprintf_r+0x1a6>
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d0c6      	beq.n	800a958 <_svfiprintf_r+0x130>
 800a9ca:	9105      	str	r1, [sp, #20]
 800a9cc:	e7c4      	b.n	800a958 <_svfiprintf_r+0x130>
 800a9ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9d2:	4604      	mov	r4, r0
 800a9d4:	2301      	movs	r3, #1
 800a9d6:	e7f0      	b.n	800a9ba <_svfiprintf_r+0x192>
 800a9d8:	ab03      	add	r3, sp, #12
 800a9da:	9300      	str	r3, [sp, #0]
 800a9dc:	462a      	mov	r2, r5
 800a9de:	4b0e      	ldr	r3, [pc, #56]	@ (800aa18 <_svfiprintf_r+0x1f0>)
 800a9e0:	a904      	add	r1, sp, #16
 800a9e2:	4638      	mov	r0, r7
 800a9e4:	f7fd ff00 	bl	80087e8 <_printf_float>
 800a9e8:	1c42      	adds	r2, r0, #1
 800a9ea:	4606      	mov	r6, r0
 800a9ec:	d1d6      	bne.n	800a99c <_svfiprintf_r+0x174>
 800a9ee:	89ab      	ldrh	r3, [r5, #12]
 800a9f0:	065b      	lsls	r3, r3, #25
 800a9f2:	f53f af2d 	bmi.w	800a850 <_svfiprintf_r+0x28>
 800a9f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a9f8:	e72c      	b.n	800a854 <_svfiprintf_r+0x2c>
 800a9fa:	ab03      	add	r3, sp, #12
 800a9fc:	9300      	str	r3, [sp, #0]
 800a9fe:	462a      	mov	r2, r5
 800aa00:	4b05      	ldr	r3, [pc, #20]	@ (800aa18 <_svfiprintf_r+0x1f0>)
 800aa02:	a904      	add	r1, sp, #16
 800aa04:	4638      	mov	r0, r7
 800aa06:	f7fe f977 	bl	8008cf8 <_printf_i>
 800aa0a:	e7ed      	b.n	800a9e8 <_svfiprintf_r+0x1c0>
 800aa0c:	0800b3fe 	.word	0x0800b3fe
 800aa10:	0800b408 	.word	0x0800b408
 800aa14:	080087e9 	.word	0x080087e9
 800aa18:	0800a771 	.word	0x0800a771
 800aa1c:	0800b404 	.word	0x0800b404

0800aa20 <__sflush_r>:
 800aa20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa28:	0716      	lsls	r6, r2, #28
 800aa2a:	4605      	mov	r5, r0
 800aa2c:	460c      	mov	r4, r1
 800aa2e:	d454      	bmi.n	800aada <__sflush_r+0xba>
 800aa30:	684b      	ldr	r3, [r1, #4]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	dc02      	bgt.n	800aa3c <__sflush_r+0x1c>
 800aa36:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	dd48      	ble.n	800aace <__sflush_r+0xae>
 800aa3c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa3e:	2e00      	cmp	r6, #0
 800aa40:	d045      	beq.n	800aace <__sflush_r+0xae>
 800aa42:	2300      	movs	r3, #0
 800aa44:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800aa48:	682f      	ldr	r7, [r5, #0]
 800aa4a:	6a21      	ldr	r1, [r4, #32]
 800aa4c:	602b      	str	r3, [r5, #0]
 800aa4e:	d030      	beq.n	800aab2 <__sflush_r+0x92>
 800aa50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800aa52:	89a3      	ldrh	r3, [r4, #12]
 800aa54:	0759      	lsls	r1, r3, #29
 800aa56:	d505      	bpl.n	800aa64 <__sflush_r+0x44>
 800aa58:	6863      	ldr	r3, [r4, #4]
 800aa5a:	1ad2      	subs	r2, r2, r3
 800aa5c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800aa5e:	b10b      	cbz	r3, 800aa64 <__sflush_r+0x44>
 800aa60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800aa62:	1ad2      	subs	r2, r2, r3
 800aa64:	2300      	movs	r3, #0
 800aa66:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aa68:	6a21      	ldr	r1, [r4, #32]
 800aa6a:	4628      	mov	r0, r5
 800aa6c:	47b0      	blx	r6
 800aa6e:	1c43      	adds	r3, r0, #1
 800aa70:	89a3      	ldrh	r3, [r4, #12]
 800aa72:	d106      	bne.n	800aa82 <__sflush_r+0x62>
 800aa74:	6829      	ldr	r1, [r5, #0]
 800aa76:	291d      	cmp	r1, #29
 800aa78:	d82b      	bhi.n	800aad2 <__sflush_r+0xb2>
 800aa7a:	4a2a      	ldr	r2, [pc, #168]	@ (800ab24 <__sflush_r+0x104>)
 800aa7c:	40ca      	lsrs	r2, r1
 800aa7e:	07d6      	lsls	r6, r2, #31
 800aa80:	d527      	bpl.n	800aad2 <__sflush_r+0xb2>
 800aa82:	2200      	movs	r2, #0
 800aa84:	6062      	str	r2, [r4, #4]
 800aa86:	04d9      	lsls	r1, r3, #19
 800aa88:	6922      	ldr	r2, [r4, #16]
 800aa8a:	6022      	str	r2, [r4, #0]
 800aa8c:	d504      	bpl.n	800aa98 <__sflush_r+0x78>
 800aa8e:	1c42      	adds	r2, r0, #1
 800aa90:	d101      	bne.n	800aa96 <__sflush_r+0x76>
 800aa92:	682b      	ldr	r3, [r5, #0]
 800aa94:	b903      	cbnz	r3, 800aa98 <__sflush_r+0x78>
 800aa96:	6560      	str	r0, [r4, #84]	@ 0x54
 800aa98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa9a:	602f      	str	r7, [r5, #0]
 800aa9c:	b1b9      	cbz	r1, 800aace <__sflush_r+0xae>
 800aa9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aaa2:	4299      	cmp	r1, r3
 800aaa4:	d002      	beq.n	800aaac <__sflush_r+0x8c>
 800aaa6:	4628      	mov	r0, r5
 800aaa8:	f7ff f9e8 	bl	8009e7c <_free_r>
 800aaac:	2300      	movs	r3, #0
 800aaae:	6363      	str	r3, [r4, #52]	@ 0x34
 800aab0:	e00d      	b.n	800aace <__sflush_r+0xae>
 800aab2:	2301      	movs	r3, #1
 800aab4:	4628      	mov	r0, r5
 800aab6:	47b0      	blx	r6
 800aab8:	4602      	mov	r2, r0
 800aaba:	1c50      	adds	r0, r2, #1
 800aabc:	d1c9      	bne.n	800aa52 <__sflush_r+0x32>
 800aabe:	682b      	ldr	r3, [r5, #0]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d0c6      	beq.n	800aa52 <__sflush_r+0x32>
 800aac4:	2b1d      	cmp	r3, #29
 800aac6:	d001      	beq.n	800aacc <__sflush_r+0xac>
 800aac8:	2b16      	cmp	r3, #22
 800aaca:	d11e      	bne.n	800ab0a <__sflush_r+0xea>
 800aacc:	602f      	str	r7, [r5, #0]
 800aace:	2000      	movs	r0, #0
 800aad0:	e022      	b.n	800ab18 <__sflush_r+0xf8>
 800aad2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aad6:	b21b      	sxth	r3, r3
 800aad8:	e01b      	b.n	800ab12 <__sflush_r+0xf2>
 800aada:	690f      	ldr	r7, [r1, #16]
 800aadc:	2f00      	cmp	r7, #0
 800aade:	d0f6      	beq.n	800aace <__sflush_r+0xae>
 800aae0:	0793      	lsls	r3, r2, #30
 800aae2:	680e      	ldr	r6, [r1, #0]
 800aae4:	bf08      	it	eq
 800aae6:	694b      	ldreq	r3, [r1, #20]
 800aae8:	600f      	str	r7, [r1, #0]
 800aaea:	bf18      	it	ne
 800aaec:	2300      	movne	r3, #0
 800aaee:	eba6 0807 	sub.w	r8, r6, r7
 800aaf2:	608b      	str	r3, [r1, #8]
 800aaf4:	f1b8 0f00 	cmp.w	r8, #0
 800aaf8:	dde9      	ble.n	800aace <__sflush_r+0xae>
 800aafa:	6a21      	ldr	r1, [r4, #32]
 800aafc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800aafe:	4643      	mov	r3, r8
 800ab00:	463a      	mov	r2, r7
 800ab02:	4628      	mov	r0, r5
 800ab04:	47b0      	blx	r6
 800ab06:	2800      	cmp	r0, #0
 800ab08:	dc08      	bgt.n	800ab1c <__sflush_r+0xfc>
 800ab0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab12:	81a3      	strh	r3, [r4, #12]
 800ab14:	f04f 30ff 	mov.w	r0, #4294967295
 800ab18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab1c:	4407      	add	r7, r0
 800ab1e:	eba8 0800 	sub.w	r8, r8, r0
 800ab22:	e7e7      	b.n	800aaf4 <__sflush_r+0xd4>
 800ab24:	20400001 	.word	0x20400001

0800ab28 <_fflush_r>:
 800ab28:	b538      	push	{r3, r4, r5, lr}
 800ab2a:	690b      	ldr	r3, [r1, #16]
 800ab2c:	4605      	mov	r5, r0
 800ab2e:	460c      	mov	r4, r1
 800ab30:	b913      	cbnz	r3, 800ab38 <_fflush_r+0x10>
 800ab32:	2500      	movs	r5, #0
 800ab34:	4628      	mov	r0, r5
 800ab36:	bd38      	pop	{r3, r4, r5, pc}
 800ab38:	b118      	cbz	r0, 800ab42 <_fflush_r+0x1a>
 800ab3a:	6a03      	ldr	r3, [r0, #32]
 800ab3c:	b90b      	cbnz	r3, 800ab42 <_fflush_r+0x1a>
 800ab3e:	f7fe fa85 	bl	800904c <__sinit>
 800ab42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d0f3      	beq.n	800ab32 <_fflush_r+0xa>
 800ab4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ab4c:	07d0      	lsls	r0, r2, #31
 800ab4e:	d404      	bmi.n	800ab5a <_fflush_r+0x32>
 800ab50:	0599      	lsls	r1, r3, #22
 800ab52:	d402      	bmi.n	800ab5a <_fflush_r+0x32>
 800ab54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab56:	f7fe fba6 	bl	80092a6 <__retarget_lock_acquire_recursive>
 800ab5a:	4628      	mov	r0, r5
 800ab5c:	4621      	mov	r1, r4
 800ab5e:	f7ff ff5f 	bl	800aa20 <__sflush_r>
 800ab62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab64:	07da      	lsls	r2, r3, #31
 800ab66:	4605      	mov	r5, r0
 800ab68:	d4e4      	bmi.n	800ab34 <_fflush_r+0xc>
 800ab6a:	89a3      	ldrh	r3, [r4, #12]
 800ab6c:	059b      	lsls	r3, r3, #22
 800ab6e:	d4e1      	bmi.n	800ab34 <_fflush_r+0xc>
 800ab70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab72:	f7fe fb99 	bl	80092a8 <__retarget_lock_release_recursive>
 800ab76:	e7dd      	b.n	800ab34 <_fflush_r+0xc>

0800ab78 <memmove>:
 800ab78:	4288      	cmp	r0, r1
 800ab7a:	b510      	push	{r4, lr}
 800ab7c:	eb01 0402 	add.w	r4, r1, r2
 800ab80:	d902      	bls.n	800ab88 <memmove+0x10>
 800ab82:	4284      	cmp	r4, r0
 800ab84:	4623      	mov	r3, r4
 800ab86:	d807      	bhi.n	800ab98 <memmove+0x20>
 800ab88:	1e43      	subs	r3, r0, #1
 800ab8a:	42a1      	cmp	r1, r4
 800ab8c:	d008      	beq.n	800aba0 <memmove+0x28>
 800ab8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab92:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab96:	e7f8      	b.n	800ab8a <memmove+0x12>
 800ab98:	4402      	add	r2, r0
 800ab9a:	4601      	mov	r1, r0
 800ab9c:	428a      	cmp	r2, r1
 800ab9e:	d100      	bne.n	800aba2 <memmove+0x2a>
 800aba0:	bd10      	pop	{r4, pc}
 800aba2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800aba6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800abaa:	e7f7      	b.n	800ab9c <memmove+0x24>

0800abac <_sbrk_r>:
 800abac:	b538      	push	{r3, r4, r5, lr}
 800abae:	4d06      	ldr	r5, [pc, #24]	@ (800abc8 <_sbrk_r+0x1c>)
 800abb0:	2300      	movs	r3, #0
 800abb2:	4604      	mov	r4, r0
 800abb4:	4608      	mov	r0, r1
 800abb6:	602b      	str	r3, [r5, #0]
 800abb8:	f7f6 fb16 	bl	80011e8 <_sbrk>
 800abbc:	1c43      	adds	r3, r0, #1
 800abbe:	d102      	bne.n	800abc6 <_sbrk_r+0x1a>
 800abc0:	682b      	ldr	r3, [r5, #0]
 800abc2:	b103      	cbz	r3, 800abc6 <_sbrk_r+0x1a>
 800abc4:	6023      	str	r3, [r4, #0]
 800abc6:	bd38      	pop	{r3, r4, r5, pc}
 800abc8:	2400044c 	.word	0x2400044c

0800abcc <memcpy>:
 800abcc:	440a      	add	r2, r1
 800abce:	4291      	cmp	r1, r2
 800abd0:	f100 33ff 	add.w	r3, r0, #4294967295
 800abd4:	d100      	bne.n	800abd8 <memcpy+0xc>
 800abd6:	4770      	bx	lr
 800abd8:	b510      	push	{r4, lr}
 800abda:	f811 4b01 	ldrb.w	r4, [r1], #1
 800abde:	f803 4f01 	strb.w	r4, [r3, #1]!
 800abe2:	4291      	cmp	r1, r2
 800abe4:	d1f9      	bne.n	800abda <memcpy+0xe>
 800abe6:	bd10      	pop	{r4, pc}

0800abe8 <__assert_func>:
 800abe8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800abea:	4614      	mov	r4, r2
 800abec:	461a      	mov	r2, r3
 800abee:	4b09      	ldr	r3, [pc, #36]	@ (800ac14 <__assert_func+0x2c>)
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	4605      	mov	r5, r0
 800abf4:	68d8      	ldr	r0, [r3, #12]
 800abf6:	b14c      	cbz	r4, 800ac0c <__assert_func+0x24>
 800abf8:	4b07      	ldr	r3, [pc, #28]	@ (800ac18 <__assert_func+0x30>)
 800abfa:	9100      	str	r1, [sp, #0]
 800abfc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ac00:	4906      	ldr	r1, [pc, #24]	@ (800ac1c <__assert_func+0x34>)
 800ac02:	462b      	mov	r3, r5
 800ac04:	f000 f870 	bl	800ace8 <fiprintf>
 800ac08:	f000 f880 	bl	800ad0c <abort>
 800ac0c:	4b04      	ldr	r3, [pc, #16]	@ (800ac20 <__assert_func+0x38>)
 800ac0e:	461c      	mov	r4, r3
 800ac10:	e7f3      	b.n	800abfa <__assert_func+0x12>
 800ac12:	bf00      	nop
 800ac14:	2400002c 	.word	0x2400002c
 800ac18:	0800b419 	.word	0x0800b419
 800ac1c:	0800b426 	.word	0x0800b426
 800ac20:	0800b454 	.word	0x0800b454

0800ac24 <_calloc_r>:
 800ac24:	b570      	push	{r4, r5, r6, lr}
 800ac26:	fba1 5402 	umull	r5, r4, r1, r2
 800ac2a:	b934      	cbnz	r4, 800ac3a <_calloc_r+0x16>
 800ac2c:	4629      	mov	r1, r5
 800ac2e:	f7ff f999 	bl	8009f64 <_malloc_r>
 800ac32:	4606      	mov	r6, r0
 800ac34:	b928      	cbnz	r0, 800ac42 <_calloc_r+0x1e>
 800ac36:	4630      	mov	r0, r6
 800ac38:	bd70      	pop	{r4, r5, r6, pc}
 800ac3a:	220c      	movs	r2, #12
 800ac3c:	6002      	str	r2, [r0, #0]
 800ac3e:	2600      	movs	r6, #0
 800ac40:	e7f9      	b.n	800ac36 <_calloc_r+0x12>
 800ac42:	462a      	mov	r2, r5
 800ac44:	4621      	mov	r1, r4
 800ac46:	f7fe fab0 	bl	80091aa <memset>
 800ac4a:	e7f4      	b.n	800ac36 <_calloc_r+0x12>

0800ac4c <__ascii_mbtowc>:
 800ac4c:	b082      	sub	sp, #8
 800ac4e:	b901      	cbnz	r1, 800ac52 <__ascii_mbtowc+0x6>
 800ac50:	a901      	add	r1, sp, #4
 800ac52:	b142      	cbz	r2, 800ac66 <__ascii_mbtowc+0x1a>
 800ac54:	b14b      	cbz	r3, 800ac6a <__ascii_mbtowc+0x1e>
 800ac56:	7813      	ldrb	r3, [r2, #0]
 800ac58:	600b      	str	r3, [r1, #0]
 800ac5a:	7812      	ldrb	r2, [r2, #0]
 800ac5c:	1e10      	subs	r0, r2, #0
 800ac5e:	bf18      	it	ne
 800ac60:	2001      	movne	r0, #1
 800ac62:	b002      	add	sp, #8
 800ac64:	4770      	bx	lr
 800ac66:	4610      	mov	r0, r2
 800ac68:	e7fb      	b.n	800ac62 <__ascii_mbtowc+0x16>
 800ac6a:	f06f 0001 	mvn.w	r0, #1
 800ac6e:	e7f8      	b.n	800ac62 <__ascii_mbtowc+0x16>

0800ac70 <_realloc_r>:
 800ac70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac74:	4607      	mov	r7, r0
 800ac76:	4614      	mov	r4, r2
 800ac78:	460d      	mov	r5, r1
 800ac7a:	b921      	cbnz	r1, 800ac86 <_realloc_r+0x16>
 800ac7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac80:	4611      	mov	r1, r2
 800ac82:	f7ff b96f 	b.w	8009f64 <_malloc_r>
 800ac86:	b92a      	cbnz	r2, 800ac94 <_realloc_r+0x24>
 800ac88:	f7ff f8f8 	bl	8009e7c <_free_r>
 800ac8c:	4625      	mov	r5, r4
 800ac8e:	4628      	mov	r0, r5
 800ac90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac94:	f000 f841 	bl	800ad1a <_malloc_usable_size_r>
 800ac98:	4284      	cmp	r4, r0
 800ac9a:	4606      	mov	r6, r0
 800ac9c:	d802      	bhi.n	800aca4 <_realloc_r+0x34>
 800ac9e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aca2:	d8f4      	bhi.n	800ac8e <_realloc_r+0x1e>
 800aca4:	4621      	mov	r1, r4
 800aca6:	4638      	mov	r0, r7
 800aca8:	f7ff f95c 	bl	8009f64 <_malloc_r>
 800acac:	4680      	mov	r8, r0
 800acae:	b908      	cbnz	r0, 800acb4 <_realloc_r+0x44>
 800acb0:	4645      	mov	r5, r8
 800acb2:	e7ec      	b.n	800ac8e <_realloc_r+0x1e>
 800acb4:	42b4      	cmp	r4, r6
 800acb6:	4622      	mov	r2, r4
 800acb8:	4629      	mov	r1, r5
 800acba:	bf28      	it	cs
 800acbc:	4632      	movcs	r2, r6
 800acbe:	f7ff ff85 	bl	800abcc <memcpy>
 800acc2:	4629      	mov	r1, r5
 800acc4:	4638      	mov	r0, r7
 800acc6:	f7ff f8d9 	bl	8009e7c <_free_r>
 800acca:	e7f1      	b.n	800acb0 <_realloc_r+0x40>

0800accc <__ascii_wctomb>:
 800accc:	4603      	mov	r3, r0
 800acce:	4608      	mov	r0, r1
 800acd0:	b141      	cbz	r1, 800ace4 <__ascii_wctomb+0x18>
 800acd2:	2aff      	cmp	r2, #255	@ 0xff
 800acd4:	d904      	bls.n	800ace0 <__ascii_wctomb+0x14>
 800acd6:	228a      	movs	r2, #138	@ 0x8a
 800acd8:	601a      	str	r2, [r3, #0]
 800acda:	f04f 30ff 	mov.w	r0, #4294967295
 800acde:	4770      	bx	lr
 800ace0:	700a      	strb	r2, [r1, #0]
 800ace2:	2001      	movs	r0, #1
 800ace4:	4770      	bx	lr
	...

0800ace8 <fiprintf>:
 800ace8:	b40e      	push	{r1, r2, r3}
 800acea:	b503      	push	{r0, r1, lr}
 800acec:	4601      	mov	r1, r0
 800acee:	ab03      	add	r3, sp, #12
 800acf0:	4805      	ldr	r0, [pc, #20]	@ (800ad08 <fiprintf+0x20>)
 800acf2:	f853 2b04 	ldr.w	r2, [r3], #4
 800acf6:	6800      	ldr	r0, [r0, #0]
 800acf8:	9301      	str	r3, [sp, #4]
 800acfa:	f000 f83f 	bl	800ad7c <_vfiprintf_r>
 800acfe:	b002      	add	sp, #8
 800ad00:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad04:	b003      	add	sp, #12
 800ad06:	4770      	bx	lr
 800ad08:	2400002c 	.word	0x2400002c

0800ad0c <abort>:
 800ad0c:	b508      	push	{r3, lr}
 800ad0e:	2006      	movs	r0, #6
 800ad10:	f000 fa08 	bl	800b124 <raise>
 800ad14:	2001      	movs	r0, #1
 800ad16:	f7f6 fa0a 	bl	800112e <_exit>

0800ad1a <_malloc_usable_size_r>:
 800ad1a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad1e:	1f18      	subs	r0, r3, #4
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	bfbc      	itt	lt
 800ad24:	580b      	ldrlt	r3, [r1, r0]
 800ad26:	18c0      	addlt	r0, r0, r3
 800ad28:	4770      	bx	lr

0800ad2a <__sfputc_r>:
 800ad2a:	6893      	ldr	r3, [r2, #8]
 800ad2c:	3b01      	subs	r3, #1
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	b410      	push	{r4}
 800ad32:	6093      	str	r3, [r2, #8]
 800ad34:	da08      	bge.n	800ad48 <__sfputc_r+0x1e>
 800ad36:	6994      	ldr	r4, [r2, #24]
 800ad38:	42a3      	cmp	r3, r4
 800ad3a:	db01      	blt.n	800ad40 <__sfputc_r+0x16>
 800ad3c:	290a      	cmp	r1, #10
 800ad3e:	d103      	bne.n	800ad48 <__sfputc_r+0x1e>
 800ad40:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad44:	f000 b932 	b.w	800afac <__swbuf_r>
 800ad48:	6813      	ldr	r3, [r2, #0]
 800ad4a:	1c58      	adds	r0, r3, #1
 800ad4c:	6010      	str	r0, [r2, #0]
 800ad4e:	7019      	strb	r1, [r3, #0]
 800ad50:	4608      	mov	r0, r1
 800ad52:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ad56:	4770      	bx	lr

0800ad58 <__sfputs_r>:
 800ad58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad5a:	4606      	mov	r6, r0
 800ad5c:	460f      	mov	r7, r1
 800ad5e:	4614      	mov	r4, r2
 800ad60:	18d5      	adds	r5, r2, r3
 800ad62:	42ac      	cmp	r4, r5
 800ad64:	d101      	bne.n	800ad6a <__sfputs_r+0x12>
 800ad66:	2000      	movs	r0, #0
 800ad68:	e007      	b.n	800ad7a <__sfputs_r+0x22>
 800ad6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad6e:	463a      	mov	r2, r7
 800ad70:	4630      	mov	r0, r6
 800ad72:	f7ff ffda 	bl	800ad2a <__sfputc_r>
 800ad76:	1c43      	adds	r3, r0, #1
 800ad78:	d1f3      	bne.n	800ad62 <__sfputs_r+0xa>
 800ad7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ad7c <_vfiprintf_r>:
 800ad7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad80:	460d      	mov	r5, r1
 800ad82:	b09d      	sub	sp, #116	@ 0x74
 800ad84:	4614      	mov	r4, r2
 800ad86:	4698      	mov	r8, r3
 800ad88:	4606      	mov	r6, r0
 800ad8a:	b118      	cbz	r0, 800ad94 <_vfiprintf_r+0x18>
 800ad8c:	6a03      	ldr	r3, [r0, #32]
 800ad8e:	b90b      	cbnz	r3, 800ad94 <_vfiprintf_r+0x18>
 800ad90:	f7fe f95c 	bl	800904c <__sinit>
 800ad94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ad96:	07d9      	lsls	r1, r3, #31
 800ad98:	d405      	bmi.n	800ada6 <_vfiprintf_r+0x2a>
 800ad9a:	89ab      	ldrh	r3, [r5, #12]
 800ad9c:	059a      	lsls	r2, r3, #22
 800ad9e:	d402      	bmi.n	800ada6 <_vfiprintf_r+0x2a>
 800ada0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ada2:	f7fe fa80 	bl	80092a6 <__retarget_lock_acquire_recursive>
 800ada6:	89ab      	ldrh	r3, [r5, #12]
 800ada8:	071b      	lsls	r3, r3, #28
 800adaa:	d501      	bpl.n	800adb0 <_vfiprintf_r+0x34>
 800adac:	692b      	ldr	r3, [r5, #16]
 800adae:	b99b      	cbnz	r3, 800add8 <_vfiprintf_r+0x5c>
 800adb0:	4629      	mov	r1, r5
 800adb2:	4630      	mov	r0, r6
 800adb4:	f000 f938 	bl	800b028 <__swsetup_r>
 800adb8:	b170      	cbz	r0, 800add8 <_vfiprintf_r+0x5c>
 800adba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800adbc:	07dc      	lsls	r4, r3, #31
 800adbe:	d504      	bpl.n	800adca <_vfiprintf_r+0x4e>
 800adc0:	f04f 30ff 	mov.w	r0, #4294967295
 800adc4:	b01d      	add	sp, #116	@ 0x74
 800adc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adca:	89ab      	ldrh	r3, [r5, #12]
 800adcc:	0598      	lsls	r0, r3, #22
 800adce:	d4f7      	bmi.n	800adc0 <_vfiprintf_r+0x44>
 800add0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800add2:	f7fe fa69 	bl	80092a8 <__retarget_lock_release_recursive>
 800add6:	e7f3      	b.n	800adc0 <_vfiprintf_r+0x44>
 800add8:	2300      	movs	r3, #0
 800adda:	9309      	str	r3, [sp, #36]	@ 0x24
 800addc:	2320      	movs	r3, #32
 800adde:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ade2:	f8cd 800c 	str.w	r8, [sp, #12]
 800ade6:	2330      	movs	r3, #48	@ 0x30
 800ade8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800af98 <_vfiprintf_r+0x21c>
 800adec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800adf0:	f04f 0901 	mov.w	r9, #1
 800adf4:	4623      	mov	r3, r4
 800adf6:	469a      	mov	sl, r3
 800adf8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800adfc:	b10a      	cbz	r2, 800ae02 <_vfiprintf_r+0x86>
 800adfe:	2a25      	cmp	r2, #37	@ 0x25
 800ae00:	d1f9      	bne.n	800adf6 <_vfiprintf_r+0x7a>
 800ae02:	ebba 0b04 	subs.w	fp, sl, r4
 800ae06:	d00b      	beq.n	800ae20 <_vfiprintf_r+0xa4>
 800ae08:	465b      	mov	r3, fp
 800ae0a:	4622      	mov	r2, r4
 800ae0c:	4629      	mov	r1, r5
 800ae0e:	4630      	mov	r0, r6
 800ae10:	f7ff ffa2 	bl	800ad58 <__sfputs_r>
 800ae14:	3001      	adds	r0, #1
 800ae16:	f000 80a7 	beq.w	800af68 <_vfiprintf_r+0x1ec>
 800ae1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae1c:	445a      	add	r2, fp
 800ae1e:	9209      	str	r2, [sp, #36]	@ 0x24
 800ae20:	f89a 3000 	ldrb.w	r3, [sl]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	f000 809f 	beq.w	800af68 <_vfiprintf_r+0x1ec>
 800ae2a:	2300      	movs	r3, #0
 800ae2c:	f04f 32ff 	mov.w	r2, #4294967295
 800ae30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ae34:	f10a 0a01 	add.w	sl, sl, #1
 800ae38:	9304      	str	r3, [sp, #16]
 800ae3a:	9307      	str	r3, [sp, #28]
 800ae3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ae40:	931a      	str	r3, [sp, #104]	@ 0x68
 800ae42:	4654      	mov	r4, sl
 800ae44:	2205      	movs	r2, #5
 800ae46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae4a:	4853      	ldr	r0, [pc, #332]	@ (800af98 <_vfiprintf_r+0x21c>)
 800ae4c:	f7f5 fa60 	bl	8000310 <memchr>
 800ae50:	9a04      	ldr	r2, [sp, #16]
 800ae52:	b9d8      	cbnz	r0, 800ae8c <_vfiprintf_r+0x110>
 800ae54:	06d1      	lsls	r1, r2, #27
 800ae56:	bf44      	itt	mi
 800ae58:	2320      	movmi	r3, #32
 800ae5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae5e:	0713      	lsls	r3, r2, #28
 800ae60:	bf44      	itt	mi
 800ae62:	232b      	movmi	r3, #43	@ 0x2b
 800ae64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ae68:	f89a 3000 	ldrb.w	r3, [sl]
 800ae6c:	2b2a      	cmp	r3, #42	@ 0x2a
 800ae6e:	d015      	beq.n	800ae9c <_vfiprintf_r+0x120>
 800ae70:	9a07      	ldr	r2, [sp, #28]
 800ae72:	4654      	mov	r4, sl
 800ae74:	2000      	movs	r0, #0
 800ae76:	f04f 0c0a 	mov.w	ip, #10
 800ae7a:	4621      	mov	r1, r4
 800ae7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ae80:	3b30      	subs	r3, #48	@ 0x30
 800ae82:	2b09      	cmp	r3, #9
 800ae84:	d94b      	bls.n	800af1e <_vfiprintf_r+0x1a2>
 800ae86:	b1b0      	cbz	r0, 800aeb6 <_vfiprintf_r+0x13a>
 800ae88:	9207      	str	r2, [sp, #28]
 800ae8a:	e014      	b.n	800aeb6 <_vfiprintf_r+0x13a>
 800ae8c:	eba0 0308 	sub.w	r3, r0, r8
 800ae90:	fa09 f303 	lsl.w	r3, r9, r3
 800ae94:	4313      	orrs	r3, r2
 800ae96:	9304      	str	r3, [sp, #16]
 800ae98:	46a2      	mov	sl, r4
 800ae9a:	e7d2      	b.n	800ae42 <_vfiprintf_r+0xc6>
 800ae9c:	9b03      	ldr	r3, [sp, #12]
 800ae9e:	1d19      	adds	r1, r3, #4
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	9103      	str	r1, [sp, #12]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	bfbb      	ittet	lt
 800aea8:	425b      	neglt	r3, r3
 800aeaa:	f042 0202 	orrlt.w	r2, r2, #2
 800aeae:	9307      	strge	r3, [sp, #28]
 800aeb0:	9307      	strlt	r3, [sp, #28]
 800aeb2:	bfb8      	it	lt
 800aeb4:	9204      	strlt	r2, [sp, #16]
 800aeb6:	7823      	ldrb	r3, [r4, #0]
 800aeb8:	2b2e      	cmp	r3, #46	@ 0x2e
 800aeba:	d10a      	bne.n	800aed2 <_vfiprintf_r+0x156>
 800aebc:	7863      	ldrb	r3, [r4, #1]
 800aebe:	2b2a      	cmp	r3, #42	@ 0x2a
 800aec0:	d132      	bne.n	800af28 <_vfiprintf_r+0x1ac>
 800aec2:	9b03      	ldr	r3, [sp, #12]
 800aec4:	1d1a      	adds	r2, r3, #4
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	9203      	str	r2, [sp, #12]
 800aeca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aece:	3402      	adds	r4, #2
 800aed0:	9305      	str	r3, [sp, #20]
 800aed2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800afa8 <_vfiprintf_r+0x22c>
 800aed6:	7821      	ldrb	r1, [r4, #0]
 800aed8:	2203      	movs	r2, #3
 800aeda:	4650      	mov	r0, sl
 800aedc:	f7f5 fa18 	bl	8000310 <memchr>
 800aee0:	b138      	cbz	r0, 800aef2 <_vfiprintf_r+0x176>
 800aee2:	9b04      	ldr	r3, [sp, #16]
 800aee4:	eba0 000a 	sub.w	r0, r0, sl
 800aee8:	2240      	movs	r2, #64	@ 0x40
 800aeea:	4082      	lsls	r2, r0
 800aeec:	4313      	orrs	r3, r2
 800aeee:	3401      	adds	r4, #1
 800aef0:	9304      	str	r3, [sp, #16]
 800aef2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aef6:	4829      	ldr	r0, [pc, #164]	@ (800af9c <_vfiprintf_r+0x220>)
 800aef8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aefc:	2206      	movs	r2, #6
 800aefe:	f7f5 fa07 	bl	8000310 <memchr>
 800af02:	2800      	cmp	r0, #0
 800af04:	d03f      	beq.n	800af86 <_vfiprintf_r+0x20a>
 800af06:	4b26      	ldr	r3, [pc, #152]	@ (800afa0 <_vfiprintf_r+0x224>)
 800af08:	bb1b      	cbnz	r3, 800af52 <_vfiprintf_r+0x1d6>
 800af0a:	9b03      	ldr	r3, [sp, #12]
 800af0c:	3307      	adds	r3, #7
 800af0e:	f023 0307 	bic.w	r3, r3, #7
 800af12:	3308      	adds	r3, #8
 800af14:	9303      	str	r3, [sp, #12]
 800af16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af18:	443b      	add	r3, r7
 800af1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800af1c:	e76a      	b.n	800adf4 <_vfiprintf_r+0x78>
 800af1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800af22:	460c      	mov	r4, r1
 800af24:	2001      	movs	r0, #1
 800af26:	e7a8      	b.n	800ae7a <_vfiprintf_r+0xfe>
 800af28:	2300      	movs	r3, #0
 800af2a:	3401      	adds	r4, #1
 800af2c:	9305      	str	r3, [sp, #20]
 800af2e:	4619      	mov	r1, r3
 800af30:	f04f 0c0a 	mov.w	ip, #10
 800af34:	4620      	mov	r0, r4
 800af36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800af3a:	3a30      	subs	r2, #48	@ 0x30
 800af3c:	2a09      	cmp	r2, #9
 800af3e:	d903      	bls.n	800af48 <_vfiprintf_r+0x1cc>
 800af40:	2b00      	cmp	r3, #0
 800af42:	d0c6      	beq.n	800aed2 <_vfiprintf_r+0x156>
 800af44:	9105      	str	r1, [sp, #20]
 800af46:	e7c4      	b.n	800aed2 <_vfiprintf_r+0x156>
 800af48:	fb0c 2101 	mla	r1, ip, r1, r2
 800af4c:	4604      	mov	r4, r0
 800af4e:	2301      	movs	r3, #1
 800af50:	e7f0      	b.n	800af34 <_vfiprintf_r+0x1b8>
 800af52:	ab03      	add	r3, sp, #12
 800af54:	9300      	str	r3, [sp, #0]
 800af56:	462a      	mov	r2, r5
 800af58:	4b12      	ldr	r3, [pc, #72]	@ (800afa4 <_vfiprintf_r+0x228>)
 800af5a:	a904      	add	r1, sp, #16
 800af5c:	4630      	mov	r0, r6
 800af5e:	f7fd fc43 	bl	80087e8 <_printf_float>
 800af62:	4607      	mov	r7, r0
 800af64:	1c78      	adds	r0, r7, #1
 800af66:	d1d6      	bne.n	800af16 <_vfiprintf_r+0x19a>
 800af68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800af6a:	07d9      	lsls	r1, r3, #31
 800af6c:	d405      	bmi.n	800af7a <_vfiprintf_r+0x1fe>
 800af6e:	89ab      	ldrh	r3, [r5, #12]
 800af70:	059a      	lsls	r2, r3, #22
 800af72:	d402      	bmi.n	800af7a <_vfiprintf_r+0x1fe>
 800af74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800af76:	f7fe f997 	bl	80092a8 <__retarget_lock_release_recursive>
 800af7a:	89ab      	ldrh	r3, [r5, #12]
 800af7c:	065b      	lsls	r3, r3, #25
 800af7e:	f53f af1f 	bmi.w	800adc0 <_vfiprintf_r+0x44>
 800af82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800af84:	e71e      	b.n	800adc4 <_vfiprintf_r+0x48>
 800af86:	ab03      	add	r3, sp, #12
 800af88:	9300      	str	r3, [sp, #0]
 800af8a:	462a      	mov	r2, r5
 800af8c:	4b05      	ldr	r3, [pc, #20]	@ (800afa4 <_vfiprintf_r+0x228>)
 800af8e:	a904      	add	r1, sp, #16
 800af90:	4630      	mov	r0, r6
 800af92:	f7fd feb1 	bl	8008cf8 <_printf_i>
 800af96:	e7e4      	b.n	800af62 <_vfiprintf_r+0x1e6>
 800af98:	0800b3fe 	.word	0x0800b3fe
 800af9c:	0800b408 	.word	0x0800b408
 800afa0:	080087e9 	.word	0x080087e9
 800afa4:	0800ad59 	.word	0x0800ad59
 800afa8:	0800b404 	.word	0x0800b404

0800afac <__swbuf_r>:
 800afac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afae:	460e      	mov	r6, r1
 800afb0:	4614      	mov	r4, r2
 800afb2:	4605      	mov	r5, r0
 800afb4:	b118      	cbz	r0, 800afbe <__swbuf_r+0x12>
 800afb6:	6a03      	ldr	r3, [r0, #32]
 800afb8:	b90b      	cbnz	r3, 800afbe <__swbuf_r+0x12>
 800afba:	f7fe f847 	bl	800904c <__sinit>
 800afbe:	69a3      	ldr	r3, [r4, #24]
 800afc0:	60a3      	str	r3, [r4, #8]
 800afc2:	89a3      	ldrh	r3, [r4, #12]
 800afc4:	071a      	lsls	r2, r3, #28
 800afc6:	d501      	bpl.n	800afcc <__swbuf_r+0x20>
 800afc8:	6923      	ldr	r3, [r4, #16]
 800afca:	b943      	cbnz	r3, 800afde <__swbuf_r+0x32>
 800afcc:	4621      	mov	r1, r4
 800afce:	4628      	mov	r0, r5
 800afd0:	f000 f82a 	bl	800b028 <__swsetup_r>
 800afd4:	b118      	cbz	r0, 800afde <__swbuf_r+0x32>
 800afd6:	f04f 37ff 	mov.w	r7, #4294967295
 800afda:	4638      	mov	r0, r7
 800afdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800afde:	6823      	ldr	r3, [r4, #0]
 800afe0:	6922      	ldr	r2, [r4, #16]
 800afe2:	1a98      	subs	r0, r3, r2
 800afe4:	6963      	ldr	r3, [r4, #20]
 800afe6:	b2f6      	uxtb	r6, r6
 800afe8:	4283      	cmp	r3, r0
 800afea:	4637      	mov	r7, r6
 800afec:	dc05      	bgt.n	800affa <__swbuf_r+0x4e>
 800afee:	4621      	mov	r1, r4
 800aff0:	4628      	mov	r0, r5
 800aff2:	f7ff fd99 	bl	800ab28 <_fflush_r>
 800aff6:	2800      	cmp	r0, #0
 800aff8:	d1ed      	bne.n	800afd6 <__swbuf_r+0x2a>
 800affa:	68a3      	ldr	r3, [r4, #8]
 800affc:	3b01      	subs	r3, #1
 800affe:	60a3      	str	r3, [r4, #8]
 800b000:	6823      	ldr	r3, [r4, #0]
 800b002:	1c5a      	adds	r2, r3, #1
 800b004:	6022      	str	r2, [r4, #0]
 800b006:	701e      	strb	r6, [r3, #0]
 800b008:	6962      	ldr	r2, [r4, #20]
 800b00a:	1c43      	adds	r3, r0, #1
 800b00c:	429a      	cmp	r2, r3
 800b00e:	d004      	beq.n	800b01a <__swbuf_r+0x6e>
 800b010:	89a3      	ldrh	r3, [r4, #12]
 800b012:	07db      	lsls	r3, r3, #31
 800b014:	d5e1      	bpl.n	800afda <__swbuf_r+0x2e>
 800b016:	2e0a      	cmp	r6, #10
 800b018:	d1df      	bne.n	800afda <__swbuf_r+0x2e>
 800b01a:	4621      	mov	r1, r4
 800b01c:	4628      	mov	r0, r5
 800b01e:	f7ff fd83 	bl	800ab28 <_fflush_r>
 800b022:	2800      	cmp	r0, #0
 800b024:	d0d9      	beq.n	800afda <__swbuf_r+0x2e>
 800b026:	e7d6      	b.n	800afd6 <__swbuf_r+0x2a>

0800b028 <__swsetup_r>:
 800b028:	b538      	push	{r3, r4, r5, lr}
 800b02a:	4b29      	ldr	r3, [pc, #164]	@ (800b0d0 <__swsetup_r+0xa8>)
 800b02c:	4605      	mov	r5, r0
 800b02e:	6818      	ldr	r0, [r3, #0]
 800b030:	460c      	mov	r4, r1
 800b032:	b118      	cbz	r0, 800b03c <__swsetup_r+0x14>
 800b034:	6a03      	ldr	r3, [r0, #32]
 800b036:	b90b      	cbnz	r3, 800b03c <__swsetup_r+0x14>
 800b038:	f7fe f808 	bl	800904c <__sinit>
 800b03c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b040:	0719      	lsls	r1, r3, #28
 800b042:	d422      	bmi.n	800b08a <__swsetup_r+0x62>
 800b044:	06da      	lsls	r2, r3, #27
 800b046:	d407      	bmi.n	800b058 <__swsetup_r+0x30>
 800b048:	2209      	movs	r2, #9
 800b04a:	602a      	str	r2, [r5, #0]
 800b04c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b050:	81a3      	strh	r3, [r4, #12]
 800b052:	f04f 30ff 	mov.w	r0, #4294967295
 800b056:	e033      	b.n	800b0c0 <__swsetup_r+0x98>
 800b058:	0758      	lsls	r0, r3, #29
 800b05a:	d512      	bpl.n	800b082 <__swsetup_r+0x5a>
 800b05c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b05e:	b141      	cbz	r1, 800b072 <__swsetup_r+0x4a>
 800b060:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b064:	4299      	cmp	r1, r3
 800b066:	d002      	beq.n	800b06e <__swsetup_r+0x46>
 800b068:	4628      	mov	r0, r5
 800b06a:	f7fe ff07 	bl	8009e7c <_free_r>
 800b06e:	2300      	movs	r3, #0
 800b070:	6363      	str	r3, [r4, #52]	@ 0x34
 800b072:	89a3      	ldrh	r3, [r4, #12]
 800b074:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b078:	81a3      	strh	r3, [r4, #12]
 800b07a:	2300      	movs	r3, #0
 800b07c:	6063      	str	r3, [r4, #4]
 800b07e:	6923      	ldr	r3, [r4, #16]
 800b080:	6023      	str	r3, [r4, #0]
 800b082:	89a3      	ldrh	r3, [r4, #12]
 800b084:	f043 0308 	orr.w	r3, r3, #8
 800b088:	81a3      	strh	r3, [r4, #12]
 800b08a:	6923      	ldr	r3, [r4, #16]
 800b08c:	b94b      	cbnz	r3, 800b0a2 <__swsetup_r+0x7a>
 800b08e:	89a3      	ldrh	r3, [r4, #12]
 800b090:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b094:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b098:	d003      	beq.n	800b0a2 <__swsetup_r+0x7a>
 800b09a:	4621      	mov	r1, r4
 800b09c:	4628      	mov	r0, r5
 800b09e:	f000 f883 	bl	800b1a8 <__smakebuf_r>
 800b0a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0a6:	f013 0201 	ands.w	r2, r3, #1
 800b0aa:	d00a      	beq.n	800b0c2 <__swsetup_r+0x9a>
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	60a2      	str	r2, [r4, #8]
 800b0b0:	6962      	ldr	r2, [r4, #20]
 800b0b2:	4252      	negs	r2, r2
 800b0b4:	61a2      	str	r2, [r4, #24]
 800b0b6:	6922      	ldr	r2, [r4, #16]
 800b0b8:	b942      	cbnz	r2, 800b0cc <__swsetup_r+0xa4>
 800b0ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b0be:	d1c5      	bne.n	800b04c <__swsetup_r+0x24>
 800b0c0:	bd38      	pop	{r3, r4, r5, pc}
 800b0c2:	0799      	lsls	r1, r3, #30
 800b0c4:	bf58      	it	pl
 800b0c6:	6962      	ldrpl	r2, [r4, #20]
 800b0c8:	60a2      	str	r2, [r4, #8]
 800b0ca:	e7f4      	b.n	800b0b6 <__swsetup_r+0x8e>
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	e7f7      	b.n	800b0c0 <__swsetup_r+0x98>
 800b0d0:	2400002c 	.word	0x2400002c

0800b0d4 <_raise_r>:
 800b0d4:	291f      	cmp	r1, #31
 800b0d6:	b538      	push	{r3, r4, r5, lr}
 800b0d8:	4605      	mov	r5, r0
 800b0da:	460c      	mov	r4, r1
 800b0dc:	d904      	bls.n	800b0e8 <_raise_r+0x14>
 800b0de:	2316      	movs	r3, #22
 800b0e0:	6003      	str	r3, [r0, #0]
 800b0e2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0e6:	bd38      	pop	{r3, r4, r5, pc}
 800b0e8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b0ea:	b112      	cbz	r2, 800b0f2 <_raise_r+0x1e>
 800b0ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b0f0:	b94b      	cbnz	r3, 800b106 <_raise_r+0x32>
 800b0f2:	4628      	mov	r0, r5
 800b0f4:	f000 f830 	bl	800b158 <_getpid_r>
 800b0f8:	4622      	mov	r2, r4
 800b0fa:	4601      	mov	r1, r0
 800b0fc:	4628      	mov	r0, r5
 800b0fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b102:	f000 b817 	b.w	800b134 <_kill_r>
 800b106:	2b01      	cmp	r3, #1
 800b108:	d00a      	beq.n	800b120 <_raise_r+0x4c>
 800b10a:	1c59      	adds	r1, r3, #1
 800b10c:	d103      	bne.n	800b116 <_raise_r+0x42>
 800b10e:	2316      	movs	r3, #22
 800b110:	6003      	str	r3, [r0, #0]
 800b112:	2001      	movs	r0, #1
 800b114:	e7e7      	b.n	800b0e6 <_raise_r+0x12>
 800b116:	2100      	movs	r1, #0
 800b118:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b11c:	4620      	mov	r0, r4
 800b11e:	4798      	blx	r3
 800b120:	2000      	movs	r0, #0
 800b122:	e7e0      	b.n	800b0e6 <_raise_r+0x12>

0800b124 <raise>:
 800b124:	4b02      	ldr	r3, [pc, #8]	@ (800b130 <raise+0xc>)
 800b126:	4601      	mov	r1, r0
 800b128:	6818      	ldr	r0, [r3, #0]
 800b12a:	f7ff bfd3 	b.w	800b0d4 <_raise_r>
 800b12e:	bf00      	nop
 800b130:	2400002c 	.word	0x2400002c

0800b134 <_kill_r>:
 800b134:	b538      	push	{r3, r4, r5, lr}
 800b136:	4d07      	ldr	r5, [pc, #28]	@ (800b154 <_kill_r+0x20>)
 800b138:	2300      	movs	r3, #0
 800b13a:	4604      	mov	r4, r0
 800b13c:	4608      	mov	r0, r1
 800b13e:	4611      	mov	r1, r2
 800b140:	602b      	str	r3, [r5, #0]
 800b142:	f7f5 ffe4 	bl	800110e <_kill>
 800b146:	1c43      	adds	r3, r0, #1
 800b148:	d102      	bne.n	800b150 <_kill_r+0x1c>
 800b14a:	682b      	ldr	r3, [r5, #0]
 800b14c:	b103      	cbz	r3, 800b150 <_kill_r+0x1c>
 800b14e:	6023      	str	r3, [r4, #0]
 800b150:	bd38      	pop	{r3, r4, r5, pc}
 800b152:	bf00      	nop
 800b154:	2400044c 	.word	0x2400044c

0800b158 <_getpid_r>:
 800b158:	f7f5 bfd1 	b.w	80010fe <_getpid>

0800b15c <__swhatbuf_r>:
 800b15c:	b570      	push	{r4, r5, r6, lr}
 800b15e:	460c      	mov	r4, r1
 800b160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b164:	2900      	cmp	r1, #0
 800b166:	b096      	sub	sp, #88	@ 0x58
 800b168:	4615      	mov	r5, r2
 800b16a:	461e      	mov	r6, r3
 800b16c:	da0d      	bge.n	800b18a <__swhatbuf_r+0x2e>
 800b16e:	89a3      	ldrh	r3, [r4, #12]
 800b170:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b174:	f04f 0100 	mov.w	r1, #0
 800b178:	bf14      	ite	ne
 800b17a:	2340      	movne	r3, #64	@ 0x40
 800b17c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b180:	2000      	movs	r0, #0
 800b182:	6031      	str	r1, [r6, #0]
 800b184:	602b      	str	r3, [r5, #0]
 800b186:	b016      	add	sp, #88	@ 0x58
 800b188:	bd70      	pop	{r4, r5, r6, pc}
 800b18a:	466a      	mov	r2, sp
 800b18c:	f000 f848 	bl	800b220 <_fstat_r>
 800b190:	2800      	cmp	r0, #0
 800b192:	dbec      	blt.n	800b16e <__swhatbuf_r+0x12>
 800b194:	9901      	ldr	r1, [sp, #4]
 800b196:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b19a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b19e:	4259      	negs	r1, r3
 800b1a0:	4159      	adcs	r1, r3
 800b1a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b1a6:	e7eb      	b.n	800b180 <__swhatbuf_r+0x24>

0800b1a8 <__smakebuf_r>:
 800b1a8:	898b      	ldrh	r3, [r1, #12]
 800b1aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b1ac:	079d      	lsls	r5, r3, #30
 800b1ae:	4606      	mov	r6, r0
 800b1b0:	460c      	mov	r4, r1
 800b1b2:	d507      	bpl.n	800b1c4 <__smakebuf_r+0x1c>
 800b1b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b1b8:	6023      	str	r3, [r4, #0]
 800b1ba:	6123      	str	r3, [r4, #16]
 800b1bc:	2301      	movs	r3, #1
 800b1be:	6163      	str	r3, [r4, #20]
 800b1c0:	b003      	add	sp, #12
 800b1c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b1c4:	ab01      	add	r3, sp, #4
 800b1c6:	466a      	mov	r2, sp
 800b1c8:	f7ff ffc8 	bl	800b15c <__swhatbuf_r>
 800b1cc:	9f00      	ldr	r7, [sp, #0]
 800b1ce:	4605      	mov	r5, r0
 800b1d0:	4639      	mov	r1, r7
 800b1d2:	4630      	mov	r0, r6
 800b1d4:	f7fe fec6 	bl	8009f64 <_malloc_r>
 800b1d8:	b948      	cbnz	r0, 800b1ee <__smakebuf_r+0x46>
 800b1da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1de:	059a      	lsls	r2, r3, #22
 800b1e0:	d4ee      	bmi.n	800b1c0 <__smakebuf_r+0x18>
 800b1e2:	f023 0303 	bic.w	r3, r3, #3
 800b1e6:	f043 0302 	orr.w	r3, r3, #2
 800b1ea:	81a3      	strh	r3, [r4, #12]
 800b1ec:	e7e2      	b.n	800b1b4 <__smakebuf_r+0xc>
 800b1ee:	89a3      	ldrh	r3, [r4, #12]
 800b1f0:	6020      	str	r0, [r4, #0]
 800b1f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1f6:	81a3      	strh	r3, [r4, #12]
 800b1f8:	9b01      	ldr	r3, [sp, #4]
 800b1fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b1fe:	b15b      	cbz	r3, 800b218 <__smakebuf_r+0x70>
 800b200:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b204:	4630      	mov	r0, r6
 800b206:	f000 f81d 	bl	800b244 <_isatty_r>
 800b20a:	b128      	cbz	r0, 800b218 <__smakebuf_r+0x70>
 800b20c:	89a3      	ldrh	r3, [r4, #12]
 800b20e:	f023 0303 	bic.w	r3, r3, #3
 800b212:	f043 0301 	orr.w	r3, r3, #1
 800b216:	81a3      	strh	r3, [r4, #12]
 800b218:	89a3      	ldrh	r3, [r4, #12]
 800b21a:	431d      	orrs	r5, r3
 800b21c:	81a5      	strh	r5, [r4, #12]
 800b21e:	e7cf      	b.n	800b1c0 <__smakebuf_r+0x18>

0800b220 <_fstat_r>:
 800b220:	b538      	push	{r3, r4, r5, lr}
 800b222:	4d07      	ldr	r5, [pc, #28]	@ (800b240 <_fstat_r+0x20>)
 800b224:	2300      	movs	r3, #0
 800b226:	4604      	mov	r4, r0
 800b228:	4608      	mov	r0, r1
 800b22a:	4611      	mov	r1, r2
 800b22c:	602b      	str	r3, [r5, #0]
 800b22e:	f7f5 ffb2 	bl	8001196 <_fstat>
 800b232:	1c43      	adds	r3, r0, #1
 800b234:	d102      	bne.n	800b23c <_fstat_r+0x1c>
 800b236:	682b      	ldr	r3, [r5, #0]
 800b238:	b103      	cbz	r3, 800b23c <_fstat_r+0x1c>
 800b23a:	6023      	str	r3, [r4, #0]
 800b23c:	bd38      	pop	{r3, r4, r5, pc}
 800b23e:	bf00      	nop
 800b240:	2400044c 	.word	0x2400044c

0800b244 <_isatty_r>:
 800b244:	b538      	push	{r3, r4, r5, lr}
 800b246:	4d06      	ldr	r5, [pc, #24]	@ (800b260 <_isatty_r+0x1c>)
 800b248:	2300      	movs	r3, #0
 800b24a:	4604      	mov	r4, r0
 800b24c:	4608      	mov	r0, r1
 800b24e:	602b      	str	r3, [r5, #0]
 800b250:	f7f5 ffb1 	bl	80011b6 <_isatty>
 800b254:	1c43      	adds	r3, r0, #1
 800b256:	d102      	bne.n	800b25e <_isatty_r+0x1a>
 800b258:	682b      	ldr	r3, [r5, #0]
 800b25a:	b103      	cbz	r3, 800b25e <_isatty_r+0x1a>
 800b25c:	6023      	str	r3, [r4, #0]
 800b25e:	bd38      	pop	{r3, r4, r5, pc}
 800b260:	2400044c 	.word	0x2400044c

0800b264 <_init>:
 800b264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b266:	bf00      	nop
 800b268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b26a:	bc08      	pop	{r3}
 800b26c:	469e      	mov	lr, r3
 800b26e:	4770      	bx	lr

0800b270 <_fini>:
 800b270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b272:	bf00      	nop
 800b274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b276:	bc08      	pop	{r3}
 800b278:	469e      	mov	lr, r3
 800b27a:	4770      	bx	lr
