
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v' to AST representation.
Generating RTLIL representation for module `\shift_register_unit_18_18'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: shift_register_unit_18_18
Automatically selected shift_register_unit_18_18 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \shift_register_unit_18_18

2.3. Analyzing design hierarchy..
Top module:  \shift_register_unit_18_18
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1 in module shift_register_unit_18_18.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
     1/18: $0\shift_registers_17[17:0]
     2/18: $0\shift_registers_16[17:0]
     3/18: $0\shift_registers_15[17:0]
     4/18: $0\shift_registers_14[17:0]
     5/18: $0\shift_registers_13[17:0]
     6/18: $0\shift_registers_12[17:0]
     7/18: $0\shift_registers_11[17:0]
     8/18: $0\shift_registers_10[17:0]
     9/18: $0\shift_registers_9[17:0]
    10/18: $0\shift_registers_8[17:0]
    11/18: $0\shift_registers_7[17:0]
    12/18: $0\shift_registers_6[17:0]
    13/18: $0\shift_registers_5[17:0]
    14/18: $0\shift_registers_4[17:0]
    15/18: $0\shift_registers_3[17:0]
    16/18: $0\shift_registers_2[17:0]
    17/18: $0\shift_registers_1[17:0]
    18/18: $0\shift_registers_0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\shift_register_unit_18_18.\shift_registers_0' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$92' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_1' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$93' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_2' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$94' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_3' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$95' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_4' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$96' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_5' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$97' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_6' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$98' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_7' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$99' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_8' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$100' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_9' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$101' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_10' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$102' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_11' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$103' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_12' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$104' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_13' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$105' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_14' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$106' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_15' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$107' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_16' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$108' with positive edge clock.
Creating register for signal `\shift_register_unit_18_18.\shift_registers_17' using process `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
  created $dff cell `$procdff$109' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
Removing empty process `shift_register_unit_18_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/shift_register_unit_18_18.v:29$1'.
Cleaned up 2 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_18_18.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_18_18.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_18_18'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shift_register_unit_18_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_register_unit_18_18.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_18_18'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$92 ($dff) from module shift_register_unit_18_18 (D = $procmux$87_Y, Q = \shift_registers_0, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$110 ($sdff) from module shift_register_unit_18_18 (D = \in, Q = \shift_registers_0).
Adding SRST signal on $procdff$93 ($dff) from module shift_register_unit_18_18 (D = $procmux$82_Y, Q = \shift_registers_1, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$112 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_0, Q = \shift_registers_1).
Adding SRST signal on $procdff$94 ($dff) from module shift_register_unit_18_18 (D = $procmux$77_Y, Q = \shift_registers_2, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$114 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_1, Q = \shift_registers_2).
Adding SRST signal on $procdff$95 ($dff) from module shift_register_unit_18_18 (D = $procmux$72_Y, Q = \shift_registers_3, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$116 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_2, Q = \shift_registers_3).
Adding SRST signal on $procdff$96 ($dff) from module shift_register_unit_18_18 (D = $procmux$67_Y, Q = \shift_registers_4, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$118 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_3, Q = \shift_registers_4).
Adding SRST signal on $procdff$97 ($dff) from module shift_register_unit_18_18 (D = $procmux$62_Y, Q = \shift_registers_5, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$120 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_4, Q = \shift_registers_5).
Adding SRST signal on $procdff$98 ($dff) from module shift_register_unit_18_18 (D = $procmux$57_Y, Q = \shift_registers_6, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$122 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_5, Q = \shift_registers_6).
Adding SRST signal on $procdff$99 ($dff) from module shift_register_unit_18_18 (D = $procmux$52_Y, Q = \shift_registers_7, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$124 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_6, Q = \shift_registers_7).
Adding SRST signal on $procdff$100 ($dff) from module shift_register_unit_18_18 (D = $procmux$47_Y, Q = \shift_registers_8, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$126 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_7, Q = \shift_registers_8).
Adding SRST signal on $procdff$101 ($dff) from module shift_register_unit_18_18 (D = $procmux$42_Y, Q = \shift_registers_9, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$128 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_8, Q = \shift_registers_9).
Adding SRST signal on $procdff$102 ($dff) from module shift_register_unit_18_18 (D = $procmux$37_Y, Q = \shift_registers_10, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$130 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_9, Q = \shift_registers_10).
Adding SRST signal on $procdff$103 ($dff) from module shift_register_unit_18_18 (D = $procmux$32_Y, Q = \shift_registers_11, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$132 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_10, Q = \shift_registers_11).
Adding SRST signal on $procdff$104 ($dff) from module shift_register_unit_18_18 (D = $procmux$27_Y, Q = \shift_registers_12, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$134 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_11, Q = \shift_registers_12).
Adding SRST signal on $procdff$105 ($dff) from module shift_register_unit_18_18 (D = $procmux$22_Y, Q = \shift_registers_13, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$136 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_12, Q = \shift_registers_13).
Adding SRST signal on $procdff$106 ($dff) from module shift_register_unit_18_18 (D = $procmux$17_Y, Q = \shift_registers_14, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$138 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_13, Q = \shift_registers_14).
Adding SRST signal on $procdff$107 ($dff) from module shift_register_unit_18_18 (D = $procmux$12_Y, Q = \shift_registers_15, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$140 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_14, Q = \shift_registers_15).
Adding SRST signal on $procdff$108 ($dff) from module shift_register_unit_18_18 (D = $procmux$7_Y, Q = \shift_registers_16, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$142 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_15, Q = \shift_registers_16).
Adding SRST signal on $procdff$109 ($dff) from module shift_register_unit_18_18 (D = $procmux$2_Y, Q = \shift_registers_17, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$144 ($sdff) from module shift_register_unit_18_18 (D = \shift_registers_16, Q = \shift_registers_17).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_register_unit_18_18..
Removed 36 unused cells and 90 unused wires.
<suppressed ~37 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_18_18.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shift_register_unit_18_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shift_register_unit_18_18.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shift_register_unit_18_18'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shift_register_unit_18_18..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module shift_register_unit_18_18.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== shift_register_unit_18_18 ===

   Number of wires:                 23
   Number of wire bits:            363
   Number of public wires:          23
   Number of public wire bits:     363
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $sdffe                        324

End of script. Logfile hash: 402f3c8266, CPU: user 0.05s system 0.00s, MEM: 11.98 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 23% 2x opt_clean (0 sec), 15% 4x opt_expr (0 sec), ...
