<stg><name>compute_greedy_potential_score</name>


<trans_list>

<trans id="234" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="3" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="4" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="4" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="9" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="9" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
<literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="10" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="16" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="19" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="empty_31" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:3 %r2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %r2

]]></Node>
<StgValue><ssdm name="r2_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:4 %r1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %r1

]]></Node>
<StgValue><ssdm name="r1_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %row2_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row2_1_loc"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %move_type_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="move_type_1_loc"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %row1_ce_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="row1_ce_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="31" op_2_bw="9" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:12 %call_ret4 = call i64 @compute_pp_nn, i31 %r1_read, i9 %r2_read, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2 %sign_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sign

]]></Node>
<StgValue><ssdm name="sign_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="31" op_2_bw="9" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
entry:12 %call_ret4 = call i64 @compute_pp_nn, i31 %r1_read, i9 %r2_read, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %p = extractvalue i64 %call_ret4

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %n = extractvalue i64 %call_ret4

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:15 %icmp_ln196 = icmp_eq  i2 %sign_read, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln196"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:16 %overlap = select i1 %icmp_ln196, i32 %p, i32 %n

]]></Node>
<StgValue><ssdm name="overlap"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %overlap, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:18 %icmp_ln197 = icmp_slt  i31 %tmp, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %k2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k2

]]></Node>
<StgValue><ssdm name="k2_read"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %k1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k1

]]></Node>
<StgValue><ssdm name="k1_read"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:19 %br_ln197 = br i1 %icmp_ln197, void %if.end, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:0 %score = mul i32 %overlap, i32 %k1_read

]]></Node>
<StgValue><ssdm name="score"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:1 %icmp_ln199 = icmp_eq  i32 %k2_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln199"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:2 %br_ln199 = br i1 %icmp_ln199, void %if.then3, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln199"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
if.then3:0 %M_t_load = load i32 %M_t

]]></Node>
<StgValue><ssdm name="M_t_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="32">
<![CDATA[
if.then3:1 %trunc_ln118 = trunc i32 %M_t_load

]]></Node>
<StgValue><ssdm name="trunc_ln118"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
if.then3:2 %M_t_capacity_load = load i32 %M_t_capacity

]]></Node>
<StgValue><ssdm name="M_t_capacity_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then3:3 %icmp_ln118 = icmp_slt  i32 %M_t_load, i32 %M_t_capacity_load

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
if.then3:4 %M_rows_load = load i32 %M_rows

]]></Node>
<StgValue><ssdm name="M_rows_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="32">
<![CDATA[
if.then3:5 %trunc_ln118_1 = trunc i32 %M_rows_load

]]></Node>
<StgValue><ssdm name="trunc_ln118_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then3:6 %br_ln118 = br i1 %icmp_ln118, void %_ZL14reduction_moveR6Matrixiii.exit, void %if.end.i44

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
if.end.i44:0 %M_cols_load = load i32 %M_cols

]]></Node>
<StgValue><ssdm name="M_cols_load"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i44:1 %new_col = add i32 %M_cols_load, i32 %M_t_load

]]></Node>
<StgValue><ssdm name="new_col"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="2" op_0_bw="32">
<![CDATA[
if.end.i44:2 %trunc_ln119 = trunc i32 %new_col

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i44:3 %lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %new_col, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i44:4 %new_row = add i9 %trunc_ln118_1, i9 %trunc_ln118

]]></Node>
<StgValue><ssdm name="new_row"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
if.end.i44:5 %shl_ln121 = shl i31 %r1_read, i31 6

]]></Node>
<StgValue><ssdm name="shl_ln121"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
if.end.i44:6 %shl_ln121_1 = shl i31 %r1_read, i31 4

]]></Node>
<StgValue><ssdm name="shl_ln121_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
if.end.i44:7 %add_ln121_2 = add i31 %shl_ln121, i31 %shl_ln121_1

]]></Node>
<StgValue><ssdm name="add_ln121_2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="31">
<![CDATA[
if.end.i44:8 %trunc_ln121 = trunc i31 %add_ln121_2

]]></Node>
<StgValue><ssdm name="trunc_ln121"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i44:9 %add_ln121 = add i15 %trunc_ln121, i15 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="15">
<![CDATA[
if.end.i44:10 %zext_ln121 = zext i15 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i44:11 %M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="M_e_0_addr"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i44:12 %M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="M_e_1_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i44:13 %M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="M_e_2_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i44:14 %M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="M_e_3_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end.i44:15 %select_ln122 = select i1 %icmp_ln196, i32 1, i32 4294967295

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
if.end.i44:16 %tmp_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %r2_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
if.end.i44:17 %tmp_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %r2_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="13">
<![CDATA[
if.end.i44:18 %zext_ln122 = zext i13 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i44:19 %add_ln122_2 = add i15 %tmp_6, i15 %zext_ln122

]]></Node>
<StgValue><ssdm name="add_ln122_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i44:20 %add_ln122 = add i15 %add_ln122_2, i15 %lshr_ln

]]></Node>
<StgValue><ssdm name="add_ln122"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="15">
<![CDATA[
if.end.i44:21 %zext_ln122_1 = zext i15 %add_ln122

]]></Node>
<StgValue><ssdm name="zext_ln122_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i44:22 %M_e_0_addr_7 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="M_e_0_addr_7"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i44:23 %M_e_1_addr_7 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="M_e_1_addr_7"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i44:24 %M_e_2_addr_7 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="M_e_2_addr_7"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end.i44:25 %M_e_3_addr_7 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln122_1

]]></Node>
<StgValue><ssdm name="M_e_3_addr_7"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln199" val="0"/>
<literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i44:26 %switch_ln121 = switch i2 %trunc_ln119, void %arrayidx125.i.case.3, i2 0, void %arrayidx125.i.case.0, i2 1, void %arrayidx125.i.case.1, i2 2, void %arrayidx125.i.case.2

]]></Node>
<StgValue><ssdm name="switch_ln121"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx125.i.case.2:0 %store_ln121 = store i32 1, i15 %M_e_2_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx125.i.case.1:0 %store_ln121 = store i32 1, i15 %M_e_1_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx125.i.case.0:0 %store_ln121 = store i32 1, i15 %M_e_0_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx125.i.case.3:0 %store_ln121 = store i32 1, i15 %M_e_3_addr

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx125.i.case.2:1 %store_ln122 = store i32 %select_ln122, i15 %M_e_2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx125.i.case.2:2 %br_ln122 = br void %arrayidx125.i.exit

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx125.i.case.1:1 %store_ln122 = store i32 %select_ln122, i15 %M_e_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx125.i.case.1:2 %br_ln122 = br void %arrayidx125.i.exit

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx125.i.case.0:1 %store_ln122 = store i32 %select_ln122, i15 %M_e_0_addr_7

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
arrayidx125.i.case.0:2 %br_ln122 = br void %arrayidx125.i.exit

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx125.i.case.3:1 %store_ln122 = store i32 %select_ln122, i15 %M_e_3_addr_7

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln119" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx125.i.case.3:2 %br_ln122 = br void %arrayidx125.i.exit

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx125.i.exit:0 %cmp34_i = icmp_ne  i2 %sign_read, i2 3

]]></Node>
<StgValue><ssdm name="cmp34_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
arrayidx125.i.exit:1 %tmp_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %new_row, i6 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
arrayidx125.i.exit:2 %tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %new_row, i4 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="15" op_0_bw="13">
<![CDATA[
arrayidx125.i.exit:3 %zext_ln124 = zext i13 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
arrayidx125.i.exit:4 %add_ln124 = add i15 %tmp_8, i15 %zext_ln124

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="1" op_6_bw="1" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
arrayidx125.i.exit:5 %call_ln119 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1, i32 %new_col, i15 %trunc_ln121, i15 %add_ln122_2, i15 %add_ln124, i1 %icmp_ln196, i1 %cmp34_i, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="15" op_4_bw="15" op_5_bw="1" op_6_bw="1" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
arrayidx125.i.exit:5 %call_ln119 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1, i32 %new_col, i15 %trunc_ln121, i15 %add_ln122_2, i15 %add_ln124, i1 %icmp_ln196, i1 %cmp34_i, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx125.i.exit:6 %add_ln136 = add i32 %M_t_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx125.i.exit:7 %br_ln137 = br void %_ZL14reduction_moveR6Matrixiii.exit

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit:0 %M_t_loc_0 = phi i32 %add_ln136, void %arrayidx125.i.exit, i32 %M_t_load, void %if.then3

]]></Node>
<StgValue><ssdm name="M_t_loc_0"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit:1 %M_t_flag_0 = phi i1 1, void %arrayidx125.i.exit, i1 0, void %if.then3

]]></Node>
<StgValue><ssdm name="M_t_flag_0"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="31" op_0_bw="32">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit:3 %s = alloca i32 1

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="32">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit:4 %trunc_ln178 = trunc i32 %M_t_loc_0

]]></Node>
<StgValue><ssdm name="trunc_ln178"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit:5 %R = add i32 %M_rows_load, i32 %M_t_loc_0

]]></Node>
<StgValue><ssdm name="R"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit:6 %store_ln179 = store i32 0, i32 %s

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit:7 %store_ln180 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
_ZL14reduction_moveR6Matrixiii.exit:8 %br_ln180 = br void %for.body.i13

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body.i13:0 %i_3 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="31">
<![CDATA[
for.body.i13:1 %zext_ln181 = zext i31 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i13:2 %icmp_ln181 = icmp_slt  i32 %zext_ln181, i32 %R

]]></Node>
<StgValue><ssdm name="icmp_ln181"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body.i13:3 %j_6 = add i31 %i_3, i31 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i13:4 %br_ln180 = br i1 %icmp_ln181, void %_ZL15total_potentialRK6Matrix.exit, void %for.body.i13.split

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i13.split:0 %specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln180"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="31">
<![CDATA[
for.body.i13.split:1 %zext_ln181_1 = zext i31 %j_6

]]></Node>
<StgValue><ssdm name="zext_ln181_1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
for.body.i13.split:2 %br_ln181 = br void %for.body5.i

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL15total_potentialRK6Matrix.exit:0 %icmp_ln141 = icmp_slt  i32 %M_t_loc_0, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL15total_potentialRK6Matrix.exit:1 %br_ln141 = br i1 %icmp_ln141, void %if.end.i, void %_ZL19reduction_move_undoR6Matrix.exit

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181" val="0"/>
<literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:0 %t_old = add i32 %M_t_loc_0, i32 4294967295

]]></Node>
<StgValue><ssdm name="t_old"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body5.i:0 %j = phi i32 %zext_ln181_1, void %for.body.i13.split, i32 %j_5, void %for.body5.i.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.i:1 %icmp_ln181_1 = icmp_eq  i32 %j, i32 %R

]]></Node>
<StgValue><ssdm name="icmp_ln181_1"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5.i:2 %br_ln181 = br i1 %icmp_ln181_1, void %for.body5.i.split, void %for.cond.cleanup4.i

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="32">
<![CDATA[
for.body5.i.split:1 %trunc_ln181 = trunc i32 %j

]]></Node>
<StgValue><ssdm name="trunc_ln181"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.i.split:16 %j_5 = add i32 %j, i32 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.cond.cleanup4.i:0 %store_ln180 = store i31 %j_6, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln181_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup4.i:1 %br_ln180 = br void %for.body.i13

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="130" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="31" op_2_bw="9" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.body5.i.split:3 %call_ret = call i64 @compute_pp_nn, i31 %i_3, i9 %trunc_ln181, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body5.i.split:0 %s_load_1 = load i32 %s

]]></Node>
<StgValue><ssdm name="s_load_1"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="31" op_2_bw="9" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
for.body5.i.split:3 %call_ret = call i64 @compute_pp_nn, i31 %i_3, i9 %trunc_ln181, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
for.body5.i.split:4 %p_1 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="64">
<![CDATA[
for.body5.i.split:5 %n_1 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.i.split:6 %tmp_10 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body5.i.split:7 %icmp_ln185 = icmp_sgt  i31 %tmp_10, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.i.split:8 %add_ln185 = add i32 %p_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.i.split:9 %s_2 = add i32 %add_ln185, i32 %s_load_1

]]></Node>
<StgValue><ssdm name="s_2"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.i.split:10 %s_3 = select i1 %icmp_ln185, i32 %s_2, i32 %s_load_1

]]></Node>
<StgValue><ssdm name="s_3"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body5.i.split:11 %tmp_11 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body5.i.split:12 %icmp_ln186 = icmp_sgt  i31 %tmp_11, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln186"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body5.i.split:2 %specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln181"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.i.split:13 %add_ln186 = add i32 %s_3, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln186" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body5.i.split:14 %s_4 = add i32 %add_ln186, i32 %n_1

]]></Node>
<StgValue><ssdm name="s_4"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body5.i.split:15 %s_5 = select i1 %icmp_ln186, i32 %s_4, i32 %s_3

]]></Node>
<StgValue><ssdm name="s_5"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body5.i.split:17 %store_ln179 = store i32 %s_5, i32 %s

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
for.body5.i.split:18 %br_ln181 = br void %for.body5.i

]]></Node>
<StgValue><ssdm name="br_ln181"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="148" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:1 %rowt = add i32 %M_rows_load, i32 %t_old

]]></Node>
<StgValue><ssdm name="rowt"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
if.end.i:2 %M_cols_load_1 = load i32 %M_cols

]]></Node>
<StgValue><ssdm name="M_cols_load_1"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="2" op_0_bw="32">
<![CDATA[
if.end.i:3 %trunc_ln144 = trunc i32 %M_cols_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.end.i:4 %add_ln144 = add i2 %trunc_ln144, i2 %trunc_ln178

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:5 %colt = add i32 %M_cols_load_1, i32 %t_old

]]></Node>
<StgValue><ssdm name="colt"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i:6 %lshr_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %colt, i32 2, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="32">
<![CDATA[
if.end.i:8 %trunc_ln165 = trunc i32 %rowt

]]></Node>
<StgValue><ssdm name="trunc_ln165"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
if.end.i:9 %p_shl5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln165, i6 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="32">
<![CDATA[
if.end.i:10 %trunc_ln165_1 = trunc i32 %rowt

]]></Node>
<StgValue><ssdm name="trunc_ln165_1"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
if.end.i:11 %p_shl6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln165_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end.i:12 %add_ln165 = add i15 %p_shl5, i15 %p_shl6

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="2" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.end.i:13 %call_ln143 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1, i32 %rowt, i15 %lshr_ln4, i2 %add_ln144, i32 %row1_ce_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="160" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="2" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0">
<![CDATA[
if.end.i:13 %call_ln143 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1, i32 %rowt, i15 %lshr_ln4, i2 %add_ln144, i32 %row1_ce_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln143"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="161" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:7 %icmp_ln146 = icmp_sgt  i32 %rowt, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end.i:14 %row1 = load i32 %row1_ce_loc

]]></Node>
<StgValue><ssdm name="row1"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end.i:15 %select_ln145 = select i1 %icmp_ln146, i32 %row1, i32 4294967295

]]></Node>
<StgValue><ssdm name="select_ln145"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:16 %r = add i32 %rowt, i32 4294967295

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i:17 %icmp_ln152 = icmp_sgt  i32 %r, i32 %select_ln145

]]></Node>
<StgValue><ssdm name="icmp_ln152"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i:18 %br_ln152 = br i1 %icmp_ln152, void %cleanup36.i, void %for.body17.i.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="2" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.body17.i.lr.ph:0 %call_ln152 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2, i32 %r, i15 %lshr_ln4, i2 %add_ln144, i32 %select_ln145, i32 %move_type_1_loc, i32 %row2_1_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln152"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="168" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="15" op_3_bw="2" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
for.body17.i.lr.ph:0 %call_ln152 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2, i32 %r, i15 %lshr_ln4, i2 %add_ln144, i32 %select_ln145, i32 %move_type_1_loc, i32 %row2_1_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln152"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body17.i.lr.ph:1 %move_type_1_loc_load = load i32 %move_type_1_loc

]]></Node>
<StgValue><ssdm name="move_type_1_loc_load"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body17.i.lr.ph:2 %row2_1_loc_load = load i32 %row2_1_loc

]]></Node>
<StgValue><ssdm name="row2_1_loc_load"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln152" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
for.body17.i.lr.ph:3 %br_ln0 = br void %cleanup36.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
cleanup36.i:0 %move_type_2 = phi i32 0, void %if.end.i, i32 %move_type_1_loc_load, void %for.body17.i.lr.ph

]]></Node>
<StgValue><ssdm name="move_type_2"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
cleanup36.i:1 %row2_2 = phi i32 4294967295, void %if.end.i, i32 %row2_1_loc_load, void %for.body17.i.lr.ph

]]></Node>
<StgValue><ssdm name="row2_2"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="32">
<![CDATA[
cleanup36.i:2 %trunc_ln145 = trunc i32 %move_type_2

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
cleanup36.i:3 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln145, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cleanup36.i:4 %xor_ln160 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln160"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
cleanup36.i:5 %icmp_ln160 = icmp_sgt  i32 %row2_2, i32 %select_ln145

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
cleanup36.i:6 %and_ln160 = and i1 %icmp_ln160, i1 %xor_ln160

]]></Node>
<StgValue><ssdm name="and_ln160"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cleanup36.i:7 %br_ln160 = br i1 %and_ln160, void %if.then43.i, void %land.lhs.true40.i

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true40.i:0 %empty = icmp_eq  i32 %move_type_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
land.lhs.true40.i:1 %empty_30 = icmp_eq  i32 %move_type_2, i32 1

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
land.lhs.true40.i:2 %empty_31 = or i1 %empty_30, i1 %empty

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true40.i:3 %br_ln0 = br i1 %empty_31, void %if.then43.i, void %if.end44.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_31" val="0"/>
</and_exp><and_exp><literal name="and_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
if.then43.i:0 %br_ln160 = br void %_ZL19reduction_move_undoR6Matrix.exit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="32">
<![CDATA[
if.end44.i:0 %trunc_ln161 = trunc i32 %select_ln145

]]></Node>
<StgValue><ssdm name="trunc_ln161"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
if.end44.i:1 %p_shl7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln161, i6 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="32">
<![CDATA[
if.end44.i:2 %trunc_ln161_1 = trunc i32 %select_ln145

]]></Node>
<StgValue><ssdm name="trunc_ln161_1"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
if.end44.i:3 %p_shl8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln161_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end44.i:4 %add_ln161_1 = add i15 %p_shl7, i15 %p_shl8

]]></Node>
<StgValue><ssdm name="add_ln161_1"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end44.i:5 %add_ln161 = add i15 %add_ln161_1, i15 %lshr_ln4

]]></Node>
<StgValue><ssdm name="add_ln161"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="15">
<![CDATA[
if.end44.i:6 %zext_ln161 = zext i15 %add_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i:7 %M_e_0_addr_8 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="M_e_0_addr_8"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i:8 %M_e_1_addr_8 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="M_e_1_addr_8"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i:9 %M_e_2_addr_8 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="M_e_2_addr_8"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i:10 %M_e_3_addr_8 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="M_e_3_addr_8"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="32">
<![CDATA[
if.end44.i:11 %trunc_ln162 = trunc i32 %row2_2

]]></Node>
<StgValue><ssdm name="trunc_ln162"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
if.end44.i:12 %p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln162, i6 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="32">
<![CDATA[
if.end44.i:13 %trunc_ln162_1 = trunc i32 %row2_2

]]></Node>
<StgValue><ssdm name="trunc_ln162_1"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
if.end44.i:14 %p_shl9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln162_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end44.i:15 %add_ln162_1 = add i15 %p_shl, i15 %p_shl9

]]></Node>
<StgValue><ssdm name="add_ln162_1"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
if.end44.i:16 %add_ln162 = add i15 %add_ln162_1, i15 %lshr_ln4

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="15">
<![CDATA[
if.end44.i:17 %zext_ln162 = zext i15 %add_ln162

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i:18 %M_e_0_addr_9 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="M_e_0_addr_9"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i:19 %M_e_1_addr_9 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="M_e_1_addr_9"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i:20 %M_e_2_addr_9 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="M_e_2_addr_9"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end44.i:21 %M_e_3_addr_9 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="M_e_3_addr_9"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end44.i:22 %switch_ln161 = switch i2 %add_ln144, void %arrayidx554.i.case.2, i2 1, void %arrayidx554.i.case.0, i2 2, void %arrayidx554.i.case.1, i2 0, void %arrayidx554.i.case.3

]]></Node>
<StgValue><ssdm name="switch_ln161"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
<literal name="add_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx554.i.case.3:0 %store_ln161 = store i32 0, i15 %M_e_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
<literal name="add_ln144" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx554.i.case.1:0 %store_ln161 = store i32 0, i15 %M_e_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
<literal name="add_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx554.i.case.0:0 %store_ln161 = store i32 0, i15 %M_e_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
<literal name="add_ln144" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx554.i.case.2:0 %store_ln161 = store i32 0, i15 %M_e_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="212" st_id="20" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx554.i.case.3:1 %store_ln162 = store i32 0, i15 %M_e_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
arrayidx554.i.case.3:2 %br_ln162 = br void %arrayidx554.i.exit

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln144" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx554.i.case.1:1 %store_ln162 = store i32 0, i15 %M_e_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln144" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
arrayidx554.i.case.1:2 %br_ln162 = br void %arrayidx554.i.exit

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx554.i.case.0:1 %store_ln162 = store i32 0, i15 %M_e_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
arrayidx554.i.case.0:2 %br_ln162 = br void %arrayidx554.i.exit

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>RAM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln144" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="15" op_2_bw="0">
<![CDATA[
arrayidx554.i.case.2:1 %store_ln162 = store i32 0, i15 %M_e_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="add_ln144" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
arrayidx554.i.case.2:2 %br_ln162 = br void %arrayidx554.i.exit

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="220" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
arrayidx554.i.exit:0 %call_ln145 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3, i2 %trunc_ln145, i32 %colt, i15 %add_ln165, i15 %add_ln161_1, i15 %add_ln162_1, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="221" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="32" op_3_bw="15" op_4_bw="15" op_5_bw="15" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
arrayidx554.i.exit:0 %call_ln145 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3, i2 %trunc_ln145, i32 %colt, i15 %add_ln165, i15 %add_ln161_1, i15 %add_ln162_1, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
<literal name="and_ln160" val="1"/>
<literal name="empty_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
arrayidx554.i.exit:1 %br_ln0 = br void %_ZL19reduction_move_undoR6Matrix.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit:2 %s_load = load i32 %s

]]></Node>
<StgValue><ssdm name="s_load"/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit:3 %mul_ln203 = mul i32 %s_load, i32 %k2_read

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="225" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit:0 %M_t_new_2 = phi i32 %M_t_loc_0, void %_ZL15total_potentialRK6Matrix.exit, i32 %M_t_loc_0, void %if.then43.i, i32 %t_old, void %arrayidx554.i.exit

]]></Node>
<StgValue><ssdm name="M_t_new_2"/></StgValue>
</operation>

<operation id="226" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit:1 %M_t_flag_2 = phi i1 %M_t_flag_0, void %_ZL15total_potentialRK6Matrix.exit, i1 %M_t_flag_0, void %if.then43.i, i1 1, void %arrayidx554.i.exit

]]></Node>
<StgValue><ssdm name="M_t_flag_2"/></StgValue>
</operation>

<operation id="227" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit:4 %score_1 = add i32 %mul_ln203, i32 %score

]]></Node>
<StgValue><ssdm name="score_1"/></StgValue>
</operation>

<operation id="228" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit:5 %br_ln0 = br i1 %M_t_flag_2, void %_ZL19reduction_move_undoR6Matrix.exit.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="M_t_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST:0 %store_ln136 = store i32 %M_t_new_2, i32 %M_t

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
<literal name="M_t_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1 %br_ln0 = br void %_ZL19reduction_move_undoR6Matrix.exit.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
<literal name="icmp_ln199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
_ZL19reduction_move_undoR6Matrix.exit.new:0 %br_ln204 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
cleanup:0 %agg_result_0 = phi i32 %score_1, void %_ZL19reduction_move_undoR6Matrix.exit.new, i32 0, void %entry, i32 %score, void %if.end

]]></Node>
<StgValue><ssdm name="agg_result_0"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="32">
<![CDATA[
cleanup:1 %ret_ln206 = ret i32 %agg_result_0

]]></Node>
<StgValue><ssdm name="ret_ln206"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
