<dec f='tvm/src/target/llvm/codegen_llvm.h' l='219' type='void tvm::codegen::CodeGenLLVM::VisitStmt_(const tvm::tir::AllocateNode * op)'/>
<ovr f='tvm/src/target/llvm/codegen_amdgpu.cc' l='97' c='_ZN3tvm7codegen13CodeGenAMDGPU10VisitStmt_EPKNS_3tir12AllocateNodeE'/>
<inh f='tvm/include/tvm/tir/stmt_functor.h' l='90' c='_ZN3tvm3tir11StmtFunctorIFT_RKNS0_4StmtEDpT0_EE10VisitStmt_EPKNS0_12AllocateNodeES7_'/>
<def f='tvm/src/target/llvm/codegen_llvm.cc' l='1787' ll='1835' type='void tvm::codegen::CodeGenLLVM::VisitStmt_(const tvm::tir::AllocateNode * op)'/>
<ovr f='tvm/src/target/llvm/codegen_nvptx.cc' l='78' c='_ZN3tvm7codegen12CodeGenNVPTX10VisitStmt_EPKNS_3tir12AllocateNodeE'/>
