# Compile of testbench_ej_a.vhd was successful.
# Compile of ej_a.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.testbench_ej_a
# vsim work.testbench_ej_a 
# Start time: 19:37:00 on Oct 23,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench_ej_a(behavior)#1
add wave -position insertpoint  \
sim:/testbench_ej_a/LED \
sim:/testbench_ej_a/SW1 \
sim:/testbench_ej_a/SW2 \
sim:/testbench_ej_a/SW3
run -all
# End time: 19:38:52 on Oct 23,2024, Elapsed time: 0:01:52
# Errors: 0, Warnings: 2
