{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571599836120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571599836125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 20 13:30:36 2019 " "Processing started: Sun Oct 20 13:30:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571599836125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599836125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControladorVGA -c ControladorVGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599836125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571599837240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571599837240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599847998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599847998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider_tb " "Found entity 1: clockDivider_tb" {  } { { "clockDivider_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/clockDivider_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599848020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599848020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599848034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599848034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterh.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterH " "Found entity 1: counterH" {  } { { "counterH.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/counterH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599848042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599848042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterv.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counterV " "Found entity 1: counterV" {  } { { "counterV.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/counterV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599848051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599848051 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 mux_color.sv(15) " "Verilog HDL Expression warning at mux_color.sv(15): truncated literal to match 8 bits" {  } { { "mux_color.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/mux_color.sv" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1571599848060 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 mux_color.sv(18) " "Verilog HDL Expression warning at mux_color.sv(18): truncated literal to match 8 bits" {  } { { "mux_color.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/mux_color.sv" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1571599848062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 mux_color.sv(21) " "Verilog HDL Expression warning at mux_color.sv(21): truncated literal to match 8 bits" {  } { { "mux_color.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/mux_color.sv" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1571599848062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 mux_color.sv(22) " "Verilog HDL Expression warning at mux_color.sv(22): truncated literal to match 8 bits" {  } { { "mux_color.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/mux_color.sv" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1571599848062 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 mux_color.sv(23) " "Verilog HDL Expression warning at mux_color.sv(23): truncated literal to match 8 bits" {  } { { "mux_color.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/mux_color.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1571599848062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_color.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_color " "Found entity 1: mux_color" {  } { { "mux_color.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/mux_color.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599848066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599848066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_display " "Found entity 1: comparator_display" {  } { { "comparator_display.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/comparator_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599848078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599848078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA_tb " "Found entity 1: controladorVGA_tb" {  } { { "controladorVGA_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controladorVGA_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599848088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599848088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorh.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparatorh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorH " "Found entity 1: comparatorH" {  } { { "comparatorH.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/comparatorH.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599848096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599848096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparatorv.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparatorv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparatorV " "Found entity 1: comparatorV" {  } { { "comparatorV.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/comparatorV.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599848104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599848104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_tb " "Found entity 1: comparator_tb" {  } { { "comparator_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/comparator_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599848113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599848113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorfpgavga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorfpgavga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorFPGAvga " "Found entity 1: controladorFPGAvga" {  } { { "controladorFPGAvga.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controladorFPGAvga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599848123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599848123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlVGA " "Found entity 1: controlVGA" {  } { { "controlVGA.sv" "" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controlVGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571599848133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599848133 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controladorFPGAvga " "Elaborating entity \"controladorFPGAvga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571599848220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlVGA controlVGA:ctrVGA " "Elaborating entity \"controlVGA\" for hierarchy \"controlVGA:ctrVGA\"" {  } { { "controladorFPGAvga.sv" "ctrVGA" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controladorFPGAvga.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571599848242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider controlVGA:ctrVGA\|clockDivider:clkDIV " "Elaborating entity \"clockDivider\" for hierarchy \"controlVGA:ctrVGA\|clockDivider:clkDIV\"" {  } { { "controlVGA.sv" "clkDIV" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controlVGA.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571599848249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterH controlVGA:ctrVGA\|counterH:cont_h " "Elaborating entity \"counterH\" for hierarchy \"controlVGA:ctrVGA\|counterH:cont_h\"" {  } { { "controlVGA.sv" "cont_h" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controlVGA.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571599848256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterV controlVGA:ctrVGA\|counterV:cont_v " "Elaborating entity \"counterV\" for hierarchy \"controlVGA:ctrVGA\|counterV:cont_v\"" {  } { { "controlVGA.sv" "cont_v" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controlVGA.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571599848261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorH controlVGA:ctrVGA\|comparatorH:comp_h " "Elaborating entity \"comparatorH\" for hierarchy \"controlVGA:ctrVGA\|comparatorH:comp_h\"" {  } { { "controlVGA.sv" "comp_h" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controlVGA.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571599848267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparatorV controlVGA:ctrVGA\|comparatorV:comp_v " "Elaborating entity \"comparatorV\" for hierarchy \"controlVGA:ctrVGA\|comparatorV:comp_v\"" {  } { { "controlVGA.sv" "comp_v" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controlVGA.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571599848273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_display controlVGA:ctrVGA\|comparator_display:comp_display " "Elaborating entity \"comparator_display\" for hierarchy \"controlVGA:ctrVGA\|comparator_display:comp_display\"" {  } { { "controlVGA.sv" "comp_display" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controlVGA.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571599848278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_color controlVGA:ctrVGA\|mux_color:muxColor " "Elaborating entity \"mux_color\" for hierarchy \"controlVGA:ctrVGA\|mux_color:muxColor\"" {  } { { "controlVGA.sv" "muxColor" { Text "C:/intelFPGA_lite/18.1/ControladorVGA/controlVGA.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571599848283 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571599849356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571599850020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571599850020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571599850194 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571599850194 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571599850194 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571599850194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571599850233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 20 13:30:50 2019 " "Processing ended: Sun Oct 20 13:30:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571599850233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571599850233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571599850233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571599850233 ""}
