# YAML configuration file for attiny24-44-84 variants
#
# Copyright 2025 Clement Savergne <csavergne@yahoo.com>
#
# This file is part of yasim-avr.
#
# yasim-avr is free software: you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation, either version 3 of the License, or
# (at your option) any later version.
#
# yasim-avr is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with yasim-avr.  If not, see <http://www.gnu.org/licenses/>.

---
#========================================================================================
SLPCTRL:
    registers:
        - name: MCUCR
          address: 0x35
          fields:
            BODSE: { kind: BIT, pos: 2, supported: no }
            SM:
                kind: ENUM
                LSB: 3
                MSB: 4
                values: [ IDLE, ADC, PDOWN, STBY ]
            SE: { kind: BIT, pos: 5, one: on, zero: off }
            BODS: { kind: BIT, pos: 7, supported: no }

        - name: PRR
          address: 0x00
          fields:
            PRADC: { kind: BIT, pos: 0 }
            PRUSI0: { kind: BIT, pos: 1 }
            PRTIM0: { kind: BIT, pos: 2 }
            PRTIM1: { kind: BIT, pos: 3 }

    config:
        modes:
            0b000: Idle
            0b001: ADC
            0b010: PowerDown
            0b110: Standby
        rb_mode: MCUCR/SM
        rb_enable: MCUCR/SE

#========================================================================================
CPUINT:
    registers: {}

#========================================================================================
FUSES:
    config:
        #0:Fuse Low Byte , 1:Fuse High Byte , 2:Fuse Ext Byte
        boot_sizes: []

#========================================================================================
NVMCTRL:
    registers:
        - name: SPMCSR
          address: 0x37
          fields:
            SPMEN: { kind: BIT, pos: 0 }
            PGERS: { kind: BIT, pos: 1 }
            PGWRT: { kind: BIT, pos: 2 }
            RFLB: { kind: BIT, pos: 3 }
            CTPB: { kind: BIT, pos: 4 }
            RSIG: { kind: BIT, pos: 5 }

        - name: EECR
          address: 0x1C
          fields:
            EERE: { kind: BIT, pos: 0 }
            EEPE: { kind: BIT, pos: 1 }
            EEMPE: { kind: BIT, pos: 2 }
            EERIE: { kind: BIT, pos: 3 }
            EEPM:
                kind: ENUM
                LSB: 4
                MSB: 5
                values: [ EraseWrite, Erase, Write ]

        - name: EEAR
          address: 0x1E
          size: 2
          alias: [ EEARL, EEARH ]
          fields:
            EEAR: { kind: INT, LSB: 0, MSB: 9 }

        - name: EEDR
          address: 0x1D

    config:
        reg_spm_ctrl: SPMCSR
        bm_spm_cmd: SPMCSR/PGERS|PGWRT|RFLB|CTPB|RSIG
        bm_spm_enable: SPMCSR/SPMEN
        rbc_ee_addr: [ EEAR/EEAR ]
        reg_ee_data: EEDR
        rb_ee_read: EECR/EERE
        rb_ee_write: EECR/EEPE
        rb_ee_wren: EECR/EEMPE
        rb_ee_inten: EECR/EERIE
        rb_ee_mode: EECR/EEPM
        spm_write_delay: 4500
        spm_erase_delay: 4500
        ee_write_delay: 1800
        ee_erase_delay: 1800
        ee_erase_write_delay: 3400
        dev_id:
