MacroModel pin core_t_ctr_reg_reg[4]/CLK  123.00ps 123.00ps 123.00ps 123.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  113.70ps 113.70ps 113.70ps 113.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  121.80ps 121.80ps 121.80ps 121.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  117.00ps 117.00ps 117.00ps 117.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  116.90ps 116.90ps 116.90ps 116.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  129.80ps 129.80ps 129.80ps 129.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  128.00ps 128.00ps 128.00ps 128.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  120.20ps 120.20ps 120.20ps 120.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  122.70ps 122.70ps 122.70ps 122.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  114.70ps 114.70ps 114.70ps 114.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  115.70ps 115.70ps 115.70ps 115.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  118.50ps 118.50ps 118.50ps 118.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  112.40ps 112.40ps 112.40ps 112.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  110.00ps 110.00ps 110.00ps 110.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  136.70ps 136.70ps 136.70ps 136.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  117.80ps 117.80ps 117.80ps 117.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  142.40ps 142.40ps 142.40ps 142.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  145.20ps 145.20ps 145.20ps 145.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  112.70ps 112.70ps 112.70ps 112.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  117.60ps 117.60ps 117.60ps 117.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  103.40ps 103.40ps 103.40ps 103.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  108.90ps 108.90ps 108.90ps 108.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  137.40ps 137.40ps 137.40ps 137.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  125.30ps 125.30ps 125.30ps 125.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  118.10ps 118.10ps 118.10ps 118.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  107.90ps 107.90ps 107.90ps 107.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  114.20ps 114.20ps 114.20ps 114.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  32.60ps 32.60ps 32.60ps 32.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  107.50ps 107.50ps 107.50ps 107.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  118.80ps 118.80ps 118.80ps 118.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  119.60ps 119.60ps 119.60ps 119.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  119.20ps 119.20ps 119.20ps 119.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  118.80ps 118.80ps 118.80ps 118.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  110.50ps 110.50ps 110.50ps 110.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  121.70ps 121.70ps 121.70ps 121.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  117.30ps 117.30ps 117.30ps 117.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  106.60ps 106.60ps 106.60ps 106.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  113.00ps 113.00ps 113.00ps 113.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  117.70ps 117.70ps 117.70ps 117.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  110.90ps 110.90ps 110.90ps 110.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  121.20ps 121.20ps 121.20ps 121.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  114.40ps 114.40ps 114.40ps 114.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  111.90ps 111.90ps 111.90ps 111.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  114.90ps 114.90ps 114.90ps 114.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  110.70ps 110.70ps 110.70ps 110.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  118.30ps 118.30ps 118.30ps 118.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  103.10ps 103.10ps 103.10ps 103.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  101.30ps 101.30ps 101.30ps 101.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  109.20ps 109.20ps 109.20ps 109.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  115.50ps 115.50ps 115.50ps 115.50ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  127.40ps 127.40ps 127.40ps 127.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  107.70ps 107.70ps 107.70ps 107.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[0]/CLK  128.40ps 128.40ps 128.40ps 128.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  130.60ps 130.60ps 130.60ps 130.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  108.30ps 108.30ps 108.30ps 108.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  138.30ps 138.30ps 138.30ps 138.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  107.20ps 107.20ps 107.20ps 107.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  118.60ps 118.60ps 118.60ps 118.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  100.20ps 100.20ps 100.20ps 100.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  129.70ps 129.70ps 129.70ps 129.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  141.60ps 141.60ps 141.60ps 141.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  95.20ps 95.20ps 95.20ps 95.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  101.80ps 101.80ps 101.80ps 101.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  90.00ps 90.00ps 90.00ps 90.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  113.70ps 113.70ps 113.70ps 113.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  99.20ps 99.20ps 99.20ps 99.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  97.80ps 97.80ps 97.80ps 97.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  129.10ps 129.10ps 129.10ps 129.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  119.70ps 119.70ps 119.70ps 119.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  104.90ps 104.90ps 104.90ps 104.90ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  119.10ps 119.10ps 119.10ps 119.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  106.90ps 106.90ps 106.90ps 106.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  108.70ps 108.70ps 108.70ps 108.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  109.90ps 109.90ps 109.90ps 109.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  101.10ps 101.10ps 101.10ps 101.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  97.50ps 97.50ps 97.50ps 97.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  95.20ps 95.20ps 95.20ps 95.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  84.90ps 84.90ps 84.90ps 84.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  109.20ps 109.20ps 109.20ps 109.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  101.10ps 101.10ps 101.10ps 101.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  91.00ps 91.00ps 91.00ps 91.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  119.60ps 119.60ps 119.60ps 119.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  106.50ps 106.50ps 106.50ps 106.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  89.80ps 89.80ps 89.80ps 89.80ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  116.60ps 116.60ps 116.60ps 116.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  93.70ps 93.70ps 93.70ps 93.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  86.20ps 86.20ps 86.20ps 86.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  101.50ps 101.50ps 101.50ps 101.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  104.90ps 104.90ps 104.90ps 104.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  91.20ps 91.20ps 91.20ps 91.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  95.60ps 95.60ps 95.60ps 95.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  101.50ps 101.50ps 101.50ps 101.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  98.00ps 98.00ps 98.00ps 98.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  94.60ps 94.60ps 94.60ps 94.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  82.90ps 82.90ps 82.90ps 82.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  87.80ps 87.80ps 87.80ps 87.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  105.30ps 105.30ps 105.30ps 105.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  105.80ps 105.80ps 105.80ps 105.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  95.30ps 95.30ps 95.30ps 95.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  85.30ps 85.30ps 85.30ps 85.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  95.80ps 95.80ps 95.80ps 95.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  115.00ps 115.00ps 115.00ps 115.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  89.60ps 89.60ps 89.60ps 89.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  98.70ps 98.70ps 98.70ps 98.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  97.90ps 97.90ps 97.90ps 97.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  102.60ps 102.60ps 102.60ps 102.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  82.60ps 82.60ps 82.60ps 82.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  96.90ps 96.90ps 96.90ps 96.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  75.90ps 75.90ps 75.90ps 75.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  87.30ps 87.30ps 87.30ps 87.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  85.70ps 85.70ps 85.70ps 85.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  78.80ps 78.80ps 78.80ps 78.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  81.90ps 81.90ps 81.90ps 81.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  67.90ps 67.90ps 67.90ps 67.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  85.70ps 85.70ps 85.70ps 85.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][26]/CLK  131.00ps 131.00ps 131.00ps 131.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  120.90ps 120.90ps 120.90ps 120.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  10.60ps 10.60ps 10.60ps 10.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  72.40ps 72.40ps 72.40ps 72.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  83.80ps 83.80ps 83.80ps 83.80ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  30.70ps 30.70ps 30.70ps 30.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  77.10ps 77.10ps 77.10ps 77.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  75.40ps 75.40ps 75.40ps 75.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  63.20ps 63.20ps 63.20ps 63.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  58.90ps 58.90ps 58.90ps 58.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  55.50ps 55.50ps 55.50ps 55.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[10]/CLK  19.10ps 19.10ps 19.10ps 19.10ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  18.30ps 18.30ps 18.30ps 18.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[17]/CLK  10.50ps 10.50ps 10.50ps 10.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  69.50ps 69.50ps 69.50ps 69.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[16]/CLK  10.00ps 10.00ps 10.00ps 10.00ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[0]/CLK  106.90ps 106.90ps 106.90ps 106.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[6]/CLK  29.10ps 29.10ps 29.10ps 29.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][27]/CLK  65.90ps 65.90ps 65.90ps 65.90ps 0pf view_tc
MacroModel pin core_sha256_ctrl_reg_reg[1]/CLK  104.80ps 104.80ps 104.80ps 104.80ps 0pf view_tc
