<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Lecture 17: Multi-Level Caching - Lectures on Computer Architecture</title>
    <link rel="stylesheet" href="../../assets/css/style.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@300;400;500;600;700&display=swap" rel="stylesheet">
    <!-- KaTeX for math rendering -->
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.css">
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.js"></script>
    <script defer src="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/contrib/auto-render.min.js" onload="renderMathInElement(document.body);"></script>

    <!-- Prism.js for code syntax highlighting -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/themes/prism.min.css">
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/prism.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-c.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-asm6502.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/prism/1.29.0/components/prism-bash.min.js"></script>
</head>
<body>
    <header class="lecture-header">
        <div class="container">
            <a href="../../index.html" class="back-link">
                <svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round">
                    <line x1="19" y1="12" x2="5" y2="12"></line>
                    <polyline points="12 19 5 12 12 5"></polyline>
                </svg>
                Back to All Lectures
            </a>
            <h1 class="lecture-title">Lecture 17: Multi-Level Caching</h1>
            <p class="lecture-meta">Lectures on Computer Architecture</p>
        </div>
    </header>

    <main class="lecture-content-area container">
        <div class="content-body">
            <!-- Video Section -->
            <div class="video-container">
                <div class="video-thumbnail">
                    <a href="https://www.youtube.com/watch?v=p6BmMrDKmTE" target="_blank" class="video-play-overlay">
                        <img src="https://img.youtube.com/vi/p6BmMrDKmTE/maxresdefault.jpg" 
                             alt="Lecture 17 Video Thumbnail"
                             onerror="this.src='https://img.youtube.com/vi/p6BmMrDKmTE/hqdefault.jpg'">
                        <div class="play-button">
                            <svg width="68" height="48" viewBox="0 0 68 48" fill="none">
                                <path d="M66.52 7.74c-.78-2.93-2.49-5.41-5.42-6.19C55.79.13 34 0 34 0S12.21.13 6.9 1.55c-2.93.78-4.63 3.26-5.42 6.19C.06 13.05 0 24 0 24s.06 10.95 1.48 16.26c.78 2.93 2.49 5.41 5.42 6.19C12.21 47.87 34 48 34 48s21.79-.13 27.1-1.55c2.93-.78 4.64-3.26 5.42-6.19C67.94 34.95 68 24 68 24s-.06-10.95-1.48-16.26z" fill="red"/>
                                <path d="M45 24L27 14v20" fill="white"/>
                            </svg>
                        </div>
                    </a>
                </div>
                <div class="video-info">
                    <p class="video-notice">
                        <svg width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2">
                            <circle cx="12" cy="12" r="10"></circle>
                            <line x1="12" y1="16" x2="12" y2="12"></line>
                            <line x1="12" y1="8" x2="12.01" y2="8"></line>
                        </svg>
                        Click the thumbnail above to watch the video lecture on YouTube
                    </p>
                </div>
            </div>

            
<em>By Dr. Isuru Nawinne</em>

<h2>17.1 Introduction</h2>

<p>This lecture explores cache hierarchies in modern computer systems, examining how multiple levels of cache work together to optimize memory access performance through careful balance of hit latency versus hit rate. We analyze real-world implementations including Intel's Skylake architecture, understanding the design decisions behind multi-level cache organizations where L1 caches prioritize speed, L2 caches balance capacity and latency, and L3 caches provide large shared storage across processor cores. The examination of associativity tradeoffs—from direct-mapped through set-associative to fully associative designs—reveals how hardware complexity, power consumption, and performance interact in practical cache systems.</p>


<h2>17.2 Recap: Associativity Comparison Results</h2>

<p>From the previous lecture's example using a 4-block cache with three different organizations:</p>

<h3>17.2.1 Direct Mapped Cache</h3>

<ul>
<li><strong>Result</strong>: 5 misses, 0 hits</li>
<li><strong>Cold misses</strong>: 3 (compulsory, unavoidable)</li>
<li><strong>Conflict misses</strong>: 2 (data evicted then accessed again)</li>
<li><strong>Utilization</strong>: Poor - only 2 of 4 slots used</li>
<li><strong>Hit rate</strong>: 0% in this example</li>
</ul>

<h3>17.2.2 2-Way Set Associative Cache</h3>

<ul>
<li><strong>Result</strong>: 4 misses, 1 hit</li>
<li><strong>Cold misses</strong>: 3</li>
<li><strong>Conflict misses</strong>: 1</li>
<li><strong>Utilization</strong>: 2 of 4 slots used</li>
<li><strong>Hit rate</strong>: 20% - better than direct mapped</li>
</ul>

<h3>17.2.3 Fully Associative Cache (4-way)</h3>

<ul>
<li><strong>Result</strong>: 3 misses, 2 hits</li>
<li><strong>Cold misses</strong>: 3 (only unavoidable misses)</li>
<li><strong>Conflict misses</strong>: 0</li>
<li><strong>Utilization</strong>: Best - 3 of 4 slots used</li>
<li><strong>Hit rate</strong>: 40% - best performance</li>
</ul>

<h3>17.2.4 Key Observations</h3>

<ul>
<li>Higher associativity → better hit rate</li>
<li>Higher associativity → reduced conflict misses</li>
<li>Cold misses occur at program start and when new addresses are accessed</li>
<li>System reaches "steady state" with mostly conflict misses after initial cold misses</li>
<li>Performance improvement comes at cost of complexity and power</li>
</ul>


<h2>17.3 Cache Configuration Parameters</h2>

<h3>17.3.1 Primary Parameters</h3>

<h4>1. Block Size</h4>

<ul>
<li>Size of a single block in bytes</li>
<li>Cache deals with memory in blocks</li>
<li>CPU deals with cache in words/bytes</li>
</ul>

<h4>2. Set Size</h4>

<ul>
<li>Number of sets in the cache</li>
<li>Direct mapped: number of sets = number of entries</li>
<li>Fully associative: only 1 set</li>
<li>Can be confusing - refers to number of sets, not size of each set</li>
</ul>

<h4>3. Associativity</h4>

<ul>
<li>Number of ways in a set</li>
<li>Number of blocks that can be stored in one set</li>
<li>1-way = direct mapped</li>
<li>2-way = two-way set associative</li>
<li>N-way = N blocks per set</li>
</ul>

<h3>17.3.2 Cache Size Calculation</h3>


<p>Total Cache Size = Block Size × Set Size × Associativity</p>


<h3>17.3.3 Secondary Parameters</h3>

<h4>4. Replacement Policy</h4>

<ul>
<li>LRU (Least Recently Used)</li>
<li>Pseudo-LRU (PLRU)</li>
<li>FIFO (First In First Out)</li>
<li>Others</li>
</ul>

<h4>5. Write Policy</h4>

<ul>
<li>Write-through</li>
<li>Write-back</li>
</ul>

<h4>6. Other Optimization Techniques</h4>

<ul>
<li>Prefetching mechanisms</li>
<li>Write buffer size</li>
<li>Communication protocols</li>
</ul>

<h3>17.3.4 Configuration Definition</h3>

<ul>
<li>Fixing values for all these parameters defines a specific cache configuration</li>
<li>Performance and power consumption are determined by configuration</li>
<li>External factors: memory access patterns from CPU/program</li>
</ul>


<h2>17.4 Improving Cache Performance</h2>

<h3>17.4.1 Average Access Time Equation</h3>

<pre><code>T_avg = Hit Latency + Miss Rate × Miss Penalty
</code></pre>

<p>Three main factors can be optimized as below.</p>


<h2>17.5 Hit Rate Improvement</h2>

<h3>17.5.1 Method 1: Increase Cache Size</h3>

<strong>Approach</strong>:

<ul>
<li>Most obvious and intuitive method</li>
<li>More slots → can hold more data → more likely to get hits</li>
</ul>

<strong>Limitations</strong>:

<ul>
<li>Very expensive (SRAM costs ~$2000/GB)</li>
<li>SRAM uses cutting-edge technology, same as CPU</li>
<li>Must be fast enough to work at CPU speed</li>
<li>Usually located inside CPU core</li>
<li>Practical limit on how much cache can be added</li>
</ul>

<h3>17.5.2 Method 2: Increase Associativity</h3>

<strong>Benefits</strong>:

<ul>
<li>Higher associativity → better hit rate</li>
<li>Reduces conflict misses</li>
<li>Most popular technique for given cache size</li>
</ul>

<strong>Trade-offs</strong>:

<ul>
<li>Increases hit latency</li>
<li>Increases power consumption</li>
<li>Increases hardware cost</li>
</ul>

<h3>17.5.3 Method 3: Cache Prefetching</h3>

<strong>Concept</strong>:

<ul>
<li>Fetch data before it's needed</li>
<li>Similar to branch prediction in CPU</li>
<li>Reduces cold misses (compulsory misses)</li>
<li>Can also reduce conflict misses</li>
</ul>

<strong>Types of Prefetching</strong>:

<ul>
<li>Software prefetching (compiler-based)</li>
<li>Hardware prefetching</li>
<li>Hybrid software-hardware approaches</li>
</ul>

<strong>Benefits</strong>:

<ul>
<li>Can predict and fetch data before CPU requests it</li>
<li>Reduces effective miss rate</li>
<li>Can significantly improve performance for predictable access patterns</li>
</ul>

<strong>Limitations</strong>:

<ul>
<li>Not 100% accurate</li>
<li>Wrong predictions waste power and bandwidth</li>
<li>Requires additional hardware</li>
<li>Increases complexity</li>
</ul>


<h2>17.6 Hit Latency Optimization</h2>

<h3>17.6.1 Relationship with Hit Rate</h3>

<strong>Fundamental Trade-off</strong>:

<ul>
<li>Hit rate and hit latency are tied together</li>
<li>Improving hit rate often increases hit latency</li>
<li>Improving hit latency often reduces hit rate</li>
<li>Need to find optimal balance</li>
</ul>

<strong>Examples</strong>:

<ul>
<li>Higher associativity → better hit rate BUT higher hit latency</li>
<li>Smaller, simpler cache → lower hit latency BUT worse hit rate</li>
</ul>

<strong>Design Challenge</strong>:

<ul>
<li>Must balance these competing factors</li>
<li>Depends on application requirements</li>
<li>Different trade-offs for different use cases</li>
</ul>


<h2>17.7 Miss Penalty Improvement</h2>

<h3>17.7.1 Miss Penalty Definition</h3>

<ul>
<li>Time spent servicing a cache miss</li>
<li>Time to fetch missing block from memory</li>
</ul>

<h3>17.7.2 Method 1: Optimize Communication</h3>

<ul>
<li>Improve bus technology between cache and memory</li>
<li>Increase bus width</li>
<li>Increase bus speed</li>
<li>Optimize bus arbitration</li>
<li>Better communication protocols</li>
<li>This assumes best possible communication is already in place</li>
</ul>

<h3>17.7.3 Method 2: Cache Hierarchy (Main Focus)</h3>

<ul>
<li>Use multiple levels of cache</li>
<li>Each level optimized differently</li>
<li>Most effective technique for reducing miss penalty</li>
</ul>


<h2>17.8 Cache Hierarchy (Multi-Level Caches)</h2>

<h3>17.8.1 Concept</h3>

<p>Instead of a single cache between CPU and memory, use multiple cache levels: L1, L2, L3, etc., with each level serving as backup for the level above.</p>

<h3>17.8.2 Terminology</h3>

<ul>
<li><strong>L1 (Level 1)</strong>: Top-level cache, closest to CPU</li>
<li><strong>L2 (Level 2)</strong>: Second-level cache</li>
<li><strong>L3 (Level 3)</strong>: Third-level cache (in some systems)</li>
<li><strong>Top-level cache</strong>: Fastest, smallest</li>
<li><strong>Last-level cache</strong>: Slowest (but still fast), largest</li>
</ul>

<h3>17.8.3 Operation</h3>

<ol>
<li>CPU requests data from L1</li>
<li>L1 miss → request goes to L2 (not directly to memory)</li>
<li>L2 miss → request goes to L3 (if exists)</li>
<li>Last-level miss → request goes to main memory</li>
</ol>

<h3>17.8.4 Benefits</h3>

<ul>
<li>Reduced effective miss penalty for L1</li>
<li>Most L1 misses served by L2 in few cycles (2-4 cycles)</li>
<li>Only L2 misses incur full memory penalty (100+ cycles)</li>
<li>Overall average miss penalty greatly reduced</li>
</ul>

<h3>17.8.5 Effective Miss Penalty</h3>

<p>For L1 cache:</p>

<pre><code>Effective Miss Penalty = L2 Hit Latency + L2 Miss Rate × L2 Miss Penalty
</code></pre>

<p>If L2 has good hit rate:</p>

<ul>
<li>L2 miss rate is low</li>
<li>Most L1 misses served quickly by L2</li>
<li>Effective penalty much less than going to memory</li>
</ul>

<h3>17.8.6 Example Calculation</h3>

<p>Given:</p>

<ul>
<li>L1 miss rate: 5%</li>
<li>L2 hit rate: 99.9%</li>
<li>L2 hit latency: 3 cycles</li>
<li>Memory penalty: 100 cycles</li>
</ul>

<pre><code>L1 effective penalty = 3 + 0.001 × 100 = 3.1 cycles
</code></pre>

<h2>17.9 Optimization Strategies for Multi-Level Caches</h2>

<h3>17.9.1 Why Not One Big Cache?</h3>

<ul>
<li>Different levels can be optimized for different goals</li>
<li>Splitting allows specialized optimization</li>
<li>Better overall performance than single large cache</li>
</ul>


<h2>17.10 L1 Cache Optimization - Optimize for Hit Latency</h2>

<h3>17.10.1 Goal</h3>

<p>Minimize hit latency</p>

<h3>17.10.2 Rationale</h3>

<ul>
<li>Critical for CPU clock cycle time</li>
<li>Memory access is slowest pipeline stage</li>
<li>Determines overall CPU clock period</li>
<li>Lower L1 hit latency → shorter clock cycle → higher CPU frequency</li>
</ul>

<h3>17.10.3 Characteristics</h3>

<ul>
<li>Small size</li>
<li>Lower associativity (2-way, 4-way, sometimes 8-way)</li>
<li>Fast response time</li>
<li>Accept moderate hit rate (e.g., 95%)</li>
</ul>

<h3>17.10.4 Trade-off</h3>

<ul>
<li>Sacrifice some hit rate for speed</li>
<li>Slightly higher miss rate acceptable</li>
<li>Misses handled by L2</li>
</ul>


<h2>17.11 L2 Cache Optimization - Optimize for Hit Rate</h2>

<h3>17.11.1 Goal</h3>

<p>Maximize hit rate</p>

<h3>17.11.2 Rationale</h3>

<ul>
<li>Serve most L1 misses</li>
<li>Minimize accesses to main memory</li>
<li>Reduce effective L1 miss penalty</li>
</ul>

<h3>17.11.3 Characteristics</h3>

<ul>
<li>Larger size</li>
<li>Higher associativity (8-way, 16-way, or even fully associative)</li>
<li>Very high hit rate (99.9% or better)</li>
<li>Can tolerate higher hit latency</li>
</ul>

<h3>17.11.4 Trade-off</h3>

<ul>
<li>Higher latency acceptable</li>
<li>Not on critical path for most accesses</li>
<li>Priority is catching L1 misses</li>
</ul>


<h2>17.12 Associativity Comparison</h2>

<strong>Question</strong>: Which level has higher associativity?

<strong>Answer</strong>: L2 (and L3 if present) have higher associativity

<h3>17.12.1 Reasoning</h3>

<ul>
<li>L2 optimized for hit rate</li>
<li>Higher associativity → better hit rate</li>
<li>L1 optimized for latency</li>
<li>Lower associativity → faster access</li>
</ul>

<h3>17.12.2 Combined Effect</h3>

<ul>
<li><strong>L1</strong>: Fast but moderate hit rate (e.g., 95-98%)</li>
<li><strong>L2</strong>: Slower but excellent hit rate (e.g., 99-99.9%)</li>
<li><strong>Most accesses</strong>: L1 hit (fast path)</li>
<li><strong>Most L1 misses</strong>: L2 hit (medium path, few cycles)</li>
<li><strong>Very few accesses</strong>: Main memory (slow path, 100+ cycles)</li>
</ul>

<strong>Overall result</strong>: Much better average performance


<h2>17.13 Physical Implementation of Cache Hierarchy</h2>

<h3>17.13.1 L1 Cache</h3>

<ul>
<li>Almost always on-chip (inside CPU die)</li>
<li>Integrated within CPU core</li>
<li>Smallest but fastest</li>
<li>Typically split into:
<ul>
<li>L1 instruction cache (L1-I)</li>
<li>L1 data cache (L1-D)</li>
</ul>
</li>
</ul>

<h3>17.13.2 L2 Cache</h3>

<ul>
<li>Usually on-chip (same die as CPU)</li>
<li>Can be off-chip in some designs</li>
<li>Larger than L1</li>
<li>May be unified (instruction + data) or split</li>
<li>If multi-core: may be per-core or shared</li>
</ul>

<h3>17.13.3 L3 Cache</h3>

<ul>
<li>Common in multi-processor/multi-core systems</li>
<li>Usually on-chip in modern designs</li>
<li>Can be off-chip in some architectures</li>
<li>Typically unified and shared among all cores</li>
<li>Largest cache level</li>
</ul>

<h3>17.13.4 Design Variations</h3>

<p>Different implementations based on:</p>

<ul>
<li>Performance requirements</li>
<li>Power budget</li>
<li>Cost constraints</li>
<li>Target application</li>
<li>Number of cores</li>
</ul>


<h2>17.14 Real World Example: Intel Skylake Architecture</h2>

<strong>Source</strong>: wikichip.org

<h3>17.14.1 Architecture Overview</h3>

<ul>
<li>Mainstream Intel architecture from ~2015</li>
<li>Used in Core i3, i5, i7 processors</li>
<li>Standard desktop/PC processors</li>
</ul>

<h3>17.14.2 Dual-Core Layout Analysis</h3>

<h4>Execution Units</h4>

<ul>
<li>Two separate processor cores visible</li>
<li>Integer ALUs (arithmetic logic units)</li>
<li>Floating-point units</li>
<li>Multipliers, dividers</li>
<li>Other arithmetic hardware</li>
</ul>

<h4>Pipeline Support Hardware</h4>

<ul>
<li>Takes up as much space as execution units</li>
<li>Out-of-order scheduling logic</li>
<li>Branch prediction units</li>
<li>Multiple issue hardware</li>
<li>Decoding logic</li>
<li>Control logic</li>
</ul>

<h3>17.14.3 Cache Implementation</h3>

<h4>L1 Data Cache</h4>

<ul>
<li>Separate for each core</li>
<li>Located close to execution units and memory management</li>
<li><strong>8-way set associative</strong></li>
<li>Smaller size (32KB typical)</li>
<li>Close to where addresses are generated</li>
</ul>

<h4>L1 Instruction Cache</h4>

<ul>
<li>Separate for each core</li>
<li>Located close to instruction fetch and decode units</li>
<li>Near out-of-order scheduling hardware</li>
<li><strong>8-way set associative</strong></li>
<li>Smaller size (32KB typical)</li>
</ul>

<h4>L2 Cache</h4>

<ul>
<li>Shared between instruction and data</li>
<li>Larger than L1 (256KB in this example)</li>
<li><strong>4-way set associative</strong> (in this design)</li>
<li>Located between L1 and memory</li>
<li>Serves both L1-I and L1-D misses</li>
</ul>

<h3>17.14.4 Memory Hierarchy</h3>

<ul>
<li>Separate buffers for load and store instructions</li>
<li>Buffers before and after cache</li>
<li>Memory management unit</li>
<li>Connection to L3 cache (if present) via bus</li>
</ul>

<h3>17.14.5 Design Observations</h3>

<ul>
<li>Physical placement matches logical function</li>
<li>Data cache near execution units</li>
<li>Instruction cache near fetch/decode</li>
<li>Shared L2 in middle position</li>
<li>Significant die area for cache</li>
<li>Even more area for pipeline optimization</li>
</ul>

<h3>17.14.6 Why Higher L1 Associativity Here?</h3>

<ul>
<li>8-way seems high for L1</li>
<li>But size is small (32KB)</li>
<li>Other pipeline stages may be bottleneck</li>
<li>Clock period limited by other factors</li>
<li>Can afford higher associativity without hurting cycle time</li>
<li>Depends on overall CPU design</li>
</ul>

<h3>17.14.7 Multi-Core Configuration</h3>

<ul>
<li>Each core has own L1-I and L1-D</li>
<li>Each core has own L2</li>
<li>All cores share L3</li>
<li>L3 connects via bus system</li>
</ul>

<h3>17.14.8 Additional Features</h3>

<ul>
<li>Physical register files (integer and vector)</li>
<li>Store/load buffers</li>
<li>Pre-decoding hardware</li>
<li>Complex x86 instruction handling</li>
<li>Many optimizations for real-world performance</li>
</ul>


<h2>17.15 Recommendations for Further Study</h2>

<h3>17.15.1 Resource: wikichip.org</h3>

<strong>Content Available</strong>:

<ul>
<li>Detailed CPU architecture information</li>
<li>Real implementation details</li>
<li>Various processor families:
<ul>
<li>Intel x86 architectures</li>
<li>ARM implementations</li>
<li>AMD processors</li>
<li>Other architectures</li>
</ul>
</li>
</ul>

<strong>Benefits</strong>:

<ul>
<li>See concepts in real hardware</li>
<li>Understand practical trade-offs</li>
<li>Compare different design approaches</li>
<li>Learn industry practices</li>
</ul>


<h2>Key Takeaways</h2>

<ol>
<li>Cache hierarchies reduce effective miss penalty</li>
<li>Different levels optimized for different goals:
<ul>
<li>L1: Hit latency (speed)</li>
<li>L2/L3: Hit rate (coverage)</li>
</ul>
</li>
<li>Multi-level caches balance competing requirements</li>
<li>Real implementations show concepts in practice</li>
<li>Design decisions depend on:
<ul>
<li>Performance targets</li>
<li>Power budget</li>
<li>Cost constraints</li>
<li>Application requirements</li>
</ul>
</li>
<li>Modern CPUs use sophisticated cache hierarchies</li>
<li>Cache takes significant portion of CPU die area</li>
<li>Pipeline optimizations also require substantial hardware</li>
</ol>


<h2>Summary</h2>

<p>Cache hierarchies represent one of the most effective techniques for improving memory system performance. By using multiple levels of cache, each optimized for different objectives, modern processors achieve both low latency and high hit rates. The L1 cache prioritizes speed to minimize clock cycle time, while L2 and L3 caches prioritize capacity and hit rate to reduce memory access frequency. Real-world implementations, such as Intel's Skylake architecture, demonstrate these principles in practice, showing how careful cache design enables high-performance computing while managing the constraints of power, cost, and chip area.</p>

            
            <div class="lecture-nav">
                <a href="lecture-16.html" class="nav-btn">← Previous Lecture</a>
                <a href="lecture-18.html" class="nav-btn">Next Lecture →</a>
            </div>
        </div>
    </main>

    <footer>
        <div class="container">
            <p>&copy; 2025 CO224 Computer Architecture Lecture Series. All rights reserved.</p>
            <p>Department of Computer Engineering, University of Peradeniya</p>
        </div>
    </footer>
</body>
</html>
