# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_7.srcs/sources_1/new/_8_1_mux.vhd" \
"../../../../../project_2/project_2.srcs/sources_1/new/mux_2_1_behavioral.vhd" \
"../../../../../project_3/project_3.srcs/sources_1/new/mux_4_1_behavioral.vhd" \
"../../../../project_7.srcs/sim_1/new/mux_8_1_tb.vhd" \

# Do not sort compile order
nosort
