LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_BIT.ALL;
ENTITY ALU_8b IS
 PORT (
 S : IN STD_LOGIC_VECTOR(2 DOWNTO 0 );
 A : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
 B : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
 F : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
 CO : OUT STD_LOGIC );
END ALU_8b;
ARCHITECTURE behav OF ALU_8b IS
--SIGNAL TEMP1 : BIT_VECTOR(15 DOWNTO 0);
--SIGNAL TEMP2 :INTEGER;
BEGIN
--TEMP1<=TO_BITVECTOR(A);
 PROCESS(A,B)
 BEGIN
 CASE S IS
 WHEN "000" => F<=(A+B); 
WHEN "001" => F<=(A-B);
WHEN "010" => F<=(A AND B); 
WHEN "011" => F<=(A or B);
--WHEN "100" => TEMP1<=(TEMP1 SLL 1);F<=TO_STDLOGICVECTOR(TEMP1);
--WHEN "101" => TEMP1<=(TEMP1 SRL 1);F<=TO_STDLOGICVECTOR(TEMP1);
--WHEN "110" => TEMP1<=(TEMP1 SRA 1);F<=TO_STDLOGICVECTOR(TEMP1);
WHEN "111" => IF A<B THEN F<="0000000000000001"; ELSE F<="0000000000000000"; END IF;
WHEN OTHERS => F<="0000000000000000" ; 
 END CASE;
 END PROCESS;
END behav;
