Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Wed Apr 16 04:22:18 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.978        0.000                      0                 3534        0.033        0.000                      0                 3534       49.500        0.000                       0                  1294  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              77.978        0.000                      0                 3534        0.033        0.000                      0                 3534       49.500        0.000                       0                  1294  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       77.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.978ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.911ns  (logic 7.986ns (36.447%)  route 13.925ns (63.553%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=31, routed)          1.560     7.160    game_datapath/game_cu/sel0[5]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.152     7.312 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.856     8.168    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.494 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=32, routed)          3.778    12.272    game_datapath/game_cu/M_game_cu_regfile_ra1[2]
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    12.396 r  game_datapath/game_cu/out_sig0__0_i_4/O
                         net (fo=19, routed)          2.762    15.158    game_datapath/game_alu/out_sig0__1_4[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.194 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.196    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.714 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.480    22.194    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.318 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    22.318    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.013 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.832    23.845    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[3]
    SLICE_X50Y43         LUT5 (Prop_lut5_I0_O)        0.307    24.152 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_4/O
                         net (fo=1, routed)           0.448    24.599    game_datapath/game_cu/D_correct_button_reg_q[23]_i_4_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.723 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_2/O
                         net (fo=1, routed)           0.486    25.209    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    25.333 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_1/O
                         net (fo=10, routed)          1.722    27.055    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[23]
    SLICE_X46Y53         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.438   104.842    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[23]/C
                         clock pessimism              0.258   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X46Y53         FDRE (Setup_fdre_C_D)       -0.031   105.034    game_datapath/game_regfiles/D_data_reg_q_reg[23]
  -------------------------------------------------------------------
                         required time                        105.034    
                         arrival time                         -27.055    
  -------------------------------------------------------------------
                         slack                                 77.978    

Slack (MET) :             77.998ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.856ns  (logic 7.993ns (36.572%)  route 13.863ns (63.428%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=31, routed)          1.560     7.160    game_datapath/game_cu/sel0[5]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.152     7.312 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.856     8.168    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.494 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=32, routed)          3.778    12.272    game_datapath/game_cu/M_game_cu_regfile_ra1[2]
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    12.396 r  game_datapath/game_cu/out_sig0__0_i_4/O
                         net (fo=19, routed)          2.762    15.158    game_datapath/game_alu/out_sig0__1_4[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.194 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.196    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.714 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.480    22.194    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.318 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    22.318    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.021 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.989    24.010    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[1]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.306    24.316 r  game_datapath/game_cu/D_correct_button_reg_q[21]_i_4/O
                         net (fo=1, routed)           0.354    24.670    game_datapath/game_cu/D_correct_button_reg_q[21]_i_4_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.794 r  game_datapath/game_cu/D_correct_button_reg_q[21]_i_2/O
                         net (fo=1, routed)           0.445    25.240    game_datapath/game_cu/D_correct_button_reg_q[21]_i_2_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.364 r  game_datapath/game_cu/D_correct_button_reg_q[21]_i_1/O
                         net (fo=10, routed)          1.636    27.000    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[21]
    SLICE_X47Y55         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.438   104.842    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X47Y55         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[21]/C
                         clock pessimism              0.258   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)       -0.067   104.998    game_datapath/game_regfiles/D_data_reg_q_reg[21]
  -------------------------------------------------------------------
                         required time                        104.998    
                         arrival time                         -27.000    
  -------------------------------------------------------------------
                         slack                                 77.998    

Slack (MET) :             78.049ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.746ns  (logic 7.993ns (36.757%)  route 13.753ns (63.243%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=31, routed)          1.560     7.160    game_datapath/game_cu/sel0[5]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.152     7.312 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.856     8.168    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.494 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=32, routed)          3.778    12.272    game_datapath/game_cu/M_game_cu_regfile_ra1[2]
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    12.396 r  game_datapath/game_cu/out_sig0__0_i_4/O
                         net (fo=19, routed)          2.762    15.158    game_datapath/game_alu/out_sig0__1_4[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.194 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.196    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.714 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.480    22.194    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.318 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    22.318    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.021 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.989    24.010    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[1]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.306    24.316 r  game_datapath/game_cu/D_correct_button_reg_q[21]_i_4/O
                         net (fo=1, routed)           0.354    24.670    game_datapath/game_cu/D_correct_button_reg_q[21]_i_4_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.794 r  game_datapath/game_cu/D_correct_button_reg_q[21]_i_2/O
                         net (fo=1, routed)           0.445    25.240    game_datapath/game_cu/D_correct_button_reg_q[21]_i_2_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.364 r  game_datapath/game_cu/D_correct_button_reg_q[21]_i_1/O
                         net (fo=10, routed)          1.526    26.890    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[21]
    SLICE_X43Y49         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.448   104.853    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[21]/C
                         clock pessimism              0.179   105.032    
                         clock uncertainty           -0.035   104.997    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)       -0.058   104.939    game_datapath/game_regfiles/D_counter_reg_q_reg[21]
  -------------------------------------------------------------------
                         required time                        104.939    
                         arrival time                         -26.890    
  -------------------------------------------------------------------
                         slack                                 78.049    

Slack (MET) :             78.055ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.799ns  (logic 7.878ns (36.139%)  route 13.921ns (63.861%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=31, routed)          1.560     7.160    game_datapath/game_cu/sel0[5]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.152     7.312 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.856     8.168    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.494 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=32, routed)          3.778    12.272    game_datapath/game_cu/M_game_cu_regfile_ra1[2]
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    12.396 r  game_datapath/game_cu/out_sig0__0_i_4/O
                         net (fo=19, routed)          2.762    15.158    game_datapath/game_alu/out_sig0__1_4[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.194 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.196    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.714 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.480    22.194    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.318 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    22.318    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.917 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           1.080    23.997    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[0]
    SLICE_X50Y43         LUT5 (Prop_lut5_I0_O)        0.295    24.292 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_4/O
                         net (fo=1, routed)           0.452    24.744    game_datapath/game_cu/D_correct_button_reg_q[20]_i_4_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.868 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_2/O
                         net (fo=1, routed)           0.959    25.827    game_datapath/game_cu/D_correct_button_reg_q[20]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124    25.951 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_1/O
                         net (fo=10, routed)          0.993    26.943    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[20]
    SLICE_X44Y51         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.439   104.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[20]/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X44Y51         FDRE (Setup_fdre_C_D)       -0.067   104.999    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[20]
  -------------------------------------------------------------------
                         required time                        104.999    
                         arrival time                         -26.943    
  -------------------------------------------------------------------
                         slack                                 78.055    

Slack (MET) :             78.061ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.779ns  (logic 7.878ns (36.172%)  route 13.901ns (63.828%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=31, routed)          1.560     7.160    game_datapath/game_cu/sel0[5]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.152     7.312 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.856     8.168    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.494 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=32, routed)          3.778    12.272    game_datapath/game_cu/M_game_cu_regfile_ra1[2]
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    12.396 r  game_datapath/game_cu/out_sig0__0_i_4/O
                         net (fo=19, routed)          2.762    15.158    game_datapath/game_alu/out_sig0__1_4[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.194 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.196    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.714 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.480    22.194    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.318 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    22.318    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.917 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           1.080    23.997    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[0]
    SLICE_X50Y43         LUT5 (Prop_lut5_I0_O)        0.295    24.292 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_4/O
                         net (fo=1, routed)           0.452    24.744    game_datapath/game_cu/D_correct_button_reg_q[20]_i_4_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.868 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_2/O
                         net (fo=1, routed)           0.959    25.827    game_datapath/game_cu/D_correct_button_reg_q[20]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124    25.951 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_1/O
                         net (fo=10, routed)          0.973    26.923    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[20]
    SLICE_X45Y50         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.439   104.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[20]/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X45Y50         FDRE (Setup_fdre_C_D)       -0.081   104.985    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[20]
  -------------------------------------------------------------------
                         required time                        104.985    
                         arrival time                         -26.923    
  -------------------------------------------------------------------
                         slack                                 78.061    

Slack (MET) :             78.095ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.769ns  (logic 7.986ns (36.685%)  route 13.783ns (63.315%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=31, routed)          1.560     7.160    game_datapath/game_cu/sel0[5]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.152     7.312 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.856     8.168    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.494 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=32, routed)          3.778    12.272    game_datapath/game_cu/M_game_cu_regfile_ra1[2]
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    12.396 r  game_datapath/game_cu/out_sig0__0_i_4/O
                         net (fo=19, routed)          2.762    15.158    game_datapath/game_alu/out_sig0__1_4[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.194 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.196    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.714 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.480    22.194    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.318 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    22.318    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.013 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.832    23.845    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[3]
    SLICE_X50Y43         LUT5 (Prop_lut5_I0_O)        0.307    24.152 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_4/O
                         net (fo=1, routed)           0.448    24.599    game_datapath/game_cu/D_correct_button_reg_q[23]_i_4_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.723 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_2/O
                         net (fo=1, routed)           0.486    25.209    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I0_O)        0.124    25.333 r  game_datapath/game_cu/D_correct_button_reg_q[23]_i_1/O
                         net (fo=10, routed)          1.580    26.913    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[23]
    SLICE_X44Y51         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.439   104.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[23]/C
                         clock pessimism              0.258   105.101    
                         clock uncertainty           -0.035   105.066    
    SLICE_X44Y51         FDRE (Setup_fdre_C_D)       -0.058   105.008    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[23]
  -------------------------------------------------------------------
                         required time                        105.008    
                         arrival time                         -26.913    
  -------------------------------------------------------------------
                         slack                                 78.095    

Slack (MET) :             78.153ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.639ns  (logic 7.878ns (36.406%)  route 13.761ns (63.594%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=31, routed)          1.560     7.160    game_datapath/game_cu/sel0[5]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.152     7.312 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.856     8.168    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.494 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=32, routed)          3.778    12.272    game_datapath/game_cu/M_game_cu_regfile_ra1[2]
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    12.396 r  game_datapath/game_cu/out_sig0__0_i_4/O
                         net (fo=19, routed)          2.762    15.158    game_datapath/game_alu/out_sig0__1_4[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.194 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.196    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.714 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.480    22.194    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.318 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    22.318    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.917 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           1.080    23.997    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[0]
    SLICE_X50Y43         LUT5 (Prop_lut5_I0_O)        0.295    24.292 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_4/O
                         net (fo=1, routed)           0.452    24.744    game_datapath/game_cu/D_correct_button_reg_q[20]_i_4_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.868 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_2/O
                         net (fo=1, routed)           0.959    25.827    game_datapath/game_cu/D_correct_button_reg_q[20]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124    25.951 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_1/O
                         net (fo=10, routed)          0.833    26.783    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[20]
    SLICE_X43Y49         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.448   104.853    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X43Y49         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[20]/C
                         clock pessimism              0.179   105.032    
                         clock uncertainty           -0.035   104.997    
    SLICE_X43Y49         FDRE (Setup_fdre_C_D)       -0.061   104.936    game_datapath/game_regfiles/D_counter_reg_q_reg[20]
  -------------------------------------------------------------------
                         required time                        104.936    
                         arrival time                         -26.783    
  -------------------------------------------------------------------
                         slack                                 78.153    

Slack (MET) :             78.183ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_reg_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.654ns  (logic 7.878ns (36.382%)  route 13.776ns (63.618%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=31, routed)          1.560     7.160    game_datapath/game_cu/sel0[5]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.152     7.312 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.856     8.168    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.494 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=32, routed)          3.778    12.272    game_datapath/game_cu/M_game_cu_regfile_ra1[2]
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    12.396 r  game_datapath/game_cu/out_sig0__0_i_4/O
                         net (fo=19, routed)          2.762    15.158    game_datapath/game_alu/out_sig0__1_4[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.194 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.196    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.714 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.480    22.194    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.318 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    22.318    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.917 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           1.080    23.997    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[0]
    SLICE_X50Y43         LUT5 (Prop_lut5_I0_O)        0.295    24.292 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_4/O
                         net (fo=1, routed)           0.452    24.744    game_datapath/game_cu/D_correct_button_reg_q[20]_i_4_n_0
    SLICE_X50Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.868 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_2/O
                         net (fo=1, routed)           0.959    25.827    game_datapath/game_cu/D_correct_button_reg_q[20]_i_2_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I0_O)        0.124    25.951 r  game_datapath/game_cu/D_correct_button_reg_q[20]_i_1/O
                         net (fo=10, routed)          0.847    26.798    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[20]
    SLICE_X42Y48         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.448   104.853    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X42Y48         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[20]/C
                         clock pessimism              0.179   105.032    
                         clock uncertainty           -0.035   104.997    
    SLICE_X42Y48         FDRE (Setup_fdre_C_D)       -0.016   104.981    game_datapath/game_regfiles/D_p1_score_reg_q_reg[20]
  -------------------------------------------------------------------
                         required time                        104.981    
                         arrival time                         -26.798    
  -------------------------------------------------------------------
                         slack                                 78.183    

Slack (MET) :             78.191ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.671ns  (logic 7.904ns (36.472%)  route 13.767ns (63.528%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 104.842 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=31, routed)          1.560     7.160    game_datapath/game_cu/sel0[5]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.152     7.312 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.856     8.168    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.494 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=32, routed)          3.778    12.272    game_datapath/game_cu/M_game_cu_regfile_ra1[2]
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    12.396 r  game_datapath/game_cu/out_sig0__0_i_4/O
                         net (fo=19, routed)          2.762    15.158    game_datapath/game_alu/out_sig0__1_4[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.194 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.196    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.714 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.480    22.194    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.318 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    22.318    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.937 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.963    23.900    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[2]
    SLICE_X50Y43         LUT5 (Prop_lut5_I0_O)        0.301    24.201 r  game_datapath/game_cu/D_correct_button_reg_q[22]_i_4/O
                         net (fo=1, routed)           0.309    24.510    game_datapath/game_cu/D_correct_button_reg_q[22]_i_4_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I5_O)        0.124    24.634 r  game_datapath/game_cu/D_correct_button_reg_q[22]_i_2/O
                         net (fo=1, routed)           0.583    25.217    game_datapath/game_cu/D_correct_button_reg_q[22]_i_2_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124    25.341 r  game_datapath/game_cu/D_correct_button_reg_q[22]_i_1/O
                         net (fo=10, routed)          1.474    26.815    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[22]
    SLICE_X45Y53         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.438   104.842    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[22]/C
                         clock pessimism              0.258   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X45Y53         FDRE (Setup_fdre_C_D)       -0.058   105.007    game_datapath/game_regfiles/D_data_reg_q_reg[22]
  -------------------------------------------------------------------
                         required time                        105.007    
                         arrival time                         -26.815    
  -------------------------------------------------------------------
                         slack                                 78.191    

Slack (MET) :             78.260ns  (required time - arrival time)
  Source:                 game_datapath/game_cu/D_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        21.563ns  (logic 7.993ns (37.068%)  route 13.570ns (62.932%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 104.853 - 100.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_cu/clk_IBUF_BUFG
    SLICE_X55Y51         FDRE                                         r  game_datapath/game_cu/D_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.456     5.600 f  game_datapath/game_cu/D_game_fsm_q_reg[5]/Q
                         net (fo=31, routed)          1.560     7.160    game_datapath/game_cu/sel0[5]
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.152     7.312 r  game_datapath/game_cu/out_sig0_i_103/O
                         net (fo=11, routed)          0.856     8.168    game_datapath/game_cu/out_sig0_i_103_n_0
    SLICE_X49Y47         LUT6 (Prop_lut6_I0_O)        0.326     8.494 r  game_datapath/game_cu/out_sig0_i_35/O
                         net (fo=32, routed)          3.778    12.272    game_datapath/game_cu/M_game_cu_regfile_ra1[2]
    SLICE_X34Y48         LUT5 (Prop_lut5_I2_O)        0.124    12.396 r  game_datapath/game_cu/out_sig0__0_i_4/O
                         net (fo=19, routed)          2.762    15.158    game_datapath/game_alu/out_sig0__1_4[13]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.036    19.194 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.196    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    20.714 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.480    22.194    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X54Y42         LUT2 (Prop_lut2_I0_O)        0.124    22.318 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    22.318    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    22.698 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    22.698    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.021 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.989    24.010    game_datapath/game_cu/D_correct_button_reg_q[23]_i_2_0[1]
    SLICE_X51Y44         LUT5 (Prop_lut5_I0_O)        0.306    24.316 r  game_datapath/game_cu/D_correct_button_reg_q[21]_i_4/O
                         net (fo=1, routed)           0.354    24.670    game_datapath/game_cu/D_correct_button_reg_q[21]_i_4_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I5_O)        0.124    24.794 r  game_datapath/game_cu/D_correct_button_reg_q[21]_i_2/O
                         net (fo=1, routed)           0.445    25.240    game_datapath/game_cu/D_correct_button_reg_q[21]_i_2_n_0
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.124    25.364 r  game_datapath/game_cu/D_correct_button_reg_q[21]_i_1/O
                         net (fo=10, routed)          1.343    26.707    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_1[21]
    SLICE_X42Y49         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.448   104.853    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[21]/C
                         clock pessimism              0.179   105.032    
                         clock uncertainty           -0.035   104.997    
    SLICE_X42Y49         FDRE (Setup_fdre_C_D)       -0.030   104.967    game_datapath/game_regfiles/D_p0_score_reg_q_reg[21]
  -------------------------------------------------------------------
                         required time                        104.967    
                         arrival time                         -26.707    
  -------------------------------------------------------------------
                         slack                                 78.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_speed_reg_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_speed_dff_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.950%)  route 0.221ns (61.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[15]/Q
                         net (fo=3, routed)           0.221     1.870    debugger/D_motor_speed_dff_q_reg[31]_0[15]
    SLICE_X34Y50         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.829     2.019    debugger/clk_IBUF_BUFG
    SLICE_X34Y50         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[15]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.063     1.837    debugger/D_motor_speed_dff_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p1_score_dff_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.673%)  route 0.233ns (62.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[9]/Q
                         net (fo=3, routed)           0.233     1.882    debugger/D_p1_score_dff_q_reg[31]_0[9]
    SLICE_X32Y48         FDRE                                         r  debugger/D_p1_score_dff_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.833     2.023    debugger/clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  debugger/D_p1_score_dff_q_reg[9]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.072     1.844    debugger/D_p1_score_dff_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_temp_reg_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_temp_dff_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.905%)  route 0.241ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_temp_reg_q_reg[17]/Q
                         net (fo=3, routed)           0.241     1.891    debugger/D_temp_dff_q_reg[31]_0[17]
    SLICE_X44Y50         FDRE                                         r  debugger/D_temp_dff_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.833     2.022    debugger/clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  debugger/D_temp_dff_q_reg[17]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.070     1.847    debugger/D_temp_dff_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_motor_speed_reg_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_motor_speed_dff_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.281%)  route 0.224ns (57.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X30Y47         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[11]/Q
                         net (fo=3, routed)           0.224     1.896    debugger/D_motor_speed_dff_q_reg[31]_0[11]
    SLICE_X35Y50         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.829     2.019    debugger/clk_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  debugger/D_motor_speed_dff_q_reg[11]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.070     1.844    debugger/D_motor_speed_dff_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p1_score_dff_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.051%)  route 0.204ns (57.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.148     1.657 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[29]/Q
                         net (fo=3, routed)           0.204     1.861    debugger/D_p1_score_dff_q_reg[31]_0[29]
    SLICE_X48Y47         FDRE                                         r  debugger/D_p1_score_dff_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.837     2.027    debugger/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  debugger/D_p1_score_dff_q_reg[29]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.019     1.800    debugger/D_p1_score_dff_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_counter_reg_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_counter_dff_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.591%)  route 0.261ns (61.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.567     1.511    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  game_datapath/game_regfiles/D_counter_reg_q_reg[24]/Q
                         net (fo=3, routed)           0.261     1.936    debugger/D_counter_dff_q_reg[31]_0[24]
    SLICE_X51Y50         FDRE                                         r  debugger/D_counter_dff_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  debugger/D_counter_dff_q_reg[24]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.066     1.846    debugger/D_counter_dff_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_temp_reg_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_temp_dff_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.678%)  route 0.241ns (65.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X44Y49         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.128     1.637 r  game_datapath/game_regfiles/D_temp_reg_q_reg[20]/Q
                         net (fo=3, routed)           0.241     1.878    debugger/D_temp_dff_q_reg[31]_0[20]
    SLICE_X46Y50         FDRE                                         r  debugger/D_temp_dff_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.833     2.022    debugger/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  debugger/D_temp_dff_q_reg[20]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.010     1.787    debugger/D_temp_dff_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p1_score_dff_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.917%)  route 0.257ns (61.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[28]/Q
                         net (fo=3, routed)           0.257     1.930    debugger/D_p1_score_dff_q_reg[31]_0[28]
    SLICE_X48Y47         FDRE                                         r  debugger/D_p1_score_dff_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.837     2.027    debugger/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  debugger/D_p1_score_dff_q_reg[28]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.047     1.828    debugger/D_p1_score_dff_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_temp_reg_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_temp_dff_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.148ns (37.983%)  route 0.242ns (62.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.563     1.507    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.148     1.655 r  game_datapath/game_regfiles/D_temp_reg_q_reg[5]/Q
                         net (fo=3, routed)           0.242     1.896    debugger/D_temp_dff_q_reg[31]_0[5]
    SLICE_X35Y44         FDRE                                         r  debugger/D_temp_dff_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.831     2.021    debugger/clk_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  debugger/D_temp_dff_q_reg[5]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.022     1.792    debugger/D_temp_dff_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debugger/D_p1_score_dff_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.164ns (36.286%)  route 0.288ns (63.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X50Y51         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[27]/Q
                         net (fo=3, routed)           0.288     1.961    debugger/D_p1_score_dff_q_reg[31]_0[27]
    SLICE_X48Y47         FDRE                                         r  debugger/D_p1_score_dff_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.837     2.027    debugger/clk_IBUF_BUFG
    SLICE_X48Y47         FDRE                                         r  debugger/D_p1_score_dff_q_reg[27]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X48Y47         FDRE (Hold_fdre_C_D)         0.066     1.847    debugger/D_p1_score_dff_q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y57   center_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y59   center_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y59   center_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y60   center_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y60   center_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y57   center_button_cond/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y57   center_button_cond/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y57   center_button_cond/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X49Y58   center_button_cond/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y57   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y57   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y59   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y59   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y59   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y59   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y60   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y60   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y60   center_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y60   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y57   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y57   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y59   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y59   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y59   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y59   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y60   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y60   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y60   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X49Y60   center_button_cond/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.520ns  (logic 5.008ns (47.601%)  route 5.512ns (52.399%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.563     5.147    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  motor/pwm/ctr/D_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.965     6.569    motor/pwm/ctr/M_ctr_value[0]
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.693 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.693    motor/pwm/ctr_n_5
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.225 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           1.490     8.715    motor/pwm/ctr/CO[0]
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.152     8.867 r  motor/pwm/ctr/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.057    11.924    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.744    15.667 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    15.667    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.439ns  (logic 4.777ns (45.760%)  route 5.662ns (54.240%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.563     5.147    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X40Y38         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y38         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  motor/pwm/ctr/D_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.965     6.569    motor/pwm/ctr/M_ctr_value[0]
    SLICE_X41Y41         LUT3 (Prop_lut3_I2_O)        0.124     6.693 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     6.693    motor/pwm/ctr_n_5
    SLICE_X41Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.225 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=2, routed)           1.490     8.715    game_datapath/game_regfiles/CO[0]
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.124     8.839 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.207    12.046    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    15.587 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    15.587    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.633ns  (logic 4.169ns (48.293%)  route 4.464ns (51.707%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.564     5.148    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.823     6.427    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[1]
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.124     6.551 r  game_datapath/game_regfiles/p1_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.641    10.192    p1_score_OBUF[0]
    N6                   OBUF (Prop_obuf_I_O)         3.589    13.781 r  p1_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.781    p1_score[0]
    N6                                                                r  p1_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 4.171ns (50.016%)  route 4.168ns (49.984%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.565     5.149    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.680     6.286    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[1]
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.124     6.410 r  game_datapath/game_regfiles/p0_score_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.488     9.897    p0_score_OBUF[0]
    M6                   OBUF (Prop_obuf_I_O)         3.591    13.488 r  p0_score_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.488    p0_score[0]
    M6                                                                r  p0_score[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.322ns  (logic 4.354ns (52.320%)  route 3.968ns (47.680%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.564     5.148    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.823     6.427    game_datapath/game_regfiles/D_p1_score_reg_q_reg[31]_0[1]
    SLICE_X37Y40         LUT2 (Prop_lut2_I1_O)        0.152     6.579 r  game_datapath/game_regfiles/p1_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.145     9.724    p1_score_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         3.746    13.470 r  p1_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.470    p1_score[2]
    H3                                                                r  p1_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.793ns  (logic 4.351ns (55.838%)  route 3.441ns (44.162%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.565     5.149    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.605 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]/Q
                         net (fo=5, routed)           0.680     6.286    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[1]
    SLICE_X39Y43         LUT2 (Prop_lut2_I1_O)        0.152     6.438 r  game_datapath/game_regfiles/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.761     9.199    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.743    12.942 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.942    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.244ns  (logic 4.002ns (55.248%)  route 3.242ns (44.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.553     5.137    tx/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           3.242     8.835    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    12.381 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.381    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.578ns  (logic 4.049ns (61.552%)  route 2.529ns (38.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.529     8.191    lopt_5
    H4                   OBUF (Prop_obuf_I_O)         3.531    11.722 r  p1_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.722    p1_score[1]
    H4                                                                r  p1_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.535ns  (logic 3.997ns (61.162%)  route 2.538ns (38.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.560     5.144    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.538     8.138    lopt
    H5                   OBUF (Prop_obuf_I_O)         3.541    11.679 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.679    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.034ns  (logic 3.977ns (65.910%)  route 2.057ns (34.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.626     5.210    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.456     5.666 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.057     7.723    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         3.521    11.244 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000    11.244    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.370ns (76.585%)  route 0.419ns (23.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.419     2.097    lopt_4
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.326 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.326    p1l1
    J1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.376ns (75.089%)  route 0.456ns (24.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.456     2.134    lopt_3
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.369 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.369    p0l1
    K1                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.363ns (73.915%)  route 0.481ns (26.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.481     2.159    lopt_1
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.381 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.381    p0l0
    H2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.364ns (73.900%)  route 0.482ns (26.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.593     1.537    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           0.482     2.160    lopt_2
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.383 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.383    p1l0
    H1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.139ns  (logic 1.383ns (64.651%)  route 0.756ns (35.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y50         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.756     2.406    lopt
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.648 r  p0_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.648    p0_score[1]
    H5                                                                r  p0_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1_score[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.396ns (65.105%)  route 0.748ns (34.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.565     1.509    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X52Y52         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y52         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.748     2.421    lopt_5
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.653 r  p1_score_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.653    p1_score[1]
    H4                                                                r  p1_score[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0_score[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.487ns (60.368%)  route 0.976ns (39.632%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.563     1.507    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.168     1.816    game_datapath/game_regfiles/D_p0_score_reg_q_reg[31]_0[0]
    SLICE_X39Y43         LUT2 (Prop_lut2_I0_O)        0.042     1.858 r  game_datapath/game_regfiles/p0_score_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.808     2.666    p0_score_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.304     3.970 r  p0_score_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.970    p0_score[2]
    J3                                                                r  p0_score[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.388ns (55.567%)  route 1.110ns (44.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.561     1.505    tx/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           1.110     2.755    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     4.002 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.002    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.428ns (51.894%)  route 1.324ns (48.106%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.563     1.507    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.240     1.888    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_0[0]
    SLICE_X41Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.933 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.084     3.016    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.258 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     4.258    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.753ns  (logic 1.487ns (54.024%)  route 1.266ns (45.976%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.563     1.507    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 f  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.240     1.888    motor/pwm/ctr/motorIN2[0]
    SLICE_X41Y47         LUT2 (Prop_lut2_I1_O)        0.042     1.930 r  motor/pwm/ctr/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.026     2.956    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.304     4.260 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     4.260    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.634ns (26.095%)  route 4.627ns (73.905%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.994     5.504    reset_cond/rst_n_IBUF
    SLICE_X49Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.628 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.633     6.261    reset_cond/M_reset_cond_in
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.634ns (26.095%)  route 4.627ns (73.905%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.994     5.504    reset_cond/rst_n_IBUF
    SLICE_X49Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.628 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.633     6.261    reset_cond/M_reset_cond_in
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.634ns (26.095%)  route 4.627ns (73.905%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.994     5.504    reset_cond/rst_n_IBUF
    SLICE_X49Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.628 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.633     6.261    reset_cond/M_reset_cond_in
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.634ns (26.095%)  route 4.627ns (73.905%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.994     5.504    reset_cond/rst_n_IBUF
    SLICE_X49Y51         LUT1 (Prop_lut1_I0_O)        0.124     5.628 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.633     6.261    reset_cond/M_reset_cond_in
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 1.495ns (34.548%)  route 2.833ns (65.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           2.833     4.328    rx/usb_rx_IBUF
    SLICE_X53Y51         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.443     4.847    rx/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1235084200[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.825ns  (logic 1.501ns (39.232%)  route 2.325ns (60.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.325     3.825    forLoop_idx_0_1235084200[2].p0_button_cond/sync/D[0]
    SLICE_X55Y58         FDRE                                         r  forLoop_idx_0_1235084200[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.441     4.845    forLoop_idx_0_1235084200[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  forLoop_idx_0_1235084200[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1073608425[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.680ns  (logic 1.496ns (40.651%)  route 2.184ns (59.349%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.184     3.680    forLoop_idx_0_1073608425[2].p1_button_cond/sync/D[0]
    SLICE_X54Y55         FDRE                                         r  forLoop_idx_0_1073608425[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.442     4.846    forLoop_idx_0_1073608425[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  forLoop_idx_0_1073608425[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.610ns  (logic 1.491ns (41.293%)  route 2.120ns (58.707%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           2.120     3.610    center_button_cond/sync/D[0]
    SLICE_X55Y63         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.437     4.841    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1235084200[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.454ns  (logic 1.489ns (43.104%)  route 1.965ns (56.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.965     3.454    forLoop_idx_0_1235084200[0].p0_button_cond/sync/D[0]
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1235084200[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.437     4.841    forLoop_idx_0_1235084200[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1235084200[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1235084200[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.347ns  (logic 1.492ns (44.587%)  route 1.854ns (55.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.854     3.347    forLoop_idx_0_1235084200[1].p0_button_cond/sync/D[0]
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1235084200[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        1.507     4.911    forLoop_idx_0_1235084200[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1235084200[1].p0_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1073608425[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.253ns (31.470%)  route 0.552ns (68.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.552     0.805    forLoop_idx_0_1073608425[0].p1_button_cond/sync/D[0]
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1073608425[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.860     2.050    forLoop_idx_0_1073608425[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1073608425[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1073608425[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.254ns (29.186%)  route 0.616ns (70.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.616     0.870    forLoop_idx_0_1073608425[1].p1_button_cond/sync/D[0]
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1073608425[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.829     2.019    forLoop_idx_0_1073608425[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1073608425[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1235084200[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.260ns (26.214%)  route 0.731ns (73.786%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.731     0.991    forLoop_idx_0_1235084200[1].p0_button_cond/sync/D[0]
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1235084200[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.860     2.050    forLoop_idx_0_1235084200[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X60Y58         FDRE                                         r  forLoop_idx_0_1235084200[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1235084200[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.257ns (24.054%)  route 0.810ns (75.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.810     1.067    forLoop_idx_0_1235084200[0].p0_button_cond/sync/D[0]
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1235084200[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.829     2.019    forLoop_idx_0_1235084200[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  forLoop_idx_0_1235084200[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.259ns (22.502%)  route 0.891ns (77.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           0.891     1.149    center_button_cond/sync/D[0]
    SLICE_X55Y63         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.829     2.019    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X55Y63         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1073608425[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.264ns (22.313%)  route 0.918ns (77.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.918     1.182    forLoop_idx_0_1073608425[2].p1_button_cond/sync/D[0]
    SLICE_X54Y55         FDRE                                         r  forLoop_idx_0_1073608425[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.834     2.024    forLoop_idx_0_1073608425[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  forLoop_idx_0_1073608425[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1235084200[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.245ns  (logic 0.268ns (21.558%)  route 0.977ns (78.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.977     1.245    forLoop_idx_0_1235084200[2].p0_button_cond/sync/D[0]
    SLICE_X55Y58         FDRE                                         r  forLoop_idx_0_1235084200[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.833     2.023    forLoop_idx_0_1235084200[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X55Y58         FDRE                                         r  forLoop_idx_0_1235084200[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.574ns  (logic 0.263ns (16.712%)  route 1.311ns (83.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.311     1.574    rx/usb_rx_IBUF
    SLICE_X53Y51         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.835     2.025    rx/clk_IBUF_BUFG
    SLICE_X53Y51         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.364ns  (logic 0.322ns (13.640%)  route 2.041ns (86.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.813     2.091    reset_cond/rst_n_IBUF
    SLICE_X49Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.136 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.228     2.364    reset_cond/M_reset_cond_in
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.364ns  (logic 0.322ns (13.640%)  route 2.041ns (86.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.813     2.091    reset_cond/rst_n_IBUF
    SLICE_X49Y51         LUT1 (Prop_lut1_I0_O)        0.045     2.136 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.228     2.364    reset_cond/M_reset_cond_in
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1293, routed)        0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y51         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C





