# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
# Date created = 12:18:50  April 28, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CEFA2F23C8
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 14.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:18:49  APRIL 28, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION 14.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name BDF_FILE test.bdf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR "C:/altera/14.0/simulation/qsim/" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST ON -section_id eda_simulation
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
set_global_assignment -name BDF_FILE seg_7.bdf
set_global_assignment -name BDF_FILE count_09.bdf
set_global_assignment -name BDF_FILE count_25.bdf
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_location_assignment PIN_AB7 -to a
set_location_assignment PIN_AA7 -to b
set_location_assignment PIN_AB6 -to c
set_location_assignment PIN_W16 -to clk
set_location_assignment PIN_AB5 -to d
set_location_assignment PIN_AA12 -to DE1
set_location_assignment PIN_AB11 -to DE2
set_location_assignment PIN_AB10 -to DE3
set_location_assignment PIN_AA9 -to e
set_location_assignment PIN_Y9 -to f
set_location_assignment PIN_AB8 -to g
set_location_assignment PIN_AB17 -to sw1
set_location_assignment PIN_AA17 -to sw2
set_location_assignment PIN_AB20 -to sw3
set_location_assignment PIN_AA20 -to sw4
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform3.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform4.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform5.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform6.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform7.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform8.vwf
set_global_assignment -name BDF_FILE count_03.bdf
set_global_assignment -name BDF_FILE count_2_5.bdf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform15.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform16.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform17.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform21.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform22.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform23.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform24.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform25.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform26.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform27.vwf
set_global_assignment -name BDF_FILE switch_1_2.bdf
set_global_assignment -name BDF_FILE switch_32_16.bdf
set_location_assignment PIN_E2 -to L13
set_location_assignment PIN_D3 -to L14
set_location_assignment PIN_C2 -to L15
set_location_assignment PIN_C1 -to L16
set_location_assignment PIN_L2 -to L17
set_location_assignment PIN_L1 -to L18
set_location_assignment PIN_G2 -to L19
set_location_assignment PIN_G1 -to L20
set_location_assignment PIN_U2 -to L21
set_location_assignment PIN_N1 -to L22
set_location_assignment PIN_AA2 -to L23
set_location_assignment PIN_AA1 -to L24
set_location_assignment PIN_W2 -to L25
set_location_assignment PIN_U1 -to L26
set_global_assignment -name BDF_FILE DFF_3.bdf
set_location_assignment PIN_C16 -to clock_pluse
set_location_assignment PIN_N2 -to confirm_ans
set_location_assignment PIN_AA15 -to start_game
set_location_assignment PIN_N21 -to N21
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top