#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b509219f80 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000001b509480e30_0 .net "PC", 31 0, L_000001b509509c90;  1 drivers
v000001b509481330_0 .net "cycles_consumed", 31 0, v000001b509480a70_0;  1 drivers
v000001b50947ff30_0 .var "input_clk", 0 0;
v000001b509481650_0 .var "rst", 0 0;
S_000001b5092296a0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000001b509219f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000001b5093c0f80 .functor NOR 1, v000001b50947ff30_0, v000001b509474630_0, C4<0>, C4<0>;
L_000001b5093c16f0 .functor AND 1, v000001b509455da0_0, v000001b509454f40_0, C4<1>, C4<1>;
L_000001b5093c1760 .functor AND 1, L_000001b5093c16f0, L_000001b5094806b0, C4<1>, C4<1>;
L_000001b5093c1ae0 .functor AND 1, v000001b509443e30_0, v000001b509443570_0, C4<1>, C4<1>;
L_000001b5093c1990 .functor AND 1, L_000001b5093c1ae0, L_000001b5094816f0, C4<1>, C4<1>;
L_000001b5093c1290 .functor AND 1, v000001b509474590_0, v000001b509473690_0, C4<1>, C4<1>;
L_000001b5093c1f40 .functor AND 1, L_000001b5093c1290, L_000001b5094813d0, C4<1>, C4<1>;
L_000001b5093c1060 .functor AND 1, v000001b509455da0_0, v000001b509454f40_0, C4<1>, C4<1>;
L_000001b5093c1220 .functor AND 1, L_000001b5093c1060, L_000001b509480c50, C4<1>, C4<1>;
L_000001b5093c0960 .functor AND 1, v000001b509443e30_0, v000001b509443570_0, C4<1>, C4<1>;
L_000001b5093c2170 .functor AND 1, L_000001b5093c0960, L_000001b509481470, C4<1>, C4<1>;
L_000001b5093c09d0 .functor AND 1, v000001b509474590_0, v000001b509473690_0, C4<1>, C4<1>;
L_000001b5093c14c0 .functor AND 1, L_000001b5093c09d0, L_000001b509481510, C4<1>, C4<1>;
L_000001b509486140 .functor NOT 1, L_000001b5093c0f80, C4<0>, C4<0>, C4<0>;
L_000001b509486840 .functor NOT 1, L_000001b5093c0f80, C4<0>, C4<0>, C4<0>;
L_000001b50949c3e0 .functor NOT 1, L_000001b5093c0f80, C4<0>, C4<0>, C4<0>;
L_000001b50949d020 .functor NOT 1, L_000001b5093c0f80, C4<0>, C4<0>, C4<0>;
L_000001b50949d100 .functor NOT 1, L_000001b5093c0f80, C4<0>, C4<0>, C4<0>;
L_000001b509509c90 .functor BUFZ 32, v000001b5094791d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b509474f90_0 .net "EX1_ALU_OPER1", 31 0, L_000001b5094873a0;  1 drivers
v000001b509475030_0 .net "EX1_ALU_OPER2", 31 0, L_000001b50949d090;  1 drivers
v000001b509475170_0 .net "EX1_PC", 31 0, v000001b509453b40_0;  1 drivers
v000001b509473a50_0 .net "EX1_PFC", 31 0, v000001b509452ce0_0;  1 drivers
v000001b509473370_0 .net "EX1_PFC_to_IF", 31 0, L_000001b50947eb30;  1 drivers
v000001b5094734b0_0 .net "EX1_forward_to_B", 31 0, v000001b509452e20_0;  1 drivers
v000001b5094735f0_0 .net "EX1_is_beq", 0 0, v000001b509452ec0_0;  1 drivers
v000001b509473af0_0 .net "EX1_is_bne", 0 0, v000001b5094530a0_0;  1 drivers
v000001b5094776f0_0 .net "EX1_is_jal", 0 0, v000001b509453140_0;  1 drivers
v000001b509476750_0 .net "EX1_is_jr", 0 0, v000001b509453820_0;  1 drivers
v000001b509477330_0 .net "EX1_is_oper2_immed", 0 0, v000001b5094538c0_0;  1 drivers
v000001b5094762f0_0 .net "EX1_memread", 0 0, v000001b509453320_0;  1 drivers
v000001b509476570_0 .net "EX1_memwrite", 0 0, v000001b509452740_0;  1 drivers
v000001b5094767f0_0 .net "EX1_opcode", 11 0, v000001b509453c80_0;  1 drivers
v000001b5094771f0_0 .net "EX1_predicted", 0 0, v000001b509453460_0;  1 drivers
v000001b5094780f0_0 .net "EX1_rd_ind", 4 0, v000001b5094540e0_0;  1 drivers
v000001b509476b10_0 .net "EX1_rd_indzero", 0 0, v000001b5094542c0_0;  1 drivers
v000001b509476070_0 .net "EX1_regwrite", 0 0, v000001b509453d20_0;  1 drivers
v000001b509476f70_0 .net "EX1_rs1", 31 0, v000001b509452240_0;  1 drivers
v000001b509476430_0 .net "EX1_rs1_ind", 4 0, v000001b509453dc0_0;  1 drivers
v000001b509477010_0 .net "EX1_rs2", 31 0, v000001b509453500_0;  1 drivers
v000001b509476890_0 .net "EX1_rs2_ind", 4 0, v000001b5094529c0_0;  1 drivers
v000001b509477650_0 .net "EX1_rs2_out", 31 0, L_000001b50949bdc0;  1 drivers
v000001b509476390_0 .net "EX2_ALU_OPER1", 31 0, v000001b509455120_0;  1 drivers
v000001b509476ed0_0 .net "EX2_ALU_OPER2", 31 0, v000001b509455440_0;  1 drivers
v000001b5094764d0_0 .net "EX2_ALU_OUT", 31 0, L_000001b50947ebd0;  1 drivers
v000001b5094770b0_0 .net "EX2_PC", 31 0, v000001b509455800_0;  1 drivers
v000001b509476610_0 .net "EX2_PFC_to_IF", 31 0, v000001b509455580_0;  1 drivers
v000001b509476bb0_0 .net "EX2_forward_to_B", 31 0, v000001b509454e00_0;  1 drivers
v000001b509476d90_0 .net "EX2_is_beq", 0 0, v000001b509454860_0;  1 drivers
v000001b509476c50_0 .net "EX2_is_bne", 0 0, v000001b509455760_0;  1 drivers
v000001b5094766b0_0 .net "EX2_is_jal", 0 0, v000001b509455bc0_0;  1 drivers
v000001b509477150_0 .net "EX2_is_jr", 0 0, v000001b5094558a0_0;  1 drivers
v000001b509476cf0_0 .net "EX2_is_oper2_immed", 0 0, v000001b5094559e0_0;  1 drivers
v000001b5094773d0_0 .net "EX2_memread", 0 0, v000001b509455a80_0;  1 drivers
v000001b509475990_0 .net "EX2_memwrite", 0 0, v000001b509454a40_0;  1 drivers
v000001b509477470_0 .net "EX2_opcode", 11 0, v000001b509455b20_0;  1 drivers
v000001b509478050_0 .net "EX2_predicted", 0 0, v000001b509454900_0;  1 drivers
v000001b509477290_0 .net "EX2_rd_ind", 4 0, v000001b509455d00_0;  1 drivers
v000001b509476930_0 .net "EX2_rd_indzero", 0 0, v000001b509454f40_0;  1 drivers
v000001b509477510_0 .net "EX2_regwrite", 0 0, v000001b509455da0_0;  1 drivers
v000001b5094769d0_0 .net "EX2_rs1", 31 0, v000001b509455e40_0;  1 drivers
v000001b509475e90_0 .net "EX2_rs1_ind", 4 0, v000001b5094549a0_0;  1 drivers
v000001b509477970_0 .net "EX2_rs2_ind", 4 0, v000001b509455080_0;  1 drivers
v000001b509476e30_0 .net "EX2_rs2_out", 31 0, v000001b509454b80_0;  1 drivers
v000001b5094775b0_0 .net "ID_INST", 31 0, v000001b50945e9b0_0;  1 drivers
v000001b509477830_0 .net "ID_PC", 31 0, v000001b50945e550_0;  1 drivers
v000001b509477790_0 .net "ID_PFC_to_EX", 31 0, L_000001b509483630;  1 drivers
v000001b509476a70_0 .net "ID_PFC_to_IF", 31 0, L_000001b509484990;  1 drivers
v000001b5094778d0_0 .net "ID_forward_to_B", 31 0, L_000001b509482eb0;  1 drivers
v000001b509477a10_0 .net "ID_is_beq", 0 0, L_000001b509484b70;  1 drivers
v000001b509476110_0 .net "ID_is_bne", 0 0, L_000001b509484df0;  1 drivers
v000001b509477ab0_0 .net "ID_is_j", 0 0, L_000001b509485110;  1 drivers
v000001b509477b50_0 .net "ID_is_jal", 0 0, L_000001b5094851b0;  1 drivers
v000001b509477bf0_0 .net "ID_is_jr", 0 0, L_000001b509482730;  1 drivers
v000001b509477e70_0 .net "ID_is_oper2_immed", 0 0, L_000001b509487250;  1 drivers
v000001b509477c90_0 .net "ID_memread", 0 0, L_000001b509485570;  1 drivers
v000001b509477d30_0 .net "ID_memwrite", 0 0, L_000001b509485070;  1 drivers
v000001b509477dd0_0 .net "ID_opcode", 11 0, v000001b509478f50_0;  1 drivers
v000001b509475c10_0 .net "ID_predicted", 0 0, v000001b509457890_0;  1 drivers
v000001b509477f10_0 .net "ID_rd_ind", 4 0, v000001b509478730_0;  1 drivers
v000001b509475a30_0 .net "ID_regwrite", 0 0, L_000001b509485610;  1 drivers
v000001b509477fb0_0 .net "ID_rs1", 31 0, v000001b50945de70_0;  1 drivers
v000001b509475ad0_0 .net "ID_rs1_ind", 4 0, v000001b50947a030_0;  1 drivers
v000001b509475b70_0 .net "ID_rs2", 31 0, v000001b50945c6b0_0;  1 drivers
v000001b509475cb0_0 .net "ID_rs2_ind", 4 0, v000001b509478370_0;  1 drivers
v000001b509475d50_0 .net "IF_INST", 31 0, L_000001b509486d10;  1 drivers
v000001b509475df0_0 .net "IF_pc", 31 0, v000001b5094791d0_0;  1 drivers
v000001b509475f30_0 .net "MEM_ALU_OUT", 31 0, v000001b509444a10_0;  1 drivers
v000001b509475fd0_0 .net "MEM_Data_mem_out", 31 0, v000001b5094753f0_0;  1 drivers
v000001b5094761b0_0 .net "MEM_memread", 0 0, v000001b509444650_0;  1 drivers
v000001b509476250_0 .net "MEM_memwrite", 0 0, v000001b509442710_0;  1 drivers
v000001b509481e70_0 .net "MEM_opcode", 11 0, v000001b5094448d0_0;  1 drivers
v000001b509481970_0 .net "MEM_rd_ind", 4 0, v000001b509443070_0;  1 drivers
v000001b5094815b0_0 .net "MEM_rd_indzero", 0 0, v000001b509443570_0;  1 drivers
v000001b509481f10_0 .net "MEM_regwrite", 0 0, v000001b509443e30_0;  1 drivers
v000001b509481d30_0 .net "MEM_rs2", 31 0, v000001b509444970_0;  1 drivers
v000001b509481b50_0 .net "PC", 31 0, L_000001b509509c90;  alias, 1 drivers
v000001b50947ffd0_0 .net "STALL_ID1_FLUSH", 0 0, v000001b509457110_0;  1 drivers
v000001b509482050_0 .net "STALL_ID2_FLUSH", 0 0, v000001b509457250_0;  1 drivers
v000001b509481830_0 .net "STALL_IF_FLUSH", 0 0, v000001b50945b670_0;  1 drivers
v000001b5094818d0_0 .net "WB_ALU_OUT", 31 0, v000001b509473730_0;  1 drivers
v000001b509482410_0 .net "WB_Data_mem_out", 31 0, v000001b509474950_0;  1 drivers
v000001b509481150_0 .net "WB_memread", 0 0, v000001b5094749f0_0;  1 drivers
v000001b509481fb0_0 .net "WB_rd_ind", 4 0, v000001b509474450_0;  1 drivers
v000001b509480070_0 .net "WB_rd_indzero", 0 0, v000001b509473690_0;  1 drivers
v000001b509482230_0 .net "WB_regwrite", 0 0, v000001b509474590_0;  1 drivers
v000001b509481a10_0 .net "Wrong_prediction", 0 0, L_000001b50949cf40;  1 drivers
v000001b5094824b0_0 .net *"_ivl_1", 0 0, L_000001b5093c16f0;  1 drivers
v000001b5094802f0_0 .net *"_ivl_13", 0 0, L_000001b5093c1290;  1 drivers
v000001b509480ed0_0 .net *"_ivl_14", 0 0, L_000001b5094813d0;  1 drivers
v000001b509481790_0 .net *"_ivl_19", 0 0, L_000001b5093c1060;  1 drivers
v000001b5094822d0_0 .net *"_ivl_2", 0 0, L_000001b5094806b0;  1 drivers
v000001b509482370_0 .net *"_ivl_20", 0 0, L_000001b509480c50;  1 drivers
v000001b509480f70_0 .net *"_ivl_25", 0 0, L_000001b5093c0960;  1 drivers
v000001b509480750_0 .net *"_ivl_26", 0 0, L_000001b509481470;  1 drivers
v000001b509481bf0_0 .net *"_ivl_31", 0 0, L_000001b5093c09d0;  1 drivers
v000001b509480b10_0 .net *"_ivl_32", 0 0, L_000001b509481510;  1 drivers
v000001b5094809d0_0 .net *"_ivl_40", 31 0, L_000001b509484f30;  1 drivers
L_000001b5094a0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b509480110_0 .net *"_ivl_43", 26 0, L_000001b5094a0c58;  1 drivers
L_000001b5094a0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b509480390_0 .net/2u *"_ivl_44", 31 0, L_000001b5094a0ca0;  1 drivers
v000001b5094807f0_0 .net *"_ivl_52", 31 0, L_000001b5094f4a90;  1 drivers
L_000001b5094a0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b5094801b0_0 .net *"_ivl_55", 26 0, L_000001b5094a0d30;  1 drivers
L_000001b5094a0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b509480d90_0 .net/2u *"_ivl_56", 31 0, L_000001b5094a0d78;  1 drivers
v000001b5094820f0_0 .net *"_ivl_7", 0 0, L_000001b5093c1ae0;  1 drivers
v000001b509480250_0 .net *"_ivl_8", 0 0, L_000001b5094816f0;  1 drivers
v000001b509480bb0_0 .net "alu_selA", 1 0, L_000001b509480930;  1 drivers
v000001b509481290_0 .net "alu_selB", 1 0, L_000001b5094836d0;  1 drivers
v000001b509481c90_0 .net "clk", 0 0, L_000001b5093c0f80;  1 drivers
v000001b509480a70_0 .var "cycles_consumed", 31 0;
v000001b509481010_0 .net "exhaz", 0 0, L_000001b5093c1990;  1 drivers
v000001b509481ab0_0 .net "exhaz2", 0 0, L_000001b5093c2170;  1 drivers
v000001b509480cf0_0 .net "hlt", 0 0, v000001b509474630_0;  1 drivers
v000001b509480890_0 .net "idhaz", 0 0, L_000001b5093c1760;  1 drivers
v000001b509482550_0 .net "idhaz2", 0 0, L_000001b5093c1220;  1 drivers
v000001b509481dd0_0 .net "if_id_write", 0 0, v000001b50945a450_0;  1 drivers
v000001b509480610_0 .net "input_clk", 0 0, v000001b50947ff30_0;  1 drivers
v000001b509480430_0 .net "is_branch_and_taken", 0 0, L_000001b509487100;  1 drivers
v000001b5094811f0_0 .net "memhaz", 0 0, L_000001b5093c1f40;  1 drivers
v000001b5094804d0_0 .net "memhaz2", 0 0, L_000001b5093c14c0;  1 drivers
v000001b509482190_0 .net "pc_src", 2 0, L_000001b509484670;  1 drivers
v000001b509480570_0 .net "pc_write", 0 0, v000001b509459870_0;  1 drivers
v000001b5094825f0_0 .net "rst", 0 0, v000001b509481650_0;  1 drivers
v000001b509482690_0 .net "store_rs2_forward", 1 0, L_000001b509483310;  1 drivers
v000001b5094810b0_0 .net "wdata_to_reg_file", 31 0, L_000001b509509c20;  1 drivers
E_000001b5093cc7e0/0 .event negedge, v000001b509458b50_0;
E_000001b5093cc7e0/1 .event posedge, v000001b5094446f0_0;
E_000001b5093cc7e0 .event/or E_000001b5093cc7e0/0, E_000001b5093cc7e0/1;
L_000001b5094806b0 .cmp/eq 5, v000001b509455d00_0, v000001b509453dc0_0;
L_000001b5094816f0 .cmp/eq 5, v000001b509443070_0, v000001b509453dc0_0;
L_000001b5094813d0 .cmp/eq 5, v000001b509474450_0, v000001b509453dc0_0;
L_000001b509480c50 .cmp/eq 5, v000001b509455d00_0, v000001b5094529c0_0;
L_000001b509481470 .cmp/eq 5, v000001b509443070_0, v000001b5094529c0_0;
L_000001b509481510 .cmp/eq 5, v000001b509474450_0, v000001b5094529c0_0;
L_000001b509484f30 .concat [ 5 27 0 0], v000001b509478730_0, L_000001b5094a0c58;
L_000001b509484fd0 .cmp/ne 32, L_000001b509484f30, L_000001b5094a0ca0;
L_000001b5094f4a90 .concat [ 5 27 0 0], v000001b509455d00_0, L_000001b5094a0d30;
L_000001b5094f3690 .cmp/ne 32, L_000001b5094f4a90, L_000001b5094a0d78;
S_000001b50919d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000001b5093c1450 .functor NOT 1, L_000001b5093c1990, C4<0>, C4<0>, C4<0>;
L_000001b5093c1ca0 .functor AND 1, L_000001b5093c1f40, L_000001b5093c1450, C4<1>, C4<1>;
L_000001b5093c10d0 .functor OR 1, L_000001b5093c1760, L_000001b5093c1ca0, C4<0>, C4<0>;
L_000001b5093c1df0 .functor OR 1, L_000001b5093c1760, L_000001b5093c1990, C4<0>, C4<0>;
v000001b5093e8100_0 .net *"_ivl_12", 0 0, L_000001b5093c1df0;  1 drivers
v000001b5093e7160_0 .net *"_ivl_2", 0 0, L_000001b5093c1450;  1 drivers
v000001b5093e7020_0 .net *"_ivl_5", 0 0, L_000001b5093c1ca0;  1 drivers
v000001b5093e7480_0 .net *"_ivl_7", 0 0, L_000001b5093c10d0;  1 drivers
v000001b5093e77a0_0 .net "alu_selA", 1 0, L_000001b509480930;  alias, 1 drivers
v000001b5093e7c00_0 .net "exhaz", 0 0, L_000001b5093c1990;  alias, 1 drivers
v000001b5093e81a0_0 .net "idhaz", 0 0, L_000001b5093c1760;  alias, 1 drivers
v000001b5093e6b20_0 .net "memhaz", 0 0, L_000001b5093c1f40;  alias, 1 drivers
L_000001b509480930 .concat8 [ 1 1 0 0], L_000001b5093c10d0, L_000001b5093c1df0;
S_000001b50919d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000001b5093c1530 .functor NOT 1, L_000001b5093c2170, C4<0>, C4<0>, C4<0>;
L_000001b5093c22c0 .functor AND 1, L_000001b5093c14c0, L_000001b5093c1530, C4<1>, C4<1>;
L_000001b5093c2410 .functor OR 1, L_000001b5093c1220, L_000001b5093c22c0, C4<0>, C4<0>;
L_000001b5093c0a40 .functor NOT 1, v000001b5094538c0_0, C4<0>, C4<0>, C4<0>;
L_000001b5093c0ab0 .functor AND 1, L_000001b5093c2410, L_000001b5093c0a40, C4<1>, C4<1>;
L_000001b5093c0b20 .functor OR 1, L_000001b5093c1220, L_000001b5093c2170, C4<0>, C4<0>;
L_000001b5093c0b90 .functor NOT 1, v000001b5094538c0_0, C4<0>, C4<0>, C4<0>;
L_000001b5093c25d0 .functor AND 1, L_000001b5093c0b20, L_000001b5093c0b90, C4<1>, C4<1>;
v000001b5093e7980_0 .net "EX1_is_oper2_immed", 0 0, v000001b5094538c0_0;  alias, 1 drivers
v000001b5093e8740_0 .net *"_ivl_11", 0 0, L_000001b5093c0ab0;  1 drivers
v000001b5093e6940_0 .net *"_ivl_16", 0 0, L_000001b5093c0b20;  1 drivers
v000001b5093e70c0_0 .net *"_ivl_17", 0 0, L_000001b5093c0b90;  1 drivers
v000001b5093e7ca0_0 .net *"_ivl_2", 0 0, L_000001b5093c1530;  1 drivers
v000001b5093e7d40_0 .net *"_ivl_20", 0 0, L_000001b5093c25d0;  1 drivers
v000001b5093e73e0_0 .net *"_ivl_5", 0 0, L_000001b5093c22c0;  1 drivers
v000001b5093e8420_0 .net *"_ivl_7", 0 0, L_000001b5093c2410;  1 drivers
v000001b5093e7520_0 .net *"_ivl_8", 0 0, L_000001b5093c0a40;  1 drivers
v000001b5093e75c0_0 .net "alu_selB", 1 0, L_000001b5094836d0;  alias, 1 drivers
v000001b5093e7660_0 .net "exhaz", 0 0, L_000001b5093c2170;  alias, 1 drivers
v000001b5093e7840_0 .net "idhaz", 0 0, L_000001b5093c1220;  alias, 1 drivers
v000001b5093e7de0_0 .net "memhaz", 0 0, L_000001b5093c14c0;  alias, 1 drivers
L_000001b5094836d0 .concat8 [ 1 1 0 0], L_000001b5093c0ab0, L_000001b5093c25d0;
S_000001b5091e6000 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000001b5093c2800 .functor NOT 1, L_000001b5093c2170, C4<0>, C4<0>, C4<0>;
L_000001b5093c2640 .functor AND 1, L_000001b5093c14c0, L_000001b5093c2800, C4<1>, C4<1>;
L_000001b5093c26b0 .functor OR 1, L_000001b5093c1220, L_000001b5093c2640, C4<0>, C4<0>;
L_000001b5093c2560 .functor OR 1, L_000001b5093c1220, L_000001b5093c2170, C4<0>, C4<0>;
v000001b5093e8560_0 .net *"_ivl_12", 0 0, L_000001b5093c2560;  1 drivers
v000001b5093e8600_0 .net *"_ivl_2", 0 0, L_000001b5093c2800;  1 drivers
v000001b5093e87e0_0 .net *"_ivl_5", 0 0, L_000001b5093c2640;  1 drivers
v000001b5093e6bc0_0 .net *"_ivl_7", 0 0, L_000001b5093c26b0;  1 drivers
v000001b5093e69e0_0 .net "exhaz", 0 0, L_000001b5093c2170;  alias, 1 drivers
v000001b5093e6c60_0 .net "idhaz", 0 0, L_000001b5093c1220;  alias, 1 drivers
v000001b509364ff0_0 .net "memhaz", 0 0, L_000001b5093c14c0;  alias, 1 drivers
v000001b509365c70_0 .net "store_rs2_forward", 1 0, L_000001b509483310;  alias, 1 drivers
L_000001b509483310 .concat8 [ 1 1 0 0], L_000001b5093c26b0, L_000001b5093c2560;
S_000001b5091e6190 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000001b509364370_0 .net "EX_ALU_OUT", 31 0, L_000001b50947ebd0;  alias, 1 drivers
v000001b509364550_0 .net "EX_memread", 0 0, v000001b509455a80_0;  alias, 1 drivers
v000001b50934dc10_0 .net "EX_memwrite", 0 0, v000001b509454a40_0;  alias, 1 drivers
v000001b50934df30_0 .net "EX_opcode", 11 0, v000001b509455b20_0;  alias, 1 drivers
v000001b509443110_0 .net "EX_rd_ind", 4 0, v000001b509455d00_0;  alias, 1 drivers
v000001b509442670_0 .net "EX_rd_indzero", 0 0, L_000001b5094f3690;  1 drivers
v000001b509443ed0_0 .net "EX_regwrite", 0 0, v000001b509455da0_0;  alias, 1 drivers
v000001b509444b50_0 .net "EX_rs2_out", 31 0, v000001b509454b80_0;  alias, 1 drivers
v000001b509444a10_0 .var "MEM_ALU_OUT", 31 0;
v000001b509444650_0 .var "MEM_memread", 0 0;
v000001b509442710_0 .var "MEM_memwrite", 0 0;
v000001b5094448d0_0 .var "MEM_opcode", 11 0;
v000001b509443070_0 .var "MEM_rd_ind", 4 0;
v000001b509443570_0 .var "MEM_rd_indzero", 0 0;
v000001b509443e30_0 .var "MEM_regwrite", 0 0;
v000001b509444970_0 .var "MEM_rs2", 31 0;
v000001b509444330_0 .net "clk", 0 0, L_000001b50949d020;  1 drivers
v000001b5094446f0_0 .net "rst", 0 0, v000001b509481650_0;  alias, 1 drivers
E_000001b5093cbca0 .event posedge, v000001b5094446f0_0, v000001b509444330_0;
S_000001b5091969c0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000001b5091f1470 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5091f14a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5091f14e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5091f1518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5091f1550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5091f1588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5091f15c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5091f15f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5091f1630 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5091f1668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5091f16a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5091f16d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5091f1710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5091f1748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5091f1780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5091f17b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5091f17f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5091f1828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5091f1860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5091f1898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5091f18d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5091f1908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5091f1940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5091f1978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5091f19b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b50949cae0 .functor XOR 1, L_000001b50949c990, v000001b509454900_0, C4<0>, C4<0>;
L_000001b50949ced0 .functor NOT 1, L_000001b50949cae0, C4<0>, C4<0>, C4<0>;
L_000001b50949cd80 .functor OR 1, v000001b509481650_0, L_000001b50949ced0, C4<0>, C4<0>;
L_000001b50949cf40 .functor NOT 1, L_000001b50949cd80, C4<0>, C4<0>, C4<0>;
v000001b509447940_0 .net "ALU_OP", 3 0, v000001b509446b80_0;  1 drivers
v000001b509448200_0 .net "BranchDecision", 0 0, L_000001b50949c990;  1 drivers
v000001b509446cc0_0 .net "CF", 0 0, v000001b509446ae0_0;  1 drivers
v000001b5094465e0_0 .net "EX_opcode", 11 0, v000001b509455b20_0;  alias, 1 drivers
v000001b509446d60_0 .net "Wrong_prediction", 0 0, L_000001b50949cf40;  alias, 1 drivers
v000001b5094479e0_0 .net "ZF", 0 0, L_000001b50949c840;  1 drivers
L_000001b5094a0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b509447a80_0 .net/2u *"_ivl_0", 31 0, L_000001b5094a0ce8;  1 drivers
v000001b509447da0_0 .net *"_ivl_11", 0 0, L_000001b50949cd80;  1 drivers
v000001b509447b20_0 .net *"_ivl_2", 31 0, L_000001b50947fdf0;  1 drivers
v000001b509447580_0 .net *"_ivl_6", 0 0, L_000001b50949cae0;  1 drivers
v000001b509447f80_0 .net *"_ivl_8", 0 0, L_000001b50949ced0;  1 drivers
v000001b509447260_0 .net "alu_out", 31 0, L_000001b50947ebd0;  alias, 1 drivers
v000001b509446720_0 .net "alu_outw", 31 0, v000001b5094471c0_0;  1 drivers
v000001b509447300_0 .net "is_beq", 0 0, v000001b509454860_0;  alias, 1 drivers
v000001b5094467c0_0 .net "is_bne", 0 0, v000001b509455760_0;  alias, 1 drivers
v000001b509447760_0 .net "is_jal", 0 0, v000001b509455bc0_0;  alias, 1 drivers
v000001b509446860_0 .net "oper1", 31 0, v000001b509455120_0;  alias, 1 drivers
v000001b509447bc0_0 .net "oper2", 31 0, v000001b509455440_0;  alias, 1 drivers
v000001b509446e00_0 .net "pc", 31 0, v000001b509455800_0;  alias, 1 drivers
v000001b509446ea0_0 .net "predicted", 0 0, v000001b509454900_0;  alias, 1 drivers
v000001b509446fe0_0 .net "rst", 0 0, v000001b509481650_0;  alias, 1 drivers
L_000001b50947fdf0 .arith/sum 32, v000001b509455800_0, L_000001b5094a0ce8;
L_000001b50947ebd0 .functor MUXZ 32, v000001b5094471c0_0, L_000001b50947fdf0, v000001b509455bc0_0, C4<>;
S_000001b509196b50 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000001b5091969c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000001b50949cd10 .functor AND 1, v000001b509454860_0, L_000001b50949c1b0, C4<1>, C4<1>;
L_000001b50949c5a0 .functor NOT 1, L_000001b50949c1b0, C4<0>, C4<0>, C4<0>;
L_000001b50949c8b0 .functor AND 1, v000001b509455760_0, L_000001b50949c5a0, C4<1>, C4<1>;
L_000001b50949c990 .functor OR 1, L_000001b50949cd10, L_000001b50949c8b0, C4<0>, C4<0>;
v000001b509446680_0 .net "BranchDecision", 0 0, L_000001b50949c990;  alias, 1 drivers
v000001b509447ee0_0 .net *"_ivl_2", 0 0, L_000001b50949c5a0;  1 drivers
v000001b509448a20_0 .net "is_beq", 0 0, v000001b509454860_0;  alias, 1 drivers
v000001b509446f40_0 .net "is_beq_taken", 0 0, L_000001b50949cd10;  1 drivers
v000001b509447d00_0 .net "is_bne", 0 0, v000001b509455760_0;  alias, 1 drivers
v000001b5094488e0_0 .net "is_bne_taken", 0 0, L_000001b50949c8b0;  1 drivers
v000001b509448ac0_0 .net "is_eq", 0 0, L_000001b50949c1b0;  1 drivers
v000001b5094469a0_0 .net "oper1", 31 0, v000001b509455120_0;  alias, 1 drivers
v000001b509448840_0 .net "oper2", 31 0, v000001b509455440_0;  alias, 1 drivers
S_000001b509209ad0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000001b509196b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000001b50949b9d0 .functor XOR 1, L_000001b50947dcd0, L_000001b50947eef0, C4<0>, C4<0>;
L_000001b50949c290 .functor XOR 1, L_000001b50947f670, L_000001b50947deb0, C4<0>, C4<0>;
L_000001b50949ba40 .functor XOR 1, L_000001b50947f710, L_000001b50947f7b0, C4<0>, C4<0>;
L_000001b50949c760 .functor XOR 1, L_000001b50947fd50, L_000001b50947f850, C4<0>, C4<0>;
L_000001b50949bb20 .functor XOR 1, L_000001b50947fcb0, L_000001b50947fe90, C4<0>, C4<0>;
L_000001b50949cfb0 .functor XOR 1, L_000001b50947dff0, L_000001b50947e090, C4<0>, C4<0>;
L_000001b50949b650 .functor XOR 1, L_000001b5094f1b10, L_000001b5094f0ad0, C4<0>, C4<0>;
L_000001b50949c060 .functor XOR 1, L_000001b5094f0a30, L_000001b5094f0b70, C4<0>, C4<0>;
L_000001b50949c6f0 .functor XOR 1, L_000001b5094f0fd0, L_000001b5094f0c10, C4<0>, C4<0>;
L_000001b50949be30 .functor XOR 1, L_000001b5094f0990, L_000001b5094f05d0, C4<0>, C4<0>;
L_000001b50949c300 .functor XOR 1, L_000001b5094f12f0, L_000001b5094f14d0, C4<0>, C4<0>;
L_000001b50949c610 .functor XOR 1, L_000001b5094f0f30, L_000001b5094f0d50, C4<0>, C4<0>;
L_000001b50949bea0 .functor XOR 1, L_000001b5094f2290, L_000001b5094f0cb0, C4<0>, C4<0>;
L_000001b50949ca70 .functor XOR 1, L_000001b5094f0350, L_000001b5094f1110, C4<0>, C4<0>;
L_000001b50949bf10 .functor XOR 1, L_000001b5094f03f0, L_000001b5094f1c50, C4<0>, C4<0>;
L_000001b50949bf80 .functor XOR 1, L_000001b5094f1610, L_000001b5094f1bb0, C4<0>, C4<0>;
L_000001b50949bff0 .functor XOR 1, L_000001b5094f0df0, L_000001b5094f1570, C4<0>, C4<0>;
L_000001b50949c370 .functor XOR 1, L_000001b5094f1930, L_000001b5094f2650, C4<0>, C4<0>;
L_000001b50949c680 .functor XOR 1, L_000001b5094f20b0, L_000001b5094f17f0, C4<0>, C4<0>;
L_000001b50949bab0 .functor XOR 1, L_000001b5094f1070, L_000001b5094f1250, C4<0>, C4<0>;
L_000001b50949cbc0 .functor XOR 1, L_000001b5094f0e90, L_000001b5094f0710, C4<0>, C4<0>;
L_000001b50949bb90 .functor XOR 1, L_000001b5094f11b0, L_000001b5094f16b0, C4<0>, C4<0>;
L_000001b50949c450 .functor XOR 1, L_000001b5094f1d90, L_000001b5094f1390, C4<0>, C4<0>;
L_000001b50949cc30 .functor XOR 1, L_000001b5094f1430, L_000001b5094f2010, C4<0>, C4<0>;
L_000001b50949bc00 .functor XOR 1, L_000001b5094f1cf0, L_000001b5094f02b0, C4<0>, C4<0>;
L_000001b50949c4c0 .functor XOR 1, L_000001b5094f19d0, L_000001b5094f1e30, C4<0>, C4<0>;
L_000001b50949c7d0 .functor XOR 1, L_000001b5094f1ed0, L_000001b5094f0030, C4<0>, C4<0>;
L_000001b50949cca0 .functor XOR 1, L_000001b5094f1750, L_000001b5094f1890, C4<0>, C4<0>;
L_000001b50949c0d0 .functor XOR 1, L_000001b5094f1a70, L_000001b5094f1f70, C4<0>, C4<0>;
L_000001b50949ce60 .functor XOR 1, L_000001b5094f2330, L_000001b5094f2150, C4<0>, C4<0>;
L_000001b50949c140 .functor XOR 1, L_000001b5094f21f0, L_000001b5094f23d0, C4<0>, C4<0>;
L_000001b50949c920 .functor XOR 1, L_000001b5094f0210, L_000001b5094f2470, C4<0>, C4<0>;
L_000001b50949c1b0/0/0 .functor OR 1, L_000001b5094f2510, L_000001b5094f25b0, L_000001b5094f26f0, L_000001b5094eff90;
L_000001b50949c1b0/0/4 .functor OR 1, L_000001b5094f0170, L_000001b5094f0490, L_000001b5094f0530, L_000001b5094f07b0;
L_000001b50949c1b0/0/8 .functor OR 1, L_000001b5094f0670, L_000001b5094f08f0, L_000001b5094f0850, L_000001b5094f4270;
L_000001b50949c1b0/0/12 .functor OR 1, L_000001b5094f2a10, L_000001b5094f4590, L_000001b5094f3a50, L_000001b5094f46d0;
L_000001b50949c1b0/0/16 .functor OR 1, L_000001b5094f4db0, L_000001b5094f3190, L_000001b5094f4090, L_000001b5094f37d0;
L_000001b50949c1b0/0/20 .functor OR 1, L_000001b5094f35f0, L_000001b5094f3550, L_000001b5094f3ff0, L_000001b5094f2ab0;
L_000001b50949c1b0/0/24 .functor OR 1, L_000001b5094f4b30, L_000001b5094f4c70, L_000001b5094f41d0, L_000001b5094f4630;
L_000001b50949c1b0/0/28 .functor OR 1, L_000001b5094f4130, L_000001b5094f32d0, L_000001b5094f3370, L_000001b5094f2b50;
L_000001b50949c1b0/1/0 .functor OR 1, L_000001b50949c1b0/0/0, L_000001b50949c1b0/0/4, L_000001b50949c1b0/0/8, L_000001b50949c1b0/0/12;
L_000001b50949c1b0/1/4 .functor OR 1, L_000001b50949c1b0/0/16, L_000001b50949c1b0/0/20, L_000001b50949c1b0/0/24, L_000001b50949c1b0/0/28;
L_000001b50949c1b0 .functor NOR 1, L_000001b50949c1b0/1/0, L_000001b50949c1b0/1/4, C4<0>, C4<0>;
v000001b509442990_0 .net *"_ivl_0", 0 0, L_000001b50949b9d0;  1 drivers
v000001b509443f70_0 .net *"_ivl_101", 0 0, L_000001b5094f1570;  1 drivers
v000001b509444ab0_0 .net *"_ivl_102", 0 0, L_000001b50949c370;  1 drivers
v000001b509444790_0 .net *"_ivl_105", 0 0, L_000001b5094f1930;  1 drivers
v000001b509442a30_0 .net *"_ivl_107", 0 0, L_000001b5094f2650;  1 drivers
v000001b5094431b0_0 .net *"_ivl_108", 0 0, L_000001b50949c680;  1 drivers
v000001b5094436b0_0 .net *"_ivl_11", 0 0, L_000001b50947deb0;  1 drivers
v000001b509443cf0_0 .net *"_ivl_111", 0 0, L_000001b5094f20b0;  1 drivers
v000001b509444bf0_0 .net *"_ivl_113", 0 0, L_000001b5094f17f0;  1 drivers
v000001b509444830_0 .net *"_ivl_114", 0 0, L_000001b50949bab0;  1 drivers
v000001b509443c50_0 .net *"_ivl_117", 0 0, L_000001b5094f1070;  1 drivers
v000001b509443250_0 .net *"_ivl_119", 0 0, L_000001b5094f1250;  1 drivers
v000001b5094427b0_0 .net *"_ivl_12", 0 0, L_000001b50949ba40;  1 drivers
v000001b509444c90_0 .net *"_ivl_120", 0 0, L_000001b50949cbc0;  1 drivers
v000001b509444d30_0 .net *"_ivl_123", 0 0, L_000001b5094f0e90;  1 drivers
v000001b5094425d0_0 .net *"_ivl_125", 0 0, L_000001b5094f0710;  1 drivers
v000001b5094434d0_0 .net *"_ivl_126", 0 0, L_000001b50949bb90;  1 drivers
v000001b509442850_0 .net *"_ivl_129", 0 0, L_000001b5094f11b0;  1 drivers
v000001b5094432f0_0 .net *"_ivl_131", 0 0, L_000001b5094f16b0;  1 drivers
v000001b509443390_0 .net *"_ivl_132", 0 0, L_000001b50949c450;  1 drivers
v000001b5094428f0_0 .net *"_ivl_135", 0 0, L_000001b5094f1d90;  1 drivers
v000001b509443430_0 .net *"_ivl_137", 0 0, L_000001b5094f1390;  1 drivers
v000001b509442ad0_0 .net *"_ivl_138", 0 0, L_000001b50949cc30;  1 drivers
v000001b509442b70_0 .net *"_ivl_141", 0 0, L_000001b5094f1430;  1 drivers
v000001b509444470_0 .net *"_ivl_143", 0 0, L_000001b5094f2010;  1 drivers
v000001b509442c10_0 .net *"_ivl_144", 0 0, L_000001b50949bc00;  1 drivers
v000001b509444510_0 .net *"_ivl_147", 0 0, L_000001b5094f1cf0;  1 drivers
v000001b5094441f0_0 .net *"_ivl_149", 0 0, L_000001b5094f02b0;  1 drivers
v000001b509442cb0_0 .net *"_ivl_15", 0 0, L_000001b50947f710;  1 drivers
v000001b509442d50_0 .net *"_ivl_150", 0 0, L_000001b50949c4c0;  1 drivers
v000001b509442df0_0 .net *"_ivl_153", 0 0, L_000001b5094f19d0;  1 drivers
v000001b509443930_0 .net *"_ivl_155", 0 0, L_000001b5094f1e30;  1 drivers
v000001b509443b10_0 .net *"_ivl_156", 0 0, L_000001b50949c7d0;  1 drivers
v000001b509442e90_0 .net *"_ivl_159", 0 0, L_000001b5094f1ed0;  1 drivers
v000001b509443750_0 .net *"_ivl_161", 0 0, L_000001b5094f0030;  1 drivers
v000001b509442f30_0 .net *"_ivl_162", 0 0, L_000001b50949cca0;  1 drivers
v000001b509442fd0_0 .net *"_ivl_165", 0 0, L_000001b5094f1750;  1 drivers
v000001b5094437f0_0 .net *"_ivl_167", 0 0, L_000001b5094f1890;  1 drivers
v000001b509443890_0 .net *"_ivl_168", 0 0, L_000001b50949c0d0;  1 drivers
v000001b5094439d0_0 .net *"_ivl_17", 0 0, L_000001b50947f7b0;  1 drivers
v000001b509443a70_0 .net *"_ivl_171", 0 0, L_000001b5094f1a70;  1 drivers
v000001b509443bb0_0 .net *"_ivl_173", 0 0, L_000001b5094f1f70;  1 drivers
v000001b509443d90_0 .net *"_ivl_174", 0 0, L_000001b50949ce60;  1 drivers
v000001b509444150_0 .net *"_ivl_177", 0 0, L_000001b5094f2330;  1 drivers
v000001b509444010_0 .net *"_ivl_179", 0 0, L_000001b5094f2150;  1 drivers
v000001b5094440b0_0 .net *"_ivl_18", 0 0, L_000001b50949c760;  1 drivers
v000001b509444290_0 .net *"_ivl_180", 0 0, L_000001b50949c140;  1 drivers
v000001b5094443d0_0 .net *"_ivl_183", 0 0, L_000001b5094f21f0;  1 drivers
v000001b5094445b0_0 .net *"_ivl_185", 0 0, L_000001b5094f23d0;  1 drivers
v000001b509446270_0 .net *"_ivl_186", 0 0, L_000001b50949c920;  1 drivers
v000001b509445910_0 .net *"_ivl_190", 0 0, L_000001b5094f0210;  1 drivers
v000001b509445870_0 .net *"_ivl_192", 0 0, L_000001b5094f2470;  1 drivers
v000001b5094459b0_0 .net *"_ivl_194", 0 0, L_000001b5094f2510;  1 drivers
v000001b5094463b0_0 .net *"_ivl_196", 0 0, L_000001b5094f25b0;  1 drivers
v000001b509444dd0_0 .net *"_ivl_198", 0 0, L_000001b5094f26f0;  1 drivers
v000001b509445190_0 .net *"_ivl_200", 0 0, L_000001b5094eff90;  1 drivers
v000001b509445b90_0 .net *"_ivl_202", 0 0, L_000001b5094f0170;  1 drivers
v000001b509445410_0 .net *"_ivl_204", 0 0, L_000001b5094f0490;  1 drivers
v000001b5094455f0_0 .net *"_ivl_206", 0 0, L_000001b5094f0530;  1 drivers
v000001b5094450f0_0 .net *"_ivl_208", 0 0, L_000001b5094f07b0;  1 drivers
v000001b509446090_0 .net *"_ivl_21", 0 0, L_000001b50947fd50;  1 drivers
v000001b509445a50_0 .net *"_ivl_210", 0 0, L_000001b5094f0670;  1 drivers
v000001b509445af0_0 .net *"_ivl_212", 0 0, L_000001b5094f08f0;  1 drivers
v000001b509445c30_0 .net *"_ivl_214", 0 0, L_000001b5094f0850;  1 drivers
v000001b5094454b0_0 .net *"_ivl_216", 0 0, L_000001b5094f4270;  1 drivers
v000001b509445ff0_0 .net *"_ivl_218", 0 0, L_000001b5094f2a10;  1 drivers
v000001b509445730_0 .net *"_ivl_220", 0 0, L_000001b5094f4590;  1 drivers
v000001b509445cd0_0 .net *"_ivl_222", 0 0, L_000001b5094f3a50;  1 drivers
v000001b5094457d0_0 .net *"_ivl_224", 0 0, L_000001b5094f46d0;  1 drivers
v000001b509445d70_0 .net *"_ivl_226", 0 0, L_000001b5094f4db0;  1 drivers
v000001b5094452d0_0 .net *"_ivl_228", 0 0, L_000001b5094f3190;  1 drivers
v000001b509445e10_0 .net *"_ivl_23", 0 0, L_000001b50947f850;  1 drivers
v000001b509445eb0_0 .net *"_ivl_230", 0 0, L_000001b5094f4090;  1 drivers
v000001b509446450_0 .net *"_ivl_232", 0 0, L_000001b5094f37d0;  1 drivers
v000001b509445230_0 .net *"_ivl_234", 0 0, L_000001b5094f35f0;  1 drivers
v000001b509444fb0_0 .net *"_ivl_236", 0 0, L_000001b5094f3550;  1 drivers
v000001b509445370_0 .net *"_ivl_238", 0 0, L_000001b5094f3ff0;  1 drivers
v000001b509445550_0 .net *"_ivl_24", 0 0, L_000001b50949bb20;  1 drivers
v000001b509444e70_0 .net *"_ivl_240", 0 0, L_000001b5094f2ab0;  1 drivers
v000001b509445050_0 .net *"_ivl_242", 0 0, L_000001b5094f4b30;  1 drivers
v000001b509445690_0 .net *"_ivl_244", 0 0, L_000001b5094f4c70;  1 drivers
v000001b509445f50_0 .net *"_ivl_246", 0 0, L_000001b5094f41d0;  1 drivers
v000001b509446130_0 .net *"_ivl_248", 0 0, L_000001b5094f4630;  1 drivers
v000001b5094461d0_0 .net *"_ivl_250", 0 0, L_000001b5094f4130;  1 drivers
v000001b509446310_0 .net *"_ivl_252", 0 0, L_000001b5094f32d0;  1 drivers
v000001b509444f10_0 .net *"_ivl_254", 0 0, L_000001b5094f3370;  1 drivers
v000001b509364190_0 .net *"_ivl_256", 0 0, L_000001b5094f2b50;  1 drivers
v000001b50944a320_0 .net *"_ivl_27", 0 0, L_000001b50947fcb0;  1 drivers
v000001b5094494c0_0 .net *"_ivl_29", 0 0, L_000001b50947fe90;  1 drivers
v000001b50944a140_0 .net *"_ivl_3", 0 0, L_000001b50947dcd0;  1 drivers
v000001b509448e80_0 .net *"_ivl_30", 0 0, L_000001b50949cfb0;  1 drivers
v000001b509449a60_0 .net *"_ivl_33", 0 0, L_000001b50947dff0;  1 drivers
v000001b509449380_0 .net *"_ivl_35", 0 0, L_000001b50947e090;  1 drivers
v000001b509449b00_0 .net *"_ivl_36", 0 0, L_000001b50949b650;  1 drivers
v000001b509448fc0_0 .net *"_ivl_39", 0 0, L_000001b5094f1b10;  1 drivers
v000001b5094497e0_0 .net *"_ivl_41", 0 0, L_000001b5094f0ad0;  1 drivers
v000001b5094499c0_0 .net *"_ivl_42", 0 0, L_000001b50949c060;  1 drivers
v000001b509449f60_0 .net *"_ivl_45", 0 0, L_000001b5094f0a30;  1 drivers
v000001b509448f20_0 .net *"_ivl_47", 0 0, L_000001b5094f0b70;  1 drivers
v000001b509449880_0 .net *"_ivl_48", 0 0, L_000001b50949c6f0;  1 drivers
v000001b509449920_0 .net *"_ivl_5", 0 0, L_000001b50947eef0;  1 drivers
v000001b50944a1e0_0 .net *"_ivl_51", 0 0, L_000001b5094f0fd0;  1 drivers
v000001b509449ba0_0 .net *"_ivl_53", 0 0, L_000001b5094f0c10;  1 drivers
v000001b509449c40_0 .net *"_ivl_54", 0 0, L_000001b50949be30;  1 drivers
v000001b509449ce0_0 .net *"_ivl_57", 0 0, L_000001b5094f0990;  1 drivers
v000001b509449600_0 .net *"_ivl_59", 0 0, L_000001b5094f05d0;  1 drivers
v000001b509449d80_0 .net *"_ivl_6", 0 0, L_000001b50949c290;  1 drivers
v000001b50944a000_0 .net *"_ivl_60", 0 0, L_000001b50949c300;  1 drivers
v000001b50944a0a0_0 .net *"_ivl_63", 0 0, L_000001b5094f12f0;  1 drivers
v000001b509449740_0 .net *"_ivl_65", 0 0, L_000001b5094f14d0;  1 drivers
v000001b509449560_0 .net *"_ivl_66", 0 0, L_000001b50949c610;  1 drivers
v000001b5094496a0_0 .net *"_ivl_69", 0 0, L_000001b5094f0f30;  1 drivers
v000001b50944a280_0 .net *"_ivl_71", 0 0, L_000001b5094f0d50;  1 drivers
v000001b509449e20_0 .net *"_ivl_72", 0 0, L_000001b50949bea0;  1 drivers
v000001b509449ec0_0 .net *"_ivl_75", 0 0, L_000001b5094f2290;  1 drivers
v000001b509449060_0 .net *"_ivl_77", 0 0, L_000001b5094f0cb0;  1 drivers
v000001b5094491a0_0 .net *"_ivl_78", 0 0, L_000001b50949ca70;  1 drivers
v000001b5094492e0_0 .net *"_ivl_81", 0 0, L_000001b5094f0350;  1 drivers
v000001b50944a3c0_0 .net *"_ivl_83", 0 0, L_000001b5094f1110;  1 drivers
v000001b50944a460_0 .net *"_ivl_84", 0 0, L_000001b50949bf10;  1 drivers
v000001b509448de0_0 .net *"_ivl_87", 0 0, L_000001b5094f03f0;  1 drivers
v000001b509449100_0 .net *"_ivl_89", 0 0, L_000001b5094f1c50;  1 drivers
v000001b509449240_0 .net *"_ivl_9", 0 0, L_000001b50947f670;  1 drivers
v000001b509449420_0 .net *"_ivl_90", 0 0, L_000001b50949bf80;  1 drivers
v000001b509447620_0 .net *"_ivl_93", 0 0, L_000001b5094f1610;  1 drivers
v000001b509447e40_0 .net *"_ivl_95", 0 0, L_000001b5094f1bb0;  1 drivers
v000001b509446900_0 .net *"_ivl_96", 0 0, L_000001b50949bff0;  1 drivers
v000001b509448520_0 .net *"_ivl_99", 0 0, L_000001b5094f0df0;  1 drivers
v000001b509446a40_0 .net "a", 31 0, v000001b509455120_0;  alias, 1 drivers
v000001b5094476c0_0 .net "b", 31 0, v000001b509455440_0;  alias, 1 drivers
v000001b5094478a0_0 .net "out", 0 0, L_000001b50949c1b0;  alias, 1 drivers
v000001b509448980_0 .net "temp", 31 0, L_000001b5094f00d0;  1 drivers
L_000001b50947dcd0 .part v000001b509455120_0, 0, 1;
L_000001b50947eef0 .part v000001b509455440_0, 0, 1;
L_000001b50947f670 .part v000001b509455120_0, 1, 1;
L_000001b50947deb0 .part v000001b509455440_0, 1, 1;
L_000001b50947f710 .part v000001b509455120_0, 2, 1;
L_000001b50947f7b0 .part v000001b509455440_0, 2, 1;
L_000001b50947fd50 .part v000001b509455120_0, 3, 1;
L_000001b50947f850 .part v000001b509455440_0, 3, 1;
L_000001b50947fcb0 .part v000001b509455120_0, 4, 1;
L_000001b50947fe90 .part v000001b509455440_0, 4, 1;
L_000001b50947dff0 .part v000001b509455120_0, 5, 1;
L_000001b50947e090 .part v000001b509455440_0, 5, 1;
L_000001b5094f1b10 .part v000001b509455120_0, 6, 1;
L_000001b5094f0ad0 .part v000001b509455440_0, 6, 1;
L_000001b5094f0a30 .part v000001b509455120_0, 7, 1;
L_000001b5094f0b70 .part v000001b509455440_0, 7, 1;
L_000001b5094f0fd0 .part v000001b509455120_0, 8, 1;
L_000001b5094f0c10 .part v000001b509455440_0, 8, 1;
L_000001b5094f0990 .part v000001b509455120_0, 9, 1;
L_000001b5094f05d0 .part v000001b509455440_0, 9, 1;
L_000001b5094f12f0 .part v000001b509455120_0, 10, 1;
L_000001b5094f14d0 .part v000001b509455440_0, 10, 1;
L_000001b5094f0f30 .part v000001b509455120_0, 11, 1;
L_000001b5094f0d50 .part v000001b509455440_0, 11, 1;
L_000001b5094f2290 .part v000001b509455120_0, 12, 1;
L_000001b5094f0cb0 .part v000001b509455440_0, 12, 1;
L_000001b5094f0350 .part v000001b509455120_0, 13, 1;
L_000001b5094f1110 .part v000001b509455440_0, 13, 1;
L_000001b5094f03f0 .part v000001b509455120_0, 14, 1;
L_000001b5094f1c50 .part v000001b509455440_0, 14, 1;
L_000001b5094f1610 .part v000001b509455120_0, 15, 1;
L_000001b5094f1bb0 .part v000001b509455440_0, 15, 1;
L_000001b5094f0df0 .part v000001b509455120_0, 16, 1;
L_000001b5094f1570 .part v000001b509455440_0, 16, 1;
L_000001b5094f1930 .part v000001b509455120_0, 17, 1;
L_000001b5094f2650 .part v000001b509455440_0, 17, 1;
L_000001b5094f20b0 .part v000001b509455120_0, 18, 1;
L_000001b5094f17f0 .part v000001b509455440_0, 18, 1;
L_000001b5094f1070 .part v000001b509455120_0, 19, 1;
L_000001b5094f1250 .part v000001b509455440_0, 19, 1;
L_000001b5094f0e90 .part v000001b509455120_0, 20, 1;
L_000001b5094f0710 .part v000001b509455440_0, 20, 1;
L_000001b5094f11b0 .part v000001b509455120_0, 21, 1;
L_000001b5094f16b0 .part v000001b509455440_0, 21, 1;
L_000001b5094f1d90 .part v000001b509455120_0, 22, 1;
L_000001b5094f1390 .part v000001b509455440_0, 22, 1;
L_000001b5094f1430 .part v000001b509455120_0, 23, 1;
L_000001b5094f2010 .part v000001b509455440_0, 23, 1;
L_000001b5094f1cf0 .part v000001b509455120_0, 24, 1;
L_000001b5094f02b0 .part v000001b509455440_0, 24, 1;
L_000001b5094f19d0 .part v000001b509455120_0, 25, 1;
L_000001b5094f1e30 .part v000001b509455440_0, 25, 1;
L_000001b5094f1ed0 .part v000001b509455120_0, 26, 1;
L_000001b5094f0030 .part v000001b509455440_0, 26, 1;
L_000001b5094f1750 .part v000001b509455120_0, 27, 1;
L_000001b5094f1890 .part v000001b509455440_0, 27, 1;
L_000001b5094f1a70 .part v000001b509455120_0, 28, 1;
L_000001b5094f1f70 .part v000001b509455440_0, 28, 1;
L_000001b5094f2330 .part v000001b509455120_0, 29, 1;
L_000001b5094f2150 .part v000001b509455440_0, 29, 1;
L_000001b5094f21f0 .part v000001b509455120_0, 30, 1;
L_000001b5094f23d0 .part v000001b509455440_0, 30, 1;
LS_000001b5094f00d0_0_0 .concat8 [ 1 1 1 1], L_000001b50949b9d0, L_000001b50949c290, L_000001b50949ba40, L_000001b50949c760;
LS_000001b5094f00d0_0_4 .concat8 [ 1 1 1 1], L_000001b50949bb20, L_000001b50949cfb0, L_000001b50949b650, L_000001b50949c060;
LS_000001b5094f00d0_0_8 .concat8 [ 1 1 1 1], L_000001b50949c6f0, L_000001b50949be30, L_000001b50949c300, L_000001b50949c610;
LS_000001b5094f00d0_0_12 .concat8 [ 1 1 1 1], L_000001b50949bea0, L_000001b50949ca70, L_000001b50949bf10, L_000001b50949bf80;
LS_000001b5094f00d0_0_16 .concat8 [ 1 1 1 1], L_000001b50949bff0, L_000001b50949c370, L_000001b50949c680, L_000001b50949bab0;
LS_000001b5094f00d0_0_20 .concat8 [ 1 1 1 1], L_000001b50949cbc0, L_000001b50949bb90, L_000001b50949c450, L_000001b50949cc30;
LS_000001b5094f00d0_0_24 .concat8 [ 1 1 1 1], L_000001b50949bc00, L_000001b50949c4c0, L_000001b50949c7d0, L_000001b50949cca0;
LS_000001b5094f00d0_0_28 .concat8 [ 1 1 1 1], L_000001b50949c0d0, L_000001b50949ce60, L_000001b50949c140, L_000001b50949c920;
LS_000001b5094f00d0_1_0 .concat8 [ 4 4 4 4], LS_000001b5094f00d0_0_0, LS_000001b5094f00d0_0_4, LS_000001b5094f00d0_0_8, LS_000001b5094f00d0_0_12;
LS_000001b5094f00d0_1_4 .concat8 [ 4 4 4 4], LS_000001b5094f00d0_0_16, LS_000001b5094f00d0_0_20, LS_000001b5094f00d0_0_24, LS_000001b5094f00d0_0_28;
L_000001b5094f00d0 .concat8 [ 16 16 0 0], LS_000001b5094f00d0_1_0, LS_000001b5094f00d0_1_4;
L_000001b5094f0210 .part v000001b509455120_0, 31, 1;
L_000001b5094f2470 .part v000001b509455440_0, 31, 1;
L_000001b5094f2510 .part L_000001b5094f00d0, 0, 1;
L_000001b5094f25b0 .part L_000001b5094f00d0, 1, 1;
L_000001b5094f26f0 .part L_000001b5094f00d0, 2, 1;
L_000001b5094eff90 .part L_000001b5094f00d0, 3, 1;
L_000001b5094f0170 .part L_000001b5094f00d0, 4, 1;
L_000001b5094f0490 .part L_000001b5094f00d0, 5, 1;
L_000001b5094f0530 .part L_000001b5094f00d0, 6, 1;
L_000001b5094f07b0 .part L_000001b5094f00d0, 7, 1;
L_000001b5094f0670 .part L_000001b5094f00d0, 8, 1;
L_000001b5094f08f0 .part L_000001b5094f00d0, 9, 1;
L_000001b5094f0850 .part L_000001b5094f00d0, 10, 1;
L_000001b5094f4270 .part L_000001b5094f00d0, 11, 1;
L_000001b5094f2a10 .part L_000001b5094f00d0, 12, 1;
L_000001b5094f4590 .part L_000001b5094f00d0, 13, 1;
L_000001b5094f3a50 .part L_000001b5094f00d0, 14, 1;
L_000001b5094f46d0 .part L_000001b5094f00d0, 15, 1;
L_000001b5094f4db0 .part L_000001b5094f00d0, 16, 1;
L_000001b5094f3190 .part L_000001b5094f00d0, 17, 1;
L_000001b5094f4090 .part L_000001b5094f00d0, 18, 1;
L_000001b5094f37d0 .part L_000001b5094f00d0, 19, 1;
L_000001b5094f35f0 .part L_000001b5094f00d0, 20, 1;
L_000001b5094f3550 .part L_000001b5094f00d0, 21, 1;
L_000001b5094f3ff0 .part L_000001b5094f00d0, 22, 1;
L_000001b5094f2ab0 .part L_000001b5094f00d0, 23, 1;
L_000001b5094f4b30 .part L_000001b5094f00d0, 24, 1;
L_000001b5094f4c70 .part L_000001b5094f00d0, 25, 1;
L_000001b5094f41d0 .part L_000001b5094f00d0, 26, 1;
L_000001b5094f4630 .part L_000001b5094f00d0, 27, 1;
L_000001b5094f4130 .part L_000001b5094f00d0, 28, 1;
L_000001b5094f32d0 .part L_000001b5094f00d0, 29, 1;
L_000001b5094f3370 .part L_000001b5094f00d0, 30, 1;
L_000001b5094f2b50 .part L_000001b5094f00d0, 31, 1;
S_000001b50944ada0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000001b5091969c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001b5093cd2a0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000001b50949c840 .functor NOT 1, L_000001b50947ec70, C4<0>, C4<0>, C4<0>;
v000001b509448b60_0 .net "A", 31 0, v000001b509455120_0;  alias, 1 drivers
v000001b509446c20_0 .net "ALUOP", 3 0, v000001b509446b80_0;  alias, 1 drivers
v000001b5094483e0_0 .net "B", 31 0, v000001b509455440_0;  alias, 1 drivers
v000001b509446ae0_0 .var "CF", 0 0;
v000001b509448c00_0 .net "ZF", 0 0, L_000001b50949c840;  alias, 1 drivers
v000001b509448ca0_0 .net *"_ivl_1", 0 0, L_000001b50947ec70;  1 drivers
v000001b5094471c0_0 .var "res", 31 0;
E_000001b5093cc9e0 .event anyedge, v000001b509446c20_0, v000001b509446a40_0, v000001b5094476c0_0, v000001b509446ae0_0;
L_000001b50947ec70 .reduce/or v000001b5094471c0_0;
S_000001b509209c60 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000001b5091969c0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001b5093fd310 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b5093fd348 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b5093fd380 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b5093fd3b8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5093fd3f0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b5093fd428 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5093fd460 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5093fd498 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5093fd4d0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5093fd508 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5093fd540 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5093fd578 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b5093fd5b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5093fd5e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b5093fd620 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5093fd658 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5093fd690 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5093fd6c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5093fd700 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b5093fd738 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5093fd770 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b5093fd7a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5093fd7e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5093fd818 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5093fd850 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b509446b80_0 .var "ALU_OP", 3 0;
v000001b509448d40_0 .net "opcode", 11 0, v000001b509455b20_0;  alias, 1 drivers
E_000001b5093ccfa0 .event anyedge, v000001b50934df30_0;
S_000001b5093fd890 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000001b509453a00_0 .net "EX1_forward_to_B", 31 0, v000001b509452e20_0;  alias, 1 drivers
v000001b509453960_0 .net "EX_PFC", 31 0, v000001b509452ce0_0;  alias, 1 drivers
v000001b509453780_0 .net "EX_PFC_to_IF", 31 0, L_000001b50947eb30;  alias, 1 drivers
v000001b509453640_0 .net "alu_selA", 1 0, L_000001b509480930;  alias, 1 drivers
v000001b5094527e0_0 .net "alu_selB", 1 0, L_000001b5094836d0;  alias, 1 drivers
v000001b509453000_0 .net "ex_haz", 31 0, v000001b509444a10_0;  alias, 1 drivers
v000001b509452d80_0 .net "id_haz", 31 0, L_000001b50947ebd0;  alias, 1 drivers
v000001b509452f60_0 .net "is_jr", 0 0, v000001b509453820_0;  alias, 1 drivers
v000001b509453280_0 .net "mem_haz", 31 0, L_000001b509509c20;  alias, 1 drivers
v000001b5094536e0_0 .net "oper1", 31 0, L_000001b5094873a0;  alias, 1 drivers
v000001b509454540_0 .net "oper2", 31 0, L_000001b50949d090;  alias, 1 drivers
v000001b509453be0_0 .net "pc", 31 0, v000001b509453b40_0;  alias, 1 drivers
v000001b509452880_0 .net "rs1", 31 0, v000001b509452240_0;  alias, 1 drivers
v000001b509453aa0_0 .net "rs2_in", 31 0, v000001b509453500_0;  alias, 1 drivers
v000001b5094531e0_0 .net "rs2_out", 31 0, L_000001b50949bdc0;  alias, 1 drivers
v000001b5094545e0_0 .net "store_rs2_forward", 1 0, L_000001b509483310;  alias, 1 drivers
L_000001b50947eb30 .functor MUXZ 32, v000001b509452ce0_0, L_000001b5094873a0, v000001b509453820_0, C4<>;
S_000001b509253170 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000001b5093fd890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b5093cd160 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b509485810 .functor NOT 1, L_000001b50947ed10, C4<0>, C4<0>, C4<0>;
L_000001b509486e60 .functor NOT 1, L_000001b50947f030, C4<0>, C4<0>, C4<0>;
L_000001b5094871e0 .functor NOT 1, L_000001b50947d730, C4<0>, C4<0>, C4<0>;
L_000001b509486a00 .functor NOT 1, L_000001b50947fad0, C4<0>, C4<0>, C4<0>;
L_000001b509487020 .functor AND 32, L_000001b5094868b0, v000001b509452240_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b509486ed0 .functor AND 32, L_000001b509486920, L_000001b509509c20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b509487090 .functor OR 32, L_000001b509487020, L_000001b509486ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b5094872c0 .functor AND 32, L_000001b509486990, v000001b509444a10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b509487330 .functor OR 32, L_000001b509487090, L_000001b5094872c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b509487410 .functor AND 32, L_000001b509486fb0, L_000001b50947ebd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5094873a0 .functor OR 32, L_000001b509487330, L_000001b509487410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b509448480_0 .net *"_ivl_1", 0 0, L_000001b50947ed10;  1 drivers
v000001b5094485c0_0 .net *"_ivl_13", 0 0, L_000001b50947d730;  1 drivers
v000001b509448660_0 .net *"_ivl_14", 0 0, L_000001b5094871e0;  1 drivers
v000001b509448700_0 .net *"_ivl_19", 0 0, L_000001b50947d7d0;  1 drivers
v000001b5094487a0_0 .net *"_ivl_2", 0 0, L_000001b509485810;  1 drivers
v000001b50944cea0_0 .net *"_ivl_23", 0 0, L_000001b50947de10;  1 drivers
v000001b50944cf40_0 .net *"_ivl_27", 0 0, L_000001b50947fad0;  1 drivers
v000001b50944d260_0 .net *"_ivl_28", 0 0, L_000001b509486a00;  1 drivers
v000001b50944c220_0 .net *"_ivl_33", 0 0, L_000001b50947df50;  1 drivers
v000001b50944d300_0 .net *"_ivl_37", 0 0, L_000001b50947dd70;  1 drivers
v000001b50944cfe0_0 .net *"_ivl_40", 31 0, L_000001b509487020;  1 drivers
v000001b50944c9a0_0 .net *"_ivl_42", 31 0, L_000001b509486ed0;  1 drivers
v000001b50944e020_0 .net *"_ivl_44", 31 0, L_000001b509487090;  1 drivers
v000001b50944ce00_0 .net *"_ivl_46", 31 0, L_000001b5094872c0;  1 drivers
v000001b50944c680_0 .net *"_ivl_48", 31 0, L_000001b509487330;  1 drivers
v000001b50944c360_0 .net *"_ivl_50", 31 0, L_000001b509487410;  1 drivers
v000001b50944cb80_0 .net *"_ivl_7", 0 0, L_000001b50947f030;  1 drivers
v000001b50944d080_0 .net *"_ivl_8", 0 0, L_000001b509486e60;  1 drivers
v000001b50944d3a0_0 .net "ina", 31 0, v000001b509452240_0;  alias, 1 drivers
v000001b50944cae0_0 .net "inb", 31 0, L_000001b509509c20;  alias, 1 drivers
v000001b50944dbc0_0 .net "inc", 31 0, v000001b509444a10_0;  alias, 1 drivers
v000001b50944c040_0 .net "ind", 31 0, L_000001b50947ebd0;  alias, 1 drivers
v000001b50944d8a0_0 .net "out", 31 0, L_000001b5094873a0;  alias, 1 drivers
v000001b50944e480_0 .net "s0", 31 0, L_000001b5094868b0;  1 drivers
v000001b50944d1c0_0 .net "s1", 31 0, L_000001b509486920;  1 drivers
v000001b50944d6c0_0 .net "s2", 31 0, L_000001b509486990;  1 drivers
v000001b50944e2a0_0 .net "s3", 31 0, L_000001b509486fb0;  1 drivers
v000001b50944ca40_0 .net "sel", 1 0, L_000001b509480930;  alias, 1 drivers
L_000001b50947ed10 .part L_000001b509480930, 1, 1;
LS_000001b50947fa30_0_0 .concat [ 1 1 1 1], L_000001b509485810, L_000001b509485810, L_000001b509485810, L_000001b509485810;
LS_000001b50947fa30_0_4 .concat [ 1 1 1 1], L_000001b509485810, L_000001b509485810, L_000001b509485810, L_000001b509485810;
LS_000001b50947fa30_0_8 .concat [ 1 1 1 1], L_000001b509485810, L_000001b509485810, L_000001b509485810, L_000001b509485810;
LS_000001b50947fa30_0_12 .concat [ 1 1 1 1], L_000001b509485810, L_000001b509485810, L_000001b509485810, L_000001b509485810;
LS_000001b50947fa30_0_16 .concat [ 1 1 1 1], L_000001b509485810, L_000001b509485810, L_000001b509485810, L_000001b509485810;
LS_000001b50947fa30_0_20 .concat [ 1 1 1 1], L_000001b509485810, L_000001b509485810, L_000001b509485810, L_000001b509485810;
LS_000001b50947fa30_0_24 .concat [ 1 1 1 1], L_000001b509485810, L_000001b509485810, L_000001b509485810, L_000001b509485810;
LS_000001b50947fa30_0_28 .concat [ 1 1 1 1], L_000001b509485810, L_000001b509485810, L_000001b509485810, L_000001b509485810;
LS_000001b50947fa30_1_0 .concat [ 4 4 4 4], LS_000001b50947fa30_0_0, LS_000001b50947fa30_0_4, LS_000001b50947fa30_0_8, LS_000001b50947fa30_0_12;
LS_000001b50947fa30_1_4 .concat [ 4 4 4 4], LS_000001b50947fa30_0_16, LS_000001b50947fa30_0_20, LS_000001b50947fa30_0_24, LS_000001b50947fa30_0_28;
L_000001b50947fa30 .concat [ 16 16 0 0], LS_000001b50947fa30_1_0, LS_000001b50947fa30_1_4;
L_000001b50947f030 .part L_000001b509480930, 0, 1;
LS_000001b50947e590_0_0 .concat [ 1 1 1 1], L_000001b509486e60, L_000001b509486e60, L_000001b509486e60, L_000001b509486e60;
LS_000001b50947e590_0_4 .concat [ 1 1 1 1], L_000001b509486e60, L_000001b509486e60, L_000001b509486e60, L_000001b509486e60;
LS_000001b50947e590_0_8 .concat [ 1 1 1 1], L_000001b509486e60, L_000001b509486e60, L_000001b509486e60, L_000001b509486e60;
LS_000001b50947e590_0_12 .concat [ 1 1 1 1], L_000001b509486e60, L_000001b509486e60, L_000001b509486e60, L_000001b509486e60;
LS_000001b50947e590_0_16 .concat [ 1 1 1 1], L_000001b509486e60, L_000001b509486e60, L_000001b509486e60, L_000001b509486e60;
LS_000001b50947e590_0_20 .concat [ 1 1 1 1], L_000001b509486e60, L_000001b509486e60, L_000001b509486e60, L_000001b509486e60;
LS_000001b50947e590_0_24 .concat [ 1 1 1 1], L_000001b509486e60, L_000001b509486e60, L_000001b509486e60, L_000001b509486e60;
LS_000001b50947e590_0_28 .concat [ 1 1 1 1], L_000001b509486e60, L_000001b509486e60, L_000001b509486e60, L_000001b509486e60;
LS_000001b50947e590_1_0 .concat [ 4 4 4 4], LS_000001b50947e590_0_0, LS_000001b50947e590_0_4, LS_000001b50947e590_0_8, LS_000001b50947e590_0_12;
LS_000001b50947e590_1_4 .concat [ 4 4 4 4], LS_000001b50947e590_0_16, LS_000001b50947e590_0_20, LS_000001b50947e590_0_24, LS_000001b50947e590_0_28;
L_000001b50947e590 .concat [ 16 16 0 0], LS_000001b50947e590_1_0, LS_000001b50947e590_1_4;
L_000001b50947d730 .part L_000001b509480930, 1, 1;
LS_000001b50947edb0_0_0 .concat [ 1 1 1 1], L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0;
LS_000001b50947edb0_0_4 .concat [ 1 1 1 1], L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0;
LS_000001b50947edb0_0_8 .concat [ 1 1 1 1], L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0;
LS_000001b50947edb0_0_12 .concat [ 1 1 1 1], L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0;
LS_000001b50947edb0_0_16 .concat [ 1 1 1 1], L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0;
LS_000001b50947edb0_0_20 .concat [ 1 1 1 1], L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0;
LS_000001b50947edb0_0_24 .concat [ 1 1 1 1], L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0;
LS_000001b50947edb0_0_28 .concat [ 1 1 1 1], L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0, L_000001b5094871e0;
LS_000001b50947edb0_1_0 .concat [ 4 4 4 4], LS_000001b50947edb0_0_0, LS_000001b50947edb0_0_4, LS_000001b50947edb0_0_8, LS_000001b50947edb0_0_12;
LS_000001b50947edb0_1_4 .concat [ 4 4 4 4], LS_000001b50947edb0_0_16, LS_000001b50947edb0_0_20, LS_000001b50947edb0_0_24, LS_000001b50947edb0_0_28;
L_000001b50947edb0 .concat [ 16 16 0 0], LS_000001b50947edb0_1_0, LS_000001b50947edb0_1_4;
L_000001b50947d7d0 .part L_000001b509480930, 0, 1;
LS_000001b50947f0d0_0_0 .concat [ 1 1 1 1], L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0;
LS_000001b50947f0d0_0_4 .concat [ 1 1 1 1], L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0;
LS_000001b50947f0d0_0_8 .concat [ 1 1 1 1], L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0;
LS_000001b50947f0d0_0_12 .concat [ 1 1 1 1], L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0;
LS_000001b50947f0d0_0_16 .concat [ 1 1 1 1], L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0;
LS_000001b50947f0d0_0_20 .concat [ 1 1 1 1], L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0;
LS_000001b50947f0d0_0_24 .concat [ 1 1 1 1], L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0;
LS_000001b50947f0d0_0_28 .concat [ 1 1 1 1], L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0, L_000001b50947d7d0;
LS_000001b50947f0d0_1_0 .concat [ 4 4 4 4], LS_000001b50947f0d0_0_0, LS_000001b50947f0d0_0_4, LS_000001b50947f0d0_0_8, LS_000001b50947f0d0_0_12;
LS_000001b50947f0d0_1_4 .concat [ 4 4 4 4], LS_000001b50947f0d0_0_16, LS_000001b50947f0d0_0_20, LS_000001b50947f0d0_0_24, LS_000001b50947f0d0_0_28;
L_000001b50947f0d0 .concat [ 16 16 0 0], LS_000001b50947f0d0_1_0, LS_000001b50947f0d0_1_4;
L_000001b50947de10 .part L_000001b509480930, 1, 1;
LS_000001b50947e1d0_0_0 .concat [ 1 1 1 1], L_000001b50947de10, L_000001b50947de10, L_000001b50947de10, L_000001b50947de10;
LS_000001b50947e1d0_0_4 .concat [ 1 1 1 1], L_000001b50947de10, L_000001b50947de10, L_000001b50947de10, L_000001b50947de10;
LS_000001b50947e1d0_0_8 .concat [ 1 1 1 1], L_000001b50947de10, L_000001b50947de10, L_000001b50947de10, L_000001b50947de10;
LS_000001b50947e1d0_0_12 .concat [ 1 1 1 1], L_000001b50947de10, L_000001b50947de10, L_000001b50947de10, L_000001b50947de10;
LS_000001b50947e1d0_0_16 .concat [ 1 1 1 1], L_000001b50947de10, L_000001b50947de10, L_000001b50947de10, L_000001b50947de10;
LS_000001b50947e1d0_0_20 .concat [ 1 1 1 1], L_000001b50947de10, L_000001b50947de10, L_000001b50947de10, L_000001b50947de10;
LS_000001b50947e1d0_0_24 .concat [ 1 1 1 1], L_000001b50947de10, L_000001b50947de10, L_000001b50947de10, L_000001b50947de10;
LS_000001b50947e1d0_0_28 .concat [ 1 1 1 1], L_000001b50947de10, L_000001b50947de10, L_000001b50947de10, L_000001b50947de10;
LS_000001b50947e1d0_1_0 .concat [ 4 4 4 4], LS_000001b50947e1d0_0_0, LS_000001b50947e1d0_0_4, LS_000001b50947e1d0_0_8, LS_000001b50947e1d0_0_12;
LS_000001b50947e1d0_1_4 .concat [ 4 4 4 4], LS_000001b50947e1d0_0_16, LS_000001b50947e1d0_0_20, LS_000001b50947e1d0_0_24, LS_000001b50947e1d0_0_28;
L_000001b50947e1d0 .concat [ 16 16 0 0], LS_000001b50947e1d0_1_0, LS_000001b50947e1d0_1_4;
L_000001b50947fad0 .part L_000001b509480930, 0, 1;
LS_000001b50947f3f0_0_0 .concat [ 1 1 1 1], L_000001b509486a00, L_000001b509486a00, L_000001b509486a00, L_000001b509486a00;
LS_000001b50947f3f0_0_4 .concat [ 1 1 1 1], L_000001b509486a00, L_000001b509486a00, L_000001b509486a00, L_000001b509486a00;
LS_000001b50947f3f0_0_8 .concat [ 1 1 1 1], L_000001b509486a00, L_000001b509486a00, L_000001b509486a00, L_000001b509486a00;
LS_000001b50947f3f0_0_12 .concat [ 1 1 1 1], L_000001b509486a00, L_000001b509486a00, L_000001b509486a00, L_000001b509486a00;
LS_000001b50947f3f0_0_16 .concat [ 1 1 1 1], L_000001b509486a00, L_000001b509486a00, L_000001b509486a00, L_000001b509486a00;
LS_000001b50947f3f0_0_20 .concat [ 1 1 1 1], L_000001b509486a00, L_000001b509486a00, L_000001b509486a00, L_000001b509486a00;
LS_000001b50947f3f0_0_24 .concat [ 1 1 1 1], L_000001b509486a00, L_000001b509486a00, L_000001b509486a00, L_000001b509486a00;
LS_000001b50947f3f0_0_28 .concat [ 1 1 1 1], L_000001b509486a00, L_000001b509486a00, L_000001b509486a00, L_000001b509486a00;
LS_000001b50947f3f0_1_0 .concat [ 4 4 4 4], LS_000001b50947f3f0_0_0, LS_000001b50947f3f0_0_4, LS_000001b50947f3f0_0_8, LS_000001b50947f3f0_0_12;
LS_000001b50947f3f0_1_4 .concat [ 4 4 4 4], LS_000001b50947f3f0_0_16, LS_000001b50947f3f0_0_20, LS_000001b50947f3f0_0_24, LS_000001b50947f3f0_0_28;
L_000001b50947f3f0 .concat [ 16 16 0 0], LS_000001b50947f3f0_1_0, LS_000001b50947f3f0_1_4;
L_000001b50947df50 .part L_000001b509480930, 1, 1;
LS_000001b50947d9b0_0_0 .concat [ 1 1 1 1], L_000001b50947df50, L_000001b50947df50, L_000001b50947df50, L_000001b50947df50;
LS_000001b50947d9b0_0_4 .concat [ 1 1 1 1], L_000001b50947df50, L_000001b50947df50, L_000001b50947df50, L_000001b50947df50;
LS_000001b50947d9b0_0_8 .concat [ 1 1 1 1], L_000001b50947df50, L_000001b50947df50, L_000001b50947df50, L_000001b50947df50;
LS_000001b50947d9b0_0_12 .concat [ 1 1 1 1], L_000001b50947df50, L_000001b50947df50, L_000001b50947df50, L_000001b50947df50;
LS_000001b50947d9b0_0_16 .concat [ 1 1 1 1], L_000001b50947df50, L_000001b50947df50, L_000001b50947df50, L_000001b50947df50;
LS_000001b50947d9b0_0_20 .concat [ 1 1 1 1], L_000001b50947df50, L_000001b50947df50, L_000001b50947df50, L_000001b50947df50;
LS_000001b50947d9b0_0_24 .concat [ 1 1 1 1], L_000001b50947df50, L_000001b50947df50, L_000001b50947df50, L_000001b50947df50;
LS_000001b50947d9b0_0_28 .concat [ 1 1 1 1], L_000001b50947df50, L_000001b50947df50, L_000001b50947df50, L_000001b50947df50;
LS_000001b50947d9b0_1_0 .concat [ 4 4 4 4], LS_000001b50947d9b0_0_0, LS_000001b50947d9b0_0_4, LS_000001b50947d9b0_0_8, LS_000001b50947d9b0_0_12;
LS_000001b50947d9b0_1_4 .concat [ 4 4 4 4], LS_000001b50947d9b0_0_16, LS_000001b50947d9b0_0_20, LS_000001b50947d9b0_0_24, LS_000001b50947d9b0_0_28;
L_000001b50947d9b0 .concat [ 16 16 0 0], LS_000001b50947d9b0_1_0, LS_000001b50947d9b0_1_4;
L_000001b50947dd70 .part L_000001b509480930, 0, 1;
LS_000001b50947e3b0_0_0 .concat [ 1 1 1 1], L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70;
LS_000001b50947e3b0_0_4 .concat [ 1 1 1 1], L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70;
LS_000001b50947e3b0_0_8 .concat [ 1 1 1 1], L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70;
LS_000001b50947e3b0_0_12 .concat [ 1 1 1 1], L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70;
LS_000001b50947e3b0_0_16 .concat [ 1 1 1 1], L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70;
LS_000001b50947e3b0_0_20 .concat [ 1 1 1 1], L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70;
LS_000001b50947e3b0_0_24 .concat [ 1 1 1 1], L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70;
LS_000001b50947e3b0_0_28 .concat [ 1 1 1 1], L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70, L_000001b50947dd70;
LS_000001b50947e3b0_1_0 .concat [ 4 4 4 4], LS_000001b50947e3b0_0_0, LS_000001b50947e3b0_0_4, LS_000001b50947e3b0_0_8, LS_000001b50947e3b0_0_12;
LS_000001b50947e3b0_1_4 .concat [ 4 4 4 4], LS_000001b50947e3b0_0_16, LS_000001b50947e3b0_0_20, LS_000001b50947e3b0_0_24, LS_000001b50947e3b0_0_28;
L_000001b50947e3b0 .concat [ 16 16 0 0], LS_000001b50947e3b0_1_0, LS_000001b50947e3b0_1_4;
S_000001b509253300 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b509253170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5094868b0 .functor AND 32, L_000001b50947fa30, L_000001b50947e590, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b509447800_0 .net "in1", 31 0, L_000001b50947fa30;  1 drivers
v000001b509447080_0 .net "in2", 31 0, L_000001b50947e590;  1 drivers
v000001b509447120_0 .net "out", 31 0, L_000001b5094868b0;  alias, 1 drivers
S_000001b50924c8c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b509253170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b509486920 .functor AND 32, L_000001b50947edb0, L_000001b50947f0d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5094473a0_0 .net "in1", 31 0, L_000001b50947edb0;  1 drivers
v000001b509447440_0 .net "in2", 31 0, L_000001b50947f0d0;  1 drivers
v000001b509448020_0 .net "out", 31 0, L_000001b509486920;  alias, 1 drivers
S_000001b50924ca50 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b509253170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b509486990 .functor AND 32, L_000001b50947e1d0, L_000001b50947f3f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b509447c60_0 .net "in1", 31 0, L_000001b50947e1d0;  1 drivers
v000001b5094480c0_0 .net "in2", 31 0, L_000001b50947f3f0;  1 drivers
v000001b509448160_0 .net "out", 31 0, L_000001b509486990;  alias, 1 drivers
S_000001b50944bd90 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b509253170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b509486fb0 .functor AND 32, L_000001b50947d9b0, L_000001b50947e3b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b5094482a0_0 .net "in1", 31 0, L_000001b50947d9b0;  1 drivers
v000001b5094474e0_0 .net "in2", 31 0, L_000001b50947e3b0;  1 drivers
v000001b509448340_0 .net "out", 31 0, L_000001b509486fb0;  alias, 1 drivers
S_000001b50944ba70 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000001b5093fd890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b5093cd6a0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b5094875d0 .functor NOT 1, L_000001b50947f2b0, C4<0>, C4<0>, C4<0>;
L_000001b509487480 .functor NOT 1, L_000001b50947e8b0, C4<0>, C4<0>, C4<0>;
L_000001b509487560 .functor NOT 1, L_000001b50947e4f0, C4<0>, C4<0>, C4<0>;
L_000001b50949d1e0 .functor NOT 1, L_000001b50947e310, C4<0>, C4<0>, C4<0>;
L_000001b50949d4f0 .functor AND 32, L_000001b509487640, v000001b509452e20_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b50949d480 .functor AND 32, L_000001b5094874f0, L_000001b509509c20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b50949d250 .functor OR 32, L_000001b50949d4f0, L_000001b50949d480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b50949d2c0 .functor AND 32, L_000001b5093c2330, v000001b509444a10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b50949d3a0 .functor OR 32, L_000001b50949d250, L_000001b50949d2c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b50949d410 .functor AND 32, L_000001b50949d330, L_000001b50947ebd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b50949d090 .functor OR 32, L_000001b50949d3a0, L_000001b50949d410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b50944d620_0 .net *"_ivl_1", 0 0, L_000001b50947f2b0;  1 drivers
v000001b50944e0c0_0 .net *"_ivl_13", 0 0, L_000001b50947e4f0;  1 drivers
v000001b50944c720_0 .net *"_ivl_14", 0 0, L_000001b509487560;  1 drivers
v000001b50944c540_0 .net *"_ivl_19", 0 0, L_000001b50947da50;  1 drivers
v000001b50944c7c0_0 .net *"_ivl_2", 0 0, L_000001b5094875d0;  1 drivers
v000001b50944c5e0_0 .net *"_ivl_23", 0 0, L_000001b50947e770;  1 drivers
v000001b50944d120_0 .net *"_ivl_27", 0 0, L_000001b50947e310;  1 drivers
v000001b50944d4e0_0 .net *"_ivl_28", 0 0, L_000001b50949d1e0;  1 drivers
v000001b50944de40_0 .net *"_ivl_33", 0 0, L_000001b50947d910;  1 drivers
v000001b50944e3e0_0 .net *"_ivl_37", 0 0, L_000001b50947e630;  1 drivers
v000001b50944d580_0 .net *"_ivl_40", 31 0, L_000001b50949d4f0;  1 drivers
v000001b50944d760_0 .net *"_ivl_42", 31 0, L_000001b50949d480;  1 drivers
v000001b50944d9e0_0 .net *"_ivl_44", 31 0, L_000001b50949d250;  1 drivers
v000001b50944e5c0_0 .net *"_ivl_46", 31 0, L_000001b50949d2c0;  1 drivers
v000001b50944bfa0_0 .net *"_ivl_48", 31 0, L_000001b50949d3a0;  1 drivers
v000001b50944c860_0 .net *"_ivl_50", 31 0, L_000001b50949d410;  1 drivers
v000001b50944da80_0 .net *"_ivl_7", 0 0, L_000001b50947e8b0;  1 drivers
v000001b50944db20_0 .net *"_ivl_8", 0 0, L_000001b509487480;  1 drivers
v000001b50944dda0_0 .net "ina", 31 0, v000001b509452e20_0;  alias, 1 drivers
v000001b50944dee0_0 .net "inb", 31 0, L_000001b509509c20;  alias, 1 drivers
v000001b50944c900_0 .net "inc", 31 0, v000001b509444a10_0;  alias, 1 drivers
v000001b50944e700_0 .net "ind", 31 0, L_000001b50947ebd0;  alias, 1 drivers
v000001b50944e160_0 .net "out", 31 0, L_000001b50949d090;  alias, 1 drivers
v000001b50944e200_0 .net "s0", 31 0, L_000001b509487640;  1 drivers
v000001b50944e340_0 .net "s1", 31 0, L_000001b5094874f0;  1 drivers
v000001b50944cc20_0 .net "s2", 31 0, L_000001b5093c2330;  1 drivers
v000001b50944c180_0 .net "s3", 31 0, L_000001b50949d330;  1 drivers
v000001b50944ccc0_0 .net "sel", 1 0, L_000001b5094836d0;  alias, 1 drivers
L_000001b50947f2b0 .part L_000001b5094836d0, 1, 1;
LS_000001b50947e270_0_0 .concat [ 1 1 1 1], L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0;
LS_000001b50947e270_0_4 .concat [ 1 1 1 1], L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0;
LS_000001b50947e270_0_8 .concat [ 1 1 1 1], L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0;
LS_000001b50947e270_0_12 .concat [ 1 1 1 1], L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0;
LS_000001b50947e270_0_16 .concat [ 1 1 1 1], L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0;
LS_000001b50947e270_0_20 .concat [ 1 1 1 1], L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0;
LS_000001b50947e270_0_24 .concat [ 1 1 1 1], L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0;
LS_000001b50947e270_0_28 .concat [ 1 1 1 1], L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0, L_000001b5094875d0;
LS_000001b50947e270_1_0 .concat [ 4 4 4 4], LS_000001b50947e270_0_0, LS_000001b50947e270_0_4, LS_000001b50947e270_0_8, LS_000001b50947e270_0_12;
LS_000001b50947e270_1_4 .concat [ 4 4 4 4], LS_000001b50947e270_0_16, LS_000001b50947e270_0_20, LS_000001b50947e270_0_24, LS_000001b50947e270_0_28;
L_000001b50947e270 .concat [ 16 16 0 0], LS_000001b50947e270_1_0, LS_000001b50947e270_1_4;
L_000001b50947e8b0 .part L_000001b5094836d0, 0, 1;
LS_000001b50947d870_0_0 .concat [ 1 1 1 1], L_000001b509487480, L_000001b509487480, L_000001b509487480, L_000001b509487480;
LS_000001b50947d870_0_4 .concat [ 1 1 1 1], L_000001b509487480, L_000001b509487480, L_000001b509487480, L_000001b509487480;
LS_000001b50947d870_0_8 .concat [ 1 1 1 1], L_000001b509487480, L_000001b509487480, L_000001b509487480, L_000001b509487480;
LS_000001b50947d870_0_12 .concat [ 1 1 1 1], L_000001b509487480, L_000001b509487480, L_000001b509487480, L_000001b509487480;
LS_000001b50947d870_0_16 .concat [ 1 1 1 1], L_000001b509487480, L_000001b509487480, L_000001b509487480, L_000001b509487480;
LS_000001b50947d870_0_20 .concat [ 1 1 1 1], L_000001b509487480, L_000001b509487480, L_000001b509487480, L_000001b509487480;
LS_000001b50947d870_0_24 .concat [ 1 1 1 1], L_000001b509487480, L_000001b509487480, L_000001b509487480, L_000001b509487480;
LS_000001b50947d870_0_28 .concat [ 1 1 1 1], L_000001b509487480, L_000001b509487480, L_000001b509487480, L_000001b509487480;
LS_000001b50947d870_1_0 .concat [ 4 4 4 4], LS_000001b50947d870_0_0, LS_000001b50947d870_0_4, LS_000001b50947d870_0_8, LS_000001b50947d870_0_12;
LS_000001b50947d870_1_4 .concat [ 4 4 4 4], LS_000001b50947d870_0_16, LS_000001b50947d870_0_20, LS_000001b50947d870_0_24, LS_000001b50947d870_0_28;
L_000001b50947d870 .concat [ 16 16 0 0], LS_000001b50947d870_1_0, LS_000001b50947d870_1_4;
L_000001b50947e4f0 .part L_000001b5094836d0, 1, 1;
LS_000001b50947f350_0_0 .concat [ 1 1 1 1], L_000001b509487560, L_000001b509487560, L_000001b509487560, L_000001b509487560;
LS_000001b50947f350_0_4 .concat [ 1 1 1 1], L_000001b509487560, L_000001b509487560, L_000001b509487560, L_000001b509487560;
LS_000001b50947f350_0_8 .concat [ 1 1 1 1], L_000001b509487560, L_000001b509487560, L_000001b509487560, L_000001b509487560;
LS_000001b50947f350_0_12 .concat [ 1 1 1 1], L_000001b509487560, L_000001b509487560, L_000001b509487560, L_000001b509487560;
LS_000001b50947f350_0_16 .concat [ 1 1 1 1], L_000001b509487560, L_000001b509487560, L_000001b509487560, L_000001b509487560;
LS_000001b50947f350_0_20 .concat [ 1 1 1 1], L_000001b509487560, L_000001b509487560, L_000001b509487560, L_000001b509487560;
LS_000001b50947f350_0_24 .concat [ 1 1 1 1], L_000001b509487560, L_000001b509487560, L_000001b509487560, L_000001b509487560;
LS_000001b50947f350_0_28 .concat [ 1 1 1 1], L_000001b509487560, L_000001b509487560, L_000001b509487560, L_000001b509487560;
LS_000001b50947f350_1_0 .concat [ 4 4 4 4], LS_000001b50947f350_0_0, LS_000001b50947f350_0_4, LS_000001b50947f350_0_8, LS_000001b50947f350_0_12;
LS_000001b50947f350_1_4 .concat [ 4 4 4 4], LS_000001b50947f350_0_16, LS_000001b50947f350_0_20, LS_000001b50947f350_0_24, LS_000001b50947f350_0_28;
L_000001b50947f350 .concat [ 16 16 0 0], LS_000001b50947f350_1_0, LS_000001b50947f350_1_4;
L_000001b50947da50 .part L_000001b5094836d0, 0, 1;
LS_000001b50947e450_0_0 .concat [ 1 1 1 1], L_000001b50947da50, L_000001b50947da50, L_000001b50947da50, L_000001b50947da50;
LS_000001b50947e450_0_4 .concat [ 1 1 1 1], L_000001b50947da50, L_000001b50947da50, L_000001b50947da50, L_000001b50947da50;
LS_000001b50947e450_0_8 .concat [ 1 1 1 1], L_000001b50947da50, L_000001b50947da50, L_000001b50947da50, L_000001b50947da50;
LS_000001b50947e450_0_12 .concat [ 1 1 1 1], L_000001b50947da50, L_000001b50947da50, L_000001b50947da50, L_000001b50947da50;
LS_000001b50947e450_0_16 .concat [ 1 1 1 1], L_000001b50947da50, L_000001b50947da50, L_000001b50947da50, L_000001b50947da50;
LS_000001b50947e450_0_20 .concat [ 1 1 1 1], L_000001b50947da50, L_000001b50947da50, L_000001b50947da50, L_000001b50947da50;
LS_000001b50947e450_0_24 .concat [ 1 1 1 1], L_000001b50947da50, L_000001b50947da50, L_000001b50947da50, L_000001b50947da50;
LS_000001b50947e450_0_28 .concat [ 1 1 1 1], L_000001b50947da50, L_000001b50947da50, L_000001b50947da50, L_000001b50947da50;
LS_000001b50947e450_1_0 .concat [ 4 4 4 4], LS_000001b50947e450_0_0, LS_000001b50947e450_0_4, LS_000001b50947e450_0_8, LS_000001b50947e450_0_12;
LS_000001b50947e450_1_4 .concat [ 4 4 4 4], LS_000001b50947e450_0_16, LS_000001b50947e450_0_20, LS_000001b50947e450_0_24, LS_000001b50947e450_0_28;
L_000001b50947e450 .concat [ 16 16 0 0], LS_000001b50947e450_1_0, LS_000001b50947e450_1_4;
L_000001b50947e770 .part L_000001b5094836d0, 1, 1;
LS_000001b50947e130_0_0 .concat [ 1 1 1 1], L_000001b50947e770, L_000001b50947e770, L_000001b50947e770, L_000001b50947e770;
LS_000001b50947e130_0_4 .concat [ 1 1 1 1], L_000001b50947e770, L_000001b50947e770, L_000001b50947e770, L_000001b50947e770;
LS_000001b50947e130_0_8 .concat [ 1 1 1 1], L_000001b50947e770, L_000001b50947e770, L_000001b50947e770, L_000001b50947e770;
LS_000001b50947e130_0_12 .concat [ 1 1 1 1], L_000001b50947e770, L_000001b50947e770, L_000001b50947e770, L_000001b50947e770;
LS_000001b50947e130_0_16 .concat [ 1 1 1 1], L_000001b50947e770, L_000001b50947e770, L_000001b50947e770, L_000001b50947e770;
LS_000001b50947e130_0_20 .concat [ 1 1 1 1], L_000001b50947e770, L_000001b50947e770, L_000001b50947e770, L_000001b50947e770;
LS_000001b50947e130_0_24 .concat [ 1 1 1 1], L_000001b50947e770, L_000001b50947e770, L_000001b50947e770, L_000001b50947e770;
LS_000001b50947e130_0_28 .concat [ 1 1 1 1], L_000001b50947e770, L_000001b50947e770, L_000001b50947e770, L_000001b50947e770;
LS_000001b50947e130_1_0 .concat [ 4 4 4 4], LS_000001b50947e130_0_0, LS_000001b50947e130_0_4, LS_000001b50947e130_0_8, LS_000001b50947e130_0_12;
LS_000001b50947e130_1_4 .concat [ 4 4 4 4], LS_000001b50947e130_0_16, LS_000001b50947e130_0_20, LS_000001b50947e130_0_24, LS_000001b50947e130_0_28;
L_000001b50947e130 .concat [ 16 16 0 0], LS_000001b50947e130_1_0, LS_000001b50947e130_1_4;
L_000001b50947e310 .part L_000001b5094836d0, 0, 1;
LS_000001b50947fc10_0_0 .concat [ 1 1 1 1], L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0;
LS_000001b50947fc10_0_4 .concat [ 1 1 1 1], L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0;
LS_000001b50947fc10_0_8 .concat [ 1 1 1 1], L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0;
LS_000001b50947fc10_0_12 .concat [ 1 1 1 1], L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0;
LS_000001b50947fc10_0_16 .concat [ 1 1 1 1], L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0;
LS_000001b50947fc10_0_20 .concat [ 1 1 1 1], L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0;
LS_000001b50947fc10_0_24 .concat [ 1 1 1 1], L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0;
LS_000001b50947fc10_0_28 .concat [ 1 1 1 1], L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0, L_000001b50949d1e0;
LS_000001b50947fc10_1_0 .concat [ 4 4 4 4], LS_000001b50947fc10_0_0, LS_000001b50947fc10_0_4, LS_000001b50947fc10_0_8, LS_000001b50947fc10_0_12;
LS_000001b50947fc10_1_4 .concat [ 4 4 4 4], LS_000001b50947fc10_0_16, LS_000001b50947fc10_0_20, LS_000001b50947fc10_0_24, LS_000001b50947fc10_0_28;
L_000001b50947fc10 .concat [ 16 16 0 0], LS_000001b50947fc10_1_0, LS_000001b50947fc10_1_4;
L_000001b50947d910 .part L_000001b5094836d0, 1, 1;
LS_000001b50947f170_0_0 .concat [ 1 1 1 1], L_000001b50947d910, L_000001b50947d910, L_000001b50947d910, L_000001b50947d910;
LS_000001b50947f170_0_4 .concat [ 1 1 1 1], L_000001b50947d910, L_000001b50947d910, L_000001b50947d910, L_000001b50947d910;
LS_000001b50947f170_0_8 .concat [ 1 1 1 1], L_000001b50947d910, L_000001b50947d910, L_000001b50947d910, L_000001b50947d910;
LS_000001b50947f170_0_12 .concat [ 1 1 1 1], L_000001b50947d910, L_000001b50947d910, L_000001b50947d910, L_000001b50947d910;
LS_000001b50947f170_0_16 .concat [ 1 1 1 1], L_000001b50947d910, L_000001b50947d910, L_000001b50947d910, L_000001b50947d910;
LS_000001b50947f170_0_20 .concat [ 1 1 1 1], L_000001b50947d910, L_000001b50947d910, L_000001b50947d910, L_000001b50947d910;
LS_000001b50947f170_0_24 .concat [ 1 1 1 1], L_000001b50947d910, L_000001b50947d910, L_000001b50947d910, L_000001b50947d910;
LS_000001b50947f170_0_28 .concat [ 1 1 1 1], L_000001b50947d910, L_000001b50947d910, L_000001b50947d910, L_000001b50947d910;
LS_000001b50947f170_1_0 .concat [ 4 4 4 4], LS_000001b50947f170_0_0, LS_000001b50947f170_0_4, LS_000001b50947f170_0_8, LS_000001b50947f170_0_12;
LS_000001b50947f170_1_4 .concat [ 4 4 4 4], LS_000001b50947f170_0_16, LS_000001b50947f170_0_20, LS_000001b50947f170_0_24, LS_000001b50947f170_0_28;
L_000001b50947f170 .concat [ 16 16 0 0], LS_000001b50947f170_1_0, LS_000001b50947f170_1_4;
L_000001b50947e630 .part L_000001b5094836d0, 0, 1;
LS_000001b50947e810_0_0 .concat [ 1 1 1 1], L_000001b50947e630, L_000001b50947e630, L_000001b50947e630, L_000001b50947e630;
LS_000001b50947e810_0_4 .concat [ 1 1 1 1], L_000001b50947e630, L_000001b50947e630, L_000001b50947e630, L_000001b50947e630;
LS_000001b50947e810_0_8 .concat [ 1 1 1 1], L_000001b50947e630, L_000001b50947e630, L_000001b50947e630, L_000001b50947e630;
LS_000001b50947e810_0_12 .concat [ 1 1 1 1], L_000001b50947e630, L_000001b50947e630, L_000001b50947e630, L_000001b50947e630;
LS_000001b50947e810_0_16 .concat [ 1 1 1 1], L_000001b50947e630, L_000001b50947e630, L_000001b50947e630, L_000001b50947e630;
LS_000001b50947e810_0_20 .concat [ 1 1 1 1], L_000001b50947e630, L_000001b50947e630, L_000001b50947e630, L_000001b50947e630;
LS_000001b50947e810_0_24 .concat [ 1 1 1 1], L_000001b50947e630, L_000001b50947e630, L_000001b50947e630, L_000001b50947e630;
LS_000001b50947e810_0_28 .concat [ 1 1 1 1], L_000001b50947e630, L_000001b50947e630, L_000001b50947e630, L_000001b50947e630;
LS_000001b50947e810_1_0 .concat [ 4 4 4 4], LS_000001b50947e810_0_0, LS_000001b50947e810_0_4, LS_000001b50947e810_0_8, LS_000001b50947e810_0_12;
LS_000001b50947e810_1_4 .concat [ 4 4 4 4], LS_000001b50947e810_0_16, LS_000001b50947e810_0_20, LS_000001b50947e810_0_24, LS_000001b50947e810_0_28;
L_000001b50947e810 .concat [ 16 16 0 0], LS_000001b50947e810_1_0, LS_000001b50947e810_1_4;
S_000001b50944b2a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b50944ba70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b509487640 .functor AND 32, L_000001b50947e270, L_000001b50947d870, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b50944d440_0 .net "in1", 31 0, L_000001b50947e270;  1 drivers
v000001b50944e520_0 .net "in2", 31 0, L_000001b50947d870;  1 drivers
v000001b50944c0e0_0 .net "out", 31 0, L_000001b509487640;  alias, 1 drivers
S_000001b50944bc00 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b50944ba70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5094874f0 .functor AND 32, L_000001b50947f350, L_000001b50947e450, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b50944dc60_0 .net "in1", 31 0, L_000001b50947f350;  1 drivers
v000001b50944df80_0 .net "in2", 31 0, L_000001b50947e450;  1 drivers
v000001b50944c2c0_0 .net "out", 31 0, L_000001b5094874f0;  alias, 1 drivers
S_000001b50944af80 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b50944ba70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b5093c2330 .functor AND 32, L_000001b50947e130, L_000001b50947fc10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b50944c4a0_0 .net "in1", 31 0, L_000001b50947e130;  1 drivers
v000001b50944d800_0 .net "in2", 31 0, L_000001b50947fc10;  1 drivers
v000001b50944e660_0 .net "out", 31 0, L_000001b5093c2330;  alias, 1 drivers
S_000001b50944b8e0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b50944ba70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b50949d330 .functor AND 32, L_000001b50947f170, L_000001b50947e810, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b50944c400_0 .net "in1", 31 0, L_000001b50947f170;  1 drivers
v000001b50944dd00_0 .net "in2", 31 0, L_000001b50947e810;  1 drivers
v000001b50944d940_0 .net "out", 31 0, L_000001b50949d330;  alias, 1 drivers
S_000001b50944b5c0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000001b5093fd890;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b5093ccce0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000001b50949cdf0 .functor NOT 1, L_000001b50947f490, C4<0>, C4<0>, C4<0>;
L_000001b50949cb50 .functor NOT 1, L_000001b50947daf0, C4<0>, C4<0>, C4<0>;
L_000001b50949b810 .functor NOT 1, L_000001b50947ee50, C4<0>, C4<0>, C4<0>;
L_000001b50949b8f0 .functor NOT 1, L_000001b50947f5d0, C4<0>, C4<0>, C4<0>;
L_000001b50949c220 .functor AND 32, L_000001b50949b7a0, v000001b509453500_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b50949ca00 .functor AND 32, L_000001b50949b5e0, L_000001b509509c20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b50949b960 .functor OR 32, L_000001b50949c220, L_000001b50949ca00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b50949bd50 .functor AND 32, L_000001b50949b880, v000001b509444a10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b50949bc70 .functor OR 32, L_000001b50949b960, L_000001b50949bd50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b50949bce0 .functor AND 32, L_000001b50949c530, L_000001b50947ebd0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b50949bdc0 .functor OR 32, L_000001b50949bc70, L_000001b50949bce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b50944efc0_0 .net *"_ivl_1", 0 0, L_000001b50947f490;  1 drivers
v000001b50944f240_0 .net *"_ivl_13", 0 0, L_000001b50947ee50;  1 drivers
v000001b50944ec00_0 .net *"_ivl_14", 0 0, L_000001b50949b810;  1 drivers
v000001b50944e7a0_0 .net *"_ivl_19", 0 0, L_000001b50947fb70;  1 drivers
v000001b50944f9c0_0 .net *"_ivl_2", 0 0, L_000001b50949cdf0;  1 drivers
v000001b50944ef20_0 .net *"_ivl_23", 0 0, L_000001b50947f530;  1 drivers
v000001b50944fe20_0 .net *"_ivl_27", 0 0, L_000001b50947f5d0;  1 drivers
v000001b50944e8e0_0 .net *"_ivl_28", 0 0, L_000001b50949b8f0;  1 drivers
v000001b50944eca0_0 .net *"_ivl_33", 0 0, L_000001b50947f210;  1 drivers
v000001b50944f380_0 .net *"_ivl_37", 0 0, L_000001b50947ea90;  1 drivers
v000001b50944f560_0 .net *"_ivl_40", 31 0, L_000001b50949c220;  1 drivers
v000001b50944eac0_0 .net *"_ivl_42", 31 0, L_000001b50949ca00;  1 drivers
v000001b50944f100_0 .net *"_ivl_44", 31 0, L_000001b50949b960;  1 drivers
v000001b50944f740_0 .net *"_ivl_46", 31 0, L_000001b50949bd50;  1 drivers
v000001b50944f1a0_0 .net *"_ivl_48", 31 0, L_000001b50949bc70;  1 drivers
v000001b50944e840_0 .net *"_ivl_50", 31 0, L_000001b50949bce0;  1 drivers
v000001b50944f2e0_0 .net *"_ivl_7", 0 0, L_000001b50947daf0;  1 drivers
v000001b50944f600_0 .net *"_ivl_8", 0 0, L_000001b50949cb50;  1 drivers
v000001b50944f420_0 .net "ina", 31 0, v000001b509453500_0;  alias, 1 drivers
v000001b50944f6a0_0 .net "inb", 31 0, L_000001b509509c20;  alias, 1 drivers
v000001b50944fb00_0 .net "inc", 31 0, v000001b509444a10_0;  alias, 1 drivers
v000001b50944f880_0 .net "ind", 31 0, L_000001b50947ebd0;  alias, 1 drivers
v000001b50944f4c0_0 .net "out", 31 0, L_000001b50949bdc0;  alias, 1 drivers
v000001b50944f920_0 .net "s0", 31 0, L_000001b50949b7a0;  1 drivers
v000001b50944fc40_0 .net "s1", 31 0, L_000001b50949b5e0;  1 drivers
v000001b50944eb60_0 .net "s2", 31 0, L_000001b50949b880;  1 drivers
v000001b509452c40_0 .net "s3", 31 0, L_000001b50949c530;  1 drivers
v000001b5094533c0_0 .net "sel", 1 0, L_000001b509483310;  alias, 1 drivers
L_000001b50947f490 .part L_000001b509483310, 1, 1;
LS_000001b50947e6d0_0_0 .concat [ 1 1 1 1], L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0;
LS_000001b50947e6d0_0_4 .concat [ 1 1 1 1], L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0;
LS_000001b50947e6d0_0_8 .concat [ 1 1 1 1], L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0;
LS_000001b50947e6d0_0_12 .concat [ 1 1 1 1], L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0;
LS_000001b50947e6d0_0_16 .concat [ 1 1 1 1], L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0;
LS_000001b50947e6d0_0_20 .concat [ 1 1 1 1], L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0;
LS_000001b50947e6d0_0_24 .concat [ 1 1 1 1], L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0;
LS_000001b50947e6d0_0_28 .concat [ 1 1 1 1], L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0, L_000001b50949cdf0;
LS_000001b50947e6d0_1_0 .concat [ 4 4 4 4], LS_000001b50947e6d0_0_0, LS_000001b50947e6d0_0_4, LS_000001b50947e6d0_0_8, LS_000001b50947e6d0_0_12;
LS_000001b50947e6d0_1_4 .concat [ 4 4 4 4], LS_000001b50947e6d0_0_16, LS_000001b50947e6d0_0_20, LS_000001b50947e6d0_0_24, LS_000001b50947e6d0_0_28;
L_000001b50947e6d0 .concat [ 16 16 0 0], LS_000001b50947e6d0_1_0, LS_000001b50947e6d0_1_4;
L_000001b50947daf0 .part L_000001b509483310, 0, 1;
LS_000001b50947ef90_0_0 .concat [ 1 1 1 1], L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50;
LS_000001b50947ef90_0_4 .concat [ 1 1 1 1], L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50;
LS_000001b50947ef90_0_8 .concat [ 1 1 1 1], L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50;
LS_000001b50947ef90_0_12 .concat [ 1 1 1 1], L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50;
LS_000001b50947ef90_0_16 .concat [ 1 1 1 1], L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50;
LS_000001b50947ef90_0_20 .concat [ 1 1 1 1], L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50;
LS_000001b50947ef90_0_24 .concat [ 1 1 1 1], L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50;
LS_000001b50947ef90_0_28 .concat [ 1 1 1 1], L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50, L_000001b50949cb50;
LS_000001b50947ef90_1_0 .concat [ 4 4 4 4], LS_000001b50947ef90_0_0, LS_000001b50947ef90_0_4, LS_000001b50947ef90_0_8, LS_000001b50947ef90_0_12;
LS_000001b50947ef90_1_4 .concat [ 4 4 4 4], LS_000001b50947ef90_0_16, LS_000001b50947ef90_0_20, LS_000001b50947ef90_0_24, LS_000001b50947ef90_0_28;
L_000001b50947ef90 .concat [ 16 16 0 0], LS_000001b50947ef90_1_0, LS_000001b50947ef90_1_4;
L_000001b50947ee50 .part L_000001b509483310, 1, 1;
LS_000001b50947e950_0_0 .concat [ 1 1 1 1], L_000001b50949b810, L_000001b50949b810, L_000001b50949b810, L_000001b50949b810;
LS_000001b50947e950_0_4 .concat [ 1 1 1 1], L_000001b50949b810, L_000001b50949b810, L_000001b50949b810, L_000001b50949b810;
LS_000001b50947e950_0_8 .concat [ 1 1 1 1], L_000001b50949b810, L_000001b50949b810, L_000001b50949b810, L_000001b50949b810;
LS_000001b50947e950_0_12 .concat [ 1 1 1 1], L_000001b50949b810, L_000001b50949b810, L_000001b50949b810, L_000001b50949b810;
LS_000001b50947e950_0_16 .concat [ 1 1 1 1], L_000001b50949b810, L_000001b50949b810, L_000001b50949b810, L_000001b50949b810;
LS_000001b50947e950_0_20 .concat [ 1 1 1 1], L_000001b50949b810, L_000001b50949b810, L_000001b50949b810, L_000001b50949b810;
LS_000001b50947e950_0_24 .concat [ 1 1 1 1], L_000001b50949b810, L_000001b50949b810, L_000001b50949b810, L_000001b50949b810;
LS_000001b50947e950_0_28 .concat [ 1 1 1 1], L_000001b50949b810, L_000001b50949b810, L_000001b50949b810, L_000001b50949b810;
LS_000001b50947e950_1_0 .concat [ 4 4 4 4], LS_000001b50947e950_0_0, LS_000001b50947e950_0_4, LS_000001b50947e950_0_8, LS_000001b50947e950_0_12;
LS_000001b50947e950_1_4 .concat [ 4 4 4 4], LS_000001b50947e950_0_16, LS_000001b50947e950_0_20, LS_000001b50947e950_0_24, LS_000001b50947e950_0_28;
L_000001b50947e950 .concat [ 16 16 0 0], LS_000001b50947e950_1_0, LS_000001b50947e950_1_4;
L_000001b50947fb70 .part L_000001b509483310, 0, 1;
LS_000001b50947db90_0_0 .concat [ 1 1 1 1], L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70;
LS_000001b50947db90_0_4 .concat [ 1 1 1 1], L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70;
LS_000001b50947db90_0_8 .concat [ 1 1 1 1], L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70;
LS_000001b50947db90_0_12 .concat [ 1 1 1 1], L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70;
LS_000001b50947db90_0_16 .concat [ 1 1 1 1], L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70;
LS_000001b50947db90_0_20 .concat [ 1 1 1 1], L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70;
LS_000001b50947db90_0_24 .concat [ 1 1 1 1], L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70;
LS_000001b50947db90_0_28 .concat [ 1 1 1 1], L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70, L_000001b50947fb70;
LS_000001b50947db90_1_0 .concat [ 4 4 4 4], LS_000001b50947db90_0_0, LS_000001b50947db90_0_4, LS_000001b50947db90_0_8, LS_000001b50947db90_0_12;
LS_000001b50947db90_1_4 .concat [ 4 4 4 4], LS_000001b50947db90_0_16, LS_000001b50947db90_0_20, LS_000001b50947db90_0_24, LS_000001b50947db90_0_28;
L_000001b50947db90 .concat [ 16 16 0 0], LS_000001b50947db90_1_0, LS_000001b50947db90_1_4;
L_000001b50947f530 .part L_000001b509483310, 1, 1;
LS_000001b50947f990_0_0 .concat [ 1 1 1 1], L_000001b50947f530, L_000001b50947f530, L_000001b50947f530, L_000001b50947f530;
LS_000001b50947f990_0_4 .concat [ 1 1 1 1], L_000001b50947f530, L_000001b50947f530, L_000001b50947f530, L_000001b50947f530;
LS_000001b50947f990_0_8 .concat [ 1 1 1 1], L_000001b50947f530, L_000001b50947f530, L_000001b50947f530, L_000001b50947f530;
LS_000001b50947f990_0_12 .concat [ 1 1 1 1], L_000001b50947f530, L_000001b50947f530, L_000001b50947f530, L_000001b50947f530;
LS_000001b50947f990_0_16 .concat [ 1 1 1 1], L_000001b50947f530, L_000001b50947f530, L_000001b50947f530, L_000001b50947f530;
LS_000001b50947f990_0_20 .concat [ 1 1 1 1], L_000001b50947f530, L_000001b50947f530, L_000001b50947f530, L_000001b50947f530;
LS_000001b50947f990_0_24 .concat [ 1 1 1 1], L_000001b50947f530, L_000001b50947f530, L_000001b50947f530, L_000001b50947f530;
LS_000001b50947f990_0_28 .concat [ 1 1 1 1], L_000001b50947f530, L_000001b50947f530, L_000001b50947f530, L_000001b50947f530;
LS_000001b50947f990_1_0 .concat [ 4 4 4 4], LS_000001b50947f990_0_0, LS_000001b50947f990_0_4, LS_000001b50947f990_0_8, LS_000001b50947f990_0_12;
LS_000001b50947f990_1_4 .concat [ 4 4 4 4], LS_000001b50947f990_0_16, LS_000001b50947f990_0_20, LS_000001b50947f990_0_24, LS_000001b50947f990_0_28;
L_000001b50947f990 .concat [ 16 16 0 0], LS_000001b50947f990_1_0, LS_000001b50947f990_1_4;
L_000001b50947f5d0 .part L_000001b509483310, 0, 1;
LS_000001b50947e9f0_0_0 .concat [ 1 1 1 1], L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0;
LS_000001b50947e9f0_0_4 .concat [ 1 1 1 1], L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0;
LS_000001b50947e9f0_0_8 .concat [ 1 1 1 1], L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0;
LS_000001b50947e9f0_0_12 .concat [ 1 1 1 1], L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0;
LS_000001b50947e9f0_0_16 .concat [ 1 1 1 1], L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0;
LS_000001b50947e9f0_0_20 .concat [ 1 1 1 1], L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0;
LS_000001b50947e9f0_0_24 .concat [ 1 1 1 1], L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0;
LS_000001b50947e9f0_0_28 .concat [ 1 1 1 1], L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0, L_000001b50949b8f0;
LS_000001b50947e9f0_1_0 .concat [ 4 4 4 4], LS_000001b50947e9f0_0_0, LS_000001b50947e9f0_0_4, LS_000001b50947e9f0_0_8, LS_000001b50947e9f0_0_12;
LS_000001b50947e9f0_1_4 .concat [ 4 4 4 4], LS_000001b50947e9f0_0_16, LS_000001b50947e9f0_0_20, LS_000001b50947e9f0_0_24, LS_000001b50947e9f0_0_28;
L_000001b50947e9f0 .concat [ 16 16 0 0], LS_000001b50947e9f0_1_0, LS_000001b50947e9f0_1_4;
L_000001b50947f210 .part L_000001b509483310, 1, 1;
LS_000001b50947dc30_0_0 .concat [ 1 1 1 1], L_000001b50947f210, L_000001b50947f210, L_000001b50947f210, L_000001b50947f210;
LS_000001b50947dc30_0_4 .concat [ 1 1 1 1], L_000001b50947f210, L_000001b50947f210, L_000001b50947f210, L_000001b50947f210;
LS_000001b50947dc30_0_8 .concat [ 1 1 1 1], L_000001b50947f210, L_000001b50947f210, L_000001b50947f210, L_000001b50947f210;
LS_000001b50947dc30_0_12 .concat [ 1 1 1 1], L_000001b50947f210, L_000001b50947f210, L_000001b50947f210, L_000001b50947f210;
LS_000001b50947dc30_0_16 .concat [ 1 1 1 1], L_000001b50947f210, L_000001b50947f210, L_000001b50947f210, L_000001b50947f210;
LS_000001b50947dc30_0_20 .concat [ 1 1 1 1], L_000001b50947f210, L_000001b50947f210, L_000001b50947f210, L_000001b50947f210;
LS_000001b50947dc30_0_24 .concat [ 1 1 1 1], L_000001b50947f210, L_000001b50947f210, L_000001b50947f210, L_000001b50947f210;
LS_000001b50947dc30_0_28 .concat [ 1 1 1 1], L_000001b50947f210, L_000001b50947f210, L_000001b50947f210, L_000001b50947f210;
LS_000001b50947dc30_1_0 .concat [ 4 4 4 4], LS_000001b50947dc30_0_0, LS_000001b50947dc30_0_4, LS_000001b50947dc30_0_8, LS_000001b50947dc30_0_12;
LS_000001b50947dc30_1_4 .concat [ 4 4 4 4], LS_000001b50947dc30_0_16, LS_000001b50947dc30_0_20, LS_000001b50947dc30_0_24, LS_000001b50947dc30_0_28;
L_000001b50947dc30 .concat [ 16 16 0 0], LS_000001b50947dc30_1_0, LS_000001b50947dc30_1_4;
L_000001b50947ea90 .part L_000001b509483310, 0, 1;
LS_000001b50947f8f0_0_0 .concat [ 1 1 1 1], L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90;
LS_000001b50947f8f0_0_4 .concat [ 1 1 1 1], L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90;
LS_000001b50947f8f0_0_8 .concat [ 1 1 1 1], L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90;
LS_000001b50947f8f0_0_12 .concat [ 1 1 1 1], L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90;
LS_000001b50947f8f0_0_16 .concat [ 1 1 1 1], L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90;
LS_000001b50947f8f0_0_20 .concat [ 1 1 1 1], L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90;
LS_000001b50947f8f0_0_24 .concat [ 1 1 1 1], L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90;
LS_000001b50947f8f0_0_28 .concat [ 1 1 1 1], L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90, L_000001b50947ea90;
LS_000001b50947f8f0_1_0 .concat [ 4 4 4 4], LS_000001b50947f8f0_0_0, LS_000001b50947f8f0_0_4, LS_000001b50947f8f0_0_8, LS_000001b50947f8f0_0_12;
LS_000001b50947f8f0_1_4 .concat [ 4 4 4 4], LS_000001b50947f8f0_0_16, LS_000001b50947f8f0_0_20, LS_000001b50947f8f0_0_24, LS_000001b50947f8f0_0_28;
L_000001b50947f8f0 .concat [ 16 16 0 0], LS_000001b50947f8f0_1_0, LS_000001b50947f8f0_1_4;
S_000001b50944b430 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000001b50944b5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b50949b7a0 .functor AND 32, L_000001b50947e6d0, L_000001b50947ef90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b50944cd60_0 .net "in1", 31 0, L_000001b50947e6d0;  1 drivers
v000001b50944fba0_0 .net "in2", 31 0, L_000001b50947ef90;  1 drivers
v000001b50944f7e0_0 .net "out", 31 0, L_000001b50949b7a0;  alias, 1 drivers
S_000001b50944b750 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000001b50944b5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b50949b5e0 .functor AND 32, L_000001b50947e950, L_000001b50947db90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b50944ed40_0 .net "in1", 31 0, L_000001b50947e950;  1 drivers
v000001b50944e980_0 .net "in2", 31 0, L_000001b50947db90;  1 drivers
v000001b50944ede0_0 .net "out", 31 0, L_000001b50949b5e0;  alias, 1 drivers
S_000001b50944b110 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000001b50944b5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b50949b880 .functor AND 32, L_000001b50947f990, L_000001b50947e9f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b50944fa60_0 .net "in1", 31 0, L_000001b50947f990;  1 drivers
v000001b50944ee80_0 .net "in2", 31 0, L_000001b50947e9f0;  1 drivers
v000001b50944ea20_0 .net "out", 31 0, L_000001b50949b880;  alias, 1 drivers
S_000001b509450450 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000001b50944b5c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000001b50949c530 .functor AND 32, L_000001b50947dc30, L_000001b50947f8f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001b50944f060_0 .net "in1", 31 0, L_000001b50947dc30;  1 drivers
v000001b50944fce0_0 .net "in2", 31 0, L_000001b50947f8f0;  1 drivers
v000001b50944fd80_0 .net "out", 31 0, L_000001b50949c530;  alias, 1 drivers
S_000001b5094505e0 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000001b509455f70 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b509455fa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b509455fe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b509456018 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b509456050 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b509456088 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b5094560c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b5094560f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b509456130 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b509456168 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b5094561a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b5094561d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b509456210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b509456248 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b509456280 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b5094562b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b5094562f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b509456328 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b509456360 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b509456398 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b5094563d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b509456408 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b509456440 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b509456478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b5094564b0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b509453b40_0 .var "EX1_PC", 31 0;
v000001b509452ce0_0 .var "EX1_PFC", 31 0;
v000001b509452e20_0 .var "EX1_forward_to_B", 31 0;
v000001b509452ec0_0 .var "EX1_is_beq", 0 0;
v000001b5094530a0_0 .var "EX1_is_bne", 0 0;
v000001b509453140_0 .var "EX1_is_jal", 0 0;
v000001b509453820_0 .var "EX1_is_jr", 0 0;
v000001b5094538c0_0 .var "EX1_is_oper2_immed", 0 0;
v000001b509453320_0 .var "EX1_memread", 0 0;
v000001b509452740_0 .var "EX1_memwrite", 0 0;
v000001b509453c80_0 .var "EX1_opcode", 11 0;
v000001b509453460_0 .var "EX1_predicted", 0 0;
v000001b5094540e0_0 .var "EX1_rd_ind", 4 0;
v000001b5094542c0_0 .var "EX1_rd_indzero", 0 0;
v000001b509453d20_0 .var "EX1_regwrite", 0 0;
v000001b509452240_0 .var "EX1_rs1", 31 0;
v000001b509453dc0_0 .var "EX1_rs1_ind", 4 0;
v000001b509453500_0 .var "EX1_rs2", 31 0;
v000001b5094529c0_0 .var "EX1_rs2_ind", 4 0;
v000001b509454040_0 .net "FLUSH", 0 0, v000001b509457110_0;  alias, 1 drivers
v000001b509452920_0 .net "ID_PC", 31 0, v000001b50945e550_0;  alias, 1 drivers
v000001b509452a60_0 .net "ID_PFC_to_EX", 31 0, L_000001b509483630;  alias, 1 drivers
v000001b509453f00_0 .net "ID_forward_to_B", 31 0, L_000001b509482eb0;  alias, 1 drivers
v000001b509453e60_0 .net "ID_is_beq", 0 0, L_000001b509484b70;  alias, 1 drivers
v000001b509452420_0 .net "ID_is_bne", 0 0, L_000001b509484df0;  alias, 1 drivers
v000001b509453fa0_0 .net "ID_is_jal", 0 0, L_000001b5094851b0;  alias, 1 drivers
v000001b509454180_0 .net "ID_is_jr", 0 0, L_000001b509482730;  alias, 1 drivers
v000001b5094535a0_0 .net "ID_is_oper2_immed", 0 0, L_000001b509487250;  alias, 1 drivers
v000001b509454360_0 .net "ID_memread", 0 0, L_000001b509485570;  alias, 1 drivers
v000001b509454220_0 .net "ID_memwrite", 0 0, L_000001b509485070;  alias, 1 drivers
v000001b509454400_0 .net "ID_opcode", 11 0, v000001b509478f50_0;  alias, 1 drivers
v000001b509452060_0 .net "ID_predicted", 0 0, v000001b509457890_0;  alias, 1 drivers
v000001b5094544a0_0 .net "ID_rd_ind", 4 0, v000001b509478730_0;  alias, 1 drivers
v000001b509454680_0 .net "ID_rd_indzero", 0 0, L_000001b509484fd0;  1 drivers
v000001b509454720_0 .net "ID_regwrite", 0 0, L_000001b509485610;  alias, 1 drivers
v000001b509451fc0_0 .net "ID_rs1", 31 0, v000001b50945de70_0;  alias, 1 drivers
v000001b509452100_0 .net "ID_rs1_ind", 4 0, v000001b50947a030_0;  alias, 1 drivers
v000001b5094521a0_0 .net "ID_rs2", 31 0, v000001b50945c6b0_0;  alias, 1 drivers
v000001b509452b00_0 .net "ID_rs2_ind", 4 0, v000001b509478370_0;  alias, 1 drivers
v000001b5094522e0_0 .net "clk", 0 0, L_000001b509486840;  1 drivers
v000001b509452380_0 .net "rst", 0 0, v000001b509481650_0;  alias, 1 drivers
E_000001b5093cd0a0 .event posedge, v000001b5094446f0_0, v000001b5094522e0_0;
S_000001b509450a90 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000001b5094564f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b509456528 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b509456560 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b509456598 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b5094565d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b509456608 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b509456640 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b509456678 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b5094566b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b5094566e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b509456720 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b509456758 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b509456790 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b5094567c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b509456800 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b509456838 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b509456870 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b5094568a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b5094568e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b509456918 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b509456950 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b509456988 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b5094569c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b5094569f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b509456a30 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b5094524c0_0 .net "EX1_ALU_OPER1", 31 0, L_000001b5094873a0;  alias, 1 drivers
v000001b509452560_0 .net "EX1_ALU_OPER2", 31 0, L_000001b50949d090;  alias, 1 drivers
v000001b509452600_0 .net "EX1_PC", 31 0, v000001b509453b40_0;  alias, 1 drivers
v000001b5094526a0_0 .net "EX1_PFC_to_IF", 31 0, L_000001b50947eb30;  alias, 1 drivers
v000001b509452ba0_0 .net "EX1_forward_to_B", 31 0, v000001b509452e20_0;  alias, 1 drivers
v000001b509454c20_0 .net "EX1_is_beq", 0 0, v000001b509452ec0_0;  alias, 1 drivers
v000001b509454ea0_0 .net "EX1_is_bne", 0 0, v000001b5094530a0_0;  alias, 1 drivers
v000001b5094551c0_0 .net "EX1_is_jal", 0 0, v000001b509453140_0;  alias, 1 drivers
v000001b509455300_0 .net "EX1_is_jr", 0 0, v000001b509453820_0;  alias, 1 drivers
v000001b509454d60_0 .net "EX1_is_oper2_immed", 0 0, v000001b5094538c0_0;  alias, 1 drivers
v000001b5094553a0_0 .net "EX1_memread", 0 0, v000001b509453320_0;  alias, 1 drivers
v000001b509455260_0 .net "EX1_memwrite", 0 0, v000001b509452740_0;  alias, 1 drivers
v000001b5094556c0_0 .net "EX1_opcode", 11 0, v000001b509453c80_0;  alias, 1 drivers
v000001b509455c60_0 .net "EX1_predicted", 0 0, v000001b509453460_0;  alias, 1 drivers
v000001b509454ae0_0 .net "EX1_rd_ind", 4 0, v000001b5094540e0_0;  alias, 1 drivers
v000001b5094554e0_0 .net "EX1_rd_indzero", 0 0, v000001b5094542c0_0;  alias, 1 drivers
v000001b509455620_0 .net "EX1_regwrite", 0 0, v000001b509453d20_0;  alias, 1 drivers
v000001b509455940_0 .net "EX1_rs1", 31 0, v000001b509452240_0;  alias, 1 drivers
v000001b509454cc0_0 .net "EX1_rs1_ind", 4 0, v000001b509453dc0_0;  alias, 1 drivers
v000001b509454fe0_0 .net "EX1_rs2_ind", 4 0, v000001b5094529c0_0;  alias, 1 drivers
v000001b5094547c0_0 .net "EX1_rs2_out", 31 0, L_000001b50949bdc0;  alias, 1 drivers
v000001b509455120_0 .var "EX2_ALU_OPER1", 31 0;
v000001b509455440_0 .var "EX2_ALU_OPER2", 31 0;
v000001b509455800_0 .var "EX2_PC", 31 0;
v000001b509455580_0 .var "EX2_PFC_to_IF", 31 0;
v000001b509454e00_0 .var "EX2_forward_to_B", 31 0;
v000001b509454860_0 .var "EX2_is_beq", 0 0;
v000001b509455760_0 .var "EX2_is_bne", 0 0;
v000001b509455bc0_0 .var "EX2_is_jal", 0 0;
v000001b5094558a0_0 .var "EX2_is_jr", 0 0;
v000001b5094559e0_0 .var "EX2_is_oper2_immed", 0 0;
v000001b509455a80_0 .var "EX2_memread", 0 0;
v000001b509454a40_0 .var "EX2_memwrite", 0 0;
v000001b509455b20_0 .var "EX2_opcode", 11 0;
v000001b509454900_0 .var "EX2_predicted", 0 0;
v000001b509455d00_0 .var "EX2_rd_ind", 4 0;
v000001b509454f40_0 .var "EX2_rd_indzero", 0 0;
v000001b509455da0_0 .var "EX2_regwrite", 0 0;
v000001b509455e40_0 .var "EX2_rs1", 31 0;
v000001b5094549a0_0 .var "EX2_rs1_ind", 4 0;
v000001b509455080_0 .var "EX2_rs2_ind", 4 0;
v000001b509454b80_0 .var "EX2_rs2_out", 31 0;
v000001b509458fb0_0 .net "FLUSH", 0 0, v000001b509457250_0;  alias, 1 drivers
v000001b509458510_0 .net "clk", 0 0, L_000001b50949c3e0;  1 drivers
v000001b509458970_0 .net "rst", 0 0, v000001b509481650_0;  alias, 1 drivers
E_000001b5093cd1a0 .event posedge, v000001b5094446f0_0, v000001b509458510_0;
S_000001b5094510d0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000001b50945ea80 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b50945eab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b50945eaf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b50945eb28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b50945eb60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b50945eb98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b50945ebd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b50945ec08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b50945ec40 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b50945ec78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b50945ecb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b50945ece8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b50945ed20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b50945ed58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b50945ed90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b50945edc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b50945ee00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b50945ee38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b50945ee70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b50945eea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b50945eee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b50945ef18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b50945ef50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b50945ef88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b50945efc0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b509485f80 .functor OR 1, L_000001b509484b70, L_000001b509484df0, C4<0>, C4<0>;
L_000001b509487100 .functor AND 1, L_000001b509485f80, L_000001b509486300, C4<1>, C4<1>;
L_000001b5094866f0 .functor OR 1, L_000001b509484b70, L_000001b509484df0, C4<0>, C4<0>;
L_000001b509486c30 .functor AND 1, L_000001b5094866f0, L_000001b509486300, C4<1>, C4<1>;
L_000001b509486060 .functor OR 1, L_000001b509484b70, L_000001b509484df0, C4<0>, C4<0>;
L_000001b509485dc0 .functor AND 1, L_000001b509486060, v000001b509457890_0, C4<1>, C4<1>;
v000001b50945d010_0 .net "EX1_memread", 0 0, v000001b509453320_0;  alias, 1 drivers
v000001b50945d1f0_0 .net "EX1_opcode", 11 0, v000001b509453c80_0;  alias, 1 drivers
v000001b50945bd50_0 .net "EX1_rd_ind", 4 0, v000001b5094540e0_0;  alias, 1 drivers
v000001b50945ca70_0 .net "EX1_rd_indzero", 0 0, v000001b5094542c0_0;  alias, 1 drivers
v000001b50945dc90_0 .net "EX2_memread", 0 0, v000001b509455a80_0;  alias, 1 drivers
v000001b50945d470_0 .net "EX2_opcode", 11 0, v000001b509455b20_0;  alias, 1 drivers
v000001b50945d3d0_0 .net "EX2_rd_ind", 4 0, v000001b509455d00_0;  alias, 1 drivers
v000001b50945c750_0 .net "EX2_rd_indzero", 0 0, v000001b509454f40_0;  alias, 1 drivers
v000001b50945dfb0_0 .net "ID_EX1_flush", 0 0, v000001b509457110_0;  alias, 1 drivers
v000001b50945c7f0_0 .net "ID_EX2_flush", 0 0, v000001b509457250_0;  alias, 1 drivers
v000001b50945df10_0 .net "ID_is_beq", 0 0, L_000001b509484b70;  alias, 1 drivers
v000001b50945cc50_0 .net "ID_is_bne", 0 0, L_000001b509484df0;  alias, 1 drivers
v000001b50945bcb0_0 .net "ID_is_j", 0 0, L_000001b509485110;  alias, 1 drivers
v000001b50945cbb0_0 .net "ID_is_jal", 0 0, L_000001b5094851b0;  alias, 1 drivers
v000001b50945ccf0_0 .net "ID_is_jr", 0 0, L_000001b509482730;  alias, 1 drivers
v000001b50945c570_0 .net "ID_opcode", 11 0, v000001b509478f50_0;  alias, 1 drivers
v000001b50945c1b0_0 .net "ID_rs1_ind", 4 0, v000001b50947a030_0;  alias, 1 drivers
v000001b50945c890_0 .net "ID_rs2_ind", 4 0, v000001b509478370_0;  alias, 1 drivers
v000001b50945c9d0_0 .net "IF_ID_flush", 0 0, v000001b50945b670_0;  alias, 1 drivers
v000001b50945ce30_0 .net "IF_ID_write", 0 0, v000001b50945a450_0;  alias, 1 drivers
v000001b50945bdf0_0 .net "PC_src", 2 0, L_000001b509484670;  alias, 1 drivers
v000001b50945c4d0_0 .net "PFC_to_EX", 31 0, L_000001b509483630;  alias, 1 drivers
v000001b50945c390_0 .net "PFC_to_IF", 31 0, L_000001b509484990;  alias, 1 drivers
v000001b50945c930_0 .net "WB_rd_ind", 4 0, v000001b509474450_0;  alias, 1 drivers
v000001b50945ced0_0 .net "Wrong_prediction", 0 0, L_000001b50949cf40;  alias, 1 drivers
v000001b50945cf70_0 .net *"_ivl_11", 0 0, L_000001b509486c30;  1 drivers
v000001b50945e0f0_0 .net *"_ivl_13", 9 0, L_000001b509484850;  1 drivers
v000001b50945d0b0_0 .net *"_ivl_15", 9 0, L_000001b509483590;  1 drivers
v000001b50945d150_0 .net *"_ivl_16", 9 0, L_000001b509482e10;  1 drivers
v000001b50945d5b0_0 .net *"_ivl_19", 9 0, L_000001b509483450;  1 drivers
v000001b50945cb10_0 .net *"_ivl_20", 9 0, L_000001b5094829b0;  1 drivers
v000001b50945d650_0 .net *"_ivl_25", 0 0, L_000001b509486060;  1 drivers
v000001b50945d290_0 .net *"_ivl_27", 0 0, L_000001b509485dc0;  1 drivers
v000001b50945d6f0_0 .net *"_ivl_29", 9 0, L_000001b509482910;  1 drivers
v000001b50945c070_0 .net *"_ivl_3", 0 0, L_000001b509485f80;  1 drivers
L_000001b5094a01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000001b50945d790_0 .net/2u *"_ivl_30", 9 0, L_000001b5094a01f0;  1 drivers
v000001b50945d830_0 .net *"_ivl_32", 9 0, L_000001b509483810;  1 drivers
v000001b50945d8d0_0 .net *"_ivl_35", 9 0, L_000001b5094848f0;  1 drivers
v000001b50945da10_0 .net *"_ivl_37", 9 0, L_000001b509482ff0;  1 drivers
v000001b50945dab0_0 .net *"_ivl_38", 9 0, L_000001b509483770;  1 drivers
v000001b50945db50_0 .net *"_ivl_40", 9 0, L_000001b509483e50;  1 drivers
L_000001b5094a0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b50945c250_0 .net/2s *"_ivl_45", 21 0, L_000001b5094a0238;  1 drivers
L_000001b5094a0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b50945dbf0_0 .net/2s *"_ivl_50", 21 0, L_000001b5094a0280;  1 drivers
v000001b50945c610_0 .net *"_ivl_9", 0 0, L_000001b5094866f0;  1 drivers
v000001b50945dd30_0 .net "clk", 0 0, L_000001b5093c0f80;  alias, 1 drivers
v000001b50945e190_0 .net "forward_to_B", 31 0, L_000001b509482eb0;  alias, 1 drivers
v000001b50945bad0_0 .net "imm", 31 0, v000001b509459e10_0;  1 drivers
v000001b50945bc10_0 .net "inst", 31 0, v000001b50945e9b0_0;  alias, 1 drivers
v000001b50945be90_0 .net "is_branch_and_taken", 0 0, L_000001b509487100;  alias, 1 drivers
v000001b50945bf30_0 .net "is_oper2_immed", 0 0, L_000001b509487250;  alias, 1 drivers
v000001b50945c110_0 .net "mem_read", 0 0, L_000001b509485570;  alias, 1 drivers
v000001b50945c430_0 .net "mem_write", 0 0, L_000001b509485070;  alias, 1 drivers
v000001b50945e2d0_0 .net "pc", 31 0, v000001b50945e550_0;  alias, 1 drivers
v000001b50945e730_0 .net "pc_write", 0 0, v000001b509459870_0;  alias, 1 drivers
v000001b50945e5f0_0 .net "predicted", 0 0, L_000001b509486300;  1 drivers
v000001b50945e910_0 .net "predicted_to_EX", 0 0, v000001b509457890_0;  alias, 1 drivers
v000001b50945e410_0 .net "reg_write", 0 0, L_000001b509485610;  alias, 1 drivers
v000001b50945e690_0 .net "reg_write_from_wb", 0 0, v000001b509474590_0;  alias, 1 drivers
v000001b50945e370_0 .net "rs1", 31 0, v000001b50945de70_0;  alias, 1 drivers
v000001b50945e7d0_0 .net "rs2", 31 0, v000001b50945c6b0_0;  alias, 1 drivers
v000001b50945e870_0 .net "rst", 0 0, v000001b509481650_0;  alias, 1 drivers
v000001b50945e4b0_0 .net "wr_reg_data", 31 0, L_000001b509509c20;  alias, 1 drivers
L_000001b509482eb0 .functor MUXZ 32, v000001b50945c6b0_0, v000001b509459e10_0, L_000001b509487250, C4<>;
L_000001b509484850 .part v000001b50945e550_0, 0, 10;
L_000001b509483590 .part v000001b50945e9b0_0, 0, 10;
L_000001b509482e10 .arith/sum 10, L_000001b509484850, L_000001b509483590;
L_000001b509483450 .part v000001b50945e9b0_0, 0, 10;
L_000001b5094829b0 .functor MUXZ 10, L_000001b509483450, L_000001b509482e10, L_000001b509486c30, C4<>;
L_000001b509482910 .part v000001b50945e550_0, 0, 10;
L_000001b509483810 .arith/sum 10, L_000001b509482910, L_000001b5094a01f0;
L_000001b5094848f0 .part v000001b50945e550_0, 0, 10;
L_000001b509482ff0 .part v000001b50945e9b0_0, 0, 10;
L_000001b509483770 .arith/sum 10, L_000001b5094848f0, L_000001b509482ff0;
L_000001b509483e50 .functor MUXZ 10, L_000001b509483770, L_000001b509483810, L_000001b509485dc0, C4<>;
L_000001b509484990 .concat8 [ 10 22 0 0], L_000001b5094829b0, L_000001b5094a0238;
L_000001b509483630 .concat8 [ 10 22 0 0], L_000001b509483e50, L_000001b5094a0280;
S_000001b509451580 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000001b5094510d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000001b50945f000 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b50945f038 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b50945f070 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b50945f0a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b50945f0e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b50945f118 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b50945f150 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b50945f188 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b50945f1c0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b50945f1f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b50945f230 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b50945f268 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b50945f2a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b50945f2d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b50945f310 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b50945f348 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b50945f380 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b50945f3b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b50945f3f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b50945f428 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b50945f460 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b50945f498 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b50945f4d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b50945f508 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b50945f540 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b509486a70 .functor OR 1, L_000001b509486300, L_000001b509483bd0, C4<0>, C4<0>;
L_000001b509486610 .functor OR 1, L_000001b509486a70, L_000001b509483d10, C4<0>, C4<0>;
v000001b509458bf0_0 .net "EX1_opcode", 11 0, v000001b509453c80_0;  alias, 1 drivers
v000001b5094574d0_0 .net "EX2_opcode", 11 0, v000001b509455b20_0;  alias, 1 drivers
v000001b509458c90_0 .net "ID_opcode", 11 0, v000001b509478f50_0;  alias, 1 drivers
v000001b5094583d0_0 .net "PC_src", 2 0, L_000001b509484670;  alias, 1 drivers
v000001b509456df0_0 .net "Wrong_prediction", 0 0, L_000001b50949cf40;  alias, 1 drivers
L_000001b5094a03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b509458d30_0 .net/2u *"_ivl_0", 2 0, L_000001b5094a03e8;  1 drivers
v000001b509456f30_0 .net *"_ivl_10", 0 0, L_000001b509483b30;  1 drivers
L_000001b5094a0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001b509458010_0 .net/2u *"_ivl_12", 2 0, L_000001b5094a0508;  1 drivers
L_000001b5094a0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b509458dd0_0 .net/2u *"_ivl_14", 11 0, L_000001b5094a0550;  1 drivers
v000001b509457610_0 .net *"_ivl_16", 0 0, L_000001b509483bd0;  1 drivers
v000001b5094576b0_0 .net *"_ivl_19", 0 0, L_000001b509486a70;  1 drivers
L_000001b5094a0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000001b509456c10_0 .net/2u *"_ivl_2", 11 0, L_000001b5094a0430;  1 drivers
L_000001b5094a0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b509458e70_0 .net/2u *"_ivl_20", 11 0, L_000001b5094a0598;  1 drivers
v000001b509459190_0 .net *"_ivl_22", 0 0, L_000001b509483d10;  1 drivers
v000001b509459230_0 .net *"_ivl_25", 0 0, L_000001b509486610;  1 drivers
L_000001b5094a05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b509458470_0 .net/2u *"_ivl_26", 2 0, L_000001b5094a05e0;  1 drivers
L_000001b5094a0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b509458f10_0 .net/2u *"_ivl_28", 2 0, L_000001b5094a0628;  1 drivers
v000001b509456cb0_0 .net *"_ivl_30", 2 0, L_000001b509484530;  1 drivers
v000001b509457570_0 .net *"_ivl_32", 2 0, L_000001b509484e90;  1 drivers
v000001b509457a70_0 .net *"_ivl_34", 2 0, L_000001b509484030;  1 drivers
v000001b5094581f0_0 .net *"_ivl_4", 0 0, L_000001b509483130;  1 drivers
L_000001b5094a0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b509456d50_0 .net/2u *"_ivl_6", 2 0, L_000001b5094a0478;  1 drivers
L_000001b5094a04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b509456e90_0 .net/2u *"_ivl_8", 11 0, L_000001b5094a04c0;  1 drivers
v000001b509458790_0 .net "clk", 0 0, L_000001b5093c0f80;  alias, 1 drivers
v000001b509457750_0 .net "predicted", 0 0, L_000001b509486300;  alias, 1 drivers
v000001b509457c50_0 .net "predicted_to_EX", 0 0, v000001b509457890_0;  alias, 1 drivers
v000001b509456fd0_0 .net "rst", 0 0, v000001b509481650_0;  alias, 1 drivers
v000001b509457070_0 .net "state", 1 0, v000001b509459050_0;  1 drivers
L_000001b509483130 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0430;
L_000001b509483b30 .cmp/eq 12, v000001b509453c80_0, L_000001b5094a04c0;
L_000001b509483bd0 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0550;
L_000001b509483d10 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0598;
L_000001b509484530 .functor MUXZ 3, L_000001b5094a0628, L_000001b5094a05e0, L_000001b509486610, C4<>;
L_000001b509484e90 .functor MUXZ 3, L_000001b509484530, L_000001b5094a0508, L_000001b509483b30, C4<>;
L_000001b509484030 .functor MUXZ 3, L_000001b509484e90, L_000001b5094a0478, L_000001b509483130, C4<>;
L_000001b509484670 .functor MUXZ 3, L_000001b509484030, L_000001b5094a03e8, L_000001b50949cf40, C4<>;
S_000001b509451710 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000001b509451580;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000001b50945f580 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b50945f5b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b50945f5f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b50945f628 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b50945f660 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b50945f698 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b50945f6d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b50945f708 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b50945f740 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b50945f778 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b50945f7b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b50945f7e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b50945f820 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b50945f858 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b50945f890 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b50945f8c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b50945f900 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b50945f938 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b50945f970 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b50945f9a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b50945f9e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b50945fa18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b50945fa50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b50945fa88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b50945fac0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b5094860d0 .functor OR 1, L_000001b509484490, L_000001b509482af0, C4<0>, C4<0>;
L_000001b5094861b0 .functor OR 1, L_000001b509483a90, L_000001b5094845d0, C4<0>, C4<0>;
L_000001b5094865a0 .functor AND 1, L_000001b5094860d0, L_000001b5094861b0, C4<1>, C4<1>;
L_000001b509486b50 .functor NOT 1, L_000001b5094865a0, C4<0>, C4<0>, C4<0>;
L_000001b509485730 .functor OR 1, v000001b509481650_0, L_000001b509486b50, C4<0>, C4<0>;
L_000001b509486300 .functor NOT 1, L_000001b509485730, C4<0>, C4<0>, C4<0>;
v000001b509457d90_0 .net "EX_opcode", 11 0, v000001b509455b20_0;  alias, 1 drivers
v000001b509458650_0 .net "ID_opcode", 11 0, v000001b509478f50_0;  alias, 1 drivers
v000001b5094579d0_0 .net "Wrong_prediction", 0 0, L_000001b50949cf40;  alias, 1 drivers
L_000001b5094a02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b5094590f0_0 .net/2u *"_ivl_0", 11 0, L_000001b5094a02c8;  1 drivers
L_000001b5094a0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001b509456ad0_0 .net/2u *"_ivl_10", 1 0, L_000001b5094a0358;  1 drivers
v000001b509458150_0 .net *"_ivl_12", 0 0, L_000001b509483a90;  1 drivers
L_000001b5094a03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001b509457e30_0 .net/2u *"_ivl_14", 1 0, L_000001b5094a03a0;  1 drivers
v000001b5094577f0_0 .net *"_ivl_16", 0 0, L_000001b5094845d0;  1 drivers
v000001b509458ab0_0 .net *"_ivl_19", 0 0, L_000001b5094861b0;  1 drivers
v000001b509457b10_0 .net *"_ivl_2", 0 0, L_000001b509484490;  1 drivers
v000001b509456b70_0 .net *"_ivl_21", 0 0, L_000001b5094865a0;  1 drivers
v000001b509457ed0_0 .net *"_ivl_22", 0 0, L_000001b509486b50;  1 drivers
v000001b509457f70_0 .net *"_ivl_25", 0 0, L_000001b509485730;  1 drivers
L_000001b5094a0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b509458a10_0 .net/2u *"_ivl_4", 11 0, L_000001b5094a0310;  1 drivers
v000001b509458290_0 .net *"_ivl_6", 0 0, L_000001b509482af0;  1 drivers
v000001b509457bb0_0 .net *"_ivl_9", 0 0, L_000001b5094860d0;  1 drivers
v000001b509458b50_0 .net "clk", 0 0, L_000001b5093c0f80;  alias, 1 drivers
v000001b5094580b0_0 .net "predicted", 0 0, L_000001b509486300;  alias, 1 drivers
v000001b509457890_0 .var "predicted_to_EX", 0 0;
v000001b509458330_0 .net "rst", 0 0, v000001b509481650_0;  alias, 1 drivers
v000001b509459050_0 .var "state", 1 0;
E_000001b5093cd1e0 .event posedge, v000001b509458b50_0, v000001b5094446f0_0;
L_000001b509484490 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a02c8;
L_000001b509482af0 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0310;
L_000001b509483a90 .cmp/eq 2, v000001b509459050_0, L_000001b5094a0358;
L_000001b5094845d0 .cmp/eq 2, v000001b509459050_0, L_000001b5094a03a0;
S_000001b509450900 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000001b5094510d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000001b509469b20 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b509469b58 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b509469b90 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b509469bc8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b509469c00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b509469c38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b509469c70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b509469ca8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b509469ce0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b509469d18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b509469d50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b509469d88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b509469dc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b509469df8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b509469e30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b509469e68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b509469ea0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b509469ed8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b509469f10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b509469f48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b509469f80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b509469fb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b509469ff0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b50946a028 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b50946a060 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b5094571b0_0 .net "EX1_memread", 0 0, v000001b509453320_0;  alias, 1 drivers
v000001b509457cf0_0 .net "EX1_rd_ind", 4 0, v000001b5094540e0_0;  alias, 1 drivers
v000001b5094585b0_0 .net "EX1_rd_indzero", 0 0, v000001b5094542c0_0;  alias, 1 drivers
v000001b5094586f0_0 .net "EX2_memread", 0 0, v000001b509455a80_0;  alias, 1 drivers
v000001b509458830_0 .net "EX2_rd_ind", 4 0, v000001b509455d00_0;  alias, 1 drivers
v000001b5094588d0_0 .net "EX2_rd_indzero", 0 0, v000001b509454f40_0;  alias, 1 drivers
v000001b509457110_0 .var "ID_EX1_flush", 0 0;
v000001b509457250_0 .var "ID_EX2_flush", 0 0;
v000001b5094572f0_0 .net "ID_opcode", 11 0, v000001b509478f50_0;  alias, 1 drivers
v000001b509457390_0 .net "ID_rs1_ind", 4 0, v000001b50947a030_0;  alias, 1 drivers
v000001b509457430_0 .net "ID_rs2_ind", 4 0, v000001b509478370_0;  alias, 1 drivers
v000001b50945a450_0 .var "IF_ID_Write", 0 0;
v000001b50945b670_0 .var "IF_ID_flush", 0 0;
v000001b509459870_0 .var "PC_Write", 0 0;
v000001b50945a130_0 .net "Wrong_prediction", 0 0, L_000001b50949cf40;  alias, 1 drivers
E_000001b5093ccae0/0 .event anyedge, v000001b509446d60_0, v000001b509453320_0, v000001b5094542c0_0, v000001b509452100_0;
E_000001b5093ccae0/1 .event anyedge, v000001b5094540e0_0, v000001b509452b00_0, v000001b509364550_0, v000001b509454f40_0;
E_000001b5093ccae0/2 .event anyedge, v000001b509443110_0, v000001b509454400_0;
E_000001b5093ccae0 .event/or E_000001b5093ccae0/0, E_000001b5093ccae0/1, E_000001b5093ccae0/2;
S_000001b509450f40 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000001b5094510d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000001b50946a0a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b50946a0d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b50946a110 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b50946a148 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b50946a180 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b50946a1b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b50946a1f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b50946a228 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b50946a260 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b50946a298 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b50946a2d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b50946a308 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b50946a340 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b50946a378 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b50946a3b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b50946a3e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b50946a420 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b50946a458 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b50946a490 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b50946a4c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b50946a500 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b50946a538 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b50946a570 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b50946a5a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b50946a5e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000001b509486d80 .functor OR 1, L_000001b509483db0, L_000001b509482cd0, C4<0>, C4<0>;
L_000001b509487170 .functor OR 1, L_000001b509486d80, L_000001b509482c30, C4<0>, C4<0>;
L_000001b509485c00 .functor OR 1, L_000001b509487170, L_000001b509483ef0, C4<0>, C4<0>;
L_000001b509486ae0 .functor OR 1, L_000001b509485c00, L_000001b509484a30, C4<0>, C4<0>;
L_000001b509486680 .functor OR 1, L_000001b509486ae0, L_000001b509484710, C4<0>, C4<0>;
L_000001b509486760 .functor OR 1, L_000001b509486680, L_000001b509483f90, C4<0>, C4<0>;
L_000001b509485960 .functor OR 1, L_000001b509486760, L_000001b5094847b0, C4<0>, C4<0>;
L_000001b509487250 .functor OR 1, L_000001b509485960, L_000001b509484ad0, C4<0>, C4<0>;
L_000001b509485ab0 .functor OR 1, L_000001b509485390, L_000001b509485250, C4<0>, C4<0>;
L_000001b5094867d0 .functor OR 1, L_000001b509485ab0, L_000001b5094852f0, C4<0>, C4<0>;
L_000001b509486ca0 .functor OR 1, L_000001b5094867d0, L_000001b509485430, C4<0>, C4<0>;
L_000001b509486df0 .functor OR 1, L_000001b509486ca0, L_000001b5094854d0, C4<0>, C4<0>;
v000001b50945b2b0_0 .net "ID_opcode", 11 0, v000001b509478f50_0;  alias, 1 drivers
L_000001b5094a0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000001b50945b350_0 .net/2u *"_ivl_0", 11 0, L_000001b5094a0670;  1 drivers
L_000001b5094a0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000001b50945a270_0 .net/2u *"_ivl_10", 11 0, L_000001b5094a0700;  1 drivers
L_000001b5094a0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b50945b170_0 .net/2u *"_ivl_102", 11 0, L_000001b5094a0bc8;  1 drivers
L_000001b5094a0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b50945aa90_0 .net/2u *"_ivl_106", 11 0, L_000001b5094a0c10;  1 drivers
v000001b50945b210_0 .net *"_ivl_12", 0 0, L_000001b509482c30;  1 drivers
v000001b509459a50_0 .net *"_ivl_15", 0 0, L_000001b509487170;  1 drivers
L_000001b5094a0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000001b5094599b0_0 .net/2u *"_ivl_16", 11 0, L_000001b5094a0748;  1 drivers
v000001b50945ab30_0 .net *"_ivl_18", 0 0, L_000001b509483ef0;  1 drivers
v000001b50945a950_0 .net *"_ivl_2", 0 0, L_000001b509483db0;  1 drivers
v000001b50945a590_0 .net *"_ivl_21", 0 0, L_000001b509485c00;  1 drivers
L_000001b5094a0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000001b50945a9f0_0 .net/2u *"_ivl_22", 11 0, L_000001b5094a0790;  1 drivers
v000001b50945b0d0_0 .net *"_ivl_24", 0 0, L_000001b509484a30;  1 drivers
v000001b50945a630_0 .net *"_ivl_27", 0 0, L_000001b509486ae0;  1 drivers
L_000001b5094a07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b50945b3f0_0 .net/2u *"_ivl_28", 11 0, L_000001b5094a07d8;  1 drivers
v000001b50945b8f0_0 .net *"_ivl_30", 0 0, L_000001b509484710;  1 drivers
v000001b50945a1d0_0 .net *"_ivl_33", 0 0, L_000001b509486680;  1 drivers
L_000001b5094a0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001b50945a310_0 .net/2u *"_ivl_34", 11 0, L_000001b5094a0820;  1 drivers
v000001b50945abd0_0 .net *"_ivl_36", 0 0, L_000001b509483f90;  1 drivers
v000001b509459af0_0 .net *"_ivl_39", 0 0, L_000001b509486760;  1 drivers
L_000001b5094a06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000001b50945b490_0 .net/2u *"_ivl_4", 11 0, L_000001b5094a06b8;  1 drivers
L_000001b5094a0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000001b50945ae50_0 .net/2u *"_ivl_40", 11 0, L_000001b5094a0868;  1 drivers
v000001b50945b7b0_0 .net *"_ivl_42", 0 0, L_000001b5094847b0;  1 drivers
v000001b50945ad10_0 .net *"_ivl_45", 0 0, L_000001b509485960;  1 drivers
L_000001b5094a08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000001b50945b530_0 .net/2u *"_ivl_46", 11 0, L_000001b5094a08b0;  1 drivers
v000001b50945b5d0_0 .net *"_ivl_48", 0 0, L_000001b509484ad0;  1 drivers
L_000001b5094a08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b50945b710_0 .net/2u *"_ivl_52", 11 0, L_000001b5094a08f8;  1 drivers
L_000001b5094a0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b509459370_0 .net/2u *"_ivl_56", 11 0, L_000001b5094a0940;  1 drivers
v000001b50945b850_0 .net *"_ivl_6", 0 0, L_000001b509482cd0;  1 drivers
L_000001b5094a0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b50945ac70_0 .net/2u *"_ivl_60", 11 0, L_000001b5094a0988;  1 drivers
L_000001b5094a09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000001b50945b990_0 .net/2u *"_ivl_64", 11 0, L_000001b5094a09d0;  1 drivers
L_000001b5094a0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b50945a4f0_0 .net/2u *"_ivl_68", 11 0, L_000001b5094a0a18;  1 drivers
L_000001b5094a0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000001b50945adb0_0 .net/2u *"_ivl_72", 11 0, L_000001b5094a0a60;  1 drivers
v000001b50945ba30_0 .net *"_ivl_74", 0 0, L_000001b509485390;  1 drivers
L_000001b5094a0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000001b5094592d0_0 .net/2u *"_ivl_76", 11 0, L_000001b5094a0aa8;  1 drivers
v000001b509459d70_0 .net *"_ivl_78", 0 0, L_000001b509485250;  1 drivers
v000001b509459410_0 .net *"_ivl_81", 0 0, L_000001b509485ab0;  1 drivers
L_000001b5094a0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000001b50945aef0_0 .net/2u *"_ivl_82", 11 0, L_000001b5094a0af0;  1 drivers
v000001b5094594b0_0 .net *"_ivl_84", 0 0, L_000001b5094852f0;  1 drivers
v000001b50945a3b0_0 .net *"_ivl_87", 0 0, L_000001b5094867d0;  1 drivers
L_000001b5094a0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000001b509459b90_0 .net/2u *"_ivl_88", 11 0, L_000001b5094a0b38;  1 drivers
v000001b50945af90_0 .net *"_ivl_9", 0 0, L_000001b509486d80;  1 drivers
v000001b50945a8b0_0 .net *"_ivl_90", 0 0, L_000001b509485430;  1 drivers
v000001b50945a6d0_0 .net *"_ivl_93", 0 0, L_000001b509486ca0;  1 drivers
L_000001b5094a0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000001b509459550_0 .net/2u *"_ivl_94", 11 0, L_000001b5094a0b80;  1 drivers
v000001b509459690_0 .net *"_ivl_96", 0 0, L_000001b5094854d0;  1 drivers
v000001b5094595f0_0 .net *"_ivl_99", 0 0, L_000001b509486df0;  1 drivers
v000001b50945b030_0 .net "is_beq", 0 0, L_000001b509484b70;  alias, 1 drivers
v000001b509459730_0 .net "is_bne", 0 0, L_000001b509484df0;  alias, 1 drivers
v000001b5094597d0_0 .net "is_j", 0 0, L_000001b509485110;  alias, 1 drivers
v000001b509459ff0_0 .net "is_jal", 0 0, L_000001b5094851b0;  alias, 1 drivers
v000001b509459910_0 .net "is_jr", 0 0, L_000001b509482730;  alias, 1 drivers
v000001b509459c30_0 .net "is_oper2_immed", 0 0, L_000001b509487250;  alias, 1 drivers
v000001b509459f50_0 .net "memread", 0 0, L_000001b509485570;  alias, 1 drivers
v000001b50945a770_0 .net "memwrite", 0 0, L_000001b509485070;  alias, 1 drivers
v000001b509459cd0_0 .net "regwrite", 0 0, L_000001b509485610;  alias, 1 drivers
L_000001b509483db0 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0670;
L_000001b509482cd0 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a06b8;
L_000001b509482c30 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0700;
L_000001b509483ef0 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0748;
L_000001b509484a30 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0790;
L_000001b509484710 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a07d8;
L_000001b509483f90 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0820;
L_000001b5094847b0 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0868;
L_000001b509484ad0 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a08b0;
L_000001b509484b70 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a08f8;
L_000001b509484df0 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0940;
L_000001b509482730 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0988;
L_000001b5094851b0 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a09d0;
L_000001b509485110 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0a18;
L_000001b509485390 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0a60;
L_000001b509485250 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0aa8;
L_000001b5094852f0 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0af0;
L_000001b509485430 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0b38;
L_000001b5094854d0 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0b80;
L_000001b509485610 .reduce/nor L_000001b509486df0;
L_000001b509485570 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0bc8;
L_000001b509485070 .cmp/eq 12, v000001b509478f50_0, L_000001b5094a0c10;
S_000001b509450770 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000001b5094510d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001b50946a620 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b50946a658 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b50946a690 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b50946a6c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b50946a700 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b50946a738 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b50946a770 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b50946a7a8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b50946a7e0 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b50946a818 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b50946a850 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b50946a888 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b50946a8c0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b50946a8f8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b50946a930 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b50946a968 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b50946a9a0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b50946a9d8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b50946aa10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b50946aa48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b50946aa80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b50946aab8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b50946aaf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b50946ab28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b50946ab60 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b509459e10_0 .var "Immed", 31 0;
v000001b509459eb0_0 .net "Inst", 31 0, v000001b50945e9b0_0;  alias, 1 drivers
v000001b50945a090_0 .net "opcode", 11 0, v000001b509478f50_0;  alias, 1 drivers
E_000001b5093cd7e0 .event anyedge, v000001b509454400_0, v000001b509459eb0_0;
S_000001b509450130 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000001b5094510d0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000001b50945de70_0 .var "Read_data1", 31 0;
v000001b50945c6b0_0 .var "Read_data2", 31 0;
v000001b50945c2f0_0 .net "Read_reg1", 4 0, v000001b50947a030_0;  alias, 1 drivers
v000001b50945bb70_0 .net "Read_reg2", 4 0, v000001b509478370_0;  alias, 1 drivers
v000001b50945ddd0_0 .net "Write_data", 31 0, L_000001b509509c20;  alias, 1 drivers
v000001b50945d970_0 .net "Write_en", 0 0, v000001b509474590_0;  alias, 1 drivers
v000001b50945e230_0 .net "Write_reg", 4 0, v000001b509474450_0;  alias, 1 drivers
v000001b50945cd90_0 .net "clk", 0 0, L_000001b5093c0f80;  alias, 1 drivers
v000001b50945bfd0_0 .var/i "i", 31 0;
v000001b50945d330 .array "reg_file", 0 31, 31 0;
v000001b50945e050_0 .net "rst", 0 0, v000001b509481650_0;  alias, 1 drivers
E_000001b5093ccc20 .event posedge, v000001b509458b50_0;
S_000001b5094518a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000001b509450130;
 .timescale 0 0;
v000001b50945d510_0 .var/i "i", 31 0;
S_000001b509451a30 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001b50946aba0 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b50946abd8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b50946ac10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b50946ac48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b50946ac80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b50946acb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b50946acf0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b50946ad28 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b50946ad60 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b50946ad98 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b50946add0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b50946ae08 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b50946ae40 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b50946ae78 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b50946aeb0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b50946aee8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b50946af20 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b50946af58 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b50946af90 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b50946afc8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b50946b000 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b50946b038 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b50946b070 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b50946b0a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b50946b0e0 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b50945e9b0_0 .var "ID_INST", 31 0;
v000001b50945e550_0 .var "ID_PC", 31 0;
v000001b509478f50_0 .var "ID_opcode", 11 0;
v000001b509478730_0 .var "ID_rd_ind", 4 0;
v000001b50947a030_0 .var "ID_rs1_ind", 4 0;
v000001b509478370_0 .var "ID_rs2_ind", 4 0;
v000001b509478690_0 .net "IF_FLUSH", 0 0, v000001b50945b670_0;  alias, 1 drivers
v000001b509479db0_0 .net "IF_INST", 31 0, L_000001b509486d10;  alias, 1 drivers
v000001b5094787d0_0 .net "IF_PC", 31 0, v000001b5094791d0_0;  alias, 1 drivers
v000001b5094782d0_0 .net "clk", 0 0, L_000001b509486140;  1 drivers
v000001b509478870_0 .net "if_id_Write", 0 0, v000001b50945a450_0;  alias, 1 drivers
v000001b509479130_0 .net "rst", 0 0, v000001b509481650_0;  alias, 1 drivers
E_000001b5093cd820 .event posedge, v000001b5094446f0_0, v000001b5094782d0_0;
S_000001b5094513f0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000001b509473230_0 .net "EX1_PFC", 31 0, L_000001b50947eb30;  alias, 1 drivers
v000001b5094752b0_0 .net "EX2_PFC", 31 0, v000001b509455580_0;  alias, 1 drivers
v000001b509473f50_0 .net "ID_PFC", 31 0, L_000001b509484990;  alias, 1 drivers
v000001b5094743b0_0 .net "PC_src", 2 0, L_000001b509484670;  alias, 1 drivers
v000001b509475350_0 .net "PC_write", 0 0, v000001b509459870_0;  alias, 1 drivers
L_000001b5094a0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b5094732d0_0 .net/2u *"_ivl_0", 31 0, L_000001b5094a0088;  1 drivers
v000001b509474a90_0 .net "clk", 0 0, L_000001b5093c0f80;  alias, 1 drivers
v000001b509475670_0 .net "inst", 31 0, L_000001b509486d10;  alias, 1 drivers
v000001b509473c30_0 .net "inst_mem_in", 31 0, v000001b5094791d0_0;  alias, 1 drivers
v000001b5094748b0_0 .net "pc_reg_in", 31 0, L_000001b509486530;  1 drivers
v000001b509475490_0 .net "rst", 0 0, v000001b509481650_0;  alias, 1 drivers
L_000001b509484350 .arith/sum 32, v000001b5094791d0_0, L_000001b5094a0088;
S_000001b509450c20 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000001b5094513f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000001b509486d10 .functor BUFZ 32, L_000001b5094834f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b509478e10_0 .net "Data_Out", 31 0, L_000001b509486d10;  alias, 1 drivers
v000001b509479310 .array "InstMem", 0 1023, 31 0;
v000001b509478910_0 .net *"_ivl_0", 31 0, L_000001b5094834f0;  1 drivers
v000001b5094784b0_0 .net *"_ivl_3", 9 0, L_000001b509484c10;  1 drivers
v000001b5094789b0_0 .net *"_ivl_4", 11 0, L_000001b509484210;  1 drivers
L_000001b5094a01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b509478550_0 .net *"_ivl_7", 1 0, L_000001b5094a01a8;  1 drivers
v000001b5094793b0_0 .net "addr", 31 0, v000001b5094791d0_0;  alias, 1 drivers
v000001b5094796d0_0 .net "clk", 0 0, L_000001b5093c0f80;  alias, 1 drivers
v000001b509478b90_0 .var/i "i", 31 0;
L_000001b5094834f0 .array/port v000001b509479310, L_000001b509484210;
L_000001b509484c10 .part v000001b5094791d0_0, 0, 10;
L_000001b509484210 .concat [ 10 2 0 0], L_000001b509484c10, L_000001b5094a01a8;
S_000001b509451260 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000001b5094513f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b5093cd220 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000001b509479810_0 .net "DataIn", 31 0, L_000001b509486530;  alias, 1 drivers
v000001b5094791d0_0 .var "DataOut", 31 0;
v000001b50947a670_0 .net "PC_Write", 0 0, v000001b509459870_0;  alias, 1 drivers
v000001b50947a490_0 .net "clk", 0 0, L_000001b5093c0f80;  alias, 1 drivers
v000001b509478a50_0 .net "rst", 0 0, v000001b509481650_0;  alias, 1 drivers
S_000001b509451bc0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000001b5094513f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001b5093cd8a0 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000001b5093c2720 .functor NOT 1, L_000001b5094839f0, C4<0>, C4<0>, C4<0>;
L_000001b5093c24f0 .functor NOT 1, L_000001b509484cb0, C4<0>, C4<0>, C4<0>;
L_000001b5093c2790 .functor AND 1, L_000001b5093c2720, L_000001b5093c24f0, C4<1>, C4<1>;
L_000001b50935cbc0 .functor NOT 1, L_000001b509482b90, C4<0>, C4<0>, C4<0>;
L_000001b50935c610 .functor AND 1, L_000001b5093c2790, L_000001b50935cbc0, C4<1>, C4<1>;
L_000001b50935ca00 .functor AND 32, L_000001b5094838b0, L_000001b509484350, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b50935cae0 .functor NOT 1, L_000001b509484d50, C4<0>, C4<0>, C4<0>;
L_000001b509485ea0 .functor NOT 1, L_000001b5094827d0, C4<0>, C4<0>, C4<0>;
L_000001b509486f40 .functor AND 1, L_000001b50935cae0, L_000001b509485ea0, C4<1>, C4<1>;
L_000001b509485ce0 .functor AND 1, L_000001b509486f40, L_000001b509484170, C4<1>, C4<1>;
L_000001b509486220 .functor AND 32, L_000001b5094831d0, L_000001b509484990, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b5094858f0 .functor OR 32, L_000001b50935ca00, L_000001b509486220, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b509485ff0 .functor NOT 1, L_000001b509482d70, C4<0>, C4<0>, C4<0>;
L_000001b509486290 .functor AND 1, L_000001b509485ff0, L_000001b509483270, C4<1>, C4<1>;
L_000001b509485d50 .functor NOT 1, L_000001b509482f50, C4<0>, C4<0>, C4<0>;
L_000001b509485880 .functor AND 1, L_000001b509486290, L_000001b509485d50, C4<1>, C4<1>;
L_000001b509485c70 .functor AND 32, L_000001b5094833b0, v000001b5094791d0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b509485a40 .functor OR 32, L_000001b5094858f0, L_000001b509485c70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b509486bc0 .functor NOT 1, L_000001b509483c70, C4<0>, C4<0>, C4<0>;
L_000001b509485f10 .functor AND 1, L_000001b509486bc0, L_000001b509483090, C4<1>, C4<1>;
L_000001b5094863e0 .functor AND 1, L_000001b509485f10, L_000001b5094843f0, C4<1>, C4<1>;
L_000001b5094859d0 .functor AND 32, L_000001b509482a50, L_000001b50947eb30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b509485e30 .functor OR 32, L_000001b509485a40, L_000001b5094859d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b509486370 .functor NOT 1, L_000001b5094842b0, C4<0>, C4<0>, C4<0>;
L_000001b509486450 .functor AND 1, L_000001b509482870, L_000001b509486370, C4<1>, C4<1>;
L_000001b5094864c0 .functor NOT 1, L_000001b509483950, C4<0>, C4<0>, C4<0>;
L_000001b509485b20 .functor AND 1, L_000001b509486450, L_000001b5094864c0, C4<1>, C4<1>;
L_000001b509485b90 .functor AND 32, L_000001b5094840d0, v000001b509455580_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b509486530 .functor OR 32, L_000001b509485e30, L_000001b509485b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b509479e50_0 .net *"_ivl_1", 0 0, L_000001b5094839f0;  1 drivers
v000001b509479270_0 .net *"_ivl_11", 0 0, L_000001b509482b90;  1 drivers
v000001b509478ff0_0 .net *"_ivl_12", 0 0, L_000001b50935cbc0;  1 drivers
v000001b50947a7b0_0 .net *"_ivl_14", 0 0, L_000001b50935c610;  1 drivers
v000001b509478af0_0 .net *"_ivl_16", 31 0, L_000001b5094838b0;  1 drivers
v000001b509479450_0 .net *"_ivl_18", 31 0, L_000001b50935ca00;  1 drivers
v000001b5094794f0_0 .net *"_ivl_2", 0 0, L_000001b5093c2720;  1 drivers
v000001b5094799f0_0 .net *"_ivl_21", 0 0, L_000001b509484d50;  1 drivers
v000001b50947a350_0 .net *"_ivl_22", 0 0, L_000001b50935cae0;  1 drivers
v000001b509478c30_0 .net *"_ivl_25", 0 0, L_000001b5094827d0;  1 drivers
v000001b509479590_0 .net *"_ivl_26", 0 0, L_000001b509485ea0;  1 drivers
v000001b509479770_0 .net *"_ivl_28", 0 0, L_000001b509486f40;  1 drivers
v000001b5094785f0_0 .net *"_ivl_31", 0 0, L_000001b509484170;  1 drivers
v000001b509479090_0 .net *"_ivl_32", 0 0, L_000001b509485ce0;  1 drivers
v000001b50947a3f0_0 .net *"_ivl_34", 31 0, L_000001b5094831d0;  1 drivers
v000001b509478cd0_0 .net *"_ivl_36", 31 0, L_000001b509486220;  1 drivers
v000001b509478eb0_0 .net *"_ivl_38", 31 0, L_000001b5094858f0;  1 drivers
v000001b509479630_0 .net *"_ivl_41", 0 0, L_000001b509482d70;  1 drivers
v000001b50947a2b0_0 .net *"_ivl_42", 0 0, L_000001b509485ff0;  1 drivers
v000001b509478410_0 .net *"_ivl_45", 0 0, L_000001b509483270;  1 drivers
v000001b5094798b0_0 .net *"_ivl_46", 0 0, L_000001b509486290;  1 drivers
v000001b509479950_0 .net *"_ivl_49", 0 0, L_000001b509482f50;  1 drivers
v000001b509479a90_0 .net *"_ivl_5", 0 0, L_000001b509484cb0;  1 drivers
v000001b509479b30_0 .net *"_ivl_50", 0 0, L_000001b509485d50;  1 drivers
v000001b509479bd0_0 .net *"_ivl_52", 0 0, L_000001b509485880;  1 drivers
v000001b509479c70_0 .net *"_ivl_54", 31 0, L_000001b5094833b0;  1 drivers
v000001b509478230_0 .net *"_ivl_56", 31 0, L_000001b509485c70;  1 drivers
v000001b509479d10_0 .net *"_ivl_58", 31 0, L_000001b509485a40;  1 drivers
v000001b509479ef0_0 .net *"_ivl_6", 0 0, L_000001b5093c24f0;  1 drivers
v000001b509479f90_0 .net *"_ivl_61", 0 0, L_000001b509483c70;  1 drivers
v000001b50947a530_0 .net *"_ivl_62", 0 0, L_000001b509486bc0;  1 drivers
v000001b50947a0d0_0 .net *"_ivl_65", 0 0, L_000001b509483090;  1 drivers
v000001b50947a170_0 .net *"_ivl_66", 0 0, L_000001b509485f10;  1 drivers
v000001b50947a210_0 .net *"_ivl_69", 0 0, L_000001b5094843f0;  1 drivers
v000001b50947a5d0_0 .net *"_ivl_70", 0 0, L_000001b5094863e0;  1 drivers
v000001b50947a710_0 .net *"_ivl_72", 31 0, L_000001b509482a50;  1 drivers
v000001b50947a850_0 .net *"_ivl_74", 31 0, L_000001b5094859d0;  1 drivers
v000001b50947a8f0_0 .net *"_ivl_76", 31 0, L_000001b509485e30;  1 drivers
v000001b509478190_0 .net *"_ivl_79", 0 0, L_000001b509482870;  1 drivers
v000001b50947ac10_0 .net *"_ivl_8", 0 0, L_000001b5093c2790;  1 drivers
v000001b50947ab70_0 .net *"_ivl_81", 0 0, L_000001b5094842b0;  1 drivers
v000001b50947af30_0 .net *"_ivl_82", 0 0, L_000001b509486370;  1 drivers
v000001b50947adf0_0 .net *"_ivl_84", 0 0, L_000001b509486450;  1 drivers
v000001b50947acb0_0 .net *"_ivl_87", 0 0, L_000001b509483950;  1 drivers
v000001b50947aad0_0 .net *"_ivl_88", 0 0, L_000001b5094864c0;  1 drivers
v000001b50947ad50_0 .net *"_ivl_90", 0 0, L_000001b509485b20;  1 drivers
v000001b50947ae90_0 .net *"_ivl_92", 31 0, L_000001b5094840d0;  1 drivers
v000001b50947afd0_0 .net *"_ivl_94", 31 0, L_000001b509485b90;  1 drivers
v000001b50947b070_0 .net "ina", 31 0, L_000001b509484350;  1 drivers
v000001b50947a990_0 .net "inb", 31 0, L_000001b509484990;  alias, 1 drivers
v000001b50947aa30_0 .net "inc", 31 0, v000001b5094791d0_0;  alias, 1 drivers
v000001b5094741d0_0 .net "ind", 31 0, L_000001b50947eb30;  alias, 1 drivers
v000001b509473b90_0 .net "ine", 31 0, v000001b509455580_0;  alias, 1 drivers
L_000001b5094a00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b509475210_0 .net "inf", 31 0, L_000001b5094a00d0;  1 drivers
L_000001b5094a0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b509473ff0_0 .net "ing", 31 0, L_000001b5094a0118;  1 drivers
L_000001b5094a0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b509473870_0 .net "inh", 31 0, L_000001b5094a0160;  1 drivers
v000001b509473550_0 .net "out", 31 0, L_000001b509486530;  alias, 1 drivers
v000001b509473d70_0 .net "sel", 2 0, L_000001b509484670;  alias, 1 drivers
L_000001b5094839f0 .part L_000001b509484670, 2, 1;
L_000001b509484cb0 .part L_000001b509484670, 1, 1;
L_000001b509482b90 .part L_000001b509484670, 0, 1;
LS_000001b5094838b0_0_0 .concat [ 1 1 1 1], L_000001b50935c610, L_000001b50935c610, L_000001b50935c610, L_000001b50935c610;
LS_000001b5094838b0_0_4 .concat [ 1 1 1 1], L_000001b50935c610, L_000001b50935c610, L_000001b50935c610, L_000001b50935c610;
LS_000001b5094838b0_0_8 .concat [ 1 1 1 1], L_000001b50935c610, L_000001b50935c610, L_000001b50935c610, L_000001b50935c610;
LS_000001b5094838b0_0_12 .concat [ 1 1 1 1], L_000001b50935c610, L_000001b50935c610, L_000001b50935c610, L_000001b50935c610;
LS_000001b5094838b0_0_16 .concat [ 1 1 1 1], L_000001b50935c610, L_000001b50935c610, L_000001b50935c610, L_000001b50935c610;
LS_000001b5094838b0_0_20 .concat [ 1 1 1 1], L_000001b50935c610, L_000001b50935c610, L_000001b50935c610, L_000001b50935c610;
LS_000001b5094838b0_0_24 .concat [ 1 1 1 1], L_000001b50935c610, L_000001b50935c610, L_000001b50935c610, L_000001b50935c610;
LS_000001b5094838b0_0_28 .concat [ 1 1 1 1], L_000001b50935c610, L_000001b50935c610, L_000001b50935c610, L_000001b50935c610;
LS_000001b5094838b0_1_0 .concat [ 4 4 4 4], LS_000001b5094838b0_0_0, LS_000001b5094838b0_0_4, LS_000001b5094838b0_0_8, LS_000001b5094838b0_0_12;
LS_000001b5094838b0_1_4 .concat [ 4 4 4 4], LS_000001b5094838b0_0_16, LS_000001b5094838b0_0_20, LS_000001b5094838b0_0_24, LS_000001b5094838b0_0_28;
L_000001b5094838b0 .concat [ 16 16 0 0], LS_000001b5094838b0_1_0, LS_000001b5094838b0_1_4;
L_000001b509484d50 .part L_000001b509484670, 2, 1;
L_000001b5094827d0 .part L_000001b509484670, 1, 1;
L_000001b509484170 .part L_000001b509484670, 0, 1;
LS_000001b5094831d0_0_0 .concat [ 1 1 1 1], L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0;
LS_000001b5094831d0_0_4 .concat [ 1 1 1 1], L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0;
LS_000001b5094831d0_0_8 .concat [ 1 1 1 1], L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0;
LS_000001b5094831d0_0_12 .concat [ 1 1 1 1], L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0;
LS_000001b5094831d0_0_16 .concat [ 1 1 1 1], L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0;
LS_000001b5094831d0_0_20 .concat [ 1 1 1 1], L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0;
LS_000001b5094831d0_0_24 .concat [ 1 1 1 1], L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0;
LS_000001b5094831d0_0_28 .concat [ 1 1 1 1], L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0, L_000001b509485ce0;
LS_000001b5094831d0_1_0 .concat [ 4 4 4 4], LS_000001b5094831d0_0_0, LS_000001b5094831d0_0_4, LS_000001b5094831d0_0_8, LS_000001b5094831d0_0_12;
LS_000001b5094831d0_1_4 .concat [ 4 4 4 4], LS_000001b5094831d0_0_16, LS_000001b5094831d0_0_20, LS_000001b5094831d0_0_24, LS_000001b5094831d0_0_28;
L_000001b5094831d0 .concat [ 16 16 0 0], LS_000001b5094831d0_1_0, LS_000001b5094831d0_1_4;
L_000001b509482d70 .part L_000001b509484670, 2, 1;
L_000001b509483270 .part L_000001b509484670, 1, 1;
L_000001b509482f50 .part L_000001b509484670, 0, 1;
LS_000001b5094833b0_0_0 .concat [ 1 1 1 1], L_000001b509485880, L_000001b509485880, L_000001b509485880, L_000001b509485880;
LS_000001b5094833b0_0_4 .concat [ 1 1 1 1], L_000001b509485880, L_000001b509485880, L_000001b509485880, L_000001b509485880;
LS_000001b5094833b0_0_8 .concat [ 1 1 1 1], L_000001b509485880, L_000001b509485880, L_000001b509485880, L_000001b509485880;
LS_000001b5094833b0_0_12 .concat [ 1 1 1 1], L_000001b509485880, L_000001b509485880, L_000001b509485880, L_000001b509485880;
LS_000001b5094833b0_0_16 .concat [ 1 1 1 1], L_000001b509485880, L_000001b509485880, L_000001b509485880, L_000001b509485880;
LS_000001b5094833b0_0_20 .concat [ 1 1 1 1], L_000001b509485880, L_000001b509485880, L_000001b509485880, L_000001b509485880;
LS_000001b5094833b0_0_24 .concat [ 1 1 1 1], L_000001b509485880, L_000001b509485880, L_000001b509485880, L_000001b509485880;
LS_000001b5094833b0_0_28 .concat [ 1 1 1 1], L_000001b509485880, L_000001b509485880, L_000001b509485880, L_000001b509485880;
LS_000001b5094833b0_1_0 .concat [ 4 4 4 4], LS_000001b5094833b0_0_0, LS_000001b5094833b0_0_4, LS_000001b5094833b0_0_8, LS_000001b5094833b0_0_12;
LS_000001b5094833b0_1_4 .concat [ 4 4 4 4], LS_000001b5094833b0_0_16, LS_000001b5094833b0_0_20, LS_000001b5094833b0_0_24, LS_000001b5094833b0_0_28;
L_000001b5094833b0 .concat [ 16 16 0 0], LS_000001b5094833b0_1_0, LS_000001b5094833b0_1_4;
L_000001b509483c70 .part L_000001b509484670, 2, 1;
L_000001b509483090 .part L_000001b509484670, 1, 1;
L_000001b5094843f0 .part L_000001b509484670, 0, 1;
LS_000001b509482a50_0_0 .concat [ 1 1 1 1], L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0;
LS_000001b509482a50_0_4 .concat [ 1 1 1 1], L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0;
LS_000001b509482a50_0_8 .concat [ 1 1 1 1], L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0;
LS_000001b509482a50_0_12 .concat [ 1 1 1 1], L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0;
LS_000001b509482a50_0_16 .concat [ 1 1 1 1], L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0;
LS_000001b509482a50_0_20 .concat [ 1 1 1 1], L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0;
LS_000001b509482a50_0_24 .concat [ 1 1 1 1], L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0;
LS_000001b509482a50_0_28 .concat [ 1 1 1 1], L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0, L_000001b5094863e0;
LS_000001b509482a50_1_0 .concat [ 4 4 4 4], LS_000001b509482a50_0_0, LS_000001b509482a50_0_4, LS_000001b509482a50_0_8, LS_000001b509482a50_0_12;
LS_000001b509482a50_1_4 .concat [ 4 4 4 4], LS_000001b509482a50_0_16, LS_000001b509482a50_0_20, LS_000001b509482a50_0_24, LS_000001b509482a50_0_28;
L_000001b509482a50 .concat [ 16 16 0 0], LS_000001b509482a50_1_0, LS_000001b509482a50_1_4;
L_000001b509482870 .part L_000001b509484670, 2, 1;
L_000001b5094842b0 .part L_000001b509484670, 1, 1;
L_000001b509483950 .part L_000001b509484670, 0, 1;
LS_000001b5094840d0_0_0 .concat [ 1 1 1 1], L_000001b509485b20, L_000001b509485b20, L_000001b509485b20, L_000001b509485b20;
LS_000001b5094840d0_0_4 .concat [ 1 1 1 1], L_000001b509485b20, L_000001b509485b20, L_000001b509485b20, L_000001b509485b20;
LS_000001b5094840d0_0_8 .concat [ 1 1 1 1], L_000001b509485b20, L_000001b509485b20, L_000001b509485b20, L_000001b509485b20;
LS_000001b5094840d0_0_12 .concat [ 1 1 1 1], L_000001b509485b20, L_000001b509485b20, L_000001b509485b20, L_000001b509485b20;
LS_000001b5094840d0_0_16 .concat [ 1 1 1 1], L_000001b509485b20, L_000001b509485b20, L_000001b509485b20, L_000001b509485b20;
LS_000001b5094840d0_0_20 .concat [ 1 1 1 1], L_000001b509485b20, L_000001b509485b20, L_000001b509485b20, L_000001b509485b20;
LS_000001b5094840d0_0_24 .concat [ 1 1 1 1], L_000001b509485b20, L_000001b509485b20, L_000001b509485b20, L_000001b509485b20;
LS_000001b5094840d0_0_28 .concat [ 1 1 1 1], L_000001b509485b20, L_000001b509485b20, L_000001b509485b20, L_000001b509485b20;
LS_000001b5094840d0_1_0 .concat [ 4 4 4 4], LS_000001b5094840d0_0_0, LS_000001b5094840d0_0_4, LS_000001b5094840d0_0_8, LS_000001b5094840d0_0_12;
LS_000001b5094840d0_1_4 .concat [ 4 4 4 4], LS_000001b5094840d0_0_16, LS_000001b5094840d0_0_20, LS_000001b5094840d0_0_24, LS_000001b5094840d0_0_28;
L_000001b5094840d0 .concat [ 16 16 0 0], LS_000001b5094840d0_1_0, LS_000001b5094840d0_1_4;
S_000001b509451d50 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000001b509473eb0_0 .net "Write_Data", 31 0, v000001b509444970_0;  alias, 1 drivers
v000001b5094755d0_0 .net "addr", 31 0, v000001b509444a10_0;  alias, 1 drivers
v000001b5094737d0_0 .net "clk", 0 0, L_000001b5093c0f80;  alias, 1 drivers
v000001b509474090_0 .net "mem_out", 31 0, v000001b5094753f0_0;  alias, 1 drivers
v000001b509475710_0 .net "mem_read", 0 0, v000001b509444650_0;  alias, 1 drivers
v000001b5094757b0_0 .net "mem_write", 0 0, v000001b509442710_0;  alias, 1 drivers
S_000001b509450db0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000001b509451d50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000001b509475530 .array "DataMem", 1023 0, 31 0;
v000001b509473cd0_0 .net "Data_In", 31 0, v000001b509444970_0;  alias, 1 drivers
v000001b5094753f0_0 .var "Data_Out", 31 0;
v000001b509474db0_0 .net "Write_en", 0 0, v000001b509442710_0;  alias, 1 drivers
v000001b509474bd0_0 .net "addr", 31 0, v000001b509444a10_0;  alias, 1 drivers
v000001b5094739b0_0 .net "clk", 0 0, L_000001b5093c0f80;  alias, 1 drivers
v000001b509473e10_0 .var/i "i", 31 0;
S_000001b50944ffa0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000001b50947d150 .param/l "add" 0 9 6, C4<000000100000>;
P_000001b50947d188 .param/l "addi" 0 9 11, C4<001000000000>;
P_000001b50947d1c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000001b50947d1f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000001b50947d230 .param/l "andi" 0 9 11, C4<001100000000>;
P_000001b50947d268 .param/l "beq" 0 9 16, C4<000100000000>;
P_000001b50947d2a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000001b50947d2d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000001b50947d310 .param/l "j" 0 9 19, C4<000010000000>;
P_000001b50947d348 .param/l "jal" 0 9 19, C4<000011000000>;
P_000001b50947d380 .param/l "jr" 0 9 8, C4<000000001000>;
P_000001b50947d3b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000001b50947d3f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000001b50947d428 .param/l "or_" 0 9 6, C4<000000100101>;
P_000001b50947d460 .param/l "ori" 0 9 12, C4<001101000000>;
P_000001b50947d498 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000001b50947d4d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000001b50947d508 .param/l "slt" 0 9 8, C4<000000101010>;
P_000001b50947d540 .param/l "slti" 0 9 14, C4<001010000000>;
P_000001b50947d578 .param/l "srl" 0 9 7, C4<000000000010>;
P_000001b50947d5b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000001b50947d5e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000001b50947d620 .param/l "sw" 0 9 13, C4<101011000000>;
P_000001b50947d658 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000001b50947d690 .param/l "xori" 0 9 12, C4<001110000000>;
v000001b509474810_0 .net "MEM_ALU_OUT", 31 0, v000001b509444a10_0;  alias, 1 drivers
v000001b509474130_0 .net "MEM_Data_mem_out", 31 0, v000001b5094753f0_0;  alias, 1 drivers
v000001b5094744f0_0 .net "MEM_memread", 0 0, v000001b509444650_0;  alias, 1 drivers
v000001b509474270_0 .net "MEM_opcode", 11 0, v000001b5094448d0_0;  alias, 1 drivers
v000001b509474e50_0 .net "MEM_rd_ind", 4 0, v000001b509443070_0;  alias, 1 drivers
v000001b509474310_0 .net "MEM_rd_indzero", 0 0, v000001b509443570_0;  alias, 1 drivers
v000001b509475850_0 .net "MEM_regwrite", 0 0, v000001b509443e30_0;  alias, 1 drivers
v000001b509473730_0 .var "WB_ALU_OUT", 31 0;
v000001b509474950_0 .var "WB_Data_mem_out", 31 0;
v000001b5094749f0_0 .var "WB_memread", 0 0;
v000001b509474450_0 .var "WB_rd_ind", 4 0;
v000001b509473690_0 .var "WB_rd_indzero", 0 0;
v000001b509474590_0 .var "WB_regwrite", 0 0;
v000001b509473190_0 .net "clk", 0 0, L_000001b50949d100;  1 drivers
v000001b509474630_0 .var "hlt", 0 0;
v000001b5094746d0_0 .net "rst", 0 0, v000001b509481650_0;  alias, 1 drivers
E_000001b5093cd6e0 .event posedge, v000001b5094446f0_0, v000001b509473190_0;
S_000001b5094502c0 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_000001b5092296a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000001b50949d170 .functor AND 32, v000001b509474950_0, L_000001b5094f3af0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b50949b6c0 .functor NOT 1, v000001b5094749f0_0, C4<0>, C4<0>, C4<0>;
L_000001b50949b730 .functor AND 32, v000001b509473730_0, L_000001b5094f2bf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001b509509c20 .functor OR 32, L_000001b50949d170, L_000001b50949b730, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b509474770_0 .net "Write_Data_RegFile", 31 0, L_000001b509509c20;  alias, 1 drivers
v000001b509473410_0 .net *"_ivl_0", 31 0, L_000001b5094f3af0;  1 drivers
v000001b509474b30_0 .net *"_ivl_2", 31 0, L_000001b50949d170;  1 drivers
v000001b5094758f0_0 .net *"_ivl_4", 0 0, L_000001b50949b6c0;  1 drivers
v000001b509474c70_0 .net *"_ivl_6", 31 0, L_000001b5094f2bf0;  1 drivers
v000001b509473910_0 .net *"_ivl_8", 31 0, L_000001b50949b730;  1 drivers
v000001b509474d10_0 .net "alu_out", 31 0, v000001b509473730_0;  alias, 1 drivers
v000001b5094750d0_0 .net "mem_out", 31 0, v000001b509474950_0;  alias, 1 drivers
v000001b509474ef0_0 .net "mem_read", 0 0, v000001b5094749f0_0;  alias, 1 drivers
LS_000001b5094f3af0_0_0 .concat [ 1 1 1 1], v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0;
LS_000001b5094f3af0_0_4 .concat [ 1 1 1 1], v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0;
LS_000001b5094f3af0_0_8 .concat [ 1 1 1 1], v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0;
LS_000001b5094f3af0_0_12 .concat [ 1 1 1 1], v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0;
LS_000001b5094f3af0_0_16 .concat [ 1 1 1 1], v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0;
LS_000001b5094f3af0_0_20 .concat [ 1 1 1 1], v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0;
LS_000001b5094f3af0_0_24 .concat [ 1 1 1 1], v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0;
LS_000001b5094f3af0_0_28 .concat [ 1 1 1 1], v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0, v000001b5094749f0_0;
LS_000001b5094f3af0_1_0 .concat [ 4 4 4 4], LS_000001b5094f3af0_0_0, LS_000001b5094f3af0_0_4, LS_000001b5094f3af0_0_8, LS_000001b5094f3af0_0_12;
LS_000001b5094f3af0_1_4 .concat [ 4 4 4 4], LS_000001b5094f3af0_0_16, LS_000001b5094f3af0_0_20, LS_000001b5094f3af0_0_24, LS_000001b5094f3af0_0_28;
L_000001b5094f3af0 .concat [ 16 16 0 0], LS_000001b5094f3af0_1_0, LS_000001b5094f3af0_1_4;
LS_000001b5094f2bf0_0_0 .concat [ 1 1 1 1], L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0;
LS_000001b5094f2bf0_0_4 .concat [ 1 1 1 1], L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0;
LS_000001b5094f2bf0_0_8 .concat [ 1 1 1 1], L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0;
LS_000001b5094f2bf0_0_12 .concat [ 1 1 1 1], L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0;
LS_000001b5094f2bf0_0_16 .concat [ 1 1 1 1], L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0;
LS_000001b5094f2bf0_0_20 .concat [ 1 1 1 1], L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0;
LS_000001b5094f2bf0_0_24 .concat [ 1 1 1 1], L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0;
LS_000001b5094f2bf0_0_28 .concat [ 1 1 1 1], L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0, L_000001b50949b6c0;
LS_000001b5094f2bf0_1_0 .concat [ 4 4 4 4], LS_000001b5094f2bf0_0_0, LS_000001b5094f2bf0_0_4, LS_000001b5094f2bf0_0_8, LS_000001b5094f2bf0_0_12;
LS_000001b5094f2bf0_1_4 .concat [ 4 4 4 4], LS_000001b5094f2bf0_0_16, LS_000001b5094f2bf0_0_20, LS_000001b5094f2bf0_0_24, LS_000001b5094f2bf0_0_28;
L_000001b5094f2bf0 .concat [ 16 16 0 0], LS_000001b5094f2bf0_1_0, LS_000001b5094f2bf0_1_4;
    .scope S_000001b509451260;
T_0 ;
    %wait E_000001b5093cd1e0;
    %load/vec4 v000001b509478a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b5094791d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b50947a670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001b509479810_0;
    %assign/vec4 v000001b5094791d0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b509450c20;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b509478b90_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001b509478b90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b509478b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %load/vec4 v000001b509478b90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b509478b90_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537985034, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 806486016, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 941096962, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 37787680, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 2390294528, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 201326604, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 2927034368, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 575799297, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 38903842, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 41945130, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 337707001, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 134217747, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509479310, 0, 4;
    %end;
    .thread T_1;
    .scope S_000001b509451a30;
T_2 ;
    %wait E_000001b5093cd820;
    %load/vec4 v000001b509479130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b50945e550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b50945e9b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b509478730_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b509478370_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b50947a030_0, 0;
    %assign/vec4 v000001b509478f50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b509478870_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000001b509478690_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000001b50945e550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b50945e9b0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b509478730_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b509478370_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b50947a030_0, 0;
    %assign/vec4 v000001b509478f50_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001b509478870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001b509479db0_0;
    %assign/vec4 v000001b50945e9b0_0, 0;
    %load/vec4 v000001b5094787d0_0;
    %assign/vec4 v000001b50945e550_0, 0;
    %load/vec4 v000001b509479db0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b509478370_0, 0;
    %load/vec4 v000001b509479db0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b509478f50_0, 4, 5;
    %load/vec4 v000001b509479db0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000001b509479db0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001b509478f50_0, 4, 5;
    %load/vec4 v000001b509479db0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b509479db0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b509479db0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000001b509479db0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000001b509479db0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000001b509479db0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000001b50947a030_0, 0;
    %load/vec4 v000001b509479db0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000001b509479db0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001b509478730_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000001b509479db0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001b509478730_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001b509479db0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b509478730_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b509450130;
T_3 ;
    %wait E_000001b5093cd1e0;
    %load/vec4 v000001b50945e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b50945bfd0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000001b50945bfd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b50945bfd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b50945d330, 0, 4;
    %load/vec4 v000001b50945bfd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b50945bfd0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001b50945e230_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000001b50945d970_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001b50945ddd0_0;
    %load/vec4 v000001b50945e230_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b50945d330, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b50945d330, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b509450130;
T_4 ;
    %wait E_000001b5093ccc20;
    %load/vec4 v000001b50945e230_0;
    %load/vec4 v000001b50945c2f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000001b50945e230_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001b50945d970_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b50945ddd0_0;
    %assign/vec4 v000001b50945de70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b50945c2f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b50945d330, 4;
    %assign/vec4 v000001b50945de70_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b509450130;
T_5 ;
    %wait E_000001b5093ccc20;
    %load/vec4 v000001b50945e230_0;
    %load/vec4 v000001b50945bb70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000001b50945e230_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000001b50945d970_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001b50945ddd0_0;
    %assign/vec4 v000001b50945c6b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b50945bb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001b50945d330, 4;
    %assign/vec4 v000001b50945c6b0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b509450130;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000001b5094518a0;
    %jmp t_0;
    .scope S_000001b5094518a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b50945d510_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b50945d510_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001b50945d510_0;
    %ix/getv/s 4, v000001b50945d510_0;
    %load/vec4a v000001b50945d330, 4;
    %ix/getv/s 4, v000001b50945d510_0;
    %load/vec4a v000001b50945d330, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001b50945d510_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b50945d510_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001b509450130;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001b509450770;
T_7 ;
    %wait E_000001b5093cd7e0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b509459e10_0, 0, 32;
    %load/vec4 v000001b50945a090_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b50945a090_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b509459eb0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b509459e10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b50945a090_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b50945a090_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b50945a090_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b509459eb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b509459e10_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000001b50945a090_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b50945a090_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b50945a090_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b50945a090_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b50945a090_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b50945a090_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v000001b509459eb0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001b509459eb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b509459e10_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b509451710;
T_8 ;
    %wait E_000001b5093cd1e0;
    %load/vec4 v000001b509458330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b509459050_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b509457d90_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b509457d90_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000001b509459050_0;
    %load/vec4 v000001b5094579d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b509459050_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b509459050_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b509459050_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b509459050_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b509459050_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b509459050_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b509451710;
T_9 ;
    %wait E_000001b5093cd1e0;
    %load/vec4 v000001b509458330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b509457890_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001b5094580b0_0;
    %assign/vec4 v000001b509457890_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b509450900;
T_10 ;
    %wait E_000001b5093ccae0;
    %load/vec4 v000001b50945a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b509459870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b50945a450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b50945b670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b509457110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b509457250_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b5094571b0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000001b5094585b0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000001b509457390_0;
    %load/vec4 v000001b509457cf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000001b509457430_0;
    %load/vec4 v000001b509457cf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000001b5094586f0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000001b5094588d0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000001b509457390_0;
    %load/vec4 v000001b509458830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000001b509457430_0;
    %load/vec4 v000001b509458830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b509459870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b50945a450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b50945b670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b509457110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b509457250_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001b5094572f0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b509459870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b50945a450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b50945b670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b509457110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b509457250_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b509459870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b50945a450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b50945b670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b509457110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b509457250_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b5094505e0;
T_11 ;
    %wait E_000001b5093cd0a0;
    %load/vec4 v000001b509452380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b5094542c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509452e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509453140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509453820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5094530a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509452ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5094538c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509453460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509452ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509452740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509453320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509453d20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509453500_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509452240_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509453b40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5094540e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5094529c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b509453dc0_0, 0;
    %assign/vec4 v000001b509453c80_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001b509454040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001b509454400_0;
    %assign/vec4 v000001b509453c80_0, 0;
    %load/vec4 v000001b509452100_0;
    %assign/vec4 v000001b509453dc0_0, 0;
    %load/vec4 v000001b509452b00_0;
    %assign/vec4 v000001b5094529c0_0, 0;
    %load/vec4 v000001b5094544a0_0;
    %assign/vec4 v000001b5094540e0_0, 0;
    %load/vec4 v000001b509452920_0;
    %assign/vec4 v000001b509453b40_0, 0;
    %load/vec4 v000001b509451fc0_0;
    %assign/vec4 v000001b509452240_0, 0;
    %load/vec4 v000001b5094521a0_0;
    %assign/vec4 v000001b509453500_0, 0;
    %load/vec4 v000001b509454720_0;
    %assign/vec4 v000001b509453d20_0, 0;
    %load/vec4 v000001b509454360_0;
    %assign/vec4 v000001b509453320_0, 0;
    %load/vec4 v000001b509454220_0;
    %assign/vec4 v000001b509452740_0, 0;
    %load/vec4 v000001b509452a60_0;
    %assign/vec4 v000001b509452ce0_0, 0;
    %load/vec4 v000001b509452060_0;
    %assign/vec4 v000001b509453460_0, 0;
    %load/vec4 v000001b5094535a0_0;
    %assign/vec4 v000001b5094538c0_0, 0;
    %load/vec4 v000001b509453e60_0;
    %assign/vec4 v000001b509452ec0_0, 0;
    %load/vec4 v000001b509452420_0;
    %assign/vec4 v000001b5094530a0_0, 0;
    %load/vec4 v000001b509454180_0;
    %assign/vec4 v000001b509453820_0, 0;
    %load/vec4 v000001b509453fa0_0;
    %assign/vec4 v000001b509453140_0, 0;
    %load/vec4 v000001b509453f00_0;
    %assign/vec4 v000001b509452e20_0, 0;
    %load/vec4 v000001b509454680_0;
    %assign/vec4 v000001b5094542c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000001b5094542c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509452e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509453140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509453820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5094530a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509452ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5094538c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509453460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509452ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509452740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509453320_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509453d20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509453500_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509452240_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509453b40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5094540e0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5094529c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b509453dc0_0, 0;
    %assign/vec4 v000001b509453c80_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001b509450a90;
T_12 ;
    %wait E_000001b5093cd1a0;
    %load/vec4 v000001b509458970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b509454f40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509455580_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509454e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509455bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5094558a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509455760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509454860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5094559e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509454900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509454a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509455a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509455da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509454b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509455e40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509455800_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b509455d00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b509455080_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5094549a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b509455b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509455440_0, 0;
    %assign/vec4 v000001b509455120_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b509458fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001b5094524c0_0;
    %assign/vec4 v000001b509455120_0, 0;
    %load/vec4 v000001b509452560_0;
    %assign/vec4 v000001b509455440_0, 0;
    %load/vec4 v000001b5094556c0_0;
    %assign/vec4 v000001b509455b20_0, 0;
    %load/vec4 v000001b509454cc0_0;
    %assign/vec4 v000001b5094549a0_0, 0;
    %load/vec4 v000001b509454fe0_0;
    %assign/vec4 v000001b509455080_0, 0;
    %load/vec4 v000001b509454ae0_0;
    %assign/vec4 v000001b509455d00_0, 0;
    %load/vec4 v000001b509452600_0;
    %assign/vec4 v000001b509455800_0, 0;
    %load/vec4 v000001b509455940_0;
    %assign/vec4 v000001b509455e40_0, 0;
    %load/vec4 v000001b5094547c0_0;
    %assign/vec4 v000001b509454b80_0, 0;
    %load/vec4 v000001b509455620_0;
    %assign/vec4 v000001b509455da0_0, 0;
    %load/vec4 v000001b5094553a0_0;
    %assign/vec4 v000001b509455a80_0, 0;
    %load/vec4 v000001b509455260_0;
    %assign/vec4 v000001b509454a40_0, 0;
    %load/vec4 v000001b509455c60_0;
    %assign/vec4 v000001b509454900_0, 0;
    %load/vec4 v000001b509454d60_0;
    %assign/vec4 v000001b5094559e0_0, 0;
    %load/vec4 v000001b509454c20_0;
    %assign/vec4 v000001b509454860_0, 0;
    %load/vec4 v000001b509454ea0_0;
    %assign/vec4 v000001b509455760_0, 0;
    %load/vec4 v000001b509455300_0;
    %assign/vec4 v000001b5094558a0_0, 0;
    %load/vec4 v000001b5094551c0_0;
    %assign/vec4 v000001b509455bc0_0, 0;
    %load/vec4 v000001b509452ba0_0;
    %assign/vec4 v000001b509454e00_0, 0;
    %load/vec4 v000001b5094526a0_0;
    %assign/vec4 v000001b509455580_0, 0;
    %load/vec4 v000001b5094554e0_0;
    %assign/vec4 v000001b509454f40_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000001b509454f40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509455580_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509454e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509455bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5094558a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509455760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509454860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5094559e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509454900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509454a40_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509455a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509455da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509454b80_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509455e40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509455800_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b509455d00_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b509455080_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b5094549a0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b509455b20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509455440_0, 0;
    %assign/vec4 v000001b509455120_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b509209c60;
T_13 ;
    %wait E_000001b5093ccfa0;
    %load/vec4 v000001b509448d40_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b509446b80_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b50944ada0;
T_14 ;
    %wait E_000001b5093cc9e0;
    %load/vec4 v000001b509446c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000001b509448b60_0;
    %pad/u 33;
    %load/vec4 v000001b5094483e0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000001b5094471c0_0, 0;
    %assign/vec4 v000001b509446ae0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000001b509448b60_0;
    %pad/u 33;
    %load/vec4 v000001b5094483e0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000001b5094471c0_0, 0;
    %assign/vec4 v000001b509446ae0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000001b509448b60_0;
    %pad/u 33;
    %load/vec4 v000001b5094483e0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000001b5094471c0_0, 0;
    %assign/vec4 v000001b509446ae0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000001b509448b60_0;
    %pad/u 33;
    %load/vec4 v000001b5094483e0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000001b5094471c0_0, 0;
    %assign/vec4 v000001b509446ae0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000001b509448b60_0;
    %pad/u 33;
    %load/vec4 v000001b5094483e0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000001b5094471c0_0, 0;
    %assign/vec4 v000001b509446ae0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000001b509448b60_0;
    %pad/u 33;
    %load/vec4 v000001b5094483e0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000001b5094471c0_0, 0;
    %assign/vec4 v000001b509446ae0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000001b5094483e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000001b509446ae0_0;
    %load/vec4 v000001b5094483e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b509448b60_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001b5094483e0_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001b5094483e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000001b509446ae0_0, 0;
    %load/vec4 v000001b509448b60_0;
    %ix/getv 4, v000001b5094483e0_0;
    %shiftl 4;
    %assign/vec4 v000001b5094471c0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000001b5094483e0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000001b509446ae0_0;
    %load/vec4 v000001b5094483e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b509448b60_0;
    %load/vec4 v000001b5094483e0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001b5094483e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000001b509446ae0_0, 0;
    %load/vec4 v000001b509448b60_0;
    %ix/getv 4, v000001b5094483e0_0;
    %shiftr 4;
    %assign/vec4 v000001b5094471c0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b509446ae0_0, 0;
    %load/vec4 v000001b509448b60_0;
    %load/vec4 v000001b5094483e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000001b5094471c0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b509446ae0_0, 0;
    %load/vec4 v000001b5094483e0_0;
    %load/vec4 v000001b509448b60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000001b5094471c0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b5091e6190;
T_15 ;
    %wait E_000001b5093cbca0;
    %load/vec4 v000001b5094446f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000001b509443570_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509443e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509442710_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509444650_0, 0;
    %split/vec4 12;
    %assign/vec4 v000001b5094448d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b509443070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509444970_0, 0;
    %assign/vec4 v000001b509444a10_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001b509364370_0;
    %assign/vec4 v000001b509444a10_0, 0;
    %load/vec4 v000001b509444b50_0;
    %assign/vec4 v000001b509444970_0, 0;
    %load/vec4 v000001b509443110_0;
    %assign/vec4 v000001b509443070_0, 0;
    %load/vec4 v000001b50934df30_0;
    %assign/vec4 v000001b5094448d0_0, 0;
    %load/vec4 v000001b509364550_0;
    %assign/vec4 v000001b509444650_0, 0;
    %load/vec4 v000001b50934dc10_0;
    %assign/vec4 v000001b509442710_0, 0;
    %load/vec4 v000001b509443ed0_0;
    %assign/vec4 v000001b509443e30_0, 0;
    %load/vec4 v000001b509442670_0;
    %assign/vec4 v000001b509443570_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001b509450db0;
T_16 ;
    %wait E_000001b5093ccc20;
    %load/vec4 v000001b509474db0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000001b509473cd0_0;
    %load/vec4 v000001b509474bd0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509475530, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b509450db0;
T_17 ;
    %wait E_000001b5093ccc20;
    %load/vec4 v000001b509474bd0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001b509475530, 4;
    %assign/vec4 v000001b5094753f0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b509450db0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b509473e10_0, 0, 32;
T_18.0 ;
    %load/vec4 v000001b509473e10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b509473e10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509475530, 0, 4;
    %load/vec4 v000001b509473e10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b509473e10_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509475530, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509475530, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509475530, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509475530, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509475530, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509475530, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509475530, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509475530, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509475530, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b509475530, 0, 4;
    %end;
    .thread T_18;
    .scope S_000001b509450db0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b509473e10_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001b509473e10_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001b509473e10_0;
    %load/vec4a v000001b509475530, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000001b509473e10_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b509473e10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b509473e10_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000001b50944ffa0;
T_20 ;
    %wait E_000001b5093cd6e0;
    %load/vec4 v000001b5094746d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000001b509473690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509474630_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b509474590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b5094749f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b509474450_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b509474950_0, 0;
    %assign/vec4 v000001b509473730_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001b509474810_0;
    %assign/vec4 v000001b509473730_0, 0;
    %load/vec4 v000001b509474130_0;
    %assign/vec4 v000001b509474950_0, 0;
    %load/vec4 v000001b5094744f0_0;
    %assign/vec4 v000001b5094749f0_0, 0;
    %load/vec4 v000001b509474e50_0;
    %assign/vec4 v000001b509474450_0, 0;
    %load/vec4 v000001b509475850_0;
    %assign/vec4 v000001b509474590_0, 0;
    %load/vec4 v000001b509474310_0;
    %assign/vec4 v000001b509473690_0, 0;
    %load/vec4 v000001b509474270_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000001b509474630_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001b5092296a0;
T_21 ;
    %wait E_000001b5093cc7e0;
    %load/vec4 v000001b5094825f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b509480a70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001b509480a70_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b509480a70_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001b509219f80;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b50947ff30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b509481650_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001b509219f80;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000001b50947ff30_0;
    %inv;
    %assign/vec4 v000001b50947ff30_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001b509219f80;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./ScalarMultiplicationUsingAddition/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b509481650_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b509481650_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000001b509481330_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
