{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78269,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.7981,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0173142,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0190125,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00213836,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0190125,
	"finish__design__instance__count__class:fill_cell": 65570,
	"finish__design__instance__area__class:fill_cell": 449521,
	"finish__design__instance__count__class:tap_cell": 9516,
	"finish__design__instance__area__class:tap_cell": 11906.4,
	"finish__design__instance__count__class:antenna_cell": 171,
	"finish__design__instance__area__class:antenna_cell": 427.91,
	"finish__design__instance__count__class:clock_buffer": 396,
	"finish__design__instance__area__class:clock_buffer": 8603.25,
	"finish__design__instance__count__class:timing_repair_buffer": 1104,
	"finish__design__instance__area__class:timing_repair_buffer": 8365.52,
	"finish__design__instance__count__class:inverter": 635,
	"finish__design__instance__area__class:inverter": 2746.38,
	"finish__design__instance__count__class:clock_inverter": 205,
	"finish__design__instance__area__class:clock_inverter": 2399.8,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78930.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11649,
	"finish__design__instance__area__class:multi_input_combinational_cell": 149232,
	"finish__design__instance__count": 92033,
	"finish__design__instance__area": 712133,
	"finish__timing__setup__tns": -12.0978,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.927871,
	"finish__timing__hold__ws": 0.329976,
	"finish__clock__skew__setup": 0.156791,
	"finish__clock__skew__hold": 0.156791,
	"finish__timing__drv__max_slew_limit": -1.42946,
	"finish__timing__drv__max_slew": 346,
	"finish__timing__drv__max_cap_limit": -1.24983,
	"finish__timing__drv__max_cap": 8,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 29,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.210759,
	"finish__power__switching__total": 0.26053,
	"finish__power__leakage__total": 8.76105e-08,
	"finish__power__total": 0.471289,
	"finish__design__io": 771,
	"finish__design__die__area": 717680,
	"finish__design__core__area": 712133,
	"finish__design__instance__count": 26463,
	"finish__design__instance__area": 262612,
	"finish__design__instance__count__stdcell": 26463,
	"finish__design__instance__area__stdcell": 262612,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.368768,
	"finish__design__instance__utilization__stdcell": 0.368768,
	"finish__design__rows": 310,
	"finish__design__rows:unithd": 310,
	"finish__design__sites": 569160,
	"finish__design__sites:unithd": 569160,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}