<def f='tvm/src/te/schedule/schedule_ops.cc' l='48' ll='64' type='tvm::tir::Stmt tvm::te::WrapLayoutTransformationAttrs(const tvm::te::Stage &amp; stage, tvm::tir::Stmt body)'/>
<use f='tvm/src/te/schedule/schedule_ops.cc' l='72' u='c' c='_ZN3tvm2te12MakePipelineERKNS0_5StageERKSt13unordered_mapINS_3tir7IterVarENS_5RangeESt4hashIS6_ESt8equal_toIS6_ESaISt4pairIKS6_S7_EEENS5_4StmtEb'/>
<use f='tvm/src/te/schedule/schedule_ops.cc' l='395' u='c' c='_ZN3tvm2te11ScheduleOpsENS0_8ScheduleENS_7runtime3MapINS_3tir7IterVarENS_5RangeEvvEEb'/>
<doc f='tvm/src/te/schedule/schedule_ops.cc' l='43'>// Annotate the statement with the layout transforms and axis
// separators of the stage.  These annotations are removed during
// SchedulePostProcToPrimFunc.  Afterwards, layout transforms are
// specified in the PrimFunc attrs, and the axis_separators are
// specified in the BufferNode.</doc>
