{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706099166806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706099166807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 17:56:06 2024 " "Processing started: Wed Jan 24 17:56:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706099166807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706099166807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t2a_uart_rx -c t2a_uart_rx " "Command: quartus_map --read_settings_files=on --write_settings_files=off t2a_uart_rx -c t2a_uart_rx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706099166807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706099167266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706099167266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706099179556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706099179556 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "uart_rx.v(233) " "Verilog HDL or VHDL warning at uart_rx.v(233): conditional expression evaluates to a constant" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 233 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1706099179569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_rx " "Elaborating entity \"uart_rx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706099179610 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rxshift_reg\[8..1\] 0 uart_rx.v(216) " "Net \"rxshift_reg\[8..1\]\" at uart_rx.v(216) has no driver or initial value, using a default initial value '0'" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 216 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1706099179610 "|uart_rx"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rx_msg\[0\] GND " "Pin \"rx_msg\[0\]\" is stuck at GND" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706099180089 "|uart_rx|rx_msg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_msg\[1\] GND " "Pin \"rx_msg\[1\]\" is stuck at GND" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706099180089 "|uart_rx|rx_msg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_msg\[2\] GND " "Pin \"rx_msg\[2\]\" is stuck at GND" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706099180089 "|uart_rx|rx_msg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_msg\[3\] GND " "Pin \"rx_msg\[3\]\" is stuck at GND" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706099180089 "|uart_rx|rx_msg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_msg\[4\] GND " "Pin \"rx_msg\[4\]\" is stuck at GND" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706099180089 "|uart_rx|rx_msg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_msg\[5\] GND " "Pin \"rx_msg\[5\]\" is stuck at GND" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706099180089 "|uart_rx|rx_msg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_msg\[6\] GND " "Pin \"rx_msg\[6\]\" is stuck at GND" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706099180089 "|uart_rx|rx_msg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_msg\[7\] GND " "Pin \"rx_msg\[7\]\" is stuck at GND" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 208 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706099180089 "|uart_rx|rx_msg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706099180089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706099180335 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706099180335 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50M " "No output dependent on input pin \"clk_50M\"" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 204 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706099180383 "|uart_rx|clk_50M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "uart_rx.v" "" { Text "D:/my_eYRC/task_2/ab#1351_Task2A/t2a_uart/uart_rx/uart_rx.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1706099180383 "|uart_rx|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1706099180383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706099180385 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706099180385 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706099180385 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706099180413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 17:56:20 2024 " "Processing ended: Wed Jan 24 17:56:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706099180413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706099180413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706099180413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706099180413 ""}
