Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 
Reading design: mojo_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top.ngc"

---- Source Options
Top Module Name                    : mojo_top

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_tx.v" into library work
Parsing module <uart_tx>.
INFO:HDLCompiler:693 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_tx.v" Line 15. parameter declaration becomes local in uart_tx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_tx.v" Line 17. parameter declaration becomes local in uart_tx with formal parameter declaration list
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_rx.v" into library work
Parsing module <uart_rx>.
INFO:HDLCompiler:693 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_rx.v" Line 13. parameter declaration becomes local in uart_rx with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_rx.v" Line 15. parameter declaration becomes local in uart_rx with formal parameter declaration list
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/spi_slave.v" into library work
Parsing module <spi_slave>.
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/hello_world_rom.v" into library work
Parsing module <hello_world_rom>.
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/cclk_detector.v" into library work
Parsing module <cclk_detector>.
INFO:HDLCompiler:693 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/cclk_detector.v" Line 11. parameter declaration becomes local in cclk_detector with formal parameter declaration list
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/greeter.v" into library work
Parsing module <greeter>.
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/avr_interface.v" into library work
Parsing module <avr_interface>.
Analyzing Verilog file "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" into library work
Parsing module <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.

Elaborating module <avr_interface>.

Elaborating module <cclk_detector(CLK_FREQ=50000000)>.

Elaborating module <spi_slave(CPOL=0,CPHA=0)>.

Elaborating module <uart_rx(CLK_FREQ=50000000,BAUD=500000)>.

Elaborating module <uart_tx(CLK_FREQ=50000000,BAUD=500000)>.
WARNING:HDLCompiler:1127 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" Line 50: Assignment to M_avr_new_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" Line 51: Assignment to M_avr_sample ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" Line 52: Assignment to M_avr_sample_channel ignored, since the identifier is never used

Elaborating module <greeter>.

Elaborating module <hello_world_rom>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v".
INFO:Xst:3210 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" line 35: Output port <sample> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" line 35: Output port <sample_channel> of the instance <avr> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/mojo_top.v" line 35: Output port <new_sample> of the instance <avr> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mojo_top> synthesized.

Synthesizing Unit <avr_interface>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/avr_interface.v".
        CLK_FREQ = 50000000
        BAUD = 500000
    Found 1-bit register for signal <M_busy_q>.
    Found 1-bit register for signal <M_newSampleReg_q>.
    Found 10-bit register for signal <M_sampleReg_q>.
    Found 4-bit register for signal <M_sampleChannelReg_q>.
    Found 2-bit register for signal <M_byteCt_q>.
    Found 4-bit register for signal <M_block_q>.
    Found finite state machine <FSM_0> for signal <M_byteCt_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | n_rdy (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 87
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 87
    Found 1-bit tristate buffer for signal <spi_miso> created at line 87
    Found 1-bit tristate buffer for signal <tx> created at line 87
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <avr_interface> synthesized.

Synthesizing Unit <cclk_detector>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/cclk_detector.v".
        CLK_FREQ = 50000000
    Found 14-bit register for signal <M_ctr_q>.
    Found 14-bit adder for signal <M_ctr_q[13]_GND_3_o_add_3_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
Unit <cclk_detector> synthesized.

Synthesizing Unit <spi_slave>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/spi_slave.v".
        CPOL = 0
        CPHA = 0
    Found 1-bit register for signal <M_miso_reg_q>.
    Found 2-bit register for signal <M_sck_reg_q>.
    Found 1-bit register for signal <M_ss_reg_q>.
    Found 8-bit register for signal <M_data_out_reg_q>.
    Found 1-bit register for signal <M_done_reg_q>.
    Found 3-bit register for signal <M_bit_ct_q>.
    Found 8-bit register for signal <M_data_q>.
    Found 1-bit register for signal <M_mosi_reg_q>.
    Found 3-bit subtractor for signal <M_bit_ct_q[2]_GND_4_o_sub_3_OUT> created at line 50.
    Found 1-bit 8-to-1 multiplexer for signal <M_bit_ct_q[2]_M_data_q[7]_Mux_6_o> created at line 57.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <spi_slave> synthesized.

Synthesizing Unit <uart_rx>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_rx.v".
        CLK_FREQ = 50000000
        BAUD = 500000
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_newData_q>.
    Found 1-bit register for signal <M_rxd_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 7-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <M_ctr_q[6]_GND_5_o_add_2_OUT> created at line 51.
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_5_o_add_8_OUT> created at line 61.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_rx> synthesized.

Synthesizing Unit <uart_tx>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/uart_tx.v".
        CLK_FREQ = 50000000
        BAUD = 500000
    Found 3-bit register for signal <M_bitCtr_q>.
    Found 8-bit register for signal <M_savedData_q>.
    Found 1-bit register for signal <M_txReg_q>.
    Found 1-bit register for signal <M_blockFlag_q>.
    Found 3-bit register for signal <M_state_q>.
    Found 7-bit register for signal <M_ctr_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <M_ctr_q[6]_GND_6_o_add_6_OUT> created at line 57.
    Found 3-bit adder for signal <M_bitCtr_q[2]_GND_6_o_add_13_OUT> created at line 69.
    Found 1-bit 8-to-1 multiplexer for signal <M_bitCtr_q[2]_M_savedData_q[7]_Mux_10_o> created at line 65.
    Found 7-bit 4-to-1 multiplexer for signal <_n0100> created at line 25.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <uart_tx> synthesized.

Synthesizing Unit <greeter>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/greeter.v".
        NUM_LETTERS = 4'b1110
    Found 2-bit register for signal <M_state_q>.
    Found 4-bit register for signal <M_count_q>.
    Found finite state machine <FSM_3> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 6                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <M_count_q[3]_GND_13_o_add_2_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <greeter> synthesized.

Synthesizing Unit <hello_world_rom>.
    Related source file is "/home/vivi/development/fpga/first_project/work/planAhead/first_project/first_project.srcs/sources_1/imports/verilog/hello_world_rom.v".
        TEXT = 112'b0000110100001010001000010110010001101100011100100110111101010111001000000110111101101100011011000110010101001000
    Found 8-bit adder for signal <n0010> created at line 10.
    Found 7-bit subtractor for signal <GND_14_o_GND_14_o_sub_2_OUT<6:0>> created at line 10.
    Found 223-bit shifter logical right for signal <n0004> created at line 10
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <hello_world_rom> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 14-bit adder                                          : 1
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 2
 7-bit subtractor                                      : 1
 8-bit adder                                           : 1
# Registers                                            : 25
 1-bit register                                        : 10
 10-bit register                                       : 1
 14-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 3
 4-bit register                                        : 3
 7-bit register                                        : 2
 8-bit register                                        : 4
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 13
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 223-bit shifter logical right                         : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <cclk_detector> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave>.
The following registers are absorbed into counter <M_bit_ct_q>: 1 register on signal <M_bit_ct_q>.
Unit <spi_slave> synthesized (advanced).

Synthesizing (advanced) Unit <uart_rx>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_rx> synthesized (advanced).

Synthesizing (advanced) Unit <uart_tx>.
The following registers are absorbed into counter <M_bitCtr_q>: 1 register on signal <M_bitCtr_q>.
Unit <uart_tx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 4-bit adder                                           : 1
 7-bit adder                                           : 3
 7-bit subtractor                                      : 1
# Counters                                             : 4
 14-bit up counter                                     : 1
 3-bit down counter                                    : 1
 3-bit up counter                                      : 2
# Registers                                            : 80
 Flip-Flops                                            : 80
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 22
 1-bit 8-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 223-bit shifter logical right                         : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <M_data_q_0> in Unit <spi_slave> is equivalent to the following 7 FFs/Latches, which will be removed : <M_data_q_1> <M_data_q_2> <M_data_q_3> <M_data_q_4> <M_data_q_5> <M_data_q_6> <M_data_q_7> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/FSM_0> on signal <M_byteCt_q[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_tx/FSM_2> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr/uart_rx/FSM_1> on signal <M_state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <greeter/FSM_3> on signal <M_state_q[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 0
 01    | 1
-------------------
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_byteCt_q_FSM_FFd2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_9> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_8> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleReg_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_newSampleReg_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/M_sampleChannelReg_q_0> of sequential type is unconnected in block <mojo_top>.

Optimizing unit <mojo_top> ...

Optimizing unit <uart_tx> ...

Optimizing unit <spi_slave> ...

Optimizing unit <uart_rx> ...

Optimizing unit <greeter> ...
WARNING:Xst:1293 - FF/Latch <avr/uart_tx/M_savedData_q_7> has a constant value of 0 in block <mojo_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_7> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_6> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_5> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_4> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_3> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_2> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_1> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_data_out_reg_q_0> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_done_reg_q> of sequential type is unconnected in block <mojo_top>.
WARNING:Xst:2677 - Node <avr/spi_slave/M_mosi_reg_q> of sequential type is unconnected in block <mojo_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top, actual ratio is 2.

Final Macro Processing ...

Processing Unit <mojo_top> :
	Found 3-bit shift register for signal <avr/M_block_q_2>.
Unit <mojo_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 164
#      GND                         : 4
#      INV                         : 1
#      LUT1                        : 13
#      LUT2                        : 7
#      LUT3                        : 12
#      LUT4                        : 29
#      LUT5                        : 23
#      LUT6                        : 41
#      MUXCY                       : 13
#      MUXF7                       : 3
#      VCC                         : 4
#      XORCY                       : 14
# FlipFlops/Latches                : 73
#      FD                          : 29
#      FDE                         : 30
#      FDRE                        : 14
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 6
#      OBUF                        : 8
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              73  out of  11440     0%  
 Number of Slice LUTs:                  127  out of   5720     2%  
    Number used as Logic:               126  out of   5720     2%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    148
   Number with an unused Flip Flop:      75  out of    148    50%  
   Number with an unused LUT:            21  out of    148    14%  
   Number of fully used LUT-FF pairs:    52  out of    148    35%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  21  out of    102    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 74    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.888ns (Maximum Frequency: 204.583MHz)
   Minimum input arrival time before clock: 3.997ns
   Maximum output required time after clock: 7.498ns
   Maximum combinational path delay: 6.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.888ns (frequency: 204.583MHz)
  Total number of paths / destination ports: 1012 / 106
-------------------------------------------------------------------------
Delay:               4.888ns (Levels of Logic = 3)
  Source:            avr/cclk_detector/M_ctr_q_3 (FF)
  Destination:       avr/cclk_detector/M_ctr_q_13 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: avr/cclk_detector/M_ctr_q_3 to avr/cclk_detector/M_ctr_q_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  M_ctr_q_3 (M_ctr_q_3)
     LUT6:I0->O           10   0.254   1.116  out2 (out1)
     end scope: 'avr/cclk_detector:out1'
     LUT4:I2->O           19   0.250   1.260  M_cclk_detector_ready_inv1 (M_cclk_detector_ready_inv)
     begin scope: 'avr/cclk_detector:M_cclk_detector_ready_inv'
     FDRE:CE                   0.302          M_ctr_q_0
    ----------------------------------------
    Total                      4.888ns (1.331ns logic, 3.557ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 33 / 19
-------------------------------------------------------------------------
Offset:              3.997ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       avr/cclk_detector/M_ctr_q_13 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to avr/cclk_detector/M_ctr_q_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  rst_n_IBUF (rst_n_IBUF)
     begin scope: 'avr:rst_n_IBUF'
     begin scope: 'avr/cclk_detector:rst_n_IBUF'
     LUT2:I0->O           14   0.250   1.126  Mcount_M_ctr_q_val1 (Mcount_M_ctr_q_val)
     FDRE:R                    0.459          M_ctr_q_0
    ----------------------------------------
    Total                      3.997ns (2.037ns logic, 1.960ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 86 / 6
-------------------------------------------------------------------------
Offset:              7.498ns (Levels of Logic = 4)
  Source:            avr/cclk_detector/M_ctr_q_3 (FF)
  Destination:       spi_channel<3> (PAD)
  Source Clock:      clk rising

  Data Path: avr/cclk_detector/M_ctr_q_3 to spi_channel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  M_ctr_q_3 (M_ctr_q_3)
     LUT6:I0->O           10   0.254   1.116  out2 (out1)
     end scope: 'avr/cclk_detector:out1'
     LUT4:I2->O           19   0.250   1.260  M_cclk_detector_ready_inv1 (M_cclk_detector_ready_inv)
     end scope: 'avr:M_cclk_detector_ready_inv'
     OBUFT:T->O                2.912          spi_channel_3_OBUFT (spi_channel<3>)
    ----------------------------------------
    Total                      7.498ns (3.941ns logic, 3.557ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.005ns (Levels of Logic = 4)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  spi_ss_IBUF (spi_ss_IBUF)
     begin scope: 'avr:spi_ss'
     LUT5:I3->O            1   0.250   0.681  M_cclk_detector_ready_spi_ss_AND_37_o_inv1 (M_cclk_detector_ready_spi_ss_AND_37_o_inv)
     end scope: 'avr:M_cclk_detector_ready_spi_ss_AND_37_o_inv'
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      6.005ns (4.490ns logic, 1.515ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.888|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 6.77 secs
 
--> 


Total memory usage is 387248 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    4 (   0 filtered)

