// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\controllerPeripheralHdlAdi\Select_AB.v
// Created: 2014-09-08 14:12:09
// 
// Generated by MATLAB 8.2 and HDL Coder 3.3
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Select_AB
// Source Path: controllerPeripheralHdlAdi/Encoder_Peripheral_Hardware_Specification/Select AB
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Select_AB
          (
           in_select,
           in1,
           in2,
           A,
           B
          );


  input   in_select;
  input   in1;
  input   in2;
  output  A;
  output  B;


  wire Switch_out1;
  wire Switch1_out1;


  // <S8>/Switch
  assign Switch_out1 = (in_select == 1'b0 ? in2 :
              in1);



  assign A = Switch_out1;

  // <S8>/Switch1
  assign Switch1_out1 = (in_select == 1'b0 ? in1 :
              in2);



  assign B = Switch1_out1;

endmodule  // Select_AB

