# Day 5 - Introduction to Logic Synthesis

## PART 1
<details>
  <summary>Synthesis</summary>
  **Illustration**
  <img width="931" alt="Screenshot 2024-10-25 at 8 59 57â€¯PM" src="https://github.com/user-attachments/assets/a54f67eb-370c-4196-a4dd-57d8b23444f7">
  > The circuit on the right is created form RTL using the gates available in `.lib` and given out as Netlist.

  

  
  

</details>

<details>
  <summary>Introduction to Design Compiler (DC)</summary>

</details>

## PART 2
<details>
  <summary>Invoking DC basic setup</summary>



</details>

<details>
  <summary>Introduction to DDC GUI with Design Vision</summary>


</details>

<details>
  <summary>DC Synopsys DC setup</summary>


</details>

## PART 3
<details>
  <summary>TCL quick refresher</summary>


</details>

<details>
  <summary>TCL scripting</summary>


</details>
