{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1359316843095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1359316843095 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 27 18:00:42 2013 " "Processing started: Sun Jan 27 18:00:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1359316843095 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1359316843095 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer_ctl -c timer_ctl " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer_ctl -c timer_ctl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1359316843095 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1359316843830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ctl-timer_behaviour " "Found design unit 1: timer_ctl-timer_behaviour" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1359316845033 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ctl " "Found entity 1: timer_ctl" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1359316845033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1359316845033 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "clk timer_ctl.vhd(25) " "VHDL error at timer_ctl.vhd(25): name \"clk\" cannot be used because it is already used for a previously declared item" {  } { { "timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 25 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "" 0 -1 1359316845033 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1359316845267 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 27 18:00:45 2013 " "Processing ended: Sun Jan 27 18:00:45 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1359316845267 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1359316845267 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1359316845267 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1359316845267 ""}
