# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do parcial2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2 {C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:33 on Nov 02,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2" C:/Users/edufr/OneDrive/Escritorio/Facultad/Arqui/parcial2/arm.sv 
# -- Compiling module parcial2
# -- Compiling module dmem
# -- Compiling module imem
# -- Compiling module arm
# -- Compiling module controller
# -- Compiling module decode
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module datapath
# -- Compiling module regfile
# -- Compiling module extend
# -- Compiling module alu
# -- Compiling module adder
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module cmp2
# -- Compiling module port
# 
# Top level modules:
# 	parcial2
# End time: 17:53:33 on Nov 02,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.alu
# vsim rtl_work.alu 
# Start time: 17:53:41 on Nov 02,2023
# Loading sv_std.std
# Loading rtl_work.alu
add wave -position insertpoint  \
sim:/alu/SrcA \
sim:/alu/SrcB \
sim:/alu/ALUControl \
sim:/alu/ALUResult \
sim:/alu/ALUFlags \
sim:/alu/neg \
sim:/alu/zero \
sim:/alu/carry \
sim:/alu/overflow \
sim:/alu/aux \
sim:/alu/condinvb \
sim:/alu/sum
# End time: 18:02:28 on Nov 02,2023, Elapsed time: 0:08:47
# Errors: 0, Warnings: 0
