/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [5:0] _00_;
  always_latch
    if (celloutsig_1_18z[0]) _00_ = 6'h00;
    else if (clkin_data[32]) _00_ = { celloutsig_0_5z[5:3], celloutsig_0_5z[5:3] };
  assign celloutsig_0_6z[5:0] = _00_;
  reg [14:0] _01_;
  always_latch
    if (celloutsig_1_18z[0]) _01_ = 15'h0000;
    else if (clkin_data[0]) _01_ = { celloutsig_0_3z[2], celloutsig_0_3z, celloutsig_0_6z[5:0], celloutsig_0_3z };
  assign { celloutsig_0_10z[18:14], celloutsig_0_10z[9:0] } = _01_;
  assign celloutsig_0_49z = !(celloutsig_0_15z ? celloutsig_0_31z : celloutsig_0_10z[5]);
  assign celloutsig_1_5z = !(celloutsig_1_4z[2] ? celloutsig_1_0z : celloutsig_1_1z);
  assign celloutsig_1_14z = !(celloutsig_1_12z ? celloutsig_1_8z[0] : celloutsig_1_13z);
  assign celloutsig_1_15z = !(celloutsig_1_7z ? celloutsig_1_9z : celloutsig_1_12z);
  assign celloutsig_0_31z = celloutsig_0_25z | ~(celloutsig_0_5z[5]);
  assign celloutsig_0_48z = celloutsig_0_14z | ~(celloutsig_0_4z[2]);
  assign celloutsig_1_9z = celloutsig_1_4z[0] | ~(celloutsig_1_1z);
  assign celloutsig_0_14z = celloutsig_0_10z[2] | ~(celloutsig_0_5z[4]);
  assign celloutsig_0_15z = celloutsig_0_7z | ~(celloutsig_0_0z[0]);
  assign celloutsig_1_6z = celloutsig_1_1z | celloutsig_1_4z[2];
  assign celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, 4'h0, celloutsig_0_2z } == { celloutsig_0_4z[5:2], celloutsig_0_3z, celloutsig_0_3z[3], celloutsig_0_3z[0] };
  assign celloutsig_0_2z = { in_data[33:30], 3'h0 } == { in_data[30:27], celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_6z[4:0], celloutsig_0_0z } == { celloutsig_0_16z, celloutsig_0_9z, 3'h0 };
  assign celloutsig_1_0z = in_data[100:97] < in_data[151:148];
  assign celloutsig_1_7z = { in_data[137], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z } < { celloutsig_1_2z[3:2], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_8z } < in_data[182:172];
  assign celloutsig_0_4z = { celloutsig_0_3z[3:1], celloutsig_0_3z } * { celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_16z } * { in_data[191:188], celloutsig_1_0z };
  assign celloutsig_1_2z = ~ { in_data[151:150], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = ~ in_data[182:180];
  assign celloutsig_1_16z = ~ { celloutsig_1_4z[2:1], celloutsig_1_1z };
  assign celloutsig_0_16z = ~ celloutsig_0_4z[6:3];
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z } >> { in_data[137:134], celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_4z, celloutsig_1_14z } >> { celloutsig_1_8z[4:2], celloutsig_1_14z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_2z } >> in_data[55:52];
  assign celloutsig_0_0z = in_data[43:41] ~^ in_data[87:85];
  assign celloutsig_1_4z = in_data[171:169] ~^ in_data[151:149];
  assign celloutsig_1_12z = ~((in_data[140] & celloutsig_1_0z) | celloutsig_1_2z[0]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[136]) | (celloutsig_1_0z & in_data[155]));
  assign celloutsig_0_9z = ~((celloutsig_0_4z[5] & celloutsig_0_7z) | (celloutsig_0_8z[0] & in_data[37]));
  assign celloutsig_0_5z[5:3] = ~ celloutsig_0_0z;
  assign celloutsig_0_8z[0] = ~ celloutsig_0_6z[5];
  assign celloutsig_0_10z[13:10] = 4'h0;
  assign celloutsig_0_5z[2:0] = celloutsig_0_5z[5:3];
  assign celloutsig_0_6z[9:6] = 4'h0;
  assign celloutsig_0_8z[3:1] = 3'h7;
  assign { out_data[131:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
