module or_module(input logic a,b, output logic z);

assign z = a | b;

endmodule
