{
    "clock"       : 10000,
    "c_ext"       : false,
    "f_ext"       : false,
    "bmem_0_on_x" : true,
    "dw_ip"       : ["DW_div_seq", "DW_div", "DW02_mult", "DW_mult_pipe", "DW_div_pipe"],
    "synth": {
        "compile_ultra" : true,
        "ungroup"       : true,
        "gate_clock"    : true,
        "retime"        : false,
        "min_power"     : false,
        "inc_iter"      : 0
    }
}
