#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Feb 08 23:55:56 2016
# Process ID: 11000
# Current directory: F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/synth_1
# Command line: vivado.exe -log cmpy_complex_top.vds -mode batch -messageDb vivado.pb -notrace -source cmpy_complex_top.tcl
# Log file: F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/synth_1/cmpy_complex_top.vds
# Journal file: F:/FPGA/exp/DispCheck/solution1/impl/verilog/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source cmpy_complex_top.tcl -notrace
