/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

//[File]            : wf_wfdma_mcu_dma0.h
//[Revision time]   : Fri Mar 25 09:45:48 2022
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2022 Mediatek Incorportion. All rights reserved.

#ifndef __WF_WFDMA_MCU_DMA0_REGS_H__
#define __WF_WFDMA_MCU_DMA0_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     WF_WFDMA_MCU_DMA0 CR Definitions                     
//
//****************************************************************************

#define WF_WFDMA_MCU_DMA0_BASE                                 0x54000000

#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_0_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x000) // 0000
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_1_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x004) // 0004
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_2_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x008) // 0008
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_3_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x00C) // 000C
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_4_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x010) // 0010
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_5_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x014) // 0014
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_6_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x018) // 0018
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_START_ADDR               (WF_WFDMA_MCU_DMA0_BASE + 0x0B0) // 00B0
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_END_ADDR                 (WF_WFDMA_MCU_DMA0_BASE + 0x0B8) // 00B8
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_START_ADDR               (WF_WFDMA_MCU_DMA0_BASE + 0x0C0) // 00C0
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_END_ADDR                 (WF_WFDMA_MCU_DMA0_BASE + 0x0C8) // 00C8
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_START_ADDR                (WF_WFDMA_MCU_DMA0_BASE + 0x0D0) // 00D0
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_END_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x0D8) // 00D8
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_START_ADDR                (WF_WFDMA_MCU_DMA0_BASE + 0x0E0) // 00E0
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_END_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x0E8) // 00E8
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_ADDR                    (WF_WFDMA_MCU_DMA0_BASE + 0x100) // 0100
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR             (WF_WFDMA_MCU_DMA0_BASE + 0X108) // 0108
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR             (WF_WFDMA_MCU_DMA0_BASE + 0x10C) // 010C
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR                     (WF_WFDMA_MCU_DMA0_BASE + 0X110) // 0110
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR                     (WF_WFDMA_MCU_DMA0_BASE + 0X114) // 0114
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_ADDR                (WF_WFDMA_MCU_DMA0_BASE + 0x118) // 0118
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_ADDR                (WF_WFDMA_MCU_DMA0_BASE + 0x11C) // 011C
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DUMMY_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x120) // 0120
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_ADDR                   (WF_WFDMA_MCU_DMA0_BASE + 0x124) // 0124
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_PROBE_ADDR                 (WF_WFDMA_MCU_DMA0_BASE + 0x128) // 0128
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_ADDR                (WF_WFDMA_MCU_DMA0_BASE + 0x12C) // 012C
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_PROBE_ADDR              (WF_WFDMA_MCU_DMA0_BASE + 0x130) // 0130
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_ADDR      (WF_WFDMA_MCU_DMA0_BASE + 0x134) // 0134
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x138) // 0138
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_ADDR               (WF_WFDMA_MCU_DMA0_BASE + 0x13c) // 013C
#define WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0x140) // 0140
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0x1E8) // 01E8
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0x1EC) // 01EC
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR             (WF_WFDMA_MCU_DMA0_BASE + 0x1F0) // 01F0
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR             (WF_WFDMA_MCU_DMA0_BASE + 0x1F4) // 01F4
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR             (WF_WFDMA_MCU_DMA0_BASE + 0x1F8) // 01F8
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR             (WF_WFDMA_MCU_DMA0_BASE + 0x1FC) // 01FC
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR                    (WF_WFDMA_MCU_DMA0_BASE + 0x200) // 0200
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR                    (WF_WFDMA_MCU_DMA0_BASE + 0X204) // 0204
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR                   (WF_WFDMA_MCU_DMA0_BASE + 0x208) // 0208
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR               (WF_WFDMA_MCU_DMA0_BASE + 0x20C) // 020C
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE0_ADDR                    (WF_WFDMA_MCU_DMA0_BASE + 0x220) // 0220
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR                (WF_WFDMA_MCU_DMA0_BASE + 0X228) // 0228
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR                (WF_WFDMA_MCU_DMA0_BASE + 0X22C) // 022C
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR               (WF_WFDMA_MCU_DMA0_BASE + 0x230) // 0230
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x234) // 0234
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x240) // 0240
#define WF_WFDMA_MCU_DMA0_MD_INT_STA_ADDR                      (WF_WFDMA_MCU_DMA0_BASE + 0x250) // 0250
#define WF_WFDMA_MCU_DMA0_MD_INT_ENA_ADDR                      (WF_WFDMA_MCU_DMA0_BASE + 0x254) // 0254
#define WF_WFDMA_MCU_DMA0_MCU2MD_SW_INT_SET_ADDR               (WF_WFDMA_MCU_DMA0_BASE + 0x258) // 0258
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x25C) // 025C
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x260) // 0260
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x264) // 0264
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x268) // 0268
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x26C) // 026C
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH98_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x270) // 0270
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH1110_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x274) // 0274
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RRO_Q_ADDR               (WF_WFDMA_MCU_DMA0_BASE + 0x27C) // 027C
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_ADDR               (WF_WFDMA_MCU_DMA0_BASE + 0x280) // 0280
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR                      (WF_WFDMA_MCU_DMA0_BASE + 0x284) // 0284
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x288) // 0288
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x298) // 0298
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x29C) // 029C
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR              (WF_WFDMA_MCU_DMA0_BASE + 0x2B0) // 02B0
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR              (WF_WFDMA_MCU_DMA0_BASE + 0x2B4) // 02B4
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR              (WF_WFDMA_MCU_DMA0_BASE + 0x2B8) // 02B8
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x2BC) // 02BC
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x2D0) // 02D0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x2D4) // 02D4
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x2E8) // 02E8
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0x2F0) // 02F0
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0x2F4) // 02F4
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x300) // 0300
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x304) // 0304
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x308) // 0308
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x30c) // 030C
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x310) // 0310
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x314) // 0314
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x318) // 0318
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x31c) // 031C
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x320) // 0320
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x324) // 0324
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x328) // 0328
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x32c) // 032C
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x330) // 0330
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x334) // 0334
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x338) // 0338
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x33c) // 033C
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x340) // 0340
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x344) // 0344
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x348) // 0348
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x34c) // 034C
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x350) // 0350
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x354) // 0354
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x358) // 0358
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x35c) // 035C
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x360) // 0360
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x364) // 0364
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x368) // 0368
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x36c) // 036C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x500) // 0500
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x504) // 0504
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x508) // 0508
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x50c) // 050C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x510) // 0510
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x514) // 0514
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x518) // 0518
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x51c) // 051C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x520) // 0520
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x524) // 0524
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x528) // 0528
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x52C) // 052C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x530) // 0530
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x534) // 0534
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x538) // 0538
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x53c) // 053C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x540) // 0540
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x544) // 0544
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x548) // 0548
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x54c) // 054C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x550) // 0550
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x554) // 0554
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x558) // 0558
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x55c) // 055C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x560) // 0560
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x564) // 0564
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x568) // 0568
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x56c) // 056C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x570) // 0570
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x574) // 0574
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x578) // 0578
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x57c) // 057C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x580) // 0580
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x584) // 0584
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x588) // 0588
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x58c) // 058C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x590) // 0590
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x594) // 0594
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL2_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x598) // 0598
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL3_ADDR            (WF_WFDMA_MCU_DMA0_BASE + 0x59c) // 059C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL0_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x5a0) // 05A0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x5a4) // 05A4
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL2_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x5a8) // 05A8
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL3_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x5ac) // 05AC
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL0_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x5b0) // 05B0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x5b4) // 05B4
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL2_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x5b8) // 05B8
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL3_ADDR           (WF_WFDMA_MCU_DMA0_BASE + 0x5bc) // 05BC
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x600) // 0600
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x604) // 0604
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x608) // 0608
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x60C) // 060C
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x610) // 0610
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x614) // 0614
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x618) // 0618
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x680) // 0680
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x684) // 0684
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x688) // 0688
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x68C) // 068C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x690) // 0690
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x694) // 0694
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x698) // 0698
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x69C) // 069C
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x6A0) // 06A0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0x6A4) // 06A4
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_EXT_CTRL_ADDR        (WF_WFDMA_MCU_DMA0_BASE + 0x6A8) // 06A8
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_EXT_CTRL_ADDR        (WF_WFDMA_MCU_DMA0_BASE + 0x6AC) // 06AC
#define WF_WFDMA_MCU_DMA0_PDA_TAR_ADDR_ADDR                    (WF_WFDMA_MCU_DMA0_BASE + 0x800) // 0800
#define WF_WFDMA_MCU_DMA0_PDA_TAR_LEN_ADDR                     (WF_WFDMA_MCU_DMA0_BASE + 0x804) // 0804
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR                  (WF_WFDMA_MCU_DMA0_BASE + 0x808) // 0808
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR                       (WF_WFDMA_MCU_DMA0_BASE + 0x80C) // 080C
#define WF_WFDMA_MCU_DMA0_PDA_DES_KEY_ADDR                     (WF_WFDMA_MCU_DMA0_BASE + 0x810) // 0810
#define WF_WFDMA_MCU_DMA0_PDA_CRC_VAL_ADDR                     (WF_WFDMA_MCU_DMA0_BASE + 0x814) // 0814
#define WF_WFDMA_MCU_DMA0_PDA_DBG_ADDR                         (WF_WFDMA_MCU_DMA0_BASE + 0x820) // 0820
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA00) // 0A00
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA04) // 0A04
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA08) // 0A08
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA10) // 0A10
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA14) // 0A14
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA18) // 0A18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA20) // 0A20
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA24) // 0A24
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA28) // 0A28
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA30) // 0A30
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA34) // 0A34
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA38) // 0A38
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA40) // 0A40
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA44) // 0A44
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA48) // 0A48
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA50) // 0A50
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA54) // 0A54
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA58) // 0A58
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA60) // 0A60
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA64) // 0A64
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xA68) // 0A68
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC00) // 0C00
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC04) // 0C04
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC08) // 0C08
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC10) // 0C10
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC14) // 0C14
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC18) // 0C18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC20) // 0C20
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC24) // 0C24
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC28) // 0C28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC30) // 0C30
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC34) // 0C34
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC38) // 0C38
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC40) // 0C40
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC44) // 0C44
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC48) // 0C48
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC50) // 0C50
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC54) // 0C54
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC58) // 0C58
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC60) // 0C60
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC64) // 0C64
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC68) // 0C68
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC70) // 0C70
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC74) // 0C74
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC78) // 0C78
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC80) // 0C80
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC84) // 0C84
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC88) // 0C88
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC90) // 0C90
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC94) // 0C94
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR       (WF_WFDMA_MCU_DMA0_BASE + 0xC98) // 0C98
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_ADDR      (WF_WFDMA_MCU_DMA0_BASE + 0xCA0) // 0CA0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_ADDR      (WF_WFDMA_MCU_DMA0_BASE + 0xCA4) // 0CA4
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_ADDR      (WF_WFDMA_MCU_DMA0_BASE + 0xCA8) // 0CA8
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_ADDR      (WF_WFDMA_MCU_DMA0_BASE + 0xCB0) // 0CB0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_ADDR      (WF_WFDMA_MCU_DMA0_BASE + 0xCB4) // 0CB4
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_ADDR      (WF_WFDMA_MCU_DMA0_BASE + 0xCB8) // 0CB8
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xD00) // 0D00
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xD04) // 0D04
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xD10) // 0D10
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xD14) // 0D14
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xD20) // 0D20
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xD24) // 0D24
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xD30) // 0D30
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xD34) // 0D34
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xD40) // 0D40
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xD44) // 0D44
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xD50) // 0D50
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xD54) // 0D54
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xD60) // 0D60
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xD64) // 0D64
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xF00) // 0F00
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xF04) // 0F04
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xF10) // 0F10
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xF14) // 0F14
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xF20) // 0F20
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xF24) // 0F24
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xF30) // 0F30
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xF34) // 0F34
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xF40) // 0F40
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xF44) // 0F44
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xF50) // 0F50
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xF54) // 0F54
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xF60) // 0F60
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xF64) // 0F64
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xF70) // 0F70
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xF74) // 0F74
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xF80) // 0F80
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xF84) // 0F84
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_DMAD_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xF90) // 0F90
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_PKT_MIB_ADDR          (WF_WFDMA_MCU_DMA0_BASE + 0xF94) // 0F94
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_DMAD_MIB_ADDR        (WF_WFDMA_MCU_DMA0_BASE + 0xFA0) // 0FA0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_PKT_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xFA4) // 0FA4
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_DMAD_MIB_ADDR        (WF_WFDMA_MCU_DMA0_BASE + 0xFB0) // 0FB0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_PKT_MIB_ADDR         (WF_WFDMA_MCU_DMA0_BASE + 0xFB4) // 0FB4




/* =====================================================================================

  ---CBTOP_TXDMAD_0 (0x54000000 + 0x000)---

    TX_PAYLOAD_LEN0[31..0]       - (RW) USB/SDIO EP 0 APB2TX payload length

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_0_TX_PAYLOAD_LEN0_ADDR  WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_0_ADDR
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_0_TX_PAYLOAD_LEN0_MASK  0xFFFFFFFF                // TX_PAYLOAD_LEN0[31..0]
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_0_TX_PAYLOAD_LEN0_SHFT  0

/* =====================================================================================

  ---CBTOP_TXDMAD_1 (0x54000000 + 0x004)---

    TX_PAYLOAD_LEN1[31..0]       - (RW) USB/SDIO EP 1 APB2TX payload length

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_1_TX_PAYLOAD_LEN1_ADDR  WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_1_ADDR
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_1_TX_PAYLOAD_LEN1_MASK  0xFFFFFFFF                // TX_PAYLOAD_LEN1[31..0]
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_1_TX_PAYLOAD_LEN1_SHFT  0

/* =====================================================================================

  ---CBTOP_TXDMAD_2 (0x54000000 + 0x008)---

    TX_PAYLOAD_LEN2[31..0]       - (RW) USB/SDIO EP 2 APB2TX payload length

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_2_TX_PAYLOAD_LEN2_ADDR  WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_2_ADDR
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_2_TX_PAYLOAD_LEN2_MASK  0xFFFFFFFF                // TX_PAYLOAD_LEN2[31..0]
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_2_TX_PAYLOAD_LEN2_SHFT  0

/* =====================================================================================

  ---CBTOP_TXDMAD_3 (0x54000000 + 0x00C)---

    TX_PAYLOAD_LEN3[31..0]       - (RW) USB/SDIO EP 3 APB2TX payload length

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_3_TX_PAYLOAD_LEN3_ADDR  WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_3_ADDR
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_3_TX_PAYLOAD_LEN3_MASK  0xFFFFFFFF                // TX_PAYLOAD_LEN3[31..0]
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_3_TX_PAYLOAD_LEN3_SHFT  0

/* =====================================================================================

  ---CBTOP_TXDMAD_4 (0x54000000 + 0x010)---

    TX_PAYLOAD_LEN4[31..0]       - (RW) USB/SDIO EP 4 APB2TX payload length

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_4_TX_PAYLOAD_LEN4_ADDR  WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_4_ADDR
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_4_TX_PAYLOAD_LEN4_MASK  0xFFFFFFFF                // TX_PAYLOAD_LEN4[31..0]
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_4_TX_PAYLOAD_LEN4_SHFT  0

/* =====================================================================================

  ---CBTOP_TXDMAD_5 (0x54000000 + 0x014)---

    TX_PAYLOAD_LEN5[31..0]       - (RW) USB/SDIO EP 5 APB2TX payload length

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_5_TX_PAYLOAD_LEN5_ADDR  WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_5_ADDR
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_5_TX_PAYLOAD_LEN5_MASK  0xFFFFFFFF                // TX_PAYLOAD_LEN5[31..0]
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_5_TX_PAYLOAD_LEN5_SHFT  0

/* =====================================================================================

  ---CBTOP_TXDMAD_6 (0x54000000 + 0x018)---

    TX_PAYLOAD_LEN6[31..0]       - (RW) USB/SDIO EP 6 APB2TX payload length

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_6_TX_PAYLOAD_LEN6_ADDR  WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_6_ADDR
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_6_TX_PAYLOAD_LEN6_MASK  0xFFFFFFFF                // TX_PAYLOAD_LEN6[31..0]
#define WF_WFDMA_MCU_DMA0_CBTOP_TXDMAD_6_TX_PAYLOAD_LEN6_SHFT  0

/* =====================================================================================

  ---TX_DMAD_RNG_START (0x54000000 + 0x0B0)---

    tx_dmad_rng_start[31..0]     - (RW) TX DMAD address range start [31:0]

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_START_tx_dmad_rng_start_ADDR WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_START_ADDR
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_START_tx_dmad_rng_start_MASK 0xFFFFFFFF                // tx_dmad_rng_start[31..0]
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_START_tx_dmad_rng_start_SHFT 0

/* =====================================================================================

  ---TX_DMAD_RNG_END (0x54000000 + 0x0B8)---

    tx_dmad_rng_end[31..0]       - (RW) TX DMAD address range end [31:0]

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_END_tx_dmad_rng_end_ADDR WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_END_ADDR
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_END_tx_dmad_rng_end_MASK 0xFFFFFFFF                // tx_dmad_rng_end[31..0]
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_END_tx_dmad_rng_end_SHFT 0

/* =====================================================================================

  ---RX_DMAD_RNG_START (0x54000000 + 0x0C0)---

    rx_dmad_rng_start[31..0]     - (RW) RX DMAD address range start [31:0]

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_START_rx_dmad_rng_start_ADDR WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_START_ADDR
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_START_rx_dmad_rng_start_MASK 0xFFFFFFFF                // rx_dmad_rng_start[31..0]
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_START_rx_dmad_rng_start_SHFT 0

/* =====================================================================================

  ---RX_DMAD_RNG_END (0x54000000 + 0x0C8)---

    rx_dmad_rng_end[31..0]       - (RW) RX DMAD address range end [31:0]

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_END_rx_dmad_rng_end_ADDR WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_END_ADDR
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_END_rx_dmad_rng_end_MASK 0xFFFFFFFF                // rx_dmad_rng_end[31..0]
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_END_rx_dmad_rng_end_SHFT 0

/* =====================================================================================

  ---TX_PLD_RNG_START (0x54000000 + 0x0D0)---

    tx_pld_rng_start[31..0]      - (RW) TX PLD address range start [31:0]

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_START_tx_pld_rng_start_ADDR WF_WFDMA_MCU_DMA0_TX_PLD_RNG_START_ADDR
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_START_tx_pld_rng_start_MASK 0xFFFFFFFF                // tx_pld_rng_start[31..0]
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_START_tx_pld_rng_start_SHFT 0

/* =====================================================================================

  ---TX_PLD_RNG_END (0x54000000 + 0x0D8)---

    tx_pld_rng_end[31..0]        - (RW) TX PLD address range end [31:0]

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_END_tx_pld_rng_end_ADDR   WF_WFDMA_MCU_DMA0_TX_PLD_RNG_END_ADDR
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_END_tx_pld_rng_end_MASK   0xFFFFFFFF                // tx_pld_rng_end[31..0]
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_END_tx_pld_rng_end_SHFT   0

/* =====================================================================================

  ---RX_PLD_RNG_START (0x54000000 + 0x0E0)---

    rx_pld_rng_start[31..0]      - (RW) RX PLD address range start [31:0]

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_START_rx_pld_rng_start_ADDR WF_WFDMA_MCU_DMA0_RX_PLD_RNG_START_ADDR
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_START_rx_pld_rng_start_MASK 0xFFFFFFFF                // rx_pld_rng_start[31..0]
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_START_rx_pld_rng_start_SHFT 0

/* =====================================================================================

  ---RX_PLD_RNG_END (0x54000000 + 0x0E8)---

    rx_pld_rng_end[31..0]        - (RW) RX PLD address range end [31:0]

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_END_rx_pld_rng_end_ADDR   WF_WFDMA_MCU_DMA0_RX_PLD_RNG_END_ADDR
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_END_rx_pld_rng_end_MASK   0xFFFFFFFF                // rx_pld_rng_end[31..0]
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_END_rx_pld_rng_end_SHFT   0

/* =====================================================================================

  ---CONN_HIF_RST (0x54000000 + 0x100)---

    RESERVED0[3..0]              - (RO) Reserved bits
    conn_hif_logic_rst_n[4]      - (RW) This conn_hif_logic_rst_n would reset wpdma logic partial control register, include Tx/Rx ring control.
                                     Also, conn_hif_logic_rst_n would reset wifi data path, include tx fifo, rx fifo, r2x_bridge, axi_mux and other other asynchronous bridge.
                                     (Note : conn_hif_logic_rst_n would not reset hif_dmashdl logic)
    dmashdl_all_rst_n[5]         - (RW) This dmashdl_all_rst_n would reset hif_dmashdl_top, include logic and control register.
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_dmashdl_all_rst_n_ADDR  WF_WFDMA_MCU_DMA0_CONN_HIF_RST_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_dmashdl_all_rst_n_MASK  0x00000020                // dmashdl_all_rst_n[5]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_dmashdl_all_rst_n_SHFT  5
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_conn_hif_logic_rst_n_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_RST_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_conn_hif_logic_rst_n_MASK 0x00000010                // conn_hif_logic_rst_n[4]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_conn_hif_logic_rst_n_SHFT 4

/* =====================================================================================

  ---HOST2MCU_SW_INT_SET (0x54000000 + 0X108)---

    host2mcu_sw_int_0_set[0]     - (WO) Driver set [0x1840_2108] bit[0] to generate MCU interrupt and 0x5400_0110[0] will be set to 1.
    host2mcu_sw_int_1_set[1]     - (WO) Driver set [0x1840_2108] bit[1] to generate MCU interrupt and 0x5400_0110[1] will be set to 1.
    host2mcu_sw_int_2_set[2]     - (WO) Driver set [0x1840_2108] bit[2] to generate MCU interrupt and 0x5400_0110[2] will be set to 1.
    host2mcu_sw_int_3_set[3]     - (WO) Driver set [0x1840_2108] bit[3] to generate MCU interrupt and 0x5400_0110[3] will be set to 1.
    host2mcu_sw_int_4_set[4]     - (WO) Driver set [0x1840_2108] bit[4] to generate MCU interrupt and 0x5400_0110[4] will be set to 1.
    host2mcu_sw_int_5_set[5]     - (WO) Driver set [0x1840_2108] bit[5] to generate MCU interrupt and 0x5400_0110[5] will be set to 1.
    host2mcu_sw_int_6_set[6]     - (WO) Driver set [0x1840_2108] bit[6] to generate MCU interrupt and 0x5400_0110[6] will be set to 1.
    host2mcu_sw_int_7_set[7]     - (WO) Driver set [0x1840_2108] bit[7] to generate MCU interrupt and 0x5400_0110[7] will be set to 1.
    host2mcu_sw_int_8_set[8]     - (WO) Driver set [0x1840_2108] bit[8] to generate MCU interrupt and 0x5400_0110[8] will be set to 1.
    host2mcu_sw_int_9_set[9]     - (WO) Driver set [0x1840_2108] bit[9] to generate MCU interrupt and 0x5400_0110[9] will be set to 1.
    host2mcu_sw_int_10_set[10]   - (WO) Driver set [0x1840_2108] bit[10] to generate MCU interrupt and 0x5400_0110[10] will be set to 1.
    host2mcu_sw_int_11_set[11]   - (WO) Driver set [0x1840_2108] bit[11] to generate MCU interrupt and 0x5400_0110[11] will be set to 1.
    host2mcu_sw_int_12_set[12]   - (WO) Driver set [0x1840_2108] bit[12] to generate MCU interrupt and 0x5400_0110[12] will be set to 1.
    host2mcu_sw_int_13_set[13]   - (WO) Driver set [0x1840_2108] bit[13] to generate MCU interrupt and 0x5400_0110[13] will be set to 1.
    host2mcu_sw_int_14_set[14]   - (WO) Driver set [0x1840_2108] bit[14] to generate MCU interrupt and 0x5400_0110[14] will be set to 1.
    host2mcu_sw_int_15_set[15]   - (WO) Driver set [0x1840_2108] bit[15] to generate MCU interrupt and 0x5400_0110[15] will be set to 1.
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_15_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_15_set_MASK 0x00008000                // host2mcu_sw_int_15_set[15]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_15_set_SHFT 15
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_14_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_14_set_MASK 0x00004000                // host2mcu_sw_int_14_set[14]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_14_set_SHFT 14
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_13_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_13_set_MASK 0x00002000                // host2mcu_sw_int_13_set[13]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_13_set_SHFT 13
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_12_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_12_set_MASK 0x00001000                // host2mcu_sw_int_12_set[12]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_12_set_SHFT 12
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_11_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_11_set_MASK 0x00000800                // host2mcu_sw_int_11_set[11]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_11_set_SHFT 11
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_10_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_10_set_MASK 0x00000400                // host2mcu_sw_int_10_set[10]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_10_set_SHFT 10
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_9_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_9_set_MASK 0x00000200                // host2mcu_sw_int_9_set[9]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_9_set_SHFT 9
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_8_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_8_set_MASK 0x00000100                // host2mcu_sw_int_8_set[8]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_8_set_SHFT 8
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_MASK 0x00000080                // host2mcu_sw_int_7_set[7]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_SHFT 7
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_MASK 0x00000040                // host2mcu_sw_int_6_set[6]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_SHFT 6
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_MASK 0x00000020                // host2mcu_sw_int_5_set[5]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_SHFT 5
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_MASK 0x00000010                // host2mcu_sw_int_4_set[4]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_SHFT 4
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_MASK 0x00000008                // host2mcu_sw_int_3_set[3]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_SHFT 3
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_MASK 0x00000004                // host2mcu_sw_int_2_set[2]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_SHFT 2
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_MASK 0x00000002                // host2mcu_sw_int_1_set[1]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_SHFT 1
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_ADDR WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_MASK 0x00000001                // host2mcu_sw_int_0_set[0]
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_SHFT 0

/* =====================================================================================

  ---MCU2HOST_SW_INT_SET (0x54000000 + 0x10C)---

    mcu2host_sw_int_set_0[0]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[0] to check interrupt status
    mcu2host_sw_int_set_1[1]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[1] to check interrupt status
    mcu2host_sw_int_set_2[2]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[2] to check interrupt status
    mcu2host_sw_int_set_3[3]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[3] to check interrupt status
    mcu2host_sw_int_set_4[4]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[4] to check interrupt status
    mcu2host_sw_int_set_5[5]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[5] to check interrupt status
    mcu2host_sw_int_set_6[6]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[6] to check interrupt status
    mcu2host_sw_int_set_7[7]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[7] to check interrupt status
    mcu2host_sw_int_set_8[8]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[0] to check interrupt status
    mcu2host_sw_int_set_9[9]     - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[1] to check interrupt status
    mcu2host_sw_int_set_10[10]   - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[2] to check interrupt status
    mcu2host_sw_int_set_11[11]   - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[3] to check interrupt status
    mcu2host_sw_int_set_12[12]   - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[4] to check interrupt status
    mcu2host_sw_int_set_13[13]   - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[5] to check interrupt status
    mcu2host_sw_int_set_14[14]   - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[6] to check interrupt status
    mcu2host_sw_int_set_15[15]   - (WO) Internal CPU writes this register will trigger MCU2HOST software interrupt  interrupt to host.
                                     Host could read [0x0_41F0] bit[7] to check interrupt status
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_MASK 0x00008000                // mcu2host_sw_int_set_15[15]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_SHFT 15
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_MASK 0x00004000                // mcu2host_sw_int_set_14[14]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_SHFT 14
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_MASK 0x00002000                // mcu2host_sw_int_set_13[13]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_SHFT 13
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_MASK 0x00001000                // mcu2host_sw_int_set_12[12]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_SHFT 12
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_MASK 0x00000800                // mcu2host_sw_int_set_11[11]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_SHFT 11
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_MASK 0x00000400                // mcu2host_sw_int_set_10[10]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_SHFT 10
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_MASK 0x00000200                // mcu2host_sw_int_set_9[9]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_SHFT 9
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_MASK 0x00000100                // mcu2host_sw_int_set_8[8]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_SHFT 8
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_MASK 0x00000080                // mcu2host_sw_int_set_7[7]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_SHFT 7
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_MASK 0x00000040                // mcu2host_sw_int_set_6[6]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_SHFT 6
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_MASK 0x00000020                // mcu2host_sw_int_set_5[5]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_SHFT 5
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_MASK 0x00000010                // mcu2host_sw_int_set_4[4]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_SHFT 4
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_MASK 0x00000008                // mcu2host_sw_int_set_3[3]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_SHFT 3
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_MASK 0x00000004                // mcu2host_sw_int_set_2[2]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_SHFT 2
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_MASK 0x00000002                // mcu2host_sw_int_set_1[1]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_SHFT 1
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_MASK 0x00000001                // mcu2host_sw_int_set_0[0]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_SHFT 0

/* =====================================================================================

  ---MCU_INT_STA (0x54000000 + 0X110)---

    host2mcu_sw_int_sts[15..0]   - (W1C) MCU interrupt status, write 1 to clear the interrupt
    wpdma_tx_timeout_int_sts[16] - (W1C) WPDMA TX dma timeout interrupt stauts, write 1 to clear the interrupt
    wpdma_rx_timeout_int_sts[17] - (W1C) WPDMA RX dma timeout interrupt stauts, write 1 to clear the interrupt
    wifi_txfifo0_wr_ovf_int_sts[18] - (W1C) conn_hif txfifo erorr detec interruptt. It indicate tx-fifo memory write overflow.
    wifi_txfifo1_wr_ovf_int_sts[19] - (W1C) conn_hif txfifo erorr detec interruptt. It indicate tx-fifo memory write overflow.
    wifi_rxfifo_wr_ovf_int_sts[20] - (W1C) conn_hif rxfifo erorr detect interrupt. It indicate rx-fifo memory write overflow. (rx from mac)
    wpdma_tx_dmad_mem_range_err_mcu_int_sts[21] - (W1C) WPDMA tx dma descriptor memory range error detection mcu interrupt status
                                     When user setup WPDMA_TX_DMAD_RNG (not equal to zero), design would check tx_dmad address. If address range not correct, it would alarm memory range error interrupt
    wpdma_rx_dmad_mem_range_err_mcu_int_sts[22] - (W1C) WPDMA rx dma descriptor memory range error detection mcu interrupt status
                                     When user setup WPDMA_RX_DMAD_RNG (not equal to zero), design would check rx_dmad address. If address range not correct, it would alarm memory range error interrupt
    wpdma_tx_payload_mem_range_err_mcu_int_sts[23] - (W1C) WPDMA tx payload memory range error detection mcu interrupt status
                                     When user setup WPDMA_TX_PLD_RNG (not equal to zero), design would check tx_dma payload address. If address range not correct, it would alarm memory range error interrupt
    wpdma_rx_payload_mem_range_err_mcu_int_sts[24] - (W1C) WPDMA rx payload memory range error detection mcu interrupt status
                                     When user setup WPDMA_RX_PLD_RNG (not equal to zero), design would check rx_dma payload address. If address range not correct, it would alarm memory range error interrupt
    wifi_rxfifo1_wr_ovf_int_sts[25] - (W1C) conn_hif rxfifo1 erorr detect interrupt. It indicate rx-fifo memory write overflow. (rx from other dma)
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_rxfifo1_wr_ovf_int_sts_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_rxfifo1_wr_ovf_int_sts_MASK 0x02000000                // wifi_rxfifo1_wr_ovf_int_sts[25]
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_rxfifo1_wr_ovf_int_sts_SHFT 25
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_MASK 0x01000000                // wpdma_rx_payload_mem_range_err_mcu_int_sts[24]
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_SHFT 24
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_MASK 0x00800000                // wpdma_tx_payload_mem_range_err_mcu_int_sts[23]
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_SHFT 23
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_MASK 0x00400000                // wpdma_rx_dmad_mem_range_err_mcu_int_sts[22]
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_SHFT 22
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_MASK 0x00200000                // wpdma_tx_dmad_mem_range_err_mcu_int_sts[21]
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_SHFT 21
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_MASK 0x00100000                // wifi_rxfifo_wr_ovf_int_sts[20]
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_SHFT 20
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_MASK 0x00080000                // wifi_txfifo1_wr_ovf_int_sts[19]
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_SHFT 19
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_MASK 0x00040000                // wifi_txfifo0_wr_ovf_int_sts[18]
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_SHFT 18
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_timeout_int_sts_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_timeout_int_sts_MASK 0x00020000                // wpdma_rx_timeout_int_sts[17]
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_timeout_int_sts_SHFT 17
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_timeout_int_sts_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_timeout_int_sts_MASK 0x00010000                // wpdma_tx_timeout_int_sts[16]
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_timeout_int_sts_SHFT 16
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_host2mcu_sw_int_sts_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_host2mcu_sw_int_sts_MASK 0x0000FFFF                // host2mcu_sw_int_sts[15..0]
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_host2mcu_sw_int_sts_SHFT 0

/* =====================================================================================

  ---MCU_INT_ENA (0x54000000 + 0X114)---

    host2mcu_sw_int_ena[15..0]   - (RW) host2mcu interrupt enable
    wpdma_tx_dma_timeout_int_ena[16] - (RW) WPDMA TX error detection interrupt enable
    wpdma_rx_dma_timeout_int_ena[17] - (RW) WPDMA RX error detection interrupt enable
    wifi_txfifo0_wr_ovf_int_ena[18] - (RW) conn_hif txfifo erorr detect interrupt enable.
    wifi_txfifo1_wr_ovf_int_ena[19] - (RW) conn_hif txfifo erorr detect interrupt enable.
    wifi_rxfifo_wr_ovf_int_ena[20] - (RW) conn_hif rxfifo erorr detect interrupt enable.
    wpdma_tx_dmad_mem_range_err_mcu_int_ena[21] - (RW) WPDMA tx dma descriptor memory range error detection interrupt enable
    wpdma_rx_dmad_mem_range_err_mcu_int_ena[22] - (RW) WPDMA rx dma descriptor memory range error detection interrupt enable
    wpdma_tx_payload_mem_range_err_mcu_int_ena[23] - (RW) WPDMA tx payload memory range error detection interrupt enable
    wpdma_rx_payload_mem_range_err_mcu_int_ena[24] - (RW) WPDMA rx payload memory range error detection interrupt enable
    wifi_rxfifo1_wr_ovf_int_ena[25] - (RW) conn_hif rxfifo1 erorr detect interrupt enable.
    RESERVED26[31..26]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_rxfifo1_wr_ovf_int_ena_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_rxfifo1_wr_ovf_int_ena_MASK 0x02000000                // wifi_rxfifo1_wr_ovf_int_ena[25]
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_rxfifo1_wr_ovf_int_ena_SHFT 25
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_MASK 0x01000000                // wpdma_rx_payload_mem_range_err_mcu_int_ena[24]
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_SHFT 24
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_MASK 0x00800000                // wpdma_tx_payload_mem_range_err_mcu_int_ena[23]
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_SHFT 23
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_MASK 0x00400000                // wpdma_rx_dmad_mem_range_err_mcu_int_ena[22]
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_SHFT 22
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_MASK 0x00200000                // wpdma_tx_dmad_mem_range_err_mcu_int_ena[21]
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_SHFT 21
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_MASK 0x00100000                // wifi_rxfifo_wr_ovf_int_ena[20]
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_SHFT 20
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_MASK 0x00080000                // wifi_txfifo1_wr_ovf_int_ena[19]
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_SHFT 19
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_MASK 0x00040000                // wifi_txfifo0_wr_ovf_int_ena[18]
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_SHFT 18
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_MASK 0x00020000                // wpdma_rx_dma_timeout_int_ena[17]
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_SHFT 17
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_MASK 0x00010000                // wpdma_tx_dma_timeout_int_ena[16]
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_SHFT 16
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_host2mcu_sw_int_ena_ADDR WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_host2mcu_sw_int_ena_MASK 0x0000FFFF                // host2mcu_sw_int_ena[15..0]
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_host2mcu_sw_int_ena_SHFT 0

/* =====================================================================================

  ---HOST_INT_STA_EXT (0x54000000 + 0x118)---

    RESERVED0[7..0]              - (RO) Reserved bits
    rx_done_int_sts_8[8]         - (W1C) RX Queue#8 packet receive interrupt 
                                     Write 1 to clear the interrupt 
                                     Read to get the raw interrupt status
    rx_done_int_sts_9[9]         - (W1C) RX Queue#9 packet receive interrupt 
                                     Write 1 to clear the interrupt 
                                     Read to get the raw interrupt status
    rx_done_int_sts_10[10]       - (W1C) RX Queue#10 packet receive interrupt 
                                     Write 1 to clear the interrupt 
                                     Read to get the raw interrupt status
    rx_done_int_sts_11[11]       - (W1C) RX Queue#11 packet receive interrupt
                                     Write 1 to clear the interrupt 
                                     Read to get the raw interrupt status
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_11_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_11_MASK 0x00000800                // rx_done_int_sts_11[11]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_11_SHFT 11
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_10_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_10_MASK 0x00000400                // rx_done_int_sts_10[10]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_10_SHFT 10
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_9_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_9_MASK 0x00000200                // rx_done_int_sts_9[9]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_9_SHFT 9
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_8_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_8_MASK 0x00000100                // rx_done_int_sts_8[8]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_EXT_rx_done_int_sts_8_SHFT 8

/* =====================================================================================

  ---HOST_INT_ENA_EXT (0x54000000 + 0x11C)---

    RESERVED0[7..0]              - (RO) Reserved bits
    HOST_RX_DONE_INT_ENA8[8]     - (RW) RX Queue#8 packet receive interrupt
    HOST_RX_DONE_INT_ENA9[9]     - (RW) RX Queue#9 packet receive interrupt
    HOST_RX_DONE_INT_ENA10[10]   - (RW) RX Queue#10 packet receive interrupt
    HOST_RX_DONE_INT_ENA11[11]   - (RW) RX Queue#11 packet receive interrupt
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA11_MASK 0x00000800                // HOST_RX_DONE_INT_ENA11[11]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA11_SHFT 11
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA10_MASK 0x00000400                // HOST_RX_DONE_INT_ENA10[10]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA10_SHFT 10
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA9_MASK 0x00000200                // HOST_RX_DONE_INT_ENA9[9]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA9_SHFT 9
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA8_MASK 0x00000100                // HOST_RX_DONE_INT_ENA8[8]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_EXT_HOST_RX_DONE_INT_ENA8_SHFT 8

/* =====================================================================================

  ---CONN_HIF_DUMMY (0x54000000 + 0x120)---

    CONN_HIF_DUMMY[31..0]        - (RW) Reserved CR, SE will use it for pcie calibration!

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DUMMY_CONN_HIF_DUMMY_ADDR   WF_WFDMA_MCU_DMA0_CONN_HIF_DUMMY_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DUMMY_CONN_HIF_DUMMY_MASK   0xFFFFFFFF                // CONN_HIF_DUMMY[31..0]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DUMMY_CONN_HIF_DUMMY_SHFT   0

/* =====================================================================================

  ---WPDMA_DBG_IDX (0x54000000 + 0x124)---

    PDMA_DBG_IDX[7..0]           - (RW) PDMA debug index
    PDMA_DBG_Enable[8]           - (RW) PDMA Debug Enable
                                     0: PDMA_DBG_port would has no function
                                     1 : PDMA DBG_IDX select PDMA debug flag index
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_PDMA_DBG_Enable_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_PDMA_DBG_Enable_MASK   0x00000100                // PDMA_DBG_Enable[8]
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_PDMA_DBG_Enable_SHFT   8
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_PDMA_DBG_IDX_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_PDMA_DBG_IDX_MASK      0x000000FF                // PDMA_DBG_IDX[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_PDMA_DBG_IDX_SHFT      0

/* =====================================================================================

  ---WPDMA_DBG_PROBE (0x54000000 + 0x128)---

    PDMA_DBG_PROBE[31..0]        - (RO) PDMA Debug probe read

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_DBG_PROBE_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_MASK  0xFFFFFFFF                // PDMA_DBG_PROBE[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_SHFT  0

/* =====================================================================================

  ---CONN_HIF_DBG_IDX (0x54000000 + 0x12C)---

    conn_hif_dbg_byt0_sel[2..0]  - (RW) conn_hif_dbg_byt0_sel : Select conn_hif_dbg[7:0] from "pdma_dbg"/"hif_dmashdl_top"
    conn_hif_dbg_byt1_sel[5..3]  - (RW) conn_hif_dbg_byt1_sel : Select conn_hif_dbg[15:8] from "pdma_dbg"/"hif_dmashdl_top"
    conn_hif_dbg_byt2_sel[8..6]  - (RW) conn_hif_dbg_byt2_sel : Select conn_hif_dbg[23:16] from "pdma_dbg"/"hif_dmashdl_top"
    conn_hif_dbg_byt3_sel[11..9] - (RW) conn_hif_dbg_byt3_sel : Select conn_hif_dbg[31:24] from "pdma_dbg"/"hif_dmashdl_top"
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_MASK 0x00000E00                // conn_hif_dbg_byt3_sel[11..9]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_SHFT 9
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_MASK 0x000001C0                // conn_hif_dbg_byt2_sel[8..6]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_SHFT 6
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_MASK 0x00000038                // conn_hif_dbg_byt1_sel[5..3]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_SHFT 3
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_MASK 0x00000007                // conn_hif_dbg_byt0_sel[2..0]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_SHFT 0

/* =====================================================================================

  ---CONN_HIF_DBG_PROBE (0x54000000 + 0x130)---

    conn_hif_dbg_probe[31..0]    - (RO) conn_hif_dbg_probe read

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_PROBE_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_MASK 0xFFFFFFFF                // conn_hif_dbg_probe[31..0]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_SHFT 0

/* =====================================================================================

  ---CONN_HIF_DMASHDL_DBG_PROBE (0x54000000 + 0x134)---

    DMASHDL_DBG_PROBE[15..0]     - (RO) conn_hif_dmashdl_dbg_probe read
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_MASK 0x0000FFFF                // DMASHDL_DBG_PROBE[15..0]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_SHFT 0

/* =====================================================================================

  ---CONN_HIF_BUSY_STATUS (0x54000000 + 0x138)---

    conn_hif_txfifo0_busy[0]     - (RO) conn_hif txfifo0 busy status (to MAC TXD)
                                     0 : txfifo empty
                                     1 : txfifo non empty
    conn_hif_txfifo1_busy[1]     - (RO) conn_hif txfifo1 busy status (to DMA)
                                     0 : txfifo empty
                                     1 : txfifo non empty
    conn_hif_rxfifo0_busy[2]     - (RO) conn_hif rxfifo0 busy status (from MAC)
                                     0 : rxfifo empty
                                     1 : rxfifo non empty
    conn_hif_rxfifo1_busy[3]     - (RO) conn_hif rxfifo1 busy status (from DMA P0)
                                     0 : rxfifo empty
                                     1 : rxfifo non empty
    conn_hif_txfifo2_busy[4]     - (RO) conn_hif txfifo2 busy status (to MAC TXP0)
                                     0 : txfifo empty
                                     1 : txfifo non empty
    conn_hif_txfifo3_busy[5]     - (RO) conn_hif txfifo3 busy status (to MAC TXP1)
                                     0 : txfifo empty
                                     1 : txfifo non empty
    conn_hif_rxfifo2_busy[6]     - (RO) conn_hif rxfifo2 busy status (from DMA P1)
                                     0 : rxfifo empty
                                     1 : rxfifo non empty
    conn_hif_txfifo4_busy[7]     - (RO) conn_hif txfifo4 busy status (to MAC TXP2)
                                     0 : txfifo empty
                                     1 : txfifo non empty
    RESERVED[30..8]              - (RO) Reserved CR
    conn_hif_busy[31]            - (RO) Over all conn_hif busy status, it was busy summation of bit[6] ~ bit[0] status

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_busy_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_busy_MASK 0x80000000                // conn_hif_busy[31]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_busy_SHFT 31
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo4_busy_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo4_busy_MASK 0x00000080                // conn_hif_txfifo4_busy[7]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo4_busy_SHFT 7
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo2_busy_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo2_busy_MASK 0x00000040                // conn_hif_rxfifo2_busy[6]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo2_busy_SHFT 6
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo3_busy_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo3_busy_MASK 0x00000020                // conn_hif_txfifo3_busy[5]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo3_busy_SHFT 5
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo2_busy_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo2_busy_MASK 0x00000010                // conn_hif_txfifo2_busy[4]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo2_busy_SHFT 4
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo1_busy_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo1_busy_MASK 0x00000008                // conn_hif_rxfifo1_busy[3]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo1_busy_SHFT 3
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo0_busy_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo0_busy_MASK 0x00000004                // conn_hif_rxfifo0_busy[2]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo0_busy_SHFT 2
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_MASK 0x00000002                // conn_hif_txfifo1_busy[1]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_SHFT 1
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_MASK 0x00000001                // conn_hif_txfifo0_busy[0]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_SHFT 0

/* =====================================================================================

  ---CONN_HIF_BUSY_ENA (0x54000000 + 0x13c)---

    conn_hif_txfifo0_busy_enable[0] - (RW) busy enable control
                                     0: ignore busy status
                                     1: conn_hif_busy would tack care busy status
    conn_hif_txfifo1_busy_enable[1] - (RW) busy enable control
                                     0: ignore busy status
                                     1: conn_hif_busy would tack care busy status
    conn_hif_rxfifo0_busy_enable[2] - (RW) busy enable control
                                     0: ignore busy status
                                     1: conn_hif_busy would tack care busy status
    conn_hif_rxfifo1_busy_enable[3] - (RW) busy enable control
                                     0: ignore busy status
                                     1: conn_hif_busy would tack care busy status
    conn_hif_rxfifo2_busy_enable[4] - (RW) busy enable control
                                     0: ignore busy status
                                     1: conn_hif_busy would tack care busy status
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo2_busy_enable_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo2_busy_enable_MASK 0x00000010                // conn_hif_rxfifo2_busy_enable[4]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo2_busy_enable_SHFT 4
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo1_busy_enable_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo1_busy_enable_MASK 0x00000008                // conn_hif_rxfifo1_busy_enable[3]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo1_busy_enable_SHFT 3
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo0_busy_enable_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo0_busy_enable_MASK 0x00000004                // conn_hif_rxfifo0_busy_enable[2]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo0_busy_enable_SHFT 2
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_MASK 0x00000002                // conn_hif_txfifo1_busy_enable[1]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_SHFT 1
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_MASK 0x00000001                // conn_hif_txfifo0_busy_enable[0]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_SHFT 0

/* =====================================================================================

  ---CONN_HIF_FIFO_TEST_MOD (0x54000000 + 0x140)---

    csr_wfdma_loopback_en[0]     - (RW) conn_hif fifo loopback enable
                                     NOTICE : when loopback,  OMIT_TX_INFO and  OMIT_RX_INFO sould be both set to 1'b1
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_ADDR WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_MASK 0x00000001                // csr_wfdma_loopback_en[0]
#define WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_SHFT 0

/* =====================================================================================

  ---WPDMA2HOST_ERR_INT_STA (0x54000000 + 0x1E8)---

    wpdma_tx_timeout_int_sts[0]  - (W1C) WPDMA TX error detection interrupt stauts, write 1 to clear the interrupt
    wpdma_rx_timeout_int_sts[1]  - (W1C) WPDMA RX error detection interrupt stauts, write 1 to clear the interrupt
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_ADDR WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_MASK 0x00000002                // wpdma_rx_timeout_int_sts[1]
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_SHFT 1
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_ADDR WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_MASK 0x00000001                // wpdma_tx_timeout_int_sts[0]
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_SHFT 0

/* =====================================================================================

  ---WPDMA2HOST_ERR_INT_ENA (0x54000000 + 0x1EC)---

    wpdma_rx_timeout_int_ena[0]  - (RW) WPDMA TX error detection interrupt enable
    wpdma_tx_timeout_int_ena[1]  - (RW) WPDMA RX error detection interrupt enable
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_ADDR WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_MASK 0x00000002                // wpdma_tx_timeout_int_ena[1]
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_SHFT 1
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_ADDR WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_MASK 0x00000001                // wpdma_rx_timeout_int_ena[0]
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_SHFT 0

/* =====================================================================================

  ---MCU2HOST_SW_INT_STA (0x54000000 + 0x1F0)---

    mcu2host_sw_int_0[0]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_1[1]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_2[2]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_3[3]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_4[4]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_5[5]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_6[6]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_7[7]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_8[8]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_9[9]         - (W1C) mcu2host interrupt status
    mcu2host_sw_int_10[10]       - (W1C) mcu2host interrupt status
    mcu2host_sw_int_11[11]       - (W1C) mcu2host interrupt status
    mcu2host_sw_int_12[12]       - (W1C) mcu2host interrupt status
    mcu2host_sw_int_13[13]       - (W1C) mcu2host interrupt status
    mcu2host_sw_int_14[14]       - (W1C) mcu2host interrupt status
    mcu2host_sw_int_15[15]       - (W1C) mcu2host interrupt status
    RESERVED16[29..16]           - (RO) Reserved bits
    mcu2host_wmcpu_wdt[30]       - (RO) WMCPU WDT interrupt to host
    mcu2host_wacpu_wdt[31]       - (RO) WACPU WDT interrupt to host

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_MASK 0x80000000                // mcu2host_wacpu_wdt[31]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wacpu_wdt_SHFT 31
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_MASK 0x40000000                // mcu2host_wmcpu_wdt[30]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_wmcpu_wdt_SHFT 30
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_MASK 0x00008000                // mcu2host_sw_int_15[15]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_SHFT 15
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_MASK 0x00004000                // mcu2host_sw_int_14[14]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_SHFT 14
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_MASK 0x00002000                // mcu2host_sw_int_13[13]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_SHFT 13
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_MASK 0x00001000                // mcu2host_sw_int_12[12]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_SHFT 12
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_MASK 0x00000800                // mcu2host_sw_int_11[11]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_SHFT 11
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_MASK 0x00000400                // mcu2host_sw_int_10[10]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_SHFT 10
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_MASK 0x00000200                // mcu2host_sw_int_9[9]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_SHFT 9
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_MASK 0x00000100                // mcu2host_sw_int_8[8]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_SHFT 8
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_MASK 0x00000080                // mcu2host_sw_int_7[7]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_SHFT 7
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_MASK 0x00000040                // mcu2host_sw_int_6[6]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_SHFT 6
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_MASK 0x00000020                // mcu2host_sw_int_5[5]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_SHFT 5
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_MASK 0x00000010                // mcu2host_sw_int_4[4]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_SHFT 4
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_MASK 0x00000008                // mcu2host_sw_int_3[3]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_SHFT 3
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_MASK 0x00000004                // mcu2host_sw_int_2[2]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_SHFT 2
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_MASK 0x00000002                // mcu2host_sw_int_1[1]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_SHFT 1
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_MASK 0x00000001                // mcu2host_sw_int_0[0]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_SHFT 0

/* =====================================================================================

  ---MCU2HOST_SW_INT_ENA (0x54000000 + 0x1F4)---

    mcu2host_int_ena_0[0]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_1[1]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_2[2]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_3[3]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_4[4]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_5[5]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_6[6]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_7[7]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_8[8]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_9[9]        - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_10[10]      - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_11[11]      - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_12[12]      - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_13[13]      - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_14[14]      - (RW) MCU2HOST software interrupt  interrupt enable
    mcu2host_int_ena_15[15]      - (RW) MCU2HOST software interrupt  interrupt enable
    RESERVED16[29..16]           - (RO) Reserved bits
    mcu2host_wmcpu_wdt[30]       - (RW) WMCPU WDT interrupt enable
    mcu2host_wacpu_wdt[31]       - (RW) WACPU WDT interrupt enable

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_MASK 0x80000000                // mcu2host_wacpu_wdt[31]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wacpu_wdt_SHFT 31
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_MASK 0x40000000                // mcu2host_wmcpu_wdt[30]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_wmcpu_wdt_SHFT 30
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_MASK 0x00008000                // mcu2host_int_ena_15[15]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_SHFT 15
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_MASK 0x00004000                // mcu2host_int_ena_14[14]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_SHFT 14
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_MASK 0x00002000                // mcu2host_int_ena_13[13]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_SHFT 13
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_MASK 0x00001000                // mcu2host_int_ena_12[12]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_SHFT 12
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_MASK 0x00000800                // mcu2host_int_ena_11[11]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_SHFT 11
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_MASK 0x00000400                // mcu2host_int_ena_10[10]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_SHFT 10
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_MASK 0x00000200                // mcu2host_int_ena_9[9]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_SHFT 9
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_MASK 0x00000100                // mcu2host_int_ena_8[8]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_SHFT 8
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_MASK 0x00000080                // mcu2host_int_ena_7[7]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_SHFT 7
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_MASK 0x00000040                // mcu2host_int_ena_6[6]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_SHFT 6
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_MASK 0x00000020                // mcu2host_int_ena_5[5]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_SHFT 5
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_MASK 0x00000010                // mcu2host_int_ena_4[4]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_SHFT 4
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_MASK 0x00000008                // mcu2host_int_ena_3[3]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_SHFT 3
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_MASK 0x00000004                // mcu2host_int_ena_2[2]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_SHFT 2
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_MASK 0x00000002                // mcu2host_int_ena_1[1]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_SHFT 1
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_ADDR WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_MASK 0x00000001                // mcu2host_int_ena_0[0]
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_SHFT 0

/* =====================================================================================

  ---SUBSYS2HOST_INT_STA (0x54000000 + 0x1F8)---

    mac_int_sts_0[0]             - (RO) MAC interrupt 0
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_1[1]             - (RO) MAC interrupt 1
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_2[2]             - (RO) MAC interrupt 2
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_3[3]             - (RO) MAC interrupt 3
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_4[4]             - (RO) MAC interrupt 4
                                     0 : no interrupt
                                     1 :  interrupt assert
    RESERVED5[7..5]              - (RO) Reserved bits
    conn_hif_on_host_int_sts[8]  - (RO) CONN_HIF_ON interrupt enable
                                     0 : no conn_hif_on_host_int interrupt
                                     1 : conn_hif_on_host_int interrupt assert. User should check conn_hif_on (host_csr) interrupt status and clear interrupt.
    conn2ap_sw_irq_sts[9]        - (RO) MCUSYS conn2ap_sw_irq status (Check conn_mcu_config/EMI_CTL [0x80000150] bit[4:0])
                                     0 : no conn2ap_sw_irq interrupt. 
                                     1 : conn2ap_sw_irq interrupt assert. User should check mcusys_n9 interrupt status and clear interrupt.  (conn_mcu_config/EMI_CTL [0x80000150] bit[4:0] != 0)
    dmashdl_int_sts[10]          - (RO) DMASHDL error interrupt
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_5[11]            - (RO) MAC interrupt 5
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_6[12]            - (RO) MAC interrupt 6
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_7[13]            - (RO) MAC interrupt 7
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_8[14]            - (RO) MAC interrupt 8
                                     0 : no interrupt
                                     1 :  interrupt assert
    mac_int_sts_9[15]            - (RO) MAC interrupt 9
                                     0 : no interrupt
                                     1 :  interrupt assert
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_9_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_9_MASK 0x00008000                // mac_int_sts_9[15]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_9_SHFT 15
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_8_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_8_MASK 0x00004000                // mac_int_sts_8[14]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_8_SHFT 14
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_7_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_7_MASK 0x00002000                // mac_int_sts_7[13]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_7_SHFT 13
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_6_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_6_MASK 0x00001000                // mac_int_sts_6[12]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_6_SHFT 12
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_5_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_5_MASK 0x00000800                // mac_int_sts_5[11]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_5_SHFT 11
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_dmashdl_int_sts_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_dmashdl_int_sts_MASK 0x00000400                // dmashdl_int_sts[10]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_dmashdl_int_sts_SHFT 10
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_MASK 0x00000200                // conn2ap_sw_irq_sts[9]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_SHFT 9
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_MASK 0x00000100                // conn_hif_on_host_int_sts[8]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_SHFT 8
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_4_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_4_MASK 0x00000010                // mac_int_sts_4[4]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_4_SHFT 4
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_3_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_3_MASK 0x00000008                // mac_int_sts_3[3]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_3_SHFT 3
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_2_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_2_MASK 0x00000004                // mac_int_sts_2[2]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_2_SHFT 2
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_1_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_1_MASK 0x00000002                // mac_int_sts_1[1]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_1_SHFT 1
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_0_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_0_MASK 0x00000001                // mac_int_sts_0[0]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_0_SHFT 0

/* =====================================================================================

  ---SUBSYS2HOST_INT_ENA (0x54000000 + 0x1FC)---

    mac_int_ena_0[0]             - (RW) MAC interrupt enable
    mac_int_ena_1[1]             - (RW) MAC interrupt enable
    mac_int_ena_2[2]             - (RW) MAC interrupt enable
    mac_int_ena_3[3]             - (RW) MAC interrupt enable
    mac_int_ena_4[4]             - (RW) MAC interrupt enable
    RESERVED5[7..5]              - (RO) Reserved bits
    conn_hif_on_host_int_ena[8]  - (RW) CONN_HIF_ON interrupt enable
    conn2ap_sw_irq_ena[9]        - (RW) MCUSYS conn2ap_sw_irq enable
    dmashdl_int_ena[10]          - (RW) DMASHDL interrupt enable
    mac_int_ena_5[11]            - (RW) MAC interrupt enable
    mac_int_ena_6[12]            - (RW) MAC interrupt enable
    mac_int_ena_7[13]            - (RW) MAC interrupt enable
    mac_int_ena_8[14]            - (RW) MAC interrupt enable
    mac_int_ena_9[15]            - (RW) MAC interrupt enable
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_9_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_9_MASK 0x00008000                // mac_int_ena_9[15]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_9_SHFT 15
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_8_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_8_MASK 0x00004000                // mac_int_ena_8[14]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_8_SHFT 14
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_7_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_7_MASK 0x00002000                // mac_int_ena_7[13]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_7_SHFT 13
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_6_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_6_MASK 0x00001000                // mac_int_ena_6[12]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_6_SHFT 12
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_5_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_5_MASK 0x00000800                // mac_int_ena_5[11]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_5_SHFT 11
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_dmashdl_int_ena_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_dmashdl_int_ena_MASK 0x00000400                // dmashdl_int_ena[10]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_dmashdl_int_ena_SHFT 10
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_MASK 0x00000200                // conn2ap_sw_irq_ena[9]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_SHFT 9
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_MASK 0x00000100                // conn_hif_on_host_int_ena[8]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_SHFT 8
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_4_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_4_MASK 0x00000010                // mac_int_ena_4[4]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_4_SHFT 4
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_3_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_3_MASK 0x00000008                // mac_int_ena_3[3]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_3_SHFT 3
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_2_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_2_MASK 0x00000004                // mac_int_ena_2[2]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_2_SHFT 2
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_1_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_1_MASK 0x00000002                // mac_int_ena_1[1]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_1_SHFT 1
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_0_ADDR WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_0_MASK 0x00000001                // mac_int_ena_0[0]
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_0_SHFT 0

/* =====================================================================================

  ---HOST_INT_STA (0x54000000 + 0x200)---

    rx_done_int_sts_0[0]         - (W1C) RX Queue#0 packet receive interrupt
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    rx_done_int_sts_1[1]         - (W1C) RX Queue#1 packet receive interrupt
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    rx_done_int_sts_2[2]         - (W1C) RX Queue#2 packet receive interrupt
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    rx_done_int_sts_3[3]         - (W1C) RX Queue#3 packet receive interrupt
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    tx_done_int_sts_0[4]         - (W1C) TX Queue#0 packet receive interrupt
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    tx_done_int_sts_1[5]         - (W1C) TX Queue#1 packet receive interrupt
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    tx_done_int_sts_2[6]         - (W1C) TX Queue#2 packet receive interrupt
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    tx_done_int_sts_3[7]         - (W1C) TX Queue#3 packet receive interrupt
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    tx_done_int_sts_4[8]         - (W1C) TX Queue#4 packet receive interrupt
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    tx_done_int_sts_5[9]         - (W1C) TX Queue#5 packet receive interrupt
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    tx_done_int_sts_6[10]        - (W1C) TX Queue#6 packet receive interrupt
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    RESERVED11[11]               - (RO) Reserved bits
    rx_done_int_sts_4[12]        - (W1C) RX Queue#4 packet receive interrupt 
                                     Write 1 to clear the interrupt 
                                     Read to get the raw interrupt status
    rx_done_int_sts_5[13]        - (W1C) RX Queue#5 packet receive interrupt 
                                     Write 1 to clear the interrupt 
                                     Read to get the raw interrupt status
    rx_done_int_sts_6[14]        - (W1C) RX Queue#6 packet receive interrupt 
                                     Write 1 to clear the interrupt 
                                     Read to get the raw interrupt status
    rx_done_int_sts_7[15]        - (W1C) RX Queue#7 packet receive interrupt
                                     Write 1 to clear the interrupt 
                                     Read to get the raw interrupt status
    rx_done_int_sts_8[16]        - (W1C) RX Queue#8 packet receive interrupt 
                                     Write 1 to clear the interrupt 
                                     Read to get the raw interrupt status
    rx_done_int_sts_9[17]        - (W1C) RX Queue#9 packet receive interrupt 
                                     Write 1 to clear the interrupt 
                                     Read to get the raw interrupt status
    rx_done_int_sts_10[18]       - (W1C) RX Queue#10 packet receive interrupt 
                                     Write 1 to clear the interrupt 
                                     Read to get the raw interrupt status
    rx_done_int_sts_11[19]       - (W1C) RX Queue#11 packet receive interrupt
                                     Write 1 to clear the interrupt 
                                     Read to get the raw interrupt status
    rx_coherent_int_sts[20]      - (W1C) RX_DMA finds data coherent event when checking ddone bit
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    tx_coherent_int_sts[21]      - (W1C) TX_DMA finds data coherent event when checking ddone bit
                                     Write 1 to clear the interrupt
                                     Read to get the raw interrupt status
    RESERVED22[23..22]           - (RO) Reserved bits
    wpdma2host_err_int_sts[24]   - (RO) wpdma interrupt overall status
                                     User should should check WPDMA_ERR_INT_STA for each wpdma error interrupt status 
                                     Host could read [0x0_41E8] to check indivisual wpdma2host_error interrupt status
    RESERVED25[27..25]           - (RO) Reserved bits
    subsys_int_sts[28]           - (RO) subsys interrupt overall status
                                     User should should check SUBSYS2HOST_INT_STA for each interrupt status 
                                     Host could read [0x0_41F8] to check indivisual subsys hw interrupt status
    mcu2host_sw_int_sts[29]      - (RO) mcu2host interrupt overall status
                                     User should should check MCU2HOST_SW_INT_STA for each interrupt status 
                                     Host could read [0x0_41F0] to check indivisual subsys hw interrupt status
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_mcu2host_sw_int_sts_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_mcu2host_sw_int_sts_MASK 0x20000000                // mcu2host_sw_int_sts[29]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_mcu2host_sw_int_sts_SHFT 29
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_subsys_int_sts_ADDR     WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_subsys_int_sts_MASK     0x10000000                // subsys_int_sts[28]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_subsys_int_sts_SHFT     28
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_wpdma2host_err_int_sts_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_wpdma2host_err_int_sts_MASK 0x01000000                // wpdma2host_err_int_sts[24]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_wpdma2host_err_int_sts_SHFT 24
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_coherent_int_sts_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_coherent_int_sts_MASK 0x00200000                // tx_coherent_int_sts[21]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_coherent_int_sts_SHFT 21
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_coherent_int_sts_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_coherent_int_sts_MASK 0x00100000                // rx_coherent_int_sts[20]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_coherent_int_sts_SHFT 20
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_11_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_11_MASK 0x00080000                // rx_done_int_sts_11[19]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_11_SHFT 19
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_10_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_10_MASK 0x00040000                // rx_done_int_sts_10[18]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_10_SHFT 18
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_9_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_9_MASK  0x00020000                // rx_done_int_sts_9[17]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_9_SHFT  17
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_8_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_8_MASK  0x00010000                // rx_done_int_sts_8[16]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_8_SHFT  16
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_7_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_7_MASK  0x00008000                // rx_done_int_sts_7[15]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_7_SHFT  15
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_6_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_6_MASK  0x00004000                // rx_done_int_sts_6[14]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_6_SHFT  14
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_5_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_5_MASK  0x00002000                // rx_done_int_sts_5[13]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_5_SHFT  13
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_4_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_4_MASK  0x00001000                // rx_done_int_sts_4[12]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_4_SHFT  12
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_6_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_6_MASK  0x00000400                // tx_done_int_sts_6[10]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_6_SHFT  10
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_5_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_5_MASK  0x00000200                // tx_done_int_sts_5[9]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_5_SHFT  9
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_4_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_4_MASK  0x00000100                // tx_done_int_sts_4[8]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_4_SHFT  8
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_3_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_3_MASK  0x00000080                // tx_done_int_sts_3[7]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_3_SHFT  7
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_2_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_2_MASK  0x00000040                // tx_done_int_sts_2[6]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_2_SHFT  6
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_1_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_1_MASK  0x00000020                // tx_done_int_sts_1[5]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_1_SHFT  5
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_0_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_0_MASK  0x00000010                // tx_done_int_sts_0[4]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_0_SHFT  4
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_3_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_3_MASK  0x00000008                // rx_done_int_sts_3[3]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_3_SHFT  3
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_2_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_2_MASK  0x00000004                // rx_done_int_sts_2[2]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_2_SHFT  2
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_1_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_1_MASK  0x00000002                // rx_done_int_sts_1[1]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_1_SHFT  1
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_0_ADDR  WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_0_MASK  0x00000001                // rx_done_int_sts_0[0]
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_0_SHFT  0

/* =====================================================================================

  ---HOST_INT_ENA (0x54000000 + 0X204)---

    HOST_RX_DONE_INT_ENA0[0]     - (RW) RX Queue#0 packet receive interrupt
    HOST_RX_DONE_INT_ENA1[1]     - (RW) RX Queue#1 packet receive interrupt
    HOST_RX_DONE_INT_ENA2[2]     - (RW) RX Queue#2 packet receive interrupt
    HOST_RX_DONE_INT_ENA3[3]     - (RW) RX Queue#3 packet receive interrupt
    HOST_TX_DONE_INT_ENA0[4]     - (RW) TX Queue#0 packet receive interrupt
    HOST_TX_DONE_INT_ENA1[5]     - (RW) TX Queue#1 packet receive interrupt
    HOST_TX_DONE_INT_ENA2[6]     - (RW) TX Queue#2 packet receive interrupt
    HOST_TX_DONE_INT_ENA3[7]     - (RW) TX Queue#3 packet receive interrupt
    HOST_TX_DONE_INT_ENA4[8]     - (RW) TX Queue#4 packet receive interrupt
    HOST_TX_DONE_INT_ENA5[9]     - (RW) TX Queue#5 packet receive interrupt
    HOST_TX_DONE_INT_ENA6[10]    - (RW) TX Queue#6 packet receive interrupt
    RESERVED11[11]               - (RO) Reserved bits
    HOST_RX_DONE_INT_ENA4[12]    - (RW) RX Queue#4 packet receive interrupt
    HOST_RX_DONE_INT_ENA5[13]    - (RW) RX Queue#5 packet receive interrupt
    HOST_RX_DONE_INT_ENA6[14]    - (RW) RX Queue#6 packet receive interrupt
    HOST_RX_DONE_INT_ENA7[15]    - (RW) RX Queue#7 packet receive interrupt
    HOST_RX_DONE_INT_ENA8[16]    - (RW) RX Queue#8 packet receive interrupt
    HOST_RX_DONE_INT_ENA9[17]    - (RW) RX Queue#9 packet receive interrupt
    HOST_RX_DONE_INT_ENA10[18]   - (RW) RX Queue#10 packet receive interrupt
    HOST_RX_DONE_INT_ENA11[19]   - (RW) RX Queue#11 packet receive interrupt
    HOST_RX_COHERENT_EN[20]      - (RW) Enable for RX_DMA data coherent interrupt
    HOST_TX_COHERENT_EN[21]      - (RW) Enable for TX_DMA data coherent interrupt
    RESERVED22[23..22]           - (RO) Reserved bits
    wpdma2host_err_int_ena[24]   - (RW) Enable bit of wpdma2host_err_int
    RESERVED25[27..25]           - (RO) Reserved bits
    subsys_int_ena[28]           - (RW) Enable bit of subsys_int
    mcu2host_sw_int_ena[29]      - (RW) Enable bit of mcu2host_sw_int
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_mcu2host_sw_int_ena_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_mcu2host_sw_int_ena_MASK 0x20000000                // mcu2host_sw_int_ena[29]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_subsys_int_ena_ADDR     WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_subsys_int_ena_MASK     0x10000000                // subsys_int_ena[28]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_subsys_int_ena_SHFT     28
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_wpdma2host_err_int_ena_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_wpdma2host_err_int_ena_MASK 0x01000000                // wpdma2host_err_int_ena[24]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_COHERENT_EN_MASK 0x00200000                // HOST_TX_COHERENT_EN[21]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_COHERENT_EN_MASK 0x00100000                // HOST_RX_COHERENT_EN[20]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_MASK 0x00080000                // HOST_RX_DONE_INT_ENA11[19]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA11_SHFT 19
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_MASK 0x00040000                // HOST_RX_DONE_INT_ENA10[18]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA10_SHFT 18
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_MASK 0x00020000                // HOST_RX_DONE_INT_ENA9[17]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA9_SHFT 17
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_MASK 0x00010000                // HOST_RX_DONE_INT_ENA8[16]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA8_SHFT 16
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_MASK 0x00008000                // HOST_RX_DONE_INT_ENA7[15]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_SHFT 15
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_MASK 0x00004000                // HOST_RX_DONE_INT_ENA6[14]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_SHFT 14
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_MASK 0x00002000                // HOST_RX_DONE_INT_ENA5[13]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_SHFT 13
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_MASK 0x00001000                // HOST_RX_DONE_INT_ENA4[12]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_SHFT 12
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_MASK 0x00000400                // HOST_TX_DONE_INT_ENA6[10]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_SHFT 10
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_MASK 0x00000200                // HOST_TX_DONE_INT_ENA5[9]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_SHFT 9
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_MASK 0x00000100                // HOST_TX_DONE_INT_ENA4[8]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_SHFT 8
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_MASK 0x00000080                // HOST_TX_DONE_INT_ENA3[7]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_SHFT 7
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_MASK 0x00000040                // HOST_TX_DONE_INT_ENA2[6]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_SHFT 6
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_MASK 0x00000020                // HOST_TX_DONE_INT_ENA1[5]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_SHFT 5
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_MASK 0x00000010                // HOST_TX_DONE_INT_ENA0[4]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_SHFT 4
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_MASK 0x00000008                // HOST_RX_DONE_INT_ENA3[3]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_SHFT 3
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_MASK 0x00000004                // HOST_RX_DONE_INT_ENA2[2]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_SHFT 2
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_MASK 0x00000002                // HOST_RX_DONE_INT_ENA1[1]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_SHFT 1
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_MASK 0x00000001                // HOST_RX_DONE_INT_ENA0[0]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_SHFT 0

/* =====================================================================================

  ---WPDMA_GLO_CFG (0x54000000 + 0x208)---

    TX_DMA_EN[0]                 - (RW) TX_DMA Enable
                                     1: Enable TX_DMA, MUST wait until all prefetch rings' MAX_CNT(WPDMA_T(R)X_RING*_EXT_CTRL)  of DMA including neighbor DMA have been configured successfully
                                     0: Disable TX_DMA
    TX_DMA_BUSY[1]               - (RO) TX_DMA Busy indicator
                                     1: TX_DMA is busy
                                     0: TX_DMA is not busy
    RX_DMA_EN[2]                 - (RW) RX_DMA Enable
                                     1: Enable RX_DMA, MUST wait until all prefetch rings' MAX_CNT(WPDMA_T(R)X_RING*_EXT_CTRL)  of DMA including neighbor DMA have been configured successfully
                                     0: Disable RX_DMA
    RX_DMA_BUSY[3]               - (RO) RX_DMA Busy indicator
                                     1: RX_DMA is busy
                                     0: RX_DMA is not busy
    PDMA_BT_SIZE[5..4]           - (RW) Define the burst size of WPDMA
                                     2'h0 : 32 bytes
                                     2'h1 : 64 bytes
                                     2'h2 : 128 bytes
                                     2'h3 : 256 bytes
    TX_WB_DDONE[6]               - (RW) 1'b1 : TX engine will wait to assert IRQ util whole TX dmad has been fully written into AXI bus which represents HOST memory, 1'b0 : TX engine will assert IRQ once TX dmad write-back request have been ACKed
    BIG_ENDIAN[7]                - (RW) The endian mode selection. DMA applies the endian rule to convert payload and TX/RX information. DMA won't apply endian rule to register or descriptor. 
                                     1: big endian. 
                                     0: little endian.
    DMAD_32B_EN[8]               - (RW) DMA Descriptor 32-byte Enable
                                     0: The size of descriptors is set to 16-byte
                                     1: The size of descriptors is set to 32-byte
    FW_DWLD_Bypass_dmashdl[9]    - (RW) No USE for (APSOC/PCIE)
                                     For firmware download packet, driver shold using tx-ring16 to download packet and set this bit to bypass dmashdl resource control.
                                     After firmware download finish, driver should clear this bit. 
                                     After all, tx-ring16 could be used for normal data operation.
                                     
                                     (USB)
                                     For USB test_mode, user could set this bit to bypass dmashdl with all endpoint
    CSR_WFDMA_DUMMY_REG[10]      - (RW) dummy CR for use if ECO needed
    CSR_AXI_BUFRDY_BYP[11]       - (RW) to disable read data fifo available checking before issuing next AXI read request
    FIFO_LITTLE_ENDIAN[12]       - (RW) Determines the endianess of the FIFO side
                                     0: Big-endian
                                     1: Little-endian
    CSR_RX_WB_DDONE[13]          - (RW) 1'b1 : RX engine will wait to assert IRQ util whole RX dmad has been fully written into AXI bus which represents HOST memory, 1'b0 : RX engine will assert IRQ once RX dmad write-back request have been ACKed
    CSR_PP_HIF_TXP_ACTIVE_EN[14] - (RW) 1'b1 : enable legacy pp_hif_txp_active function to lock tx engine for favor TXP transmit requested directly from PP, other pdma TX rings request will be masked until pp_hif_txp_active is deasserted
                                     1'b0 : disable legacy pp_hif_txp_active function, use latest TX source QoS design to change throttler settings to favor TXP transmit!
    CSR_DISP_BASE_PTR_CHAIN_EN[15] - (RW) Enable prefet sram ring address arrangement by hardware chain structure(DMA#N TX ring group -> DMA#N RX ring group -> DMA#M TX ring group -> DMA#M RX ring group and son on). If not enabled, firmware need to program DISP_BASE_PTR of WPDMA_T(R)X_RING*_EXT_CTRL instead!!
    CSR_LBK_RX_Q_SEL[19..16]     - (RW) loopback data from TXFIFO will be direct to this RX ring when CSR_LBK_RX_Q_SEL_EN in loopback mode, valid bit-width is equal to RX_RING_WIDTH which can be calculated from WPDMA_INFO 0x284[15:8] RX_RING_NUMBER
    CSR_LBK_RX_Q_SEL_EN[20]      - (RW) Force configured CSR_LBK_RX_Q_SEL to receive loopback data from TXFIFO
    OMIT_RX_INFO_PFET2[21]       - (RW) For loopback mode, set to 1'b1.
                                     For normal wifi data operation. User should not set this option and should keep 1'b0 becuase UMAC will always add extra QW for checksum after received packet's laster QW
                                     VERY IMPORTANT : for cpu_dma0/1 where CR resides in 0x5100_0xxx, OMIT_RX_INFO MUST be set to 1'b1
                                     Omit rx_info of all RX packets
                                     0: All the PX packets should end with a rx_info
                                     1: All the PX packets should NOT end with a rx_info but an eof
    RX_SCATTER_GATHER_MODE[22]   - (RW) 1'b0: legacy mode, 1'b1 enhance mode: each DMAD would proceed write-back and issue interrupt
    RESERVED23[23]               - (RO) Reserved bits
    CSR_SW_RST[24]               - (RO) SW reset all designs (To be tested for SER in the future)
    FORCE_TX_EOF[25]             - (RW) Force to send an eof after PDMA being reset (for Packet_Processor)
                                     0: Disabled
                                     1: Enabled
    PDMA_ADDR_EXT_EN[26]         - (RW) No Fnction for now!! For PDMA Address 32bits extension. When this design option was enable. PDMA would change Tx/Rx descriptor format for address extension.
                                     0 : PDMA 32bits address
                                     1 : PDMA Tx descirptor DW3 (TXINFO) would used to extend address
                                     PDMA Rx descirpt DW2 (Reserved) would used to extend address.
    OMIT_RX_INFO[27]             - (RW) For loopback mode, set to 1'b1.
                                     For normal wifi data operation. User should not set this option and should keep 1'b0 becuase UMAC will always add extra QW for checksum after received packet's laster QW
                                     VERY IMPORTANT : for cpu_dma0/1 where CR resides in 0x5100_0xxx, OMIT_RX_INFO MUST be set to 1'b1
                                     Omit rx_info of all RX packets
                                     0: All the PX packets should end with a rx_info
                                     1: All the PX packets should NOT end with a rx_info but an eof
    OMIT_TX_INFO[28]             - (RW) For loopback mode, set to 1'b1.
                                     For normal wifi data operation. User should set this option to
                                     Omit tx_info of all TX packets because UMAC design not support TXINFO
                                     0: The tx_info in DMAD will be sent at the beginning
                                     1: The tx_info in DMAD will NOT be sent at the beginning
    BYTE_SWAP[29]                - (RW) Byte Swapping for TX/RX DMAD
                                     0: Not to swap (Endian of DMAD unchanged)
                                     1: Swap (Endian of DMAD reversed)
    CLK_GATE_DIS[30]             - (RW) PDMA Clock Gated Function Disable
                                     0: normal function
                                     1: disable clock gated function
    RX_2B_OFFSET[31]             - (RW) RX PBF 2-byte Offset
                                     1: Skip the first two bytes of the RX PBF
                                     0: Not to skip the first two bytes of the RX PBF

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_2B_OFFSET_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_2B_OFFSET_MASK      0x80000000                // RX_2B_OFFSET[31]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_2B_OFFSET_SHFT      31
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CLK_GATE_DIS_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CLK_GATE_DIS_MASK      0x40000000                // CLK_GATE_DIS[30]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CLK_GATE_DIS_SHFT      30
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_BYTE_SWAP_ADDR         WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_BYTE_SWAP_MASK         0x20000000                // BYTE_SWAP[29]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_BYTE_SWAP_SHFT         29
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_TX_INFO_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_TX_INFO_MASK      0x10000000                // OMIT_TX_INFO[28]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_TX_INFO_SHFT      28
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_MASK      0x08000000                // OMIT_RX_INFO[27]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_SHFT      27
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_MASK  0x04000000                // PDMA_ADDR_EXT_EN[26]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_SHFT  26
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FORCE_TX_EOF_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FORCE_TX_EOF_MASK      0x02000000                // FORCE_TX_EOF[25]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FORCE_TX_EOF_SHFT      25
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_SW_RST_ADDR        WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_SW_RST_MASK        0x01000000                // CSR_SW_RST[24]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_SW_RST_SHFT        24
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_MASK 0x00400000                // RX_SCATTER_GATHER_MODE[22]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_SHFT 22
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_MASK 0x00200000                // OMIT_RX_INFO_PFET2[21]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_SHFT 21
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_MASK 0x00100000                // CSR_LBK_RX_Q_SEL_EN[20]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_SHFT 20
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_MASK  0x000F0000                // CSR_LBK_RX_Q_SEL[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_SHFT  16
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_MASK 0x00008000                // CSR_DISP_BASE_PTR_CHAIN_EN[15]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_SHFT 15
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_MASK 0x00004000                // CSR_PP_HIF_TXP_ACTIVE_EN[14]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_SHFT 14
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_MASK   0x00002000                // CSR_RX_WB_DDONE[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_SHFT   13
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_MASK 0x00001000                // FIFO_LITTLE_ENDIAN[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_SHFT 12
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_MASK 0x00000800                // CSR_AXI_BUFRDY_BYP[11]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_SHFT 11
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_MASK 0x00000400                // CSR_WFDMA_DUMMY_REG[10]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_SHFT 10
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_MASK 0x00000200                // FW_DWLD_Bypass_dmashdl[9]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_SHFT 9
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_DMAD_32B_EN_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_DMAD_32B_EN_MASK       0x00000100                // DMAD_32B_EN[8]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_DMAD_32B_EN_SHFT       8
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_BIG_ENDIAN_ADDR        WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_BIG_ENDIAN_MASK        0x00000080                // BIG_ENDIAN[7]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_BIG_ENDIAN_SHFT        7
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_WB_DDONE_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_WB_DDONE_MASK       0x00000040                // TX_WB_DDONE[6]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_WB_DDONE_SHFT       6
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_PDMA_BT_SIZE_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_PDMA_BT_SIZE_MASK      0x00000030                // PDMA_BT_SIZE[5..4]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_PDMA_BT_SIZE_SHFT      4
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK       0x00000008                // RX_DMA_BUSY[3]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT       3
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_ADDR         WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_MASK         0x00000004                // RX_DMA_EN[2]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_SHFT         2
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK       0x00000002                // TX_DMA_BUSY[1]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT       1
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_ADDR         WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_MASK         0x00000001                // TX_DMA_EN[0]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_SHFT         0

/* =====================================================================================

  ---WPDMA_RST_DTX_PTR (0x54000000 + 0x20C)---

    RST_DTX_IDX0[0]              - (WO) Write 1 to reset to TX_DMATX_IDX0 to 0
    RST_DTX_IDX1[1]              - (WO) Write 1 to reset to TX_DMATX_IDX1 to 0
    RST_DTX_IDX2[2]              - (WO) Write 1 to reset to TX_DMATX_IDX2 to 0
    RST_DTX_IDX3[3]              - (WO) Write 1 to reset to TX_DMATX_IDX3 to 0
    RST_DTX_IDX4[4]              - (WO) Write 1 to reset to TX_DMATX_IDX4 to 0
    RST_DTX_IDX5[5]              - (WO) Write 1 to reset to TX_DMATX_IDX5 to 0
    RST_DTX_IDX6[6]              - (WO) Write 1 to reset to TX_DMATX_IDX6 to 0
    RST_DTX_IDX7[7]              - (WO) Write 1 to reset to TX_DMATX_IDX7 to 0
    RST_DTX_IDX8[8]              - (WO) Write 1 to reset to TX_DMATX_IDX8 to 0
    RST_DTX_IDX9[9]              - (WO) Write 1 to reset to TX_DMATX_IDX9 to 0
    RST_DTX_IDX10[10]            - (WO) Write 1 to reset to TX_DMATX_IDX10 to 0
    RST_DTX_IDX11[11]            - (WO) Write 1 to reset to TX_DMATX_IDX11 to 0
    RST_DTX_IDX12[12]            - (WO) Write 1 to reset to TX_DMATX_IDX12 to 0
    RST_DTX_IDX13[13]            - (WO) Write 1 to reset to TX_DMATX_IDX13 to 0
    RST_DTX_IDX14[14]            - (WO) Write 1 to reset to TX_DMATX_IDX14 to 0
    RST_DTX_IDX15[15]            - (WO) Write 1 to reset to TX_DMATX_IDX15 to 0
    RST_DTX_IDX16[16]            - (WO) Write 1 to reset to TX_DMATX_IDX16 to 0
    RST_DTX_IDX17[17]            - (WO) Write 1 to reset to TX_DMATX_IDX17 to 0
    RST_DTX_IDX18[18]            - (WO) Write 1 to reset to TX_DMATX_IDX18 to 0
    RST_DTX_IDX19[19]            - (WO) Write 1 to reset to TX_DMATX_IDX19 to 0
    RST_DTX_IDX20[20]            - (WO) Write 1 to reset to TX_DMATX_IDX20 to 0
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_MASK 0x00100000                // RST_DTX_IDX20[20]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX20_SHFT 20
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_MASK 0x00080000                // RST_DTX_IDX19[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX19_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_MASK 0x00040000                // RST_DTX_IDX18[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX18_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_MASK 0x00020000                // RST_DTX_IDX17[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX17_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_MASK 0x00010000                // RST_DTX_IDX16[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX16_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_MASK 0x00008000                // RST_DTX_IDX15[15]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX15_SHFT 15
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_MASK 0x00004000                // RST_DTX_IDX14[14]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX14_SHFT 14
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_MASK 0x00002000                // RST_DTX_IDX13[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX13_SHFT 13
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_MASK 0x00001000                // RST_DTX_IDX12[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX12_SHFT 12
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_MASK 0x00000800                // RST_DTX_IDX11[11]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX11_SHFT 11
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_MASK 0x00000400                // RST_DTX_IDX10[10]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX10_SHFT 10
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_MASK  0x00000200                // RST_DTX_IDX9[9]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX9_SHFT  9
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_MASK  0x00000100                // RST_DTX_IDX8[8]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX8_SHFT  8
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_MASK  0x00000080                // RST_DTX_IDX7[7]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX7_SHFT  7
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_MASK  0x00000040                // RST_DTX_IDX6[6]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX6_SHFT  6
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_MASK  0x00000020                // RST_DTX_IDX5[5]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX5_SHFT  5
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_MASK  0x00000010                // RST_DTX_IDX4[4]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX4_SHFT  4
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_MASK  0x00000008                // RST_DTX_IDX3[3]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_SHFT  3
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_MASK  0x00000004                // RST_DTX_IDX2[2]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_SHFT  2
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_MASK  0x00000002                // RST_DTX_IDX1[1]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_SHFT  1
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_MASK  0x00000001                // RST_DTX_IDX0[0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_SHFT  0

/* =====================================================================================

  ---WPDMA_PAUSE0 (0x54000000 + 0x220)---

    TX_RING_PAUSE[19..0]         - (RW) TX Ring pause indicator
    RX_RING_PAUSE_ALL[20]        - (RW) RX Ring pause indicator
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE0_RX_RING_PAUSE_ALL_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_PAUSE0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE0_RX_RING_PAUSE_ALL_MASK  0x00100000                // RX_RING_PAUSE_ALL[20]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE0_RX_RING_PAUSE_ALL_SHFT  20
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE0_TX_RING_PAUSE_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_PAUSE0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE0_TX_RING_PAUSE_MASK      0x000FFFFF                // TX_RING_PAUSE[19..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE0_TX_RING_PAUSE_SHFT      0

/* =====================================================================================

  ---HOST_INT_ENA_SET (0x54000000 + 0X228)---

    HOST_RX_DONE_INT_ENA0[0]     - (W1S) RX Queue#0 packet receive interrupt
    HOST_RX_DONE_INT_ENA1[1]     - (W1S) RX Queue#1 packet receive interrupt
    HOST_RX_DONE_INT_ENA2[2]     - (W1S) RX Queue#2 packet receive interrupt
    HOST_RX_DONE_INT_ENA3[3]     - (W1S) RX Queue#3 packet receive interrupt
    HOST_TX_DONE_INT_ENA0[4]     - (W1S) TX Queue#0 packet transmit interrupt
    HOST_TX_DONE_INT_ENA1[5]     - (W1S) TX Queue#1 packet transmit interrupt
    HOST_TX_DONE_INT_ENA2[6]     - (W1S) TX Queue#2 packet transmit interrupt
    HOST_TX_DONE_INT_ENA3[7]     - (W1S) TX Queue#3 packet transmit interrupt
    HOST_TX_DONE_INT_ENA4[8]     - (W1S) TX Queue#4 packet transmit interrupt
    HOST_TX_DONE_INT_ENA5[9]     - (W1S) TX Queue#5 packet transmit interrupt
    HOST_TX_DONE_INT_ENA6[10]    - (W1S) TX Queue#5 packet transmit interrupt
    RESERVED11[11]               - (RO) Reserved bits
    HOST_RX_DONE_INT_ENA4[12]    - (W1S) RX Queue#4 packet receive interrupt
    HOST_RX_DONE_INT_ENA5[13]    - (W1S) RX Queue#5 packet receive interrupt
    HOST_RX_DONE_INT_ENA6[14]    - (W1S) RX Queue#6 packet receive interrupt
    HOST_RX_DONE_INT_ENA7[15]    - (W1S) RX Queue#7 packet receive interrupt
    HOST_RX_DONE_INT_ENA8[16]    - (W1S) RX Queue#8 packet receive interrupt
    HOST_RX_DONE_INT_ENA9[17]    - (W1S) RX Queue#9 packet receive interrupt
    HOST_RX_DONE_INT_ENA10[18]   - (W1S) RX Queue#10 packet receive interrupt
    HOST_RX_DONE_INT_ENA11[19]   - (W1S) RX Queue#11 packet receive interrupt
    HOST_RX_COHERENT_EN[20]      - (W1S) Enable for RX_DMA data coherent interrupt
    HOST_TX_COHERENT_EN[21]      - (W1S) Enable for TX_DMA data coherent interrupt
    RESERVED22[23..22]           - (RO) Reserved bits
    wpdma2host_err_int_ena[24]   - (W1S) Enable bit of wpdma2host_err_int
    RESERVED25[27..25]           - (RO) Reserved bits
    subsys_int_ena[28]           - (W1S) Enable bit of subsys_int
    mcu2host_sw_int_ena[29]      - (W1S) Enable bit of mcu2host_sw_int
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_mcu2host_sw_int_ena_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_mcu2host_sw_int_ena_MASK 0x20000000                // mcu2host_sw_int_ena[29]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_subsys_int_ena_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_subsys_int_ena_MASK 0x10000000                // subsys_int_ena[28]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_subsys_int_ena_SHFT 28
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_wpdma2host_err_int_ena_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_wpdma2host_err_int_ena_MASK 0x01000000                // wpdma2host_err_int_ena[24]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_MASK 0x00200000                // HOST_TX_COHERENT_EN[21]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_MASK 0x00100000                // HOST_RX_COHERENT_EN[20]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA11_MASK 0x00080000                // HOST_RX_DONE_INT_ENA11[19]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA11_SHFT 19
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA10_MASK 0x00040000                // HOST_RX_DONE_INT_ENA10[18]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA10_SHFT 18
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA9_MASK 0x00020000                // HOST_RX_DONE_INT_ENA9[17]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA9_SHFT 17
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA8_MASK 0x00010000                // HOST_RX_DONE_INT_ENA8[16]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA8_SHFT 16
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_MASK 0x00008000                // HOST_RX_DONE_INT_ENA7[15]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_SHFT 15
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_MASK 0x00004000                // HOST_RX_DONE_INT_ENA6[14]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_SHFT 14
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_MASK 0x00002000                // HOST_RX_DONE_INT_ENA5[13]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_SHFT 13
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_MASK 0x00001000                // HOST_RX_DONE_INT_ENA4[12]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_SHFT 12
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_MASK 0x00000400                // HOST_TX_DONE_INT_ENA6[10]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_SHFT 10
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_MASK 0x00000200                // HOST_TX_DONE_INT_ENA5[9]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_SHFT 9
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_MASK 0x00000100                // HOST_TX_DONE_INT_ENA4[8]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_SHFT 8
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_MASK 0x00000080                // HOST_TX_DONE_INT_ENA3[7]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_SHFT 7
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_MASK 0x00000040                // HOST_TX_DONE_INT_ENA2[6]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_SHFT 6
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_MASK 0x00000020                // HOST_TX_DONE_INT_ENA1[5]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_SHFT 5
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_MASK 0x00000010                // HOST_TX_DONE_INT_ENA0[4]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_SHFT 4
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_MASK 0x00000008                // HOST_RX_DONE_INT_ENA3[3]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_SHFT 3
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_MASK 0x00000004                // HOST_RX_DONE_INT_ENA2[2]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_SHFT 2
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_MASK 0x00000002                // HOST_RX_DONE_INT_ENA1[1]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_SHFT 1
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_MASK 0x00000001                // HOST_RX_DONE_INT_ENA0[0]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_SHFT 0

/* =====================================================================================

  ---HOST_INT_ENA_CLR (0x54000000 + 0X22C)---

    HOST_RX_DONE_INT_ENA0[0]     - (W1C) RX Queue#0 packet receive interrupt
    HOST_RX_DONE_INT_ENA1[1]     - (W1C) RX Queue#1 packet receive interrupt
    HOST_RX_DONE_INT_ENA2[2]     - (W1C) RX Queue#2 packet receive interrupt
    HOST_RX_DONE_INT_ENA3[3]     - (W1C) RX Queue#3 packet receive interrupt
    HOST_TX_DONE_INT_ENA0[4]     - (W1C) TX Queue#0 packet transmit interrupt
    HOST_TX_DONE_INT_ENA1[5]     - (W1C) TX Queue#1 packet transmit interrupt
    HOST_TX_DONE_INT_ENA2[6]     - (W1C) TX Queue#2 packet transmit interrupt
    HOST_TX_DONE_INT_ENA3[7]     - (W1C) TX Queue#3 packet transmit interrupt
    HOST_TX_DONE_INT_ENA4[8]     - (W1C) TX Queue#4 packet transmit interrupt
    HOST_TX_DONE_INT_ENA5[9]     - (W1C) TX Queue#5 packet transmit interrupt
    HOST_TX_DONE_INT_ENA6[10]    - (W1C) TX Queue#5 packet transmit interrupt
    RESERVED11[11]               - (RO) Reserved bits
    HOST_RX_DONE_INT_ENA4[12]    - (W1C) RX Queue#4 packet receive interrupt
    HOST_RX_DONE_INT_ENA5[13]    - (W1C) RX Queue#5 packet receive interrupt
    HOST_RX_DONE_INT_ENA6[14]    - (W1C) RX Queue#6 packet receive interrupt
    HOST_RX_DONE_INT_ENA7[15]    - (W1C) RX Queue#7 packet receive interrupt
    HOST_RX_DONE_INT_ENA8[16]    - (W1C) RX Queue#8 packet receive interrupt
    HOST_RX_DONE_INT_ENA9[17]    - (W1C) RX Queue#9 packet receive interrupt
    HOST_RX_DONE_INT_ENA10[18]   - (W1C) RX Queue#10 packet receive interrupt
    HOST_RX_DONE_INT_ENA11[19]   - (W1C) RX Queue#11 packet receive interrupt
    HOST_RX_COHERENT_EN[20]      - (W1C) Enable for RX_DMA data coherent interrupt
    HOST_TX_COHERENT_EN[21]      - (W1C) Enable for TX_DMA data coherent interrupt
    RESERVED22[23..22]           - (RO) Reserved bits
    wpdma2host_err_int_ena[24]   - (W1C) Enable bit of wpdma2host_err_int
    RESERVED25[27..25]           - (RO) Reserved bits
    subsys_int_ena[28]           - (W1C) Enable bit of subsys_int
    mcu2host_sw_int_ena[29]      - (W1C) Enable bit of mcu2host_sw_int
    RESERVED30[31..30]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_MASK 0x20000000                // mcu2host_sw_int_ena[29]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_SHFT 29
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_subsys_int_ena_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_subsys_int_ena_MASK 0x10000000                // subsys_int_ena[28]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_subsys_int_ena_SHFT 28
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_MASK 0x01000000                // wpdma2host_err_int_ena[24]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_SHFT 24
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_MASK 0x00200000                // HOST_TX_COHERENT_EN[21]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_SHFT 21
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_MASK 0x00100000                // HOST_RX_COHERENT_EN[20]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_SHFT 20
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA11_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA11_MASK 0x00080000                // HOST_RX_DONE_INT_ENA11[19]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA11_SHFT 19
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA10_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA10_MASK 0x00040000                // HOST_RX_DONE_INT_ENA10[18]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA10_SHFT 18
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA9_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA9_MASK 0x00020000                // HOST_RX_DONE_INT_ENA9[17]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA9_SHFT 17
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA8_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA8_MASK 0x00010000                // HOST_RX_DONE_INT_ENA8[16]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA8_SHFT 16
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_MASK 0x00008000                // HOST_RX_DONE_INT_ENA7[15]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_SHFT 15
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_MASK 0x00004000                // HOST_RX_DONE_INT_ENA6[14]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_SHFT 14
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_MASK 0x00002000                // HOST_RX_DONE_INT_ENA5[13]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_SHFT 13
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_MASK 0x00001000                // HOST_RX_DONE_INT_ENA4[12]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_SHFT 12
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_MASK 0x00000400                // HOST_TX_DONE_INT_ENA6[10]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_SHFT 10
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_MASK 0x00000200                // HOST_TX_DONE_INT_ENA5[9]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_SHFT 9
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_MASK 0x00000100                // HOST_TX_DONE_INT_ENA4[8]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_SHFT 8
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_MASK 0x00000080                // HOST_TX_DONE_INT_ENA3[7]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_SHFT 7
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_MASK 0x00000040                // HOST_TX_DONE_INT_ENA2[6]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_SHFT 6
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_MASK 0x00000020                // HOST_TX_DONE_INT_ENA1[5]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_SHFT 5
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_MASK 0x00000010                // HOST_TX_DONE_INT_ENA0[4]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_SHFT 4
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_MASK 0x00000008                // HOST_RX_DONE_INT_ENA3[3]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_SHFT 3
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_MASK 0x00000004                // HOST_RX_DONE_INT_ENA2[2]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_SHFT 2
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_MASK 0x00000002                // HOST_RX_DONE_INT_ENA1[1]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_SHFT 1
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_ADDR WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_MASK 0x00000001                // HOST_RX_DONE_INT_ENA0[0]
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_SHFT 0

/* =====================================================================================

  ---WPDMA_TIMEOUT_CFG (0x54000000 + 0x230)---

    WPDMA_TX_TIMEOUT_TH[7..0]    - (RW)  xxx 
    WPDMA_TX_TIMEOUT_TICK[14..8] - (RW)  xxx 
    WPDMA_TX_TIMEOUT_ENA[15]     - (RW)  xxx 
    WPDMA_RX_TIMEOUT_TH[23..16]  - (RW)  xxx 
    WPDMA_RX_TIMEOUT_TICK[30..24] - (RW)  xxx 
    WPDMA_RX_TIMEOUT_ENA[31]     - (RW)  xxx 

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_MASK 0x80000000                // WPDMA_RX_TIMEOUT_ENA[31]
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_SHFT 31
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_MASK 0x7F000000                // WPDMA_RX_TIMEOUT_TICK[30..24]
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_SHFT 24
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_MASK 0x00FF0000                // WPDMA_RX_TIMEOUT_TH[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_MASK 0x00008000                // WPDMA_TX_TIMEOUT_ENA[15]
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_SHFT 15
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_MASK 0x00007F00                // WPDMA_TX_TIMEOUT_TICK[14..8]
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_SHFT 8
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_MASK 0x000000FF                // WPDMA_TX_TIMEOUT_TH[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_SHFT 0

/* =====================================================================================

  ---WPDMA_MISC_CFG (0x54000000 + 0x234)---

    WPDMA_TX_TIMEOUT_SEL[0]      - (RW)  xxx 
    WPDMA_RX_TIMEOUT_SEL[1]      - (RW)  xxx 
    WPDMA_RX_FREE_Q_TH[5..2]     - (RW) When loopback, this will be used to generate correct tx_pause to avlid deadlock which caused from situration that tx_dma will start reading tx packet from memory without considering lack of RX dmad in prefetch sram and needing to read RX dmad from memory which tx dma is reading tx packet too and rready is deasserted due to txfifo full !!
                                     RX dmad in prefetch sram should be greater than RX_FREE_Q_TH for rx_dma to start writing received packet into memory!!
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_ADDR WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_MASK 0x0000003C                // WPDMA_RX_FREE_Q_TH[5..2]
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_SHFT 2
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_MASK 0x00000002                // WPDMA_RX_TIMEOUT_SEL[1]
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_SHFT 1
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_MASK 0x00000001                // WPDMA_TX_TIMEOUT_SEL[0]
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_WRR_ARB_GBF0 (0x54000000 + 0x240)---

    WRR_REQ0_ARB_GBF[2..0]       - (RW) WRR REQ#0 priority level, mapped to lumpped request from TX ring0~ring15 for host TXD
    WRR_REQ1_ARB_GBF[5..3]       - (RW) WRR REQ#1 priority level, mapped to request from TX ring16 when dual tx fifo for host event packet
    WRR_REQ2_ARB_GBF[8..6]       - (RW) WRR REQ#2 priority level, mapped to request from TX ring17 when dual tx fifo for host event packet
    WRR_REQ3_ARB_GBF[11..9]      - (RW) WRR REQ#3 priority level, mapped to request from TX ring18 when dual tx fifo for host event packet
    WRR_REQ4_ARB_GBF[14..12]     - (RW) WRR REQ#4 priority level, mapped to request from TX ring19 when dual tx fifo for host event packet
    RESERVED[31..15]             - (RW) Reserved

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ4_ARB_GBF_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ4_ARB_GBF_MASK 0x00007000                // WRR_REQ4_ARB_GBF[14..12]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ4_ARB_GBF_SHFT 12
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ3_ARB_GBF_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ3_ARB_GBF_MASK 0x00000E00                // WRR_REQ3_ARB_GBF[11..9]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ3_ARB_GBF_SHFT 9
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ2_ARB_GBF_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ2_ARB_GBF_MASK 0x000001C0                // WRR_REQ2_ARB_GBF[8..6]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ2_ARB_GBF_SHFT 6
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ1_ARB_GBF_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ1_ARB_GBF_MASK 0x00000038                // WRR_REQ1_ARB_GBF[5..3]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ1_ARB_GBF_SHFT 3
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ0_ARB_GBF_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ0_ARB_GBF_MASK 0x00000007                // WRR_REQ0_ARB_GBF[2..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ0_ARB_GBF_SHFT 0

/* =====================================================================================

  ---MD_INT_STA (0x54000000 + 0x250)---

    MCU2MD_SW_INT_STS[15..0]     - (W1C) MCU to MD S/W interrupt indicator
    CONN_HIF_ON_MD_INT_STS[16]   - (RO) MD driver own interrupt indicator
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_MD_INT_STA_CONN_HIF_ON_MD_INT_STS_ADDR WF_WFDMA_MCU_DMA0_MD_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MD_INT_STA_CONN_HIF_ON_MD_INT_STS_MASK 0x00010000                // CONN_HIF_ON_MD_INT_STS[16]
#define WF_WFDMA_MCU_DMA0_MD_INT_STA_CONN_HIF_ON_MD_INT_STS_SHFT 16
#define WF_WFDMA_MCU_DMA0_MD_INT_STA_MCU2MD_SW_INT_STS_ADDR    WF_WFDMA_MCU_DMA0_MD_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MD_INT_STA_MCU2MD_SW_INT_STS_MASK    0x0000FFFF                // MCU2MD_SW_INT_STS[15..0]
#define WF_WFDMA_MCU_DMA0_MD_INT_STA_MCU2MD_SW_INT_STS_SHFT    0

/* =====================================================================================

  ---MD_INT_ENA (0x54000000 + 0x254)---

    MCU2MD_SW_INT_ENA[15..0]     - (RW) MCU to MD S/W interrupt enable
    CONN_HIF_ON_MD_INT_ENA[16]   - (RW) MD driver own interrupt enable
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_MD_INT_ENA_CONN_HIF_ON_MD_INT_ENA_ADDR WF_WFDMA_MCU_DMA0_MD_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MD_INT_ENA_CONN_HIF_ON_MD_INT_ENA_MASK 0x00010000                // CONN_HIF_ON_MD_INT_ENA[16]
#define WF_WFDMA_MCU_DMA0_MD_INT_ENA_CONN_HIF_ON_MD_INT_ENA_SHFT 16
#define WF_WFDMA_MCU_DMA0_MD_INT_ENA_MCU2MD_SW_INT_ENA_ADDR    WF_WFDMA_MCU_DMA0_MD_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MD_INT_ENA_MCU2MD_SW_INT_ENA_MASK    0x0000FFFF                // MCU2MD_SW_INT_ENA[15..0]
#define WF_WFDMA_MCU_DMA0_MD_INT_ENA_MCU2MD_SW_INT_ENA_SHFT    0

/* =====================================================================================

  ---MCU2MD_SW_INT_SET (0x54000000 + 0x258)---

    MCU2MD_SW_INT_SET[15..0]     - (RO) MCU to MD S/W interrupt set
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_ADDR WF_WFDMA_MCU_DMA0_MCU2MD_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_MASK 0x0000FFFF                // MCU2MD_SW_INT_SET[15..0]
#define WF_WFDMA_MCU_DMA0_MCU2MD_SW_INT_SET_MCU2MD_SW_INT_SET_SHFT 0

/* =====================================================================================

  ---WPDMA_GLO_CFG2 (0x54000000 + 0x25C)---

    TX_DMA_EN_2ND[0]             - (RW) Second TX DMA enable for PDMA rings with attribute = 1'b1
    TX_DMA_BUSY[1]               - (RO) TX DMA busy status
    RX_DMA_EN_2ND[2]             - (RW) Second RX DMA enable for PDMA rings with attribute = 1'b1
    RX_DMA_BUSY[3]               - (RO) RX DMA busy status
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_RX_DMA_BUSY_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_RX_DMA_BUSY_MASK      0x00000008                // RX_DMA_BUSY[3]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_RX_DMA_BUSY_SHFT      3
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_MASK    0x00000004                // RX_DMA_EN_2ND[2]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_RX_DMA_EN_2ND_SHFT    2
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_TX_DMA_BUSY_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_TX_DMA_BUSY_MASK      0x00000002                // TX_DMA_BUSY[1]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_TX_DMA_BUSY_SHFT      1
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_MASK    0x00000001                // TX_DMA_EN_2ND[0]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG2_TX_DMA_EN_2ND_SHFT    0

/* =====================================================================================

  ---WPDMA_PAUSE_RX_Q_TH10 (0x54000000 + 0x260)---

    RX_DMAD_TH0[11..0]           - (RW) RX Ring0 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_0>
    RESERVED12[15..12]           - (RO) Reserved bits
    RX_DMAD_TH1[27..16]          - (RW) RX Ring1 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_1>
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_MASK 0x0FFF0000                // RX_DMAD_TH1[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_MASK 0x00000FFF                // RX_DMAD_TH0[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_SHFT 0

/* =====================================================================================

  ---WPDMA_PAUSE_RX_Q_TH32 (0x54000000 + 0x264)---

    RX_DMAD_TH2[11..0]           - (RW) RX Ring2 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_2>
    RESERVED12[15..12]           - (RO) Reserved bits
    RX_DMAD_TH3[27..16]          - (RW) RX Ring3 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_3>
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_MASK 0x0FFF0000                // RX_DMAD_TH3[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_MASK 0x00000FFF                // RX_DMAD_TH2[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_SHFT 0

/* =====================================================================================

  ---WPDMA_PAUSE_RX_Q_TH54 (0x54000000 + 0x268)---

    RX_DMAD_TH4[11..0]           - (RW) RX Ring4 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_4>
    RESERVED12[15..12]           - (RO) Reserved bits
    RX_DMAD_TH5[27..16]          - (RW) RX Ring5 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_5>
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_MASK 0x0FFF0000                // RX_DMAD_TH5[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_MASK 0x00000FFF                // RX_DMAD_TH4[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_SHFT 0

/* =====================================================================================

  ---WPDMA_PAUSE_RX_Q_TH76 (0x54000000 + 0x26C)---

    RX_DMAD_TH6[11..0]           - (RW) RX Ring6 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_6>
    RESERVED12[15..12]           - (RO) Reserved bits
    RX_DMAD_TH7[27..16]          - (RW) RX Ring7 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_7>
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_MASK 0x0FFF0000                // RX_DMAD_TH7[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_MASK 0x00000FFF                // RX_DMAD_TH6[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_SHFT 0

/* =====================================================================================

  ---WPDMA_PAUSE_RX_Q_TH98 (0x54000000 + 0x270)---

    RX_DMAD_TH8[11..0]           - (RW) RX Ring8 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_8>
    RESERVED12[15..12]           - (RO) Reserved bits
    RX_DMAD_TH9[27..16]          - (RW) RX Ring9 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_9>
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH9_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH98_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH9_MASK 0x0FFF0000                // RX_DMAD_TH9[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH9_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH8_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH98_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH8_MASK 0x00000FFF                // RX_DMAD_TH8[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH98_RX_DMAD_TH8_SHFT 0

/* =====================================================================================

  ---WPDMA_PAUSE_RX_Q_TH1110 (0x54000000 + 0x274)---

    RX_DMAD_TH10[11..0]          - (RW) RX Ring10 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_10>
    RESERVED12[15..12]           - (RO) Reserved bits
    RX_DMAD_TH11[27..16]         - (RW) RX Ring11 DMAD threshold to pause PP sending packet to RX FIFO
                                     pause_rx_q = (available RX DMAD counts) < <RX_DMAD_TH_11>
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH11_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH1110_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH11_MASK 0x0FFF0000                // RX_DMAD_TH11[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH11_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH10_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH1110_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH10_MASK 0x00000FFF                // RX_DMAD_TH10[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH1110_RX_DMAD_TH10_SHFT 0

/* =====================================================================================

  ---WPDMA_PAUSE_RRO_Q (0x54000000 + 0x27C)---

    RX_RRO_DMAD_TH[11..0]        - (RW) RX Ring buffer threshold to info RRO do flush
                                     pause_rx_q = (real RX DMAD counts) < < RRO_RX_DMAD_TH>
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RRO_Q_RX_RRO_DMAD_TH_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RRO_Q_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RRO_Q_RX_RRO_DMAD_TH_MASK 0x00000FFF                // RX_RRO_DMAD_TH[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RRO_Q_RX_RRO_DMAD_TH_SHFT 0

/* =====================================================================================

  ---WPDMA_RST_DRX_PTR (0x54000000 + 0x280)---

    RST_DRX_IDX0[0]              - (WO) Write 1 to reset to RX_DMARX_IDX0 to 0
    RST_DRX_IDX1[1]              - (WO) Write 1 to reset to RX_DMARX_IDX1 to 0
    RST_DRX_IDX2[2]              - (WO) Write 1 to reset to RX_DMARX_IDX2 to 0
    RST_DRX_IDX3[3]              - (WO) Write 1 to reset to RX_DMARX_IDX3 to 0
    RESERVED[31..4]              - (WO) Reserved

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_MASK  0x00000008                // RST_DRX_IDX3[3]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_SHFT  3
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_MASK  0x00000004                // RST_DRX_IDX2[2]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_SHFT  2
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_MASK  0x00000002                // RST_DRX_IDX1[1]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_SHFT  1
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_MASK  0x00000001                // RST_DRX_IDX0[0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_SHFT  0

/* =====================================================================================

  ---WPDMA_INFO (0x54000000 + 0x284)---

    TX_RING_NUMBER[7..0]         - (RO) TX_RING_NUMBER
    RX_RING_NUMBER[15..8]        - (RO) RX_RING_NUMBER
    BASE_PTR_WIDTH[23..16]       - (RO) {2'h0, 6'd32-'BASE_PTR_WIDTH[5:0]}
    INDEX_WIDTH[27..24]          - (RO) RING_INDEX_WIDTH
    PDMA_PREFETCH_SRAM_SIZE[30..28] - (RO) PDMA prefetch sram size{3'h0 : 128 byte, 3'h1 : 256 byte, 3'h2 : 512 byte, 3'h3 : 1KB, 3'h4 : 2KB, 3'h5 : 4KB, 3'h6 : 8KB, 3'h7 : reserved}, be noticed that prefetch sram is shared outside with other DMAs, please check all DMAs' total prefetch ring number and max_cnt for each prefetch ring to make sure that total size of all configured prefetch dmad of all DMAs' prefetch ring should be less than PDMA_PREFETCH_SRAM_SIZE
    WFDMA_PDA_EXIST[31]          - (RO) Only cpu_dma1 will support pda functions for firmware download and wfdma_pda_top resides in between cpu_dma0 and cpu_dma1!

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_WFDMA_PDA_EXIST_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_WFDMA_PDA_EXIST_MASK      0x80000000                // WFDMA_PDA_EXIST[31]
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_WFDMA_PDA_EXIST_SHFT      31
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_MASK 0x70000000                // PDMA_PREFETCH_SRAM_SIZE[30..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_SHFT 28
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_INDEX_WIDTH_ADDR          WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_INDEX_WIDTH_MASK          0x0F000000                // INDEX_WIDTH[27..24]
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_INDEX_WIDTH_SHFT          24
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_BASE_PTR_WIDTH_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_BASE_PTR_WIDTH_MASK       0x00FF0000                // BASE_PTR_WIDTH[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_BASE_PTR_WIDTH_SHFT       16
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_RX_RING_NUMBER_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_RX_RING_NUMBER_MASK       0x0000FF00                // RX_RING_NUMBER[15..8]
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_RX_RING_NUMBER_SHFT       8
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_TX_RING_NUMBER_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_TX_RING_NUMBER_MASK       0x000000FF                // TX_RING_NUMBER[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_TX_RING_NUMBER_SHFT       0

/* =====================================================================================

  ---WPDMA_INFO_EXT (0x54000000 + 0x288)---

    TX_DMAD_RING_NUMBER[7..0]    - (RO) When TX_EVENT_RING_NUMBER not equal to 8'h0, it means that this DMA support dual TX fifo and TX ring[TX_DMAD_RING_NUMBER-1:0] are for getting TXD from HOST to UMAC!!
    TX_EVENT_RING_NUMBER[15..8]  - (RO) When TX_EVENT_RING_NUMBER equal 8'h0, it means that this DMA doesn't support dual TX fifo, thus in default it only support TX_RING_NUMBER of TX rings !! 
                                     But when TX_EVENT_RING_NUMBER NOT equal 8'h0, this dma is configured as dual TX fifo and TX_RING[16+TX_EVENT_RING_NUM-1:16] are for getting HOST EVENT packet from HOST to WX_CPU!!
    RESERVED[30..16]             - (RO) Reserved
    TX_DMASHDL_EXIST[31]         - (RO) TX_DMASHDL_EXIST

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_MASK 0x80000000                // TX_DMASHDL_EXIST[31]
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_SHFT 31
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_MASK 0x0000FF00                // TX_EVENT_RING_NUMBER[15..8]
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_SHFT 8
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_MASK 0x000000FF                // TX_DMAD_RING_NUMBER[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_SHFT 0

/* =====================================================================================

  ---WPDMA_INT_RX_PRI_SEL (0x54000000 + 0x298)---

    WPDMA_INT_RX_RING0_PRI_SEL[0] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_RX_RING1_PRI_SEL[1] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_RX_RING2_PRI_SEL[2] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_RX_RING3_PRI_SEL[3] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_RX_RING4_PRI_SEL[4] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_RX_RING5_PRI_SEL[5] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_RX_RING6_PRI_SEL[6] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_RX_RING7_PRI_SEL[7] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_RX_RING8_PRI_SEL[8] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_RX_RING9_PRI_SEL[9] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_RX_RING10_PRI_SEL[10] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_RX_RING11_PRI_SEL[11] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING11_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING11_PRI_SEL_MASK 0x00000800                // WPDMA_INT_RX_RING11_PRI_SEL[11]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING11_PRI_SEL_SHFT 11
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_MASK 0x00000400                // WPDMA_INT_RX_RING10_PRI_SEL[10]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_SHFT 10
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_MASK 0x00000200                // WPDMA_INT_RX_RING9_PRI_SEL[9]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_SHFT 9
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_MASK 0x00000100                // WPDMA_INT_RX_RING8_PRI_SEL[8]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_SHFT 8
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_MASK 0x00000080                // WPDMA_INT_RX_RING7_PRI_SEL[7]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_SHFT 7
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_MASK 0x00000040                // WPDMA_INT_RX_RING6_PRI_SEL[6]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_SHFT 6
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_MASK 0x00000020                // WPDMA_INT_RX_RING5_PRI_SEL[5]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_SHFT 5
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_MASK 0x00000010                // WPDMA_INT_RX_RING4_PRI_SEL[4]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_SHFT 4
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_MASK 0x00000008                // WPDMA_INT_RX_RING3_PRI_SEL[3]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_SHFT 3
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_MASK 0x00000004                // WPDMA_INT_RX_RING2_PRI_SEL[2]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_SHFT 2
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_MASK 0x00000002                // WPDMA_INT_RX_RING1_PRI_SEL[1]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_SHFT 1
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_MASK 0x00000001                // WPDMA_INT_RX_RING0_PRI_SEL[0]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_SHFT 0

/* =====================================================================================

  ---WPDMA_INT_TX_PRI_SEL (0x54000000 + 0x29C)---

    WPDMA_INT_TX_RING0_PRI_SEL[0] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING1_PRI_SEL[1] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING2_PRI_SEL[2] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING3_PRI_SEL[3] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING4_PRI_SEL[4] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING5_PRI_SEL[5] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING6_PRI_SEL[6] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING7_PRI_SEL[7] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING8_PRI_SEL[8] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING9_PRI_SEL[9] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING10_PRI_SEL[10] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING11_PRI_SEL[11] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING12_PRI_SEL[12] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING13_PRI_SEL[13] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING14_PRI_SEL[14] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING15_PRI_SEL[15] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING16_PRI_SEL[16] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING17_PRI_SEL[17] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING18_PRI_SEL[18] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING19_PRI_SEL[19] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    WPDMA_INT_TX_RING20_PRI_SEL[20] - (RW) write 1 to enable corresponding ring to be priority-selected  interrupt for MSI message[6:0] and CIRQ[45:38], write 1'b0 to disable and combine it into legacy interrupt
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING20_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING20_PRI_SEL_MASK 0x00100000                // WPDMA_INT_TX_RING20_PRI_SEL[20]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING20_PRI_SEL_SHFT 20
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_MASK 0x00080000                // WPDMA_INT_TX_RING19_PRI_SEL[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING19_PRI_SEL_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING18_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING18_PRI_SEL_MASK 0x00040000                // WPDMA_INT_TX_RING18_PRI_SEL[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING18_PRI_SEL_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING17_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING17_PRI_SEL_MASK 0x00020000                // WPDMA_INT_TX_RING17_PRI_SEL[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING17_PRI_SEL_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING16_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING16_PRI_SEL_MASK 0x00010000                // WPDMA_INT_TX_RING16_PRI_SEL[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING16_PRI_SEL_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING15_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING15_PRI_SEL_MASK 0x00008000                // WPDMA_INT_TX_RING15_PRI_SEL[15]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING15_PRI_SEL_SHFT 15
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING14_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING14_PRI_SEL_MASK 0x00004000                // WPDMA_INT_TX_RING14_PRI_SEL[14]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING14_PRI_SEL_SHFT 14
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING13_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING13_PRI_SEL_MASK 0x00002000                // WPDMA_INT_TX_RING13_PRI_SEL[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING13_PRI_SEL_SHFT 13
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING12_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING12_PRI_SEL_MASK 0x00001000                // WPDMA_INT_TX_RING12_PRI_SEL[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING12_PRI_SEL_SHFT 12
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING11_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING11_PRI_SEL_MASK 0x00000800                // WPDMA_INT_TX_RING11_PRI_SEL[11]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING11_PRI_SEL_SHFT 11
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING10_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING10_PRI_SEL_MASK 0x00000400                // WPDMA_INT_TX_RING10_PRI_SEL[10]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING10_PRI_SEL_SHFT 10
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING9_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING9_PRI_SEL_MASK 0x00000200                // WPDMA_INT_TX_RING9_PRI_SEL[9]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING9_PRI_SEL_SHFT 9
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING8_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING8_PRI_SEL_MASK 0x00000100                // WPDMA_INT_TX_RING8_PRI_SEL[8]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING8_PRI_SEL_SHFT 8
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_MASK 0x00000080                // WPDMA_INT_TX_RING7_PRI_SEL[7]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_SHFT 7
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_MASK 0x00000040                // WPDMA_INT_TX_RING6_PRI_SEL[6]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_SHFT 6
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_MASK 0x00000020                // WPDMA_INT_TX_RING5_PRI_SEL[5]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_SHFT 5
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_MASK 0x00000010                // WPDMA_INT_TX_RING4_PRI_SEL[4]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_SHFT 4
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_MASK 0x00000008                // WPDMA_INT_TX_RING3_PRI_SEL[3]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_SHFT 3
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_MASK 0x00000004                // WPDMA_INT_TX_RING2_PRI_SEL[2]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_SHFT 2
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_MASK 0x00000002                // WPDMA_INT_TX_RING1_PRI_SEL[1]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_SHFT 1
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_ADDR WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_MASK 0x00000001                // WPDMA_INT_TX_RING0_PRI_SEL[0]
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_SHFT 0

/* =====================================================================================

  ---WPDMA_GLO_CFG_EXT0 (0x54000000 + 0x2B0)---

    CSR_MAX_PREFETCH_CNT[1..0]   - (RW) Max. dmad count per prefet request, 2'b00 : 1 entry, 2'b01 : 2 entries, 2'b10 : 4 entries, 2'b11 : 8 entries, Note : 1 entry(dmad size) is 16 bytes = 4 DWs = 2 QWs
    CSR_MEM_BST_SIZE[3..2]       - (RW) Max. burst size per sram request. 00 : 16-byte, 01 : 32-byte, 10 : 64-byte, 11 : 128-byte
    CSR_MEM_ARB_LOCK_EN[4]       - (RW) 1'b1 : Lock round-robin sram access arbiter until whole long burst request from dma FSM finish, 1'b0 : no lock sram arbiter, grant will be change per request due to round-robin
    CSR_RX_DMA_WBQ_EN[5]         - (RW) 1'b1 : RX dmad will be posted-write and deal with next received packet immediately, 1'b0 : RX dmad will be written back immediately after received packet has been sent to host memory
    CSR_TX_DMASHDL_ENABLE[6]     - (RW) 1'b1 : request DMASHDL before TX to select next TX ring, 1'b0 : disable DMASHDL and use round-robin arbiter to select next TX ring
    CSR_BRESP_ERROR_BYPASS_EN[7] - (RW) 1'b1 : Bypass AXI error bresp as a normal response. 1'b0 : Will not assert bready to error bresp(00 : OKAY, 01 : EXOKAY, 10 : SLVERR, 11 : DECERR)
    CSR_AXI_SLEEP_MODE[9..8]     - (RW) 2'b00 : no sleep, normal TX/RX, 2b1* : sleep after AXI request, 2'b11 : force assertion of wvalid, rready and bready to finish all committed data phases, then sleep immediately
    RESERVED10[12..10]           - (RO) Reserved bits
    CSR_SDO_DISP_MODE[13]        - (RW) 1'b1 : enable dispatch dmashdl ring to sdo ring. 1'b0: disable (original function)
    CSR_WED_MERGE_MODE[14]       - (RW) 1'b1 : enable merge txd ring to sdo ring. 1'b0: disable (original function)
    CSR_Q_STATUS_IDX_BKRS_EN[15] - (RW) backup/restore enable bit for q_status(payload, prefetch and dispatch) index
    RESERVED16[17..16]           - (RO) Reserved bits
    CSR_RX_WB_RXD[18]            - (RW) 1'b0 : disable write back rxd function (write back rx info to rxdmad) , 1'b1 enable write back rxd function
    CSR_AXI_FAKE[19]             - (RW) If set to 1'b1, all requests from DMA engine will not be sent to AXI INFRA, this try to fix AXI bus hang issue temporarily!
    CSR_TXDMAD_PREFETCH_THRESHOLD[21..20] - (RW) trigger txdmad prefetch when available dmad cnt >= {1(2'b00), 2(2'b01), 4(2'b10), 8(2'b11)}
    CSR_BID_CHECK_BYPASS_EN[22]  - (RW) If set to 1'b0, axi master will check matching between awid and bid before assert bready, if set to 1'b1, it will bypass this checking and assert bready for each bvalid even though bid doesn't match any awid ever issued!
    CSR_RX_INFO_WB_EN[23]        - (RW) If set to 1'b0, only DW0 and DW1 will be written back into memory after received RX packet process finished, this will save bus bandwidth a little because DW2 and DW3 are useless for FW
    CSR_AXI_AW_OUTSTANDING_NUM[27..24] - (RW) decide max. outstanding AXI requests, common for AXI write!
    CSR_AXI_ARUSER_LOCK_EN[28]   - (RW) on/off customized lock ctrl design thru AXI aruser signal, this will influence TX QoS ctrl
    CSR_AXI_AWUSER_LOCK_EN[29]   - (RW) on/off customized lock ctrl design thru AXI awuser signal when RX dmad write-back have to be seperately written into memory due to external dispatcher exists!
    CSR_AXI_LOCK_EN[30]          - (RW) Global lock enable to on/off AXI spec. lock(axlock) behavior and  also will on/off customized lock ctrl design thru AXI awuser signal
    CSR_AXI_CLKGATE_BYP[31]      - (RW) To bypass functional CG enable which incduced from coding style for DC inserted CG cell in all AXI read/write master design module

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_MASK 0x80000000                // CSR_AXI_CLKGATE_BYP[31]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_SHFT 31
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_MASK 0x40000000                // CSR_AXI_LOCK_EN[30]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_SHFT 30
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_MASK 0x20000000                // CSR_AXI_AWUSER_LOCK_EN[29]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_SHFT 29
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_MASK 0x10000000                // CSR_AXI_ARUSER_LOCK_EN[28]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_SHFT 28
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AW_OUTSTANDING_NUM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AW_OUTSTANDING_NUM_MASK 0x0F000000                // CSR_AXI_AW_OUTSTANDING_NUM[27..24]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AW_OUTSTANDING_NUM_SHFT 24
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_MASK 0x00800000                // CSR_RX_INFO_WB_EN[23]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_SHFT 23
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_MASK 0x00400000                // CSR_BID_CHECK_BYPASS_EN[22]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_SHFT 22
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_MASK 0x00300000                // CSR_TXDMAD_PREFETCH_THRESHOLD[21..20]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TXDMAD_PREFETCH_THRESHOLD_SHFT 20
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_MASK 0x00080000                // CSR_AXI_FAKE[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_RXD_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_RXD_MASK 0x00040000                // CSR_RX_WB_RXD[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_WB_RXD_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_MASK 0x00008000                // CSR_Q_STATUS_IDX_BKRS_EN[15]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_SHFT 15
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_WED_MERGE_MODE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_WED_MERGE_MODE_MASK 0x00004000                // CSR_WED_MERGE_MODE[14]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_WED_MERGE_MODE_SHFT 14
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_SDO_DISP_MODE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_SDO_DISP_MODE_MASK 0x00002000                // CSR_SDO_DISP_MODE[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_SDO_DISP_MODE_SHFT 13
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_MASK 0x00000300                // CSR_AXI_SLEEP_MODE[9..8]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_SHFT 8
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_MASK 0x00000080                // CSR_BRESP_ERROR_BYPASS_EN[7]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_SHFT 7
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_MASK 0x00000040                // CSR_TX_DMASHDL_ENABLE[6]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_SHFT 6
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_MASK 0x00000020                // CSR_RX_DMA_WBQ_EN[5]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_SHFT 5
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_MASK 0x00000010                // CSR_MEM_ARB_LOCK_EN[4]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_SHFT 4
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_MASK 0x0000000C                // CSR_MEM_BST_SIZE[3..2]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_SHFT 2
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_MASK 0x00000003                // CSR_MAX_PREFETCH_CNT[1..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_GLO_CFG_EXT1 (0x54000000 + 0x2B4)---

    CSR_TXFIFO0_RDY_THRESHOLD[7..0] - (RW)  xxx 
    CSR_TXFIFO1_RDY_THRESHOLD[15..8] - (RW)  xxx 
    CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER[23..16] - (RW) timer setting for SCHEDULED_ACCESS_TIME_ARB of csr_tx_disp_arb_mode
    CSR_TX_DISP_ARB_MODE[25..24] - (RW) 00 : FAIR_ARB, 01 : FIX_ARB, 10 : UNBALANCED_ARB, 11 : SCHEDULED_ACCESS_TIME_ARB
    CSR_FWDL_FLOW_CTRL_BYASS_EN[26] - (RW) To disable firmware download TX flow control of TX dma(host_dma1) when firmare download of RX dma(mcu_dma1) is in firmware download polling mode!! Remember to set to 1'b0 when firmware download ring is set back to normal ring usage which should be in flow control for correct behavior!!
    CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN[27] - (RW) select firmware download TX ring(LSB/MSB ring) to bypass TX flow control when firmare download RX ring(LSB/MSB ring) of RX dma(mcu_dma1) is in firmware download polling mode!!
    CSR_TX_FCTRL_MODE[28]        - (RW) 1: packet based TX flow control   0: DMAD based TX flow control
    RESERVED29[30..29]           - (RO) Reserved bits
    CSR_PF_WRAP_CALC_MODE[31]    - (RW) 1'b0 : prefetch SRAM wrapping boundary is decided by bext ring base address   1'b1 : prefetch SRAM wrapping boundary is decided by prefetch max_cnt

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_MASK 0x80000000                // CSR_PF_WRAP_CALC_MODE[31]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_SHFT 31
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_MASK 0x10000000                // CSR_TX_FCTRL_MODE[28]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_SHFT 28
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_MASK 0x08000000                // CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN[27]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_SHFT 27
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_MASK 0x04000000                // CSR_FWDL_FLOW_CTRL_BYASS_EN[26]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_SHFT 26
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_MASK 0x03000000                // CSR_TX_DISP_ARB_MODE[25..24]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_SHFT 24
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_MASK 0x00FF0000                // CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_MASK 0x0000FF00                // CSR_TXFIFO1_RDY_THRESHOLD[15..8]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_SHFT 8
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_MASK 0x000000FF                // CSR_TXFIFO0_RDY_THRESHOLD[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_SHFT 0

/* =====================================================================================

  ---WPDMA_GLO_CFG_EXT2 (0x54000000 + 0x2B8)---

    CSR_TX_WRR_WEIGHT[3..0]      - (RW) WRR weight for TXD rings between AP & MD
    CSR_PERF_MXDU_TYPE[4]        - (RW) 1'b0 : MPDU based duration measurement   1'b1 : MSDU based duration measurement
    CSR_PERF_MPDU_INC_CMD2DAT[5] - (RW) 1'b0 : MPDU duration not including CMD2DAT latency   1'b1 : MPDU duration including CMD2DAT latency
    CSR_PERF_MIB_EN[6]           - (RW) Host performance MIB enable
    RESERVED7[7]                 - (RO) Reserved bits
    CSR_AXI_AR_OUTSTAND_NUM[12..8] - (RW) decide max. outstanding AXI requests, common for AXI read!
    CSR_RRO_BLINK_PLINK_MODE[13] - (RW) RRO buffer link or per-link mode,
                                     1'b1 : select virtual address
                                     1'b0 : select physical address
    CSR_RXDMAD_PREFETCH_THRESHOLD[15..14] - (RW) trigger rxdmad prefetch when available dmad cnt >= {1(2'b00), 2(2'b01), 4(2'b10), 8(2'b11)}
    CSR_TX_DROP_MODE[17..16]     - (RW) 2'h0 : No TX drop , 2'h1 : Ignore DMAD fetch and UDMA APB , 2'h2 : Flush TX dispatch queue
    CSR_TX_HALT_MODE[18]         - (RW) 1'b1 : Halt TXDMAD pre-fetch/dispatch and ignore UDMA APB , idle indicator would exclude TX dispatch queue status
    CSR_DMA2DMA_CMD_MODE[19]     - (RW) USB/SDIO cmd packet path,
                                     1'b1 : cmd packet to DMA2DMA path, MCU access packet via WFDMA.  
                                     1'b0 : cmd packet to UMAC, MCU access packet via PSE I/O.
    CSR_RRO_DMAD_PREFETCH_TIMER[23..20] - (RW) To avoid CDC issue, set timer to keep DMAD info
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RRO_DMAD_PREFETCH_TIMER_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RRO_DMAD_PREFETCH_TIMER_MASK 0x00F00000                // CSR_RRO_DMAD_PREFETCH_TIMER[23..20]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RRO_DMAD_PREFETCH_TIMER_SHFT 20
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_DMA2DMA_CMD_MODE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_DMA2DMA_CMD_MODE_MASK 0x00080000                // CSR_DMA2DMA_CMD_MODE[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_DMA2DMA_CMD_MODE_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_MASK 0x00040000                // CSR_TX_HALT_MODE[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_MASK 0x00030000                // CSR_TX_DROP_MODE[17..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_DROP_MODE_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RXDMAD_PREFETCH_THRESHOLD_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RXDMAD_PREFETCH_THRESHOLD_MASK 0x0000C000                // CSR_RXDMAD_PREFETCH_THRESHOLD[15..14]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RXDMAD_PREFETCH_THRESHOLD_SHFT 14
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RRO_BLINK_PLINK_MODE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RRO_BLINK_PLINK_MODE_MASK 0x00002000                // CSR_RRO_BLINK_PLINK_MODE[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_RRO_BLINK_PLINK_MODE_SHFT 13
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_AXI_AR_OUTSTAND_NUM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_AXI_AR_OUTSTAND_NUM_MASK 0x00001F00                // CSR_AXI_AR_OUTSTAND_NUM[12..8]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_AXI_AR_OUTSTAND_NUM_SHFT 8
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_MASK 0x00000040                // CSR_PERF_MIB_EN[6]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MIB_EN_SHFT 6
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_MASK 0x00000020                // CSR_PERF_MPDU_INC_CMD2DAT[5]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MPDU_INC_CMD2DAT_SHFT 5
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_MASK 0x00000010                // CSR_PERF_MXDU_TYPE[4]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_PERF_MXDU_TYPE_SHFT 4
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_MASK 0x0000000F                // CSR_TX_WRR_WEIGHT[3..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_WRR_WEIGHT_SHFT 0

/* =====================================================================================

  ---WPDMA_CTXD_CFG (0x54000000 + 0x2BC)---

    CSR_BAND0_CTXD_EN[0]         - (RW) Band 0 HIF TXD cascading enable
    CSR_BAND0_CTXD_RING_IDX[5..1] - (RW) Band 0 HIF TXD ring index
    CSR_BAND1_CTXD_EN[6]         - (RW) Band 1 HIF TXD cascading enable
    CSR_BAND1_CTXD_RING_IDX[11..7] - (RW) Band 1 HIF TXD ring index
    CSR_CTXD_CASCADE_NUM[15..12] - (RW) HIF TXD cascading number = CSR_CTXD_CASCADE_NUM + 1
    CSR_CTXD_TIMEOUT[23..16]     - (RW) HIF TXD cascading timeout; unit is 1us
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_MASK 0x00FF0000                // CSR_CTXD_TIMEOUT[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_TIMEOUT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_MASK 0x0000F000                // CSR_CTXD_CASCADE_NUM[15..12]
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_CTXD_CASCADE_NUM_SHFT 12
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_ADDR WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_MASK 0x00000F80                // CSR_BAND1_CTXD_RING_IDX[11..7]
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_RING_IDX_SHFT 7
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_MASK 0x00000040                // CSR_BAND1_CTXD_EN[6]
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_BAND1_CTXD_EN_SHFT 6
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_ADDR WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_MASK 0x0000003E                // CSR_BAND0_CTXD_RING_IDX[5..1]
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_RING_IDX_SHFT 1
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_MASK 0x00000001                // CSR_BAND0_CTXD_EN[0]
#define WF_WFDMA_MCU_DMA0_WPDMA_CTXD_CFG_CSR_BAND0_CTXD_EN_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_QOS_QTM_CFG0 (0x54000000 + 0x2D0)---

    CSR_TXP0_FFA_QTM[4..0]       - (RW) CSR_TXP0_FFA_QTM
    CSR_TXP0_RSVD_QTM[9..5]      - (RW) CSR_TXP0_RSVD_QTM
    CSR_TXP1_FFA_QTM[14..10]     - (RW) CSR_TXP1_FFA_QTM
    CSR_TXP1_RSVD_QTM[19..15]    - (RW) CSR_TXP1_RSVD_QTM
    CSR_TXP2_FFA_QTM[24..20]     - (RW) CSR_TXP2_FFA_QTM
    CSR_TXP2_RSVD_QTM[29..25]    - (RW) CSR_TXP2_RSVD_QTM
    CSR_QOS_QTM_MODE[31..30]     - (RW) 2'b01 : csr_rsvd_qtm_mode_only, 2'b10 : csr_ffa_qtm_mode_only, others : rsvd+ffa mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_MASK 0xC0000000                // CSR_QOS_QTM_MODE[31..30]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_QOS_QTM_MODE_SHFT 30
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_RSVD_QTM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_RSVD_QTM_MASK 0x3E000000                // CSR_TXP2_RSVD_QTM[29..25]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_RSVD_QTM_SHFT 25
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_FFA_QTM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_FFA_QTM_MASK 0x01F00000                // CSR_TXP2_FFA_QTM[24..20]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP2_FFA_QTM_SHFT 20
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_MASK 0x000F8000                // CSR_TXP1_RSVD_QTM[19..15]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_RSVD_QTM_SHFT 15
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_MASK 0x00007C00                // CSR_TXP1_FFA_QTM[14..10]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP1_FFA_QTM_SHFT 10
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_MASK 0x000003E0                // CSR_TXP0_RSVD_QTM[9..5]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_RSVD_QTM_SHFT 5
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_MASK 0x0000001F                // CSR_TXP0_FFA_QTM[4..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG0_CSR_TXP0_FFA_QTM_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_QOS_QTM_CFG1 (0x54000000 + 0x2D4)---

    CSR_DMAD_FFA_QTM[4..0]       - (RW) CSR_DMAD_FFA_QTM
    CSR_DMAD_RSVD_QTM[9..5]      - (RW) CSR_DMAD_RSVD_QTM
    CSR_TXD_FFA_QTM[14..10]      - (RW) CSR_TXD_FFA_QTM
    CSR_TXD_RSVD_QTM[19..15]     - (RW) CSR_TXD_RSVD_QTM
    CSR_FFA_TOTAL_QTM[24..20]    - (RW) CSR_FFA_TOTAL_QTM
    RESERVED25[31..25]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_FFA_TOTAL_QTM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_FFA_TOTAL_QTM_MASK 0x01F00000                // CSR_FFA_TOTAL_QTM[24..20]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_FFA_TOTAL_QTM_SHFT 20
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_MASK 0x000F8000                // CSR_TXD_RSVD_QTM[19..15]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_RSVD_QTM_SHFT 15
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_MASK 0x00007C00                // CSR_TXD_FFA_QTM[14..10]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_TXD_FFA_QTM_SHFT 10
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_MASK 0x000003E0                // CSR_DMAD_RSVD_QTM[9..5]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_RSVD_QTM_SHFT 5
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_MASK 0x0000001F                // CSR_DMAD_FFA_QTM[4..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_QOS_QTM_CFG1_CSR_DMAD_FFA_QTM_SHFT 0

/* =====================================================================================

  ---HOST_PER_DLY_INT_CFG (0x54000000 + 0x2E8)---

    wpdma_per_max_ptime[7..0]    - (RW) Specified Max pending time for the internal RX ring full flag falling edge. When the pending time equal or greater PER_MAX_PTIME x 20us or the # of pended TX_DONE_INT equal or greater than TX_MAX_PINT (see above), an Final TX_DLY_INT is generated
                                     Set to 0 will disable pending interrupt time check
    RESERVED8[15..8]             - (RO) Reserved bits
    wpdma_per_dly_int_en[23..16] - (RW) RX periodic Delayed Interrupt Enable
                                     1: Enable RX periodic delayed interrupt mechanism
                                     0: Disable RX periodic delayed interrupt mechanism
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_ADDR WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_MASK 0x00FF0000                // wpdma_per_dly_int_en[23..16]
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_SHFT 16
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_ADDR WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_MASK 0x000000FF                // wpdma_per_max_ptime[7..0]
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_SHFT 0

/* =====================================================================================

  ---WPDMA_PRI_DLY_INT_CFG0 (0x54000000 + 0x2F0)---

    PRI0_MAX_PTIME[7..0]         - (RW) CFG #0 delay time in unit of 20us
    PRI0_MAX_PINT[14..8]         - (RW) CFG #0 delay number in unit of interrupt event
    PRI0_DLY_INT_EN[15]          - (RW) CFG #0 delay interrupt enable
    PRI1_MAX_PTIME[23..16]       - (RW) CFG #1 delay time in unit of 20us
    PRI1_MAX_PINT[30..24]        - (RW) CFG #1 delay number in unit of interrupt event
    PRI1_DLY_INT_EN[31]          - (RW) CFG #1 delay interrupt enable

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_MASK 0x80000000                // PRI1_DLY_INT_EN[31]
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_SHFT 31
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_MASK 0x7F000000                // PRI1_MAX_PINT[30..24]
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_SHFT 24
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_MASK 0x00FF0000                // PRI1_MAX_PTIME[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_MASK 0x00008000                // PRI0_DLY_INT_EN[15]
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_SHFT 15
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_MASK 0x00007F00                // PRI0_MAX_PINT[14..8]
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_SHFT 8
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_MASK 0x000000FF                // PRI0_MAX_PTIME[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_SHFT 0

/* =====================================================================================

  ---WPDMA_PRI_DLY_INT_CFG1 (0x54000000 + 0x2F4)---

    PRI0_MAX_PTIME[7..0]         - (RW) CFG #2 delay time in unit of 20us
    PRI0_MAX_PINT[14..8]         - (RW) CFG #2 delay number in unit of interrupt event
    PRI0_DLY_INT_EN[15]          - (RW) CFG #2 delay interrupt enable
    PRI1_MAX_PTIME[23..16]       - (RW) CFG #3 delay time in unit of 20us
    PRI1_MAX_PINT[30..24]        - (RW) CFG #3 delay number in unit of interrupt event
    PRI1_DLY_INT_EN[31]          - (RW) CFG #3 delay interrupt enable

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_DLY_INT_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_DLY_INT_EN_MASK 0x80000000                // PRI1_DLY_INT_EN[31]
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_DLY_INT_EN_SHFT 31
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PINT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PINT_MASK 0x7F000000                // PRI1_MAX_PINT[30..24]
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PINT_SHFT 24
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PTIME_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PTIME_MASK 0x00FF0000                // PRI1_MAX_PTIME[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI1_MAX_PTIME_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_MASK 0x00008000                // PRI0_DLY_INT_EN[15]
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_DLY_INT_EN_SHFT 15
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_MASK 0x00007F00                // PRI0_MAX_PINT[14..8]
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PINT_SHFT 8
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_ADDR WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_MASK 0x000000FF                // PRI0_MAX_PTIME[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG1_PRI0_MAX_PTIME_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING0_CTRL0 (0x54000000 + 0x300)---

    BASE_PTR[31..0]              - (RW) Point to the base address of TX_RING (8-DWORD aligned address)

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_TX_RING0_CTRL1 (0x54000000 + 0x304)---

    MAX_CNT[11..0]               - (RW) The maximum number of TXD count in TXD_RING.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    RESERVED13[15..13]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of TX_Ring (8-DWORD aligned address)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING0_CTRL2 (0x54000000 + 0x308)---

    CPU_IDX[11..0]               - (RW) Point to the next TXD CPU wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING0_CTRL3 (0x54000000 + 0x30c)---

    DMA_IDX[11..0]               - (RO) Point to the next TXD DMA wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING1_CTRL0 (0x54000000 + 0x310)---

    BASE_PTR[31..0]              - (RW) Point to the base address of TX_RING (8-DWORD aligned address)

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_TX_RING1_CTRL1 (0x54000000 + 0x314)---

    MAX_CNT[11..0]               - (RW) The maximum number of TXD count in TXD_RING.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    RESERVED13[15..13]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of TX_Ring (8-DWORD aligned address)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING1_CTRL2 (0x54000000 + 0x318)---

    CPU_IDX[11..0]               - (RW) Point to the next TXD CPU wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING1_CTRL3 (0x54000000 + 0x31c)---

    DMA_IDX[11..0]               - (RO) Point to the next TXD DMA wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING2_CTRL0 (0x54000000 + 0x320)---

    BASE_PTR[31..0]              - (RW) Point to the base address of TX_RING (8-DWORD aligned address)

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_TX_RING2_CTRL1 (0x54000000 + 0x324)---

    MAX_CNT[11..0]               - (RW) The maximum number of TXD count in TXD_RING.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    RESERVED13[15..13]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of TX_Ring (8-DWORD aligned address)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING2_CTRL2 (0x54000000 + 0x328)---

    CPU_IDX[11..0]               - (RW) Point to the next TXD CPU wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING2_CTRL3 (0x54000000 + 0x32c)---

    DMA_IDX[11..0]               - (RO) Point to the next TXD DMA wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING3_CTRL0 (0x54000000 + 0x330)---

    BASE_PTR[31..0]              - (RW) Point to the base address of TX_RING (8-DWORD aligned address)

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_TX_RING3_CTRL1 (0x54000000 + 0x334)---

    MAX_CNT[11..0]               - (RW) The maximum number of TXD count in TXD_RING.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    RESERVED13[15..13]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of TX_Ring (8-DWORD aligned address)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING3_CTRL2 (0x54000000 + 0x338)---

    CPU_IDX[11..0]               - (RW) Point to the next TXD CPU wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING3_CTRL3 (0x54000000 + 0x33c)---

    DMA_IDX[11..0]               - (RO) Point to the next TXD DMA wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING4_CTRL0 (0x54000000 + 0x340)---

    BASE_PTR[31..0]              - (RW) Point to the base address of TX_RING (8-DWORD aligned address)

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_TX_RING4_CTRL1 (0x54000000 + 0x344)---

    MAX_CNT[11..0]               - (RW) The maximum number of TXD count in TXD_RING.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    RESERVED13[15..13]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of TX_Ring (8-DWORD aligned address)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING4_CTRL2 (0x54000000 + 0x348)---

    CPU_IDX[11..0]               - (RW) Point to the next TXD CPU wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING4_CTRL3 (0x54000000 + 0x34c)---

    DMA_IDX[11..0]               - (RO) Point to the next TXD DMA wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING5_CTRL0 (0x54000000 + 0x350)---

    BASE_PTR[31..0]              - (RW) Point to the base address of TX_RING (8-DWORD aligned address)

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_TX_RING5_CTRL1 (0x54000000 + 0x354)---

    MAX_CNT[11..0]               - (RW) The maximum number of TXD count in TXD_RING.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    RESERVED13[15..13]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of TX_Ring (8-DWORD aligned address)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING5_CTRL2 (0x54000000 + 0x358)---

    CPU_IDX[11..0]               - (RW) Point to the next TXD CPU wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING5_CTRL3 (0x54000000 + 0x35c)---

    DMA_IDX[11..0]               - (RO) Point to the next TXD DMA wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING6_CTRL0 (0x54000000 + 0x360)---

    BASE_PTR[31..0]              - (RW) Point to the base address of TX_RING (8-DWORD aligned address)

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_TX_RING6_CTRL1 (0x54000000 + 0x364)---

    MAX_CNT[11..0]               - (RW) The maximum number of TXD count in TXD_RING.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    RESERVED13[15..13]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of TX_Ring (8-DWORD aligned address)
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING6_CTRL2 (0x54000000 + 0x368)---

    CPU_IDX[11..0]               - (RW) Point to the next TXD CPU wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_TX_RING6_CTRL3 (0x54000000 + 0x36c)---

    DMA_IDX[11..0]               - (RO) Point to the next TXD DMA wants to use
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING0_CTRL0 (0x54000000 + 0x500)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING0_CTRL1 (0x54000000 + 0x504)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    MGC_ENA[13]                  - (RW) Magic count coherence check mode
    RESERVED14[15..14]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring (8-DWORD aligned address)
    RESERVED20[27..20]           - (RO) Reserved bits
    MAGIC_CNT[31..28]            - (RW) Magic count for coherence check mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_MAGIC_CNT_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_MAGIC_CNT_MASK  0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_MAGIC_CNT_SHFT  28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_MGC_ENA_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_MGC_ENA_MASK    0x00002000                // MGC_ENA[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_MGC_ENA_SHFT    13
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING0_CTRL2 (0x54000000 + 0x508)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING0_CTRL3 (0x54000000 + 0x50c)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING1_CTRL0 (0x54000000 + 0x510)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING1_CTRL1 (0x54000000 + 0x514)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    MGC_ENA[13]                  - (RW) Magic count coherence check mode
    RESERVED14[15..14]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring (8-DWORD aligned address)
    RESERVED20[27..20]           - (RO) Reserved bits
    MAGIC_CNT[31..28]            - (RW) Magic count for coherence check mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_MAGIC_CNT_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_MAGIC_CNT_MASK  0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_MAGIC_CNT_SHFT  28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_MGC_ENA_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_MGC_ENA_MASK    0x00002000                // MGC_ENA[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_MGC_ENA_SHFT    13
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING1_CTRL2 (0x54000000 + 0x518)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING1_CTRL3 (0x54000000 + 0x51c)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING2_CTRL0 (0x54000000 + 0x520)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING2_CTRL1 (0x54000000 + 0x524)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    MGC_ENA[13]                  - (RW) Magic count coherence check mode
    RESERVED14[15..14]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring (8-DWORD aligned address)
    RESERVED20[27..20]           - (RO) Reserved bits
    MAGIC_CNT[31..28]            - (RW) Magic count for coherence check mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_MAGIC_CNT_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_MAGIC_CNT_MASK  0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_MAGIC_CNT_SHFT  28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_MGC_ENA_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_MGC_ENA_MASK    0x00002000                // MGC_ENA[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_MGC_ENA_SHFT    13
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING2_CTRL2 (0x54000000 + 0x528)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING2_CTRL3 (0x54000000 + 0x52C)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING3_CTRL0 (0x54000000 + 0x530)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING3_CTRL1 (0x54000000 + 0x534)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    MGC_ENA[13]                  - (RW) Magic count coherence check mode
    RESERVED14[15..14]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring (8-DWORD aligned address)
    RESERVED20[27..20]           - (RO) Reserved bits
    MAGIC_CNT[31..28]            - (RW) Magic count for coherence check mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_MAGIC_CNT_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_MAGIC_CNT_MASK  0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_MAGIC_CNT_SHFT  28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_MGC_ENA_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_MGC_ENA_MASK    0x00002000                // MGC_ENA[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_MGC_ENA_SHFT    13
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING3_CTRL2 (0x54000000 + 0x538)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING3_CTRL3 (0x54000000 + 0x53c)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING4_CTRL0 (0x54000000 + 0x540)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING4_CTRL1 (0x54000000 + 0x544)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    MGC_ENA[13]                  - (RW) Magic count coherence check mode
    RESERVED14[15..14]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring (8-DWORD aligned address)
    RESERVED20[27..20]           - (RO) Reserved bits
    MAGIC_CNT[31..28]            - (RW) Magic count for coherence check mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_MAGIC_CNT_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_MAGIC_CNT_MASK  0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_MAGIC_CNT_SHFT  28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_MGC_ENA_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_MGC_ENA_MASK    0x00002000                // MGC_ENA[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_MGC_ENA_SHFT    13
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING4_CTRL2 (0x54000000 + 0x548)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING4_CTRL3 (0x54000000 + 0x54c)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING5_CTRL0 (0x54000000 + 0x550)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING5_CTRL1 (0x54000000 + 0x554)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    MGC_ENA[13]                  - (RW) Magic count coherence check mode
    RESERVED14[15..14]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring (8-DWORD aligned address)
    RESERVED20[27..20]           - (RO) Reserved bits
    MAGIC_CNT[31..28]            - (RW) Magic count for coherence check mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_MAGIC_CNT_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_MAGIC_CNT_MASK  0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_MAGIC_CNT_SHFT  28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_MGC_ENA_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_MGC_ENA_MASK    0x00002000                // MGC_ENA[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_MGC_ENA_SHFT    13
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING5_CTRL2 (0x54000000 + 0x558)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING5_CTRL3 (0x54000000 + 0x55c)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING6_CTRL0 (0x54000000 + 0x560)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING6_CTRL1 (0x54000000 + 0x564)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    MGC_ENA[13]                  - (RW) Magic count coherence check mode
    RESERVED14[15..14]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring (8-DWORD aligned address)
    RESERVED20[27..20]           - (RO) Reserved bits
    MAGIC_CNT[31..28]            - (RW) Magic count for coherence check mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_MAGIC_CNT_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_MAGIC_CNT_MASK  0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_MAGIC_CNT_SHFT  28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_MGC_ENA_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_MGC_ENA_MASK    0x00002000                // MGC_ENA[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_MGC_ENA_SHFT    13
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING6_CTRL2 (0x54000000 + 0x568)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING6_CTRL3 (0x54000000 + 0x56c)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING7_CTRL0 (0x54000000 + 0x570)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING7_CTRL1 (0x54000000 + 0x574)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    MGC_ENA[13]                  - (RW) Magic count coherence check mode
    RESERVED14[15..14]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring (8-DWORD aligned address)
    RESERVED20[27..20]           - (RO) Reserved bits
    MAGIC_CNT[31..28]            - (RW) Magic count for coherence check mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_MAGIC_CNT_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_MAGIC_CNT_MASK  0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_MAGIC_CNT_SHFT  28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_MGC_ENA_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_MGC_ENA_MASK    0x00002000                // MGC_ENA[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_MGC_ENA_SHFT    13
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING7_CTRL2 (0x54000000 + 0x578)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING7_CTRL3 (0x54000000 + 0x57c)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING8_CTRL0 (0x54000000 + 0x580)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING8_CTRL1 (0x54000000 + 0x584)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    MGC_ENA[13]                  - (RW) Magic count coherence check mode
    RESERVED14[15..14]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring (8-DWORD aligned address)
    RESERVED20[27..20]           - (RO) Reserved bits
    MAGIC_CNT[31..28]            - (RW) Magic count for coherence check mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_MAGIC_CNT_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_MAGIC_CNT_MASK  0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_MAGIC_CNT_SHFT  28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_MGC_ENA_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_MGC_ENA_MASK    0x00002000                // MGC_ENA[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_MGC_ENA_SHFT    13
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING8_CTRL2 (0x54000000 + 0x588)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING8_CTRL3 (0x54000000 + 0x58c)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING9_CTRL0 (0x54000000 + 0x590)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_BASE_PTR_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_BASE_PTR_MASK   0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_BASE_PTR_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING9_CTRL1 (0x54000000 + 0x594)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    MGC_ENA[13]                  - (RW) Magic count coherence check mode
    RESERVED14[15..14]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring (8-DWORD aligned address)
    RESERVED20[27..20]           - (RO) Reserved bits
    MAGIC_CNT[31..28]            - (RW) Magic count for coherence check mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_MAGIC_CNT_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_MAGIC_CNT_MASK  0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_MAGIC_CNT_SHFT  28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_MGC_ENA_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_MGC_ENA_MASK    0x00002000                // MGC_ENA[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_MGC_ENA_SHFT    13
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_ATTR_ADDR       WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_ATTR_MASK       0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_ATTR_SHFT       12
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_MAX_CNT_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_MAX_CNT_MASK    0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_MAX_CNT_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING9_CTRL2 (0x54000000 + 0x598)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL2_CPU_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL2_CPU_IDX_MASK    0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL2_CPU_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING9_CTRL3 (0x54000000 + 0x59c)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL3_DMA_IDX_ADDR    WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL3_DMA_IDX_MASK    0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL3_DMA_IDX_SHFT    0

/* =====================================================================================

  ---WPDMA_RX_RING10_CTRL0 (0x54000000 + 0x5a0)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL0_BASE_PTR_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL0_BASE_PTR_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING10_CTRL1 (0x54000000 + 0x5a4)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    MGC_ENA[13]                  - (RW) Magic count coherence check mode
    RESERVED14[15..14]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring (8-DWORD aligned address)
    RESERVED20[27..20]           - (RO) Reserved bits
    MAGIC_CNT[31..28]            - (RW) Magic count for coherence check mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_MGC_ENA_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_MGC_ENA_MASK   0x00002000                // MGC_ENA[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_MGC_ENA_SHFT   13
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_ATTR_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_ATTR_MASK      0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_MAX_CNT_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_MAX_CNT_MASK   0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL1_MAX_CNT_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING10_CTRL2 (0x54000000 + 0x5a8)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL2_CPU_IDX_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL2_CPU_IDX_MASK   0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL2_CPU_IDX_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING10_CTRL3 (0x54000000 + 0x5ac)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL3_DMA_IDX_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL3_DMA_IDX_MASK   0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_CTRL3_DMA_IDX_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING11_CTRL0 (0x54000000 + 0x5b0)---

    BASE_PTR[31..0]              - (RW) Point to the base address of RXD Ring (GE ports). It should be a 8-DWORD aligned address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL0_BASE_PTR_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL0_BASE_PTR_MASK  0xFFFFFFFF                // BASE_PTR[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL0_BASE_PTR_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING11_CTRL1 (0x54000000 + 0x5b4)---

    MAX_CNT[11..0]               - (RW) The maximum number of RXD count in RXD Ring.
    ATTR[12]                     - (RW) Attribute for MD ring or bus source identification
    MGC_ENA[13]                  - (RW) Magic count coherence check mode
    RESERVED14[15..14]           - (RO) Reserved bits
    BASE_PTR_EXT[19..16]         - (RW) Point to the base address[35:32] of RX_Ring (8-DWORD aligned address)
    RESERVED20[27..20]           - (RO) Reserved bits
    MAGIC_CNT[31..28]            - (RW) Magic count for coherence check mode

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_MAGIC_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_MAGIC_CNT_MASK 0xF0000000                // MAGIC_CNT[31..28]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_MAGIC_CNT_SHFT 28
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_BASE_PTR_EXT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_BASE_PTR_EXT_MASK 0x000F0000                // BASE_PTR_EXT[19..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_BASE_PTR_EXT_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_MGC_ENA_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_MGC_ENA_MASK   0x00002000                // MGC_ENA[13]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_MGC_ENA_SHFT   13
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_ATTR_ADDR      WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_ATTR_MASK      0x00001000                // ATTR[12]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_ATTR_SHFT      12
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_MAX_CNT_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_MAX_CNT_MASK   0x00000FFF                // MAX_CNT[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL1_MAX_CNT_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING11_CTRL2 (0x54000000 + 0x5b8)---

    CPU_IDX[11..0]               - (RW) Point to the next RXD CPU wants to allocate to RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL2_CPU_IDX_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL2_CPU_IDX_MASK   0x00000FFF                // CPU_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL2_CPU_IDX_SHFT   0

/* =====================================================================================

  ---WPDMA_RX_RING11_CTRL3 (0x54000000 + 0x5bc)---

    DMA_IDX[11..0]               - (RW) Point to the next RXD PDMA engine wants to use for RXD Ring.
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL3_DMA_IDX_ADDR   WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL3_DMA_IDX_MASK   0x00000FFF                // DMA_IDX[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_CTRL3_DMA_IDX_SHFT   0

/* =====================================================================================

  ---WPDMA_TX_RING0_EXT_CTRL (0x54000000 + 0x600)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) TXD Ring #0 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING1_EXT_CTRL (0x54000000 + 0x604)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) TXD Ring #1 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING2_EXT_CTRL (0x54000000 + 0x608)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) TXD Ring #2 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING3_EXT_CTRL (0x54000000 + 0x60C)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) TXD Ring #3 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING4_EXT_CTRL (0x54000000 + 0x610)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) TXD Ring #4 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING5_EXT_CTRL (0x54000000 + 0x614)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) TXD Ring #5 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING6_EXT_CTRL (0x54000000 + 0x618)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) TXD Ring #6 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING0_EXT_CTRL (0x54000000 + 0x680)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #0 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING1_EXT_CTRL (0x54000000 + 0x684)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #1 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING2_EXT_CTRL (0x54000000 + 0x688)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #2 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_EXT_CTRL (0x54000000 + 0x68C)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #4 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING4_EXT_CTRL (0x54000000 + 0x690)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #4 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_EXT_CTRL (0x54000000 + 0x694)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #6 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING6_EXT_CTRL (0x54000000 + 0x698)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #6 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING7_EXT_CTRL (0x54000000 + 0x69C)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #4 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING8_EXT_CTRL (0x54000000 + 0x6A0)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #4 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING9_EXT_CTRL (0x54000000 + 0x6A4)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #4 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING10_EXT_CTRL (0x54000000 + 0x6A8)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #6 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING11_EXT_CTRL (0x54000000 + 0x6AC)---

    DISP_MAX_CNT[7..0]           - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    DISP_BASE_PTR[31..16]        - (RW) RXD Ring #7 Extension, to configure prefetch settings, like base_ptr means each prefetch ring's base address in internal prefetch sram, disp_max_cnt means each prefetch ring's depth

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_EXT_CTRL_DISP_BASE_PTR_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_EXT_CTRL_DISP_BASE_PTR_MASK 0xFFFF0000                // DISP_BASE_PTR[31..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_EXT_CTRL_DISP_BASE_PTR_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_EXT_CTRL_DISP_MAX_CNT_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_EXT_CTRL_DISP_MAX_CNT_MASK 0x000000FF                // DISP_MAX_CNT[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_EXT_CTRL_DISP_MAX_CNT_SHFT 0

/* =====================================================================================

  ---PDA_TAR_ADDR (0x54000000 + 0x800)---

    PDA_TAR_ADDR[31..0]          - (RW) firmware download target address

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_PDA_TAR_ADDR_PDA_TAR_ADDR_ADDR       WF_WFDMA_MCU_DMA0_PDA_TAR_ADDR_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_TAR_ADDR_PDA_TAR_ADDR_MASK       0xFFFFFFFF                // PDA_TAR_ADDR[31..0]
#define WF_WFDMA_MCU_DMA0_PDA_TAR_ADDR_PDA_TAR_ADDR_SHFT       0

/* =====================================================================================

  ---PDA_TAR_LEN (0x54000000 + 0x804)---

    PDA_TAR_LEN[19..0]           - (RW) firmware download target length
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_PDA_TAR_LEN_PDA_TAR_LEN_ADDR         WF_WFDMA_MCU_DMA0_PDA_TAR_LEN_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_TAR_LEN_PDA_TAR_LEN_MASK         0x000FFFFF                // PDA_TAR_LEN[19..0]
#define WF_WFDMA_MCU_DMA0_PDA_TAR_LEN_PDA_TAR_LEN_SHFT         0

/* =====================================================================================

  ---PDA_DWLD_STATE (0x54000000 + 0x808)---

    PDA_FWDL_FINISH[0]           - (RO) flag of wfdma_pda_top has finished firmware download processing
    PDA_FWDL_BUSY[1]             - (RO) flag of wfdma_pda_top busy or not when firmware download processing
    WFDMA_FWDL_FINISH[2]         - (RO) flag of total received length thru wfdma rx engine is equal to target length(PDA_TAR_LEN) or not
    WFDMA_FWDL_BUSY[3]           - (RO) flag of wfdma rx engine busy or not when firmware download processing
    WFDMA_FWDL_OVERFLOW[4]       - (RO) flag of total received packet length greater than configured target length
    PDA_CRC_VALID[5]             - (RO) CRC result valid flag
    PDA_FWDL_OVERFLOW[6]         - (RO) flag of total received packet length greater than configured target length in wfdma_pda_top engine
    RESERVED7[7]                 - (RO) Reserved bits
    WFDMA_FWDL_LENGTH_REM[26..8] - (RO) display how many remaining firmware bytes to be downloaded
    RESERVED27[30..27]           - (RO) Reserved bits
    PDA_SOFT_RESET_PULSE[31]     - (WO) sofware reset pulse to pda related designs. Once CR write 1'b1 to this bit, hardware will generate one reset pulse and self-clear back to 1'b0, thus it should return zero when CR read, if non-zero value, it could be a fatal error!!

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_SOFT_RESET_PULSE_ADDR WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_SOFT_RESET_PULSE_MASK 0x80000000                // PDA_SOFT_RESET_PULSE[31]
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_SOFT_RESET_PULSE_SHFT 31
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_LENGTH_REM_ADDR WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_LENGTH_REM_MASK 0x07FFFF00                // WFDMA_FWDL_LENGTH_REM[26..8]
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_LENGTH_REM_SHFT 8
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_OVERFLOW_ADDR WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_OVERFLOW_MASK 0x00000040                // PDA_FWDL_OVERFLOW[6]
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_OVERFLOW_SHFT 6
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_CRC_VALID_ADDR    WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_CRC_VALID_MASK    0x00000020                // PDA_CRC_VALID[5]
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_CRC_VALID_SHFT    5
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_OVERFLOW_ADDR WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_OVERFLOW_MASK 0x00000010                // WFDMA_FWDL_OVERFLOW[4]
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_OVERFLOW_SHFT 4
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_BUSY_ADDR  WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_BUSY_MASK  0x00000008                // WFDMA_FWDL_BUSY[3]
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_BUSY_SHFT  3
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_FINISH_ADDR WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_FINISH_MASK 0x00000004                // WFDMA_FWDL_FINISH[2]
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_FINISH_SHFT 2
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_BUSY_ADDR    WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_BUSY_MASK    0x00000002                // PDA_FWDL_BUSY[1]
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_BUSY_SHFT    1
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_FINISH_ADDR  WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_FINISH_MASK  0x00000001                // PDA_FWDL_FINISH[0]
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_FINISH_SHFT  0

/* =====================================================================================

  ---PDA_CONFG (0x54000000 + 0x80C)---

    PDA_DISABLE_DECRYPT[0]       - (RW) disable decryption, not support both decryption and descramble enabled, that is PDA_CONFG[1:0] = 2'b00 is not supported
    PDA_DISABLE_DESCRAMBLE[1]    - (RW) disable descrambler, not support both decryption and descramble enabled, that is PDA_CONFG[1:0] = 2'b00 is not supported
    PDA_CRC_FORCE_NODEC[2]       - (RW) force using not-decrypted image for CRC generation, NOT support using not-descrambled image for CRC generation!!
    RESERVED3[3]                 - (RO) Reserved bits
    PDA_DESCRAMBLE_OPTION[7..4]  - (RW) legacy descramble option, please previous CR document
    PDA_RX_DMAD_WB_MODE[9..8]    - (RW) 2'b00 : no rx_dmad write-back, firmware need to poll related PDA CR status flags(PDA_DWLD_STATE) to know if firmware download process finish or not; 2'b01 : only write-back rx_dmad when total transferred length equal to pda_target_length; 2'b10, 2'b11 : write-back rx_dmad for each received image packet!!
    RESERVED10[29..10]           - (RO) Reserved bits
    PDA_FWDL_LS_QSEL_EN[30]      - (RW) firmware download ring selection, 1'b1 : ring number 0, 1'b0 : MAX rx ring number. For example of  Max supported 8 RX rings, if this bit configured to 1'b1, thus rx ring0 will be assigned as firmware download ring which behaves special behavior different than normal packet transfer rx ring, but if this bit is set to 1'b0, then ring7 will be assigned as firmware download ring
    PDA_FWDL_EN[31]              - (RW) firmware download enable, default on

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_FWDL_EN_ADDR           WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_FWDL_EN_MASK           0x80000000                // PDA_FWDL_EN[31]
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_FWDL_EN_SHFT           31
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_FWDL_LS_QSEL_EN_ADDR   WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_FWDL_LS_QSEL_EN_MASK   0x40000000                // PDA_FWDL_LS_QSEL_EN[30]
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_FWDL_LS_QSEL_EN_SHFT   30
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_RX_DMAD_WB_MODE_ADDR   WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_RX_DMAD_WB_MODE_MASK   0x00000300                // PDA_RX_DMAD_WB_MODE[9..8]
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_RX_DMAD_WB_MODE_SHFT   8
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DESCRAMBLE_OPTION_ADDR WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DESCRAMBLE_OPTION_MASK 0x000000F0                // PDA_DESCRAMBLE_OPTION[7..4]
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DESCRAMBLE_OPTION_SHFT 4
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_CRC_FORCE_NODEC_ADDR   WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_CRC_FORCE_NODEC_MASK   0x00000004                // PDA_CRC_FORCE_NODEC[2]
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_CRC_FORCE_NODEC_SHFT   2
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DISABLE_DESCRAMBLE_ADDR WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DISABLE_DESCRAMBLE_MASK 0x00000002                // PDA_DISABLE_DESCRAMBLE[1]
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DISABLE_DESCRAMBLE_SHFT 1
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DISABLE_DECRYPT_ADDR   WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DISABLE_DECRYPT_MASK   0x00000001                // PDA_DISABLE_DECRYPT[0]
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DISABLE_DECRYPT_SHFT   0

/* =====================================================================================

  ---PDA_DES_KEY (0x54000000 + 0x810)---

    PDA_DES_KEY[31..0]           - (RW) firmware download descramble key

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_PDA_DES_KEY_PDA_DES_KEY_ADDR         WF_WFDMA_MCU_DMA0_PDA_DES_KEY_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DES_KEY_PDA_DES_KEY_MASK         0xFFFFFFFF                // PDA_DES_KEY[31..0]
#define WF_WFDMA_MCU_DMA0_PDA_DES_KEY_PDA_DES_KEY_SHFT         0

/* =====================================================================================

  ---PDA_CRC_VAL (0x54000000 + 0x814)---

    PDA_CRC_VAL[31..0]           - (RO) firmware download crc result value

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_PDA_CRC_VAL_PDA_CRC_VAL_ADDR         WF_WFDMA_MCU_DMA0_PDA_CRC_VAL_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CRC_VAL_PDA_CRC_VAL_MASK         0xFFFFFFFF                // PDA_CRC_VAL[31..0]
#define WF_WFDMA_MCU_DMA0_PDA_CRC_VAL_PDA_CRC_VAL_SHFT         0

/* =====================================================================================

  ---PDA_DBG (0x54000000 + 0x820)---

    PDA_DBG[31..0]               - (RW) firmware download debug information

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_PDA_DBG_PDA_DBG_ADDR                 WF_WFDMA_MCU_DMA0_PDA_DBG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DBG_PDA_DBG_MASK                 0xFFFFFFFF                // PDA_DBG[31..0]
#define WF_WFDMA_MCU_DMA0_PDA_DBG_PDA_DBG_SHFT                 0

/* =====================================================================================

  ---WPDMA_TX_RING0_BKRS_CTRL0 (0x54000000 + 0xA00)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING0_BKRS_CTRL1 (0x54000000 + 0xA04)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING0_BKRS_CTRL2 (0x54000000 + 0xA08)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING1_BKRS_CTRL0 (0x54000000 + 0xA10)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING1_BKRS_CTRL1 (0x54000000 + 0xA14)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING1_BKRS_CTRL2 (0x54000000 + 0xA18)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING2_BKRS_CTRL0 (0x54000000 + 0xA20)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING2_BKRS_CTRL1 (0x54000000 + 0xA24)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING2_BKRS_CTRL2 (0x54000000 + 0xA28)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING3_BKRS_CTRL0 (0x54000000 + 0xA30)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING3_BKRS_CTRL1 (0x54000000 + 0xA34)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING3_BKRS_CTRL2 (0x54000000 + 0xA38)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING4_BKRS_CTRL0 (0x54000000 + 0xA40)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING4_BKRS_CTRL1 (0x54000000 + 0xA44)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING4_BKRS_CTRL2 (0x54000000 + 0xA48)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING5_BKRS_CTRL0 (0x54000000 + 0xA50)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING5_BKRS_CTRL1 (0x54000000 + 0xA54)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING5_BKRS_CTRL2 (0x54000000 + 0xA58)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING6_BKRS_CTRL0 (0x54000000 + 0xA60)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING6_BKRS_CTRL1 (0x54000000 + 0xA64)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING6_BKRS_CTRL2 (0x54000000 + 0xA68)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING0_BKRS_CTRL0 (0x54000000 + 0xC00)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING0_BKRS_CTRL1 (0x54000000 + 0xC04)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING0_BKRS_CTRL2 (0x54000000 + 0xC08)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING1_BKRS_CTRL0 (0x54000000 + 0xC10)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING1_BKRS_CTRL1 (0x54000000 + 0xC14)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING1_BKRS_CTRL2 (0x54000000 + 0xC18)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING2_BKRS_CTRL0 (0x54000000 + 0xC20)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING2_BKRS_CTRL1 (0x54000000 + 0xC24)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING2_BKRS_CTRL2 (0x54000000 + 0xC28)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_BKRS_CTRL0 (0x54000000 + 0xC30)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_BKRS_CTRL1 (0x54000000 + 0xC34)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_BKRS_CTRL2 (0x54000000 + 0xC38)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING4_BKRS_CTRL0 (0x54000000 + 0xC40)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING4_BKRS_CTRL1 (0x54000000 + 0xC44)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING4_BKRS_CTRL2 (0x54000000 + 0xC48)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_BKRS_CTRL0 (0x54000000 + 0xC50)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_BKRS_CTRL1 (0x54000000 + 0xC54)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_BKRS_CTRL2 (0x54000000 + 0xC58)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING6_BKRS_CTRL0 (0x54000000 + 0xC60)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING6_BKRS_CTRL1 (0x54000000 + 0xC64)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING6_BKRS_CTRL2 (0x54000000 + 0xC68)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING7_BKRS_CTRL0 (0x54000000 + 0xC70)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING7_BKRS_CTRL1 (0x54000000 + 0xC74)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING7_BKRS_CTRL2 (0x54000000 + 0xC78)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING8_BKRS_CTRL0 (0x54000000 + 0xC80)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING8_BKRS_CTRL1 (0x54000000 + 0xC84)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING8_BKRS_CTRL2 (0x54000000 + 0xC88)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING9_BKRS_CTRL0 (0x54000000 + 0xC90)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING9_BKRS_CTRL1 (0x54000000 + 0xC94)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING9_BKRS_CTRL2 (0x54000000 + 0xC98)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING10_BKRS_CTRL0 (0x54000000 + 0xCA0)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING10_BKRS_CTRL1 (0x54000000 + 0xCA4)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING10_BKRS_CTRL2 (0x54000000 + 0xCA8)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING11_BKRS_CTRL0 (0x54000000 + 0xCB0)---

    pld_didx_idx[11..0]          - (RO) pld_didx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pf_didx_idx[27..16]          - (RO) pf_didx_idx
    RESERVED28[31..28]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_pf_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_pf_didx_idx_MASK 0x0FFF0000                // pf_didx_idx[27..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_pf_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_pld_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_pld_didx_idx_MASK 0x00000FFF                // pld_didx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL0_pld_didx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING11_BKRS_CTRL1 (0x54000000 + 0xCB4)---

    disp_cidx_idx[7..0]          - (RO) disp_cidx_idx
    RESERVED8[15..8]             - (RO) Reserved bits
    disp_didx_idx[23..16]        - (RO) disp_didx_idx
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_disp_didx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_disp_didx_idx_MASK 0x00FF0000                // disp_didx_idx[23..16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_disp_didx_idx_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_disp_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_disp_cidx_idx_MASK 0x000000FF                // disp_cidx_idx[7..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL1_disp_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING11_BKRS_CTRL2 (0x54000000 + 0xCB8)---

    pld_cidx_idx[11..0]          - (RO) pld_cidx_idx
    RESERVED12[15..12]           - (RO) Reserved bits
    pld_ring_empty[16]           - (RO) pld_ring_empty
    pf_ring_empty[17]            - (RO) pf_ring_empty
    pf_dq_ring_empty[18]         - (RO) pf_dq_ring_empty
    disp_ring_vld[19]            - (RO) disp_ring_vld
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_disp_ring_vld_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_disp_ring_vld_MASK 0x00080000                // disp_ring_vld[19]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_disp_ring_vld_SHFT 19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pf_dq_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pf_dq_ring_empty_MASK 0x00040000                // pf_dq_ring_empty[18]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pf_dq_ring_empty_SHFT 18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pf_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pf_ring_empty_MASK 0x00020000                // pf_ring_empty[17]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pf_ring_empty_SHFT 17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pld_ring_empty_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pld_ring_empty_MASK 0x00010000                // pld_ring_empty[16]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pld_ring_empty_SHFT 16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pld_cidx_idx_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pld_cidx_idx_MASK 0x00000FFF                // pld_cidx_idx[11..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_BKRS_CTRL2_pld_cidx_idx_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING0_DMAD_MIB (0x54000000 + 0xD00)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished TX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING0_PKT_MIB (0x54000000 + 0xD04)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished TX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_TX_RING1_DMAD_MIB (0x54000000 + 0xD10)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished TX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING1_PKT_MIB (0x54000000 + 0xD14)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished TX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_TX_RING2_DMAD_MIB (0x54000000 + 0xD20)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished TX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING2_PKT_MIB (0x54000000 + 0xD24)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished TX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_TX_RING3_DMAD_MIB (0x54000000 + 0xD30)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished TX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING3_PKT_MIB (0x54000000 + 0xD34)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished TX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_TX_RING4_DMAD_MIB (0x54000000 + 0xD40)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished TX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING4_PKT_MIB (0x54000000 + 0xD44)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished TX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_TX_RING5_DMAD_MIB (0x54000000 + 0xD50)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished TX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING5_PKT_MIB (0x54000000 + 0xD54)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished TX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_TX_RING6_DMAD_MIB (0x54000000 + 0xD60)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished TX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_TX_RING6_PKT_MIB (0x54000000 + 0xD64)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished TX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING0_DMAD_MIB (0x54000000 + 0xF00)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING0_PKT_MIB (0x54000000 + 0xF04)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING1_DMAD_MIB (0x54000000 + 0xF10)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING1_PKT_MIB (0x54000000 + 0xF14)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING2_DMAD_MIB (0x54000000 + 0xF20)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING2_PKT_MIB (0x54000000 + 0xF24)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING3_DMAD_MIB (0x54000000 + 0xF30)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING3_PKT_MIB (0x54000000 + 0xF34)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING4_DMAD_MIB (0x54000000 + 0xF40)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING4_PKT_MIB (0x54000000 + 0xF44)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING5_DMAD_MIB (0x54000000 + 0xF50)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING5_PKT_MIB (0x54000000 + 0xF54)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING6_DMAD_MIB (0x54000000 + 0xF60)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING6_PKT_MIB (0x54000000 + 0xF64)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING7_DMAD_MIB (0x54000000 + 0xF70)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING7_PKT_MIB (0x54000000 + 0xF74)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING8_DMAD_MIB (0x54000000 + 0xF80)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING8_PKT_MIB (0x54000000 + 0xF84)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING9_DMAD_MIB (0x54000000 + 0xF90)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING9_PKT_MIB (0x54000000 + 0xF94)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_PKT_MIB_PKT_MIB_ADDR  WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_PKT_MIB_PKT_MIB_MASK  0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_PKT_MIB_PKT_MIB_SHFT  0

/* =====================================================================================

  ---WPDMA_RX_RING10_DMAD_MIB (0x54000000 + 0xFA0)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING10_PKT_MIB (0x54000000 + 0xFA4)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING10_PKT_MIB_PKT_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING11_DMAD_MIB (0x54000000 + 0xFB0)---

    DMAD_MIB[31..0]              - (RO) MIB counter for finished RX segment after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_DMAD_MIB_DMAD_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_DMAD_MIB_DMAD_MIB_MASK 0xFFFFFFFF                // DMAD_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_DMAD_MIB_DMAD_MIB_SHFT 0

/* =====================================================================================

  ---WPDMA_RX_RING11_PKT_MIB (0x54000000 + 0xFB4)---

    PKT_MIB[31..0]               - (RO) MIB counter for finished RX packet after write back is done

 =====================================================================================*/
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_PKT_MIB_PKT_MIB_ADDR WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_PKT_MIB_PKT_MIB_MASK 0xFFFFFFFF                // PKT_MIB[31..0]
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING11_PKT_MIB_PKT_MIB_SHFT 0

#ifdef __cplusplus
}
#endif

#endif // __WF_WFDMA_MCU_DMA0_REGS_H__
