var searchData=
[
  ['a0_105',['A0',['../structarm__pid__instance__q15.html#a1aa73268c65cea0c7bc66bb70ff35205',1,'arm_pid_instance_q15::A0()'],['../structarm__pid__instance__q31.html#ab58496a4137da4c667915a5fc0ef57ef',1,'arm_pid_instance_q31::A0()'],['../structarm__pid__instance__f32.html#afc2ed2bf70b7d9d84f49ee9ae7caa004',1,'arm_pid_instance_f32::A0()']]],
  ['a1_106',['A1',['../structarm__pid__instance__q15.html#aeb897c84724b56948e4222aca8d0e1f4',1,'arm_pid_instance_q15::A1()'],['../structarm__pid__instance__q31.html#aeb897c84724b56948e4222aca8d0e1f4',1,'arm_pid_instance_q31::A1()'],['../structarm__pid__instance__f32.html#a5e6785a3a5cf7b98f3bfc7b180d98273',1,'arm_pid_instance_f32::A1()']]],
  ['a2_107',['A2',['../structarm__pid__instance__q31.html#a4ae945f839719fb2c04c978724b78ebb',1,'arm_pid_instance_q31::A2()'],['../structarm__pid__instance__f32.html#a5b00947275caf079f351271bf41573fe',1,'arm_pid_instance_f32::A2()']]],
  ['abfsr_108',['ABFSR',['../group___c_m_s_i_s__core___debug_functions.html#gaa104b9e01b129abe3de43c439916f655',1,'SCB_Type']]],
  ['abr_109',['ABR',['../struct_q_u_a_d_s_p_i___type_def.html#a53d4126533b52183ef8105af2e526bd0',1,'QUADSPI_TypeDef']]],
  ['acpr_110',['ACPR',['../group___c_m_s_i_s__core___debug_functions.html#ga49a770cf0b7ec970f919f8ac22634fff',1,'TPI_Type']]],
  ['acr_111',['ACR',['../struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea',1,'FLASH_TypeDef']]],
  ['actlr_112',['ACTLR',['../group___c_m_s_i_s__core___debug_functions.html#gafabed911b9f91f9df848999e1b5d6504',1,'SCnSCB_Type']]],
  ['adc_2ec_113',['ADC.c',['../_a_d_c_8c.html',1,'']]],
  ['adc_2eh_114',['ADC.h',['../_a_d_c_8h.html',1,'']]],
  ['adc1_115',['ADC1',['../group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a',1,'stm32l476xx.h']]],
  ['adc123_5fcommon_116',['ADC123_COMMON',['../group___peripheral__declaration.html#ga813de18391e45c0854aafd470c2d547f',1,'stm32l476xx.h']]],
  ['adc123_5fcommon_5fbase_117',['ADC123_COMMON_BASE',['../group___peripheral__memory__map.html#ga58b9980508ab28022e3be7edc4eda72e',1,'stm32l476xx.h']]],
  ['adc1_5f2_5firqhandler_118',['ADC1_2_IRQHandler',['../_i_n_t_r_p_t_8c.html#a3e8fca6e2f18e433a9fbc3d2dcc0b411',1,'INTRPT.c']]],
  ['adc1_5f2_5firqn_119',['ADC1_2_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a',1,'stm32l476xx.h']]],
  ['adc1_5fbase_120',['ADC1_BASE',['../group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91',1,'stm32l476xx.h']]],
  ['adc1_5fdata_5fbuffer_121',['ADC1_Data_Buffer',['../_d_m_a_8c.html#a0e02b3c1e94277df041fe92f65a3f795',1,'ADC1_Data_Buffer():&#160;main.c'],['../main_8c.html#a0e02b3c1e94277df041fe92f65a3f795',1,'ADC1_Data_Buffer():&#160;main.c']]],
  ['adc1_5firqhandler_122',['ADC1_IRQHandler',['../group__stm32l476xx.html#gacfad9f182b248bceb2ebedd9ae366546',1,'stm32l476xx.h']]],
  ['adc1_5firqn_123',['ADC1_IRQn',['../group__stm32l476xx.html#gaa7d642ec0ffe7089d01841fe5992321c',1,'stm32l476xx.h']]],
  ['adc2_124',['ADC2',['../group___peripheral__declaration.html#gac5503ae96c26b4475226f96715a1bf1e',1,'stm32l476xx.h']]],
  ['adc2_5fbase_125',['ADC2_BASE',['../group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6',1,'stm32l476xx.h']]],
  ['adc3_126',['ADC3',['../group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74',1,'stm32l476xx.h']]],
  ['adc3_5fbase_127',['ADC3_BASE',['../group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82',1,'stm32l476xx.h']]],
  ['adc3_5firqn_128',['ADC3_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_129',['ADC_AWD2CR_AWD2CH',['../group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f0_130',['ADC_AWD2CR_AWD2CH_0',['../group___peripheral___registers___bits___definition.html#gafd3ac73479e69a95097301f82149ff6f',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f1_131',['ADC_AWD2CR_AWD2CH_1',['../group___peripheral___registers___bits___definition.html#gafbded0e6f8693b64865e54209a190442',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f10_132',['ADC_AWD2CR_AWD2CH_10',['../group___peripheral___registers___bits___definition.html#gaefd9de42f1d351ae398c15f248f5c320',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f11_133',['ADC_AWD2CR_AWD2CH_11',['../group___peripheral___registers___bits___definition.html#ga4ae9ca5224499a762297a5cb49c7a6da',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f12_134',['ADC_AWD2CR_AWD2CH_12',['../group___peripheral___registers___bits___definition.html#gab9e7823a49ef25c0d34b283c22b77bc1',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f13_135',['ADC_AWD2CR_AWD2CH_13',['../group___peripheral___registers___bits___definition.html#ga0ef49e72526ac2d27a0da3c29386bbbf',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f14_136',['ADC_AWD2CR_AWD2CH_14',['../group___peripheral___registers___bits___definition.html#ga5beaff04c063ecc2a61a642337e785e1',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f15_137',['ADC_AWD2CR_AWD2CH_15',['../group___peripheral___registers___bits___definition.html#ga90a40519b8ff3af80aed59d38b1ac8e9',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f16_138',['ADC_AWD2CR_AWD2CH_16',['../group___peripheral___registers___bits___definition.html#gadf56cfd88d9320ab98505317c9a93735',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f17_139',['ADC_AWD2CR_AWD2CH_17',['../group___peripheral___registers___bits___definition.html#ga663d5e6406051947ef94c8573032993c',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f18_140',['ADC_AWD2CR_AWD2CH_18',['../group___peripheral___registers___bits___definition.html#gaae6c93bd70561bbb40c23a0acfdd33bd',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f2_141',['ADC_AWD2CR_AWD2CH_2',['../group___peripheral___registers___bits___definition.html#ga5cf7c7776e6383aaaf1b35d8363e6405',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f3_142',['ADC_AWD2CR_AWD2CH_3',['../group___peripheral___registers___bits___definition.html#gadf5af3cbdf3b150e4127ad0540a9e4c9',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f4_143',['ADC_AWD2CR_AWD2CH_4',['../group___peripheral___registers___bits___definition.html#ga4a851caa977d3fbd98529662f70d905b',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f5_144',['ADC_AWD2CR_AWD2CH_5',['../group___peripheral___registers___bits___definition.html#ga8e4831e19fb2cccb4636b5be9e06c09e',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f6_145',['ADC_AWD2CR_AWD2CH_6',['../group___peripheral___registers___bits___definition.html#ga2e7b90dada15c9e4fe90905362cd60e6',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f7_146',['ADC_AWD2CR_AWD2CH_7',['../group___peripheral___registers___bits___definition.html#ga4c76da903e269a6aefe0a47fb5883f9c',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f8_147',['ADC_AWD2CR_AWD2CH_8',['../group___peripheral___registers___bits___definition.html#ga1844287d4ae6c6d5bde6fdc83f9da633',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5f9_148',['ADC_AWD2CR_AWD2CH_9',['../group___peripheral___registers___bits___definition.html#gaa5b882a89cba4eb2d09dde3ff58a4be4',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5fmsk_149',['ADC_AWD2CR_AWD2CH_Msk',['../group___peripheral___registers___bits___definition.html#ga0a7c3d853798db04c785e9e290a44663',1,'stm32l476xx.h']]],
  ['adc_5fawd2cr_5fawd2ch_5fpos_150',['ADC_AWD2CR_AWD2CH_Pos',['../group___peripheral___registers___bits___definition.html#gacc399c76ee2eff2678ae1b2d5de04f5f',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_151',['ADC_AWD3CR_AWD3CH',['../group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f0_152',['ADC_AWD3CR_AWD3CH_0',['../group___peripheral___registers___bits___definition.html#ga19e35d6d73c8775cae09e11340d3290d',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f1_153',['ADC_AWD3CR_AWD3CH_1',['../group___peripheral___registers___bits___definition.html#ga7b2a5b362c41ec27a36885a6e3652220',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f10_154',['ADC_AWD3CR_AWD3CH_10',['../group___peripheral___registers___bits___definition.html#ga0a129326f31ee47afa9bb833e2e23c93',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f11_155',['ADC_AWD3CR_AWD3CH_11',['../group___peripheral___registers___bits___definition.html#ga12c579bee34393faeb1462600d2ee8d7',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f12_156',['ADC_AWD3CR_AWD3CH_12',['../group___peripheral___registers___bits___definition.html#ga73bd81db538bf5d021c775791ec47a35',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f13_157',['ADC_AWD3CR_AWD3CH_13',['../group___peripheral___registers___bits___definition.html#ga6f1bdeef70f333bd1c162cc38f2861ef',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f14_158',['ADC_AWD3CR_AWD3CH_14',['../group___peripheral___registers___bits___definition.html#gaa9444d38dd0a96a3efbb9f92d3130216',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f15_159',['ADC_AWD3CR_AWD3CH_15',['../group___peripheral___registers___bits___definition.html#ga3f8a16f13baf0a58af615c583fe3a6e3',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f16_160',['ADC_AWD3CR_AWD3CH_16',['../group___peripheral___registers___bits___definition.html#ga4071535e5e60489200d74f0461b59235',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f17_161',['ADC_AWD3CR_AWD3CH_17',['../group___peripheral___registers___bits___definition.html#gabd055292e3768cfd376f0adea054e6aa',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f18_162',['ADC_AWD3CR_AWD3CH_18',['../group___peripheral___registers___bits___definition.html#gaf7aa336b112be95de2bc99d4bada112f',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f2_163',['ADC_AWD3CR_AWD3CH_2',['../group___peripheral___registers___bits___definition.html#gad4fc30b341dc0b888486c56c031583a4',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f3_164',['ADC_AWD3CR_AWD3CH_3',['../group___peripheral___registers___bits___definition.html#gad648e2ed7a860dc84519a181a604cc6d',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f4_165',['ADC_AWD3CR_AWD3CH_4',['../group___peripheral___registers___bits___definition.html#ga21773d70cff14af2cf94a2e51c7805c3',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f5_166',['ADC_AWD3CR_AWD3CH_5',['../group___peripheral___registers___bits___definition.html#ga71b05e7b856f38aae4ebeaa715d81d7b',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f6_167',['ADC_AWD3CR_AWD3CH_6',['../group___peripheral___registers___bits___definition.html#ga03fb456336aa5a568c10f2cc11943021',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f7_168',['ADC_AWD3CR_AWD3CH_7',['../group___peripheral___registers___bits___definition.html#gaeb8ea2b437b1a6347a0dd1df05235ddf',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f8_169',['ADC_AWD3CR_AWD3CH_8',['../group___peripheral___registers___bits___definition.html#gafd495e164cd4e2e130e249609fde008f',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5f9_170',['ADC_AWD3CR_AWD3CH_9',['../group___peripheral___registers___bits___definition.html#gac393d55175c4cb35e808846985e80c3b',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5fmsk_171',['ADC_AWD3CR_AWD3CH_Msk',['../group___peripheral___registers___bits___definition.html#ga5db4fee77c52a207698c8ccf5764a52f',1,'stm32l476xx.h']]],
  ['adc_5fawd3cr_5fawd3ch_5fpos_172',['ADC_AWD3CR_AWD3CH_Pos',['../group___peripheral___registers___bits___definition.html#ga9ef56e97e017d9c1219d631158380501',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_173',['ADC_CALFACT_CALFACT_D',['../group___peripheral___registers___bits___definition.html#gab2ee31087e62977a5e488d40edf7c057',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f0_174',['ADC_CALFACT_CALFACT_D_0',['../group___peripheral___registers___bits___definition.html#ga4ec4921a37f4ed0651ec050fbe37f229',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f1_175',['ADC_CALFACT_CALFACT_D_1',['../group___peripheral___registers___bits___definition.html#gaf40dcda5498d6f21e17c0e2944f6121b',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f2_176',['ADC_CALFACT_CALFACT_D_2',['../group___peripheral___registers___bits___definition.html#ga671ddf6a4870847d36f555ca9e7b1351',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f3_177',['ADC_CALFACT_CALFACT_D_3',['../group___peripheral___registers___bits___definition.html#ga897d1455ac6f2fcbe8815f9b6ee7c867',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f4_178',['ADC_CALFACT_CALFACT_D_4',['../group___peripheral___registers___bits___definition.html#gafe02daf2126d428bd2a86d9388b41d3e',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f5_179',['ADC_CALFACT_CALFACT_D_5',['../group___peripheral___registers___bits___definition.html#ga31b36b568f797f326cf01a1e51ca7a25',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5f6_180',['ADC_CALFACT_CALFACT_D_6',['../group___peripheral___registers___bits___definition.html#ga41084de6d3e108e3831c75316deff899',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5fmsk_181',['ADC_CALFACT_CALFACT_D_Msk',['../group___peripheral___registers___bits___definition.html#ga0bd70477ece587bd8201260434eaaf65',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fd_5fpos_182',['ADC_CALFACT_CALFACT_D_Pos',['../group___peripheral___registers___bits___definition.html#ga274e339bf532e44124798f83e40f28d4',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_183',['ADC_CALFACT_CALFACT_S',['../group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f0_184',['ADC_CALFACT_CALFACT_S_0',['../group___peripheral___registers___bits___definition.html#ga932a8aebb82a20d467d8b12b3e72781d',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f1_185',['ADC_CALFACT_CALFACT_S_1',['../group___peripheral___registers___bits___definition.html#ga159578db6da1268f63b94f8a07c5ac30',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f2_186',['ADC_CALFACT_CALFACT_S_2',['../group___peripheral___registers___bits___definition.html#ga1bd7f26e0de08556dabfa25c54eef2b6',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f3_187',['ADC_CALFACT_CALFACT_S_3',['../group___peripheral___registers___bits___definition.html#gadbdcfba4320c6174860080e3db340a47',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f4_188',['ADC_CALFACT_CALFACT_S_4',['../group___peripheral___registers___bits___definition.html#ga007a6cc2763d222cc020003f700635a7',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f5_189',['ADC_CALFACT_CALFACT_S_5',['../group___peripheral___registers___bits___definition.html#gaae664b900c2418dbd3218d607fa9a378',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5f6_190',['ADC_CALFACT_CALFACT_S_6',['../group___peripheral___registers___bits___definition.html#ga43be120d3a9e72df2c10f295a2a7fa44',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5fmsk_191',['ADC_CALFACT_CALFACT_S_Msk',['../group___peripheral___registers___bits___definition.html#ga9120454095996094d3f0701b1bbdc56e',1,'stm32l476xx.h']]],
  ['adc_5fcalfact_5fcalfact_5fs_5fpos_192',['ADC_CALFACT_CALFACT_S_Pos',['../group___peripheral___registers___bits___definition.html#ga01e644ee4deb0ad26c2b1711a976cf0e',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fckmode_193',['ADC_CCR_CKMODE',['../group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fckmode_5f0_194',['ADC_CCR_CKMODE_0',['../group___peripheral___registers___bits___definition.html#ga62319b4946a41b6f92be9abd551a3656',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fckmode_5f1_195',['ADC_CCR_CKMODE_1',['../group___peripheral___registers___bits___definition.html#gaf2fdc82fb3e94b7fb69dd04da3bd31c8',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fckmode_5fmsk_196',['ADC_CCR_CKMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga4be59b7dba46480625743c8891dbc647',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fckmode_5fpos_197',['ADC_CCR_CKMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga069c49f0cca59818caa829dd47a9e46f',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_198',['ADC_CCR_DELAY',['../group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_5f0_199',['ADC_CCR_DELAY_0',['../group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_5f1_200',['ADC_CCR_DELAY_1',['../group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_5f2_201',['ADC_CCR_DELAY_2',['../group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_5f3_202',['ADC_CCR_DELAY_3',['../group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_5fmsk_203',['ADC_CCR_DELAY_Msk',['../group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdelay_5fpos_204',['ADC_CCR_DELAY_Pos',['../group___peripheral___registers___bits___definition.html#ga702c581a6341f08b3198cd41b0cb69a3',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdmacfg_205',['ADC_CCR_DMACFG',['../group___peripheral___registers___bits___definition.html#gaebd124d19cd84bfe2381ac05cacf7e46',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdmacfg_5fmsk_206',['ADC_CCR_DMACFG_Msk',['../group___peripheral___registers___bits___definition.html#ga353e7ef1092349daae7fd502d2df23c0',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdmacfg_5fpos_207',['ADC_CCR_DMACFG_Pos',['../group___peripheral___registers___bits___definition.html#gaa9cf402395c6a1178f477bf2d3adee60',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_208',['ADC_CCR_DUAL',['../group___peripheral___registers___bits___definition.html#gae2498e8e6e6fdd0d598969e9d34a29c0',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5f0_209',['ADC_CCR_DUAL_0',['../group___peripheral___registers___bits___definition.html#ga97c936e953e3285762dd2a338902e60e',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5f1_210',['ADC_CCR_DUAL_1',['../group___peripheral___registers___bits___definition.html#ga9483aadf5a658cd8308c70be518bbaeb',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5f2_211',['ADC_CCR_DUAL_2',['../group___peripheral___registers___bits___definition.html#ga77840f131e71e865667a9ac051e37507',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5f3_212',['ADC_CCR_DUAL_3',['../group___peripheral___registers___bits___definition.html#ga81210f9d2a7b9a1a666a6726c746b512',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5f4_213',['ADC_CCR_DUAL_4',['../group___peripheral___registers___bits___definition.html#gacdcd77d1ecad36eedafc0079da769cee',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5fmsk_214',['ADC_CCR_DUAL_Msk',['../group___peripheral___registers___bits___definition.html#gac14a83522a85b5992ece3a2b0d609193',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fdual_5fpos_215',['ADC_CCR_DUAL_Pos',['../group___peripheral___registers___bits___definition.html#ga1dc5e3540a1f3544b0bd636cb14b08c0',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fmdma_216',['ADC_CCR_MDMA',['../group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fmdma_5f0_217',['ADC_CCR_MDMA_0',['../group___peripheral___registers___bits___definition.html#gae64a0382adf16c16d48c9eca412b5303',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fmdma_5f1_218',['ADC_CCR_MDMA_1',['../group___peripheral___registers___bits___definition.html#ga87e2175d58f845e3fd15652a9a2ddcab',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fmdma_5fmsk_219',['ADC_CCR_MDMA_Msk',['../group___peripheral___registers___bits___definition.html#ga397c2f059d14e8c535091ce7482fc6de',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fmdma_5fpos_220',['ADC_CCR_MDMA_Pos',['../group___peripheral___registers___bits___definition.html#ga634518870f9cd6d206d57c32d6f333bc',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_221',['ADC_CCR_PRESC',['../group___peripheral___registers___bits___definition.html#ga163968c55b1756d3880add05e08e452f',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_5f0_222',['ADC_CCR_PRESC_0',['../group___peripheral___registers___bits___definition.html#gaf99705967921bc72f3351ed71bc4404a',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_5f1_223',['ADC_CCR_PRESC_1',['../group___peripheral___registers___bits___definition.html#gac08cc8ad4ec45d16616ea43656faeca1',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_5f2_224',['ADC_CCR_PRESC_2',['../group___peripheral___registers___bits___definition.html#gab320da1879988808eea121ecfa8b709f',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_5f3_225',['ADC_CCR_PRESC_3',['../group___peripheral___registers___bits___definition.html#ga33c0b142eb7a2ef638ecac34a7d59461',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_5fmsk_226',['ADC_CCR_PRESC_Msk',['../group___peripheral___registers___bits___definition.html#gab2d02b14eeaed9f694205f120c02a101',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fpresc_5fpos_227',['ADC_CCR_PRESC_Pos',['../group___peripheral___registers___bits___definition.html#gabf79b4cb81ef1631966dbe68279cc376',1,'stm32l476xx.h']]],
  ['adc_5fccr_5ftsen_228',['ADC_CCR_TSEN',['../group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada',1,'stm32l476xx.h']]],
  ['adc_5fccr_5ftsen_5fmsk_229',['ADC_CCR_TSEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9b8a6d7e4ca5663cbf6fb451279d7070',1,'stm32l476xx.h']]],
  ['adc_5fccr_5ftsen_5fpos_230',['ADC_CCR_TSEN_Pos',['../group___peripheral___registers___bits___definition.html#ga412d249828559456628051dfb177da1a',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fvbaten_231',['ADC_CCR_VBATEN',['../group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fvbaten_5fmsk_232',['ADC_CCR_VBATEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5ba58395ea4e7d95827214a5463acb11',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fvbaten_5fpos_233',['ADC_CCR_VBATEN_Pos',['../group___peripheral___registers___bits___definition.html#ga1cb3016a3acfed2d88b40124af68a459',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fvrefen_234',['ADC_CCR_VREFEN',['../group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fvrefen_5fmsk_235',['ADC_CCR_VREFEN_Msk',['../group___peripheral___registers___bits___definition.html#ga7a1002ffadbdbd09104840b4300c63c9',1,'stm32l476xx.h']]],
  ['adc_5fccr_5fvrefen_5fpos_236',['ADC_CCR_VREFEN_Pos',['../group___peripheral___registers___bits___definition.html#ga4f090284807523a73618d65e544615e0',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_237',['ADC_CDR_RDATA_MST',['../group___peripheral___registers___bits___definition.html#ga588fd6c0f172ca0e7683bb54034564fe',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f0_238',['ADC_CDR_RDATA_MST_0',['../group___peripheral___registers___bits___definition.html#gaff18be520df445cf1804f0983ef8f992',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f1_239',['ADC_CDR_RDATA_MST_1',['../group___peripheral___registers___bits___definition.html#gab0dd509e62137e5328bcd1cd902b9f0e',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f10_240',['ADC_CDR_RDATA_MST_10',['../group___peripheral___registers___bits___definition.html#gab2bb451970af5ef70d5d5dfc897f1d30',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f11_241',['ADC_CDR_RDATA_MST_11',['../group___peripheral___registers___bits___definition.html#ga968554df9500efa650cf55e0287c5adc',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f12_242',['ADC_CDR_RDATA_MST_12',['../group___peripheral___registers___bits___definition.html#gaee27a3cf12e72838cf5cad5c1472bfde',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f13_243',['ADC_CDR_RDATA_MST_13',['../group___peripheral___registers___bits___definition.html#ga3417438828108bd45aae555ec35a098d',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f14_244',['ADC_CDR_RDATA_MST_14',['../group___peripheral___registers___bits___definition.html#gaa87e0db3c200471fed90fa81e1398862',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f15_245',['ADC_CDR_RDATA_MST_15',['../group___peripheral___registers___bits___definition.html#gaac6a4f5b7f32296dfa5121fe70f98637',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f2_246',['ADC_CDR_RDATA_MST_2',['../group___peripheral___registers___bits___definition.html#gad9c3e76db30a631e02c76bb971cedbeb',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f3_247',['ADC_CDR_RDATA_MST_3',['../group___peripheral___registers___bits___definition.html#gaee1262d43ce04fd9afa0b1a2fa24ef70',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f4_248',['ADC_CDR_RDATA_MST_4',['../group___peripheral___registers___bits___definition.html#ga6b09e2df8156854358916f2194c58d91',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f5_249',['ADC_CDR_RDATA_MST_5',['../group___peripheral___registers___bits___definition.html#ga0f863283c94d67a1d3c00f8b61982808',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f6_250',['ADC_CDR_RDATA_MST_6',['../group___peripheral___registers___bits___definition.html#gab0548cc2ca273165e666f208451e0459',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f7_251',['ADC_CDR_RDATA_MST_7',['../group___peripheral___registers___bits___definition.html#gaa9a680e881e19571a9f875220438b921',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f8_252',['ADC_CDR_RDATA_MST_8',['../group___peripheral___registers___bits___definition.html#gaad336e15c2092c95e6ecdd5106f07ebb',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5f9_253',['ADC_CDR_RDATA_MST_9',['../group___peripheral___registers___bits___definition.html#gad1702cac434e39b61a569b93ffac6c2a',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5fmsk_254',['ADC_CDR_RDATA_MST_Msk',['../group___peripheral___registers___bits___definition.html#gadc59ae1ae54289109d3c8b328c8d3a0f',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fmst_5fpos_255',['ADC_CDR_RDATA_MST_Pos',['../group___peripheral___registers___bits___definition.html#gae54d38dee68b9957db45b9918ef5262c',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_256',['ADC_CDR_RDATA_SLV',['../group___peripheral___registers___bits___definition.html#gad582026e4b62991d8281b51494902a33',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f0_257',['ADC_CDR_RDATA_SLV_0',['../group___peripheral___registers___bits___definition.html#ga7bd0f45279268bc14dfc647d043cf869',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f1_258',['ADC_CDR_RDATA_SLV_1',['../group___peripheral___registers___bits___definition.html#ga6e0162630ff444461976989fd9facff4',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f10_259',['ADC_CDR_RDATA_SLV_10',['../group___peripheral___registers___bits___definition.html#ga8a62bcdff1ced56c2588e47f5f7667ca',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f11_260',['ADC_CDR_RDATA_SLV_11',['../group___peripheral___registers___bits___definition.html#gaacf105a5f1e3dc17c6c36ba03701aec9',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f12_261',['ADC_CDR_RDATA_SLV_12',['../group___peripheral___registers___bits___definition.html#ga5e9dfd5d9046f02bd50e14cd1ea26007',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f13_262',['ADC_CDR_RDATA_SLV_13',['../group___peripheral___registers___bits___definition.html#ga25a79389d9dfa2d5dfaaa74607c733cb',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f14_263',['ADC_CDR_RDATA_SLV_14',['../group___peripheral___registers___bits___definition.html#ga9eaa2966d9097b8c2132dd258e5ab6ae',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f15_264',['ADC_CDR_RDATA_SLV_15',['../group___peripheral___registers___bits___definition.html#ga04d69025f2532a62426ed76b52d5a6c1',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f2_265',['ADC_CDR_RDATA_SLV_2',['../group___peripheral___registers___bits___definition.html#ga0bab6f95044eb47ab770ecb7ad743b55',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f3_266',['ADC_CDR_RDATA_SLV_3',['../group___peripheral___registers___bits___definition.html#gabf59308914f831b26ee054c81a8c9ae6',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f4_267',['ADC_CDR_RDATA_SLV_4',['../group___peripheral___registers___bits___definition.html#ga6c675167e0875b30829444b32c7cd2ef',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f5_268',['ADC_CDR_RDATA_SLV_5',['../group___peripheral___registers___bits___definition.html#ga0d3308e3971b55cc10bc89700d57c6d0',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f6_269',['ADC_CDR_RDATA_SLV_6',['../group___peripheral___registers___bits___definition.html#ga2fa269885c1bde0efcf847c3761b536e',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f7_270',['ADC_CDR_RDATA_SLV_7',['../group___peripheral___registers___bits___definition.html#ga3387217abaa18c781ff453a5c5aff790',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f8_271',['ADC_CDR_RDATA_SLV_8',['../group___peripheral___registers___bits___definition.html#gac705ae99167d25d3289036cf9b69da43',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5f9_272',['ADC_CDR_RDATA_SLV_9',['../group___peripheral___registers___bits___definition.html#ga8925ce725baf0c5fbe83b6172f8bab46',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5fmsk_273',['ADC_CDR_RDATA_SLV_Msk',['../group___peripheral___registers___bits___definition.html#gabf3deedceb10f630d9ff204588499325',1,'stm32l476xx.h']]],
  ['adc_5fcdr_5frdata_5fslv_5fpos_274',['ADC_CDR_RDATA_SLV_Pos',['../group___peripheral___registers___bits___definition.html#gad374574baaff1d435597f1b34904ef55',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fjovse_275',['ADC_CFGR2_JOVSE',['../group___peripheral___registers___bits___definition.html#ga696139df17c4a2e2fd69efac34c76616',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fjovse_5fmsk_276',['ADC_CFGR2_JOVSE_Msk',['../group___peripheral___registers___bits___definition.html#ga00271fbb7f3cec753b7c13f5a665e7bc',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fjovse_5fpos_277',['ADC_CFGR2_JOVSE_Pos',['../group___peripheral___registers___bits___definition.html#gaf0c16e4857758b9e949e4b8a9d68f2a3',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovsr_278',['ADC_CFGR2_OVSR',['../group___peripheral___registers___bits___definition.html#ga6bfff6ccf3acd6cc63734b91bd4fd9be',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovsr_5f0_279',['ADC_CFGR2_OVSR_0',['../group___peripheral___registers___bits___definition.html#ga0adfdadcfedd26ab04b6e4ccf1f0ab94',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovsr_5f1_280',['ADC_CFGR2_OVSR_1',['../group___peripheral___registers___bits___definition.html#ga3dda3542c2579fa9e5d5cd3c3d9b3d01',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovsr_5f2_281',['ADC_CFGR2_OVSR_2',['../group___peripheral___registers___bits___definition.html#gaf2a80cacb01dd07755248ff3dae0874d',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovsr_5fmsk_282',['ADC_CFGR2_OVSR_Msk',['../group___peripheral___registers___bits___definition.html#ga358b949245609b1918fd76353adfe723',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovsr_5fpos_283',['ADC_CFGR2_OVSR_Pos',['../group___peripheral___registers___bits___definition.html#ga5e03d88430168d2fdbda12af0d85c488',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_284',['ADC_CFGR2_OVSS',['../group___peripheral___registers___bits___definition.html#ga614603a6e2355d6e99a0f4349cf61ba8',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_5f0_285',['ADC_CFGR2_OVSS_0',['../group___peripheral___registers___bits___definition.html#ga38e1712d2987a07d2528fd206ec954f4',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_5f1_286',['ADC_CFGR2_OVSS_1',['../group___peripheral___registers___bits___definition.html#gaa4e9ee15e9b10f3779135ffde6acb4b3',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_5f2_287',['ADC_CFGR2_OVSS_2',['../group___peripheral___registers___bits___definition.html#ga42d6903b72afd52ffc65a95f94a8b248',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_5f3_288',['ADC_CFGR2_OVSS_3',['../group___peripheral___registers___bits___definition.html#ga54cd1d224d98b9396e1f037715639c7f',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_5fmsk_289',['ADC_CFGR2_OVSS_Msk',['../group___peripheral___registers___bits___definition.html#ga878dc48c6a74fbbd0dd3a831915ba28d',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5fovss_5fpos_290',['ADC_CFGR2_OVSS_Pos',['../group___peripheral___registers___bits___definition.html#ga6bbde02d4dd541f07d8d63b55c5f35b8',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5frovse_291',['ADC_CFGR2_ROVSE',['../group___peripheral___registers___bits___definition.html#ga68ff689152a4e5a8c532bcb28066636a',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5frovse_5fmsk_292',['ADC_CFGR2_ROVSE_Msk',['../group___peripheral___registers___bits___definition.html#ga9bc0d65c2d62f9cd066c1c348be34928',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5frovse_5fpos_293',['ADC_CFGR2_ROVSE_Pos',['../group___peripheral___registers___bits___definition.html#ga9cc38f2ba18fa6aadc572d4eeabbf5a2',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5frovsm_294',['ADC_CFGR2_ROVSM',['../group___peripheral___registers___bits___definition.html#gac068ea2cb540312d356ccd5301d46a70',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5frovsm_5fmsk_295',['ADC_CFGR2_ROVSM_Msk',['../group___peripheral___registers___bits___definition.html#ga38747afffb3a4546f2499e08900c3b57',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5frovsm_5fpos_296',['ADC_CFGR2_ROVSM_Pos',['../group___peripheral___registers___bits___definition.html#gae724f6781019c9463c3eb36f87fd5d34',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5ftrovs_297',['ADC_CFGR2_TROVS',['../group___peripheral___registers___bits___definition.html#ga3e4f43bb44ce34e13701c87f4eb3c352',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5ftrovs_5fmsk_298',['ADC_CFGR2_TROVS_Msk',['../group___peripheral___registers___bits___definition.html#ga1e4e352cc5393f8e53057de8a434cba1',1,'stm32l476xx.h']]],
  ['adc_5fcfgr2_5ftrovs_5fpos_299',['ADC_CFGR2_TROVS_Pos',['../group___peripheral___registers___bits___definition.html#ga4fff772807c99d0ab59565963a9ed7d6',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5falign_300',['ADC_CFGR_ALIGN',['../group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5falign_5fmsk_301',['ADC_CFGR_ALIGN_Msk',['../group___peripheral___registers___bits___definition.html#ga4ba7f66602ab6cc16771118bbe95aa28',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5falign_5fpos_302',['ADC_CFGR_ALIGN_Pos',['../group___peripheral___registers___bits___definition.html#ga33156022d6d125cd2e707b2fe2950c9c',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fautdly_303',['ADC_CFGR_AUTDLY',['../group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fautdly_5fmsk_304',['ADC_CFGR_AUTDLY_Msk',['../group___peripheral___registers___bits___definition.html#ga3a5805f1346391c1187b35bddc45657e',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fautdly_5fpos_305',['ADC_CFGR_AUTDLY_Pos',['../group___peripheral___registers___bits___definition.html#ga39d25ef9afd97e0944cbfa7a32a77380',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_306',['ADC_CFGR_AWD1CH',['../group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f0_307',['ADC_CFGR_AWD1CH_0',['../group___peripheral___registers___bits___definition.html#ga1adfd1f80d0f1e91bdd4392b8bb58145',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f1_308',['ADC_CFGR_AWD1CH_1',['../group___peripheral___registers___bits___definition.html#gaa8953ce1783e6b85f9f6cf98fb95148c',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f2_309',['ADC_CFGR_AWD1CH_2',['../group___peripheral___registers___bits___definition.html#ga7ce31917ecfe6fda27195687ef008f2f',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f3_310',['ADC_CFGR_AWD1CH_3',['../group___peripheral___registers___bits___definition.html#ga3ae70f493fea6448e214aad775526fbf',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5f4_311',['ADC_CFGR_AWD1CH_4',['../group___peripheral___registers___bits___definition.html#gabb51a00e42594b0c477a0d288963a8d3',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5fmsk_312',['ADC_CFGR_AWD1CH_Msk',['../group___peripheral___registers___bits___definition.html#gabec737fd67e66b3364530caaabd8244b',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1ch_5fpos_313',['ADC_CFGR_AWD1CH_Pos',['../group___peripheral___registers___bits___definition.html#ga6199fc9eee7c2bade8a144575f3388df',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1en_314',['ADC_CFGR_AWD1EN',['../group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1en_5fmsk_315',['ADC_CFGR_AWD1EN_Msk',['../group___peripheral___registers___bits___definition.html#gad433c24faf296e6439ff44f1f86b6e24',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1en_5fpos_316',['ADC_CFGR_AWD1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga1ebc472d999df43f5de5e09bbc1740de',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1sgl_317',['ADC_CFGR_AWD1SGL',['../group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1sgl_5fmsk_318',['ADC_CFGR_AWD1SGL_Msk',['../group___peripheral___registers___bits___definition.html#gadb9472196fea3daf0ef3f1af112fd883',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fawd1sgl_5fpos_319',['ADC_CFGR_AWD1SGL_Pos',['../group___peripheral___registers___bits___definition.html#ga3b849c2be80838cff176ea35355a7e06',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fcont_320',['ADC_CFGR_CONT',['../group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fcont_5fmsk_321',['ADC_CFGR_CONT_Msk',['../group___peripheral___registers___bits___definition.html#gac7d0b1394f011c8a6f8f22d3250b4f5b',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fcont_5fpos_322',['ADC_CFGR_CONT_Pos',['../group___peripheral___registers___bits___definition.html#ga81544fe2a826de141da3b0f27fdfc94b',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscen_323',['ADC_CFGR_DISCEN',['../group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscen_5fmsk_324',['ADC_CFGR_DISCEN_Msk',['../group___peripheral___registers___bits___definition.html#gaefa8b98ff16a14c7c6a4b37e7f78b3ff',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscen_5fpos_325',['ADC_CFGR_DISCEN_Pos',['../group___peripheral___registers___bits___definition.html#ga4846aec29e682f5b88fea2bf0e9d98d2',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscnum_326',['ADC_CFGR_DISCNUM',['../group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5f0_327',['ADC_CFGR_DISCNUM_0',['../group___peripheral___registers___bits___definition.html#ga2c0e780ad9f10c1c8e71e1fe03bd1f36',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5f1_328',['ADC_CFGR_DISCNUM_1',['../group___peripheral___registers___bits___definition.html#ga2207a91c578ab4dfa0f6b2fbae8f3940',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5f2_329',['ADC_CFGR_DISCNUM_2',['../group___peripheral___registers___bits___definition.html#ga7aad1441dd41ef4d4ce7ea365c5c5026',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5fmsk_330',['ADC_CFGR_DISCNUM_Msk',['../group___peripheral___registers___bits___definition.html#ga193e3936ee547d9c72cc255a7b220f91',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdiscnum_5fpos_331',['ADC_CFGR_DISCNUM_Pos',['../group___peripheral___registers___bits___definition.html#gab07dd2f35a26d61a95c8106c4334dd58',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdmacfg_332',['ADC_CFGR_DMACFG',['../group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdmacfg_5fmsk_333',['ADC_CFGR_DMACFG_Msk',['../group___peripheral___registers___bits___definition.html#ga8d2f3716da655546de6bd3ed34a2b841',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdmacfg_5fpos_334',['ADC_CFGR_DMACFG_Pos',['../group___peripheral___registers___bits___definition.html#gabd5eadd88837ed4365d901e9a8fc0144',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdmaen_335',['ADC_CFGR_DMAEN',['../group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdmaen_5fmsk_336',['ADC_CFGR_DMAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga5dd9db6d4d3f0ff211b283ec56db4be7',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fdmaen_5fpos_337',['ADC_CFGR_DMAEN_Pos',['../group___peripheral___registers___bits___definition.html#gab7bf0adceef4a7afd14d6aeaf256a324',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fexten_338',['ADC_CFGR_EXTEN',['../group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fexten_5f0_339',['ADC_CFGR_EXTEN_0',['../group___peripheral___registers___bits___definition.html#gaa87582210aab60007d7e66b879c4c4cc',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fexten_5f1_340',['ADC_CFGR_EXTEN_1',['../group___peripheral___registers___bits___definition.html#ga134b2b43983c99c5bab9ff2cea31c13d',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fexten_5fmsk_341',['ADC_CFGR_EXTEN_Msk',['../group___peripheral___registers___bits___definition.html#ga174205f3752c0629fc6b2faa76fc475c',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fexten_5fpos_342',['ADC_CFGR_EXTEN_Pos',['../group___peripheral___registers___bits___definition.html#gac59a123d659364c581a4bc7261d8f913',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_343',['ADC_CFGR_EXTSEL',['../group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_5f0_344',['ADC_CFGR_EXTSEL_0',['../group___peripheral___registers___bits___definition.html#gae3cb3b6f3c35f7b4193163f4f9d34415',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_5f1_345',['ADC_CFGR_EXTSEL_1',['../group___peripheral___registers___bits___definition.html#ga2fd9e517a88674014aab20101a7da115',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_5f2_346',['ADC_CFGR_EXTSEL_2',['../group___peripheral___registers___bits___definition.html#ga7525758d4efc4c48107589b0944bb5ed',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_5f3_347',['ADC_CFGR_EXTSEL_3',['../group___peripheral___registers___bits___definition.html#gabf1131ab203faacfae481746d06c7b91',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_5fmsk_348',['ADC_CFGR_EXTSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3cb1956530e58fa67550a75b4a813e63',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fextsel_5fpos_349',['ADC_CFGR_EXTSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga2af46a2dbfd4f190d1a826e12548ee58',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjauto_350',['ADC_CFGR_JAUTO',['../group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjauto_5fmsk_351',['ADC_CFGR_JAUTO_Msk',['../group___peripheral___registers___bits___definition.html#ga7dd43ca7e9956bf730047a2ce2444f1d',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjauto_5fpos_352',['ADC_CFGR_JAUTO_Pos',['../group___peripheral___registers___bits___definition.html#gaccb82a927d35360cbddd34029755d16c',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjawd1en_353',['ADC_CFGR_JAWD1EN',['../group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjawd1en_5fmsk_354',['ADC_CFGR_JAWD1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga348ddd96ce2ca5a2374e3b74c2d9da42',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjawd1en_5fpos_355',['ADC_CFGR_JAWD1EN_Pos',['../group___peripheral___registers___bits___definition.html#ga53902776a638ad681d7deb7f541f9100',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjdiscen_356',['ADC_CFGR_JDISCEN',['../group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjdiscen_5fmsk_357',['ADC_CFGR_JDISCEN_Msk',['../group___peripheral___registers___bits___definition.html#ga89149bdd3e2393675c3c6b787a5e67e7',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjdiscen_5fpos_358',['ADC_CFGR_JDISCEN_Pos',['../group___peripheral___registers___bits___definition.html#ga6870a46f875d3be1756d38fc21497725',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjqdis_359',['ADC_CFGR_JQDIS',['../group___peripheral___registers___bits___definition.html#ga75beb1c49661df317e99020112aca85d',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjqdis_5fmsk_360',['ADC_CFGR_JQDIS_Msk',['../group___peripheral___registers___bits___definition.html#ga8cd126e10753847ae458475eaa9e3d2d',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjqdis_5fpos_361',['ADC_CFGR_JQDIS_Pos',['../group___peripheral___registers___bits___definition.html#gadc12a36b320bfdc4cbade88a86d5bb41',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjqm_362',['ADC_CFGR_JQM',['../group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjqm_5fmsk_363',['ADC_CFGR_JQM_Msk',['../group___peripheral___registers___bits___definition.html#ga7f0492df5abdf28dba26078b87ff0f26',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fjqm_5fpos_364',['ADC_CFGR_JQM_Pos',['../group___peripheral___registers___bits___definition.html#ga69c6ce8890d0b3193ae650d984fd76c5',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fovrmod_365',['ADC_CFGR_OVRMOD',['../group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fovrmod_5fmsk_366',['ADC_CFGR_OVRMOD_Msk',['../group___peripheral___registers___bits___definition.html#ga17df813b82fe29cd6e2810429e422dc0',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fovrmod_5fpos_367',['ADC_CFGR_OVRMOD_Pos',['../group___peripheral___registers___bits___definition.html#ga21cfdbbd6b18e14ba85f66b8b0ae8424',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fres_368',['ADC_CFGR_RES',['../group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fres_5f0_369',['ADC_CFGR_RES_0',['../group___peripheral___registers___bits___definition.html#ga5a16ca67d91b7088e166a482c8ccdafb',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fres_5f1_370',['ADC_CFGR_RES_1',['../group___peripheral___registers___bits___definition.html#ga8e12f88cd7f5df295e7043bd30f4f37b',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fres_5fmsk_371',['ADC_CFGR_RES_Msk',['../group___peripheral___registers___bits___definition.html#ga884d26277fcbbab9a2306fa0f3a08b06',1,'stm32l476xx.h']]],
  ['adc_5fcfgr_5fres_5fpos_372',['ADC_CFGR_RES_Pos',['../group___peripheral___registers___bits___definition.html#ga602b264dbccf40d3599f32658a7f2e1f',1,'stm32l476xx.h']]],
  ['adc_5fcommon_5ftypedef_373',['ADC_Common_TypeDef',['../struct_a_d_c___common___type_def.html',1,'']]],
  ['adc_5fcr_5fadcal_374',['ADC_CR_ADCAL',['../group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadcal_5fmsk_375',['ADC_CR_ADCAL_Msk',['../group___peripheral___registers___bits___definition.html#ga3e9eb7e1a024259251ac752a6a7b4279',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadcal_5fpos_376',['ADC_CR_ADCAL_Pos',['../group___peripheral___registers___bits___definition.html#ga4930e9200637ddd5530b0b56f7667874',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadcaldif_377',['ADC_CR_ADCALDIF',['../group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadcaldif_5fmsk_378',['ADC_CR_ADCALDIF_Msk',['../group___peripheral___registers___bits___definition.html#ga5cc6fb007c268fc6b4f746d2f4a6e3bb',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadcaldif_5fpos_379',['ADC_CR_ADCALDIF_Pos',['../group___peripheral___registers___bits___definition.html#ga999d1e5e7a4e605fcf9015e8fbe68953',1,'stm32l476xx.h']]],
  ['adc_5fcr_5faddis_380',['ADC_CR_ADDIS',['../group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a',1,'stm32l476xx.h']]],
  ['adc_5fcr_5faddis_5fmsk_381',['ADC_CR_ADDIS_Msk',['../group___peripheral___registers___bits___definition.html#ga502e95251db602e283746c432535f335',1,'stm32l476xx.h']]],
  ['adc_5fcr_5faddis_5fpos_382',['ADC_CR_ADDIS_Pos',['../group___peripheral___registers___bits___definition.html#ga7fd40135f101178cb34f7b44cfa70d20',1,'stm32l476xx.h']]],
  ['adc_5fcr_5faden_383',['ADC_CR_ADEN',['../group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b',1,'stm32l476xx.h']]],
  ['adc_5fcr_5faden_5fmsk_384',['ADC_CR_ADEN_Msk',['../group___peripheral___registers___bits___definition.html#ga4e660b36a753f0b46baa665d6dfe6e2d',1,'stm32l476xx.h']]],
  ['adc_5fcr_5faden_5fpos_385',['ADC_CR_ADEN_Pos',['../group___peripheral___registers___bits___definition.html#gababb1708515c068f7551691c855032e1',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadstart_386',['ADC_CR_ADSTART',['../group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadstart_5fmsk_387',['ADC_CR_ADSTART_Msk',['../group___peripheral___registers___bits___definition.html#ga953c154b7b2b18679ed80a7839c908f3',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadstart_5fpos_388',['ADC_CR_ADSTART_Pos',['../group___peripheral___registers___bits___definition.html#ga91ee3b14e6b8c22f2abf7b4990d12181',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadstp_389',['ADC_CR_ADSTP',['../group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadstp_5fmsk_390',['ADC_CR_ADSTP_Msk',['../group___peripheral___registers___bits___definition.html#ga1a55e4a2d2535b15287b714d8c6b1ee8',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadstp_5fpos_391',['ADC_CR_ADSTP_Pos',['../group___peripheral___registers___bits___definition.html#ga85ffa93cc8555d8d083dc9c0f34b3b81',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadvregen_392',['ADC_CR_ADVREGEN',['../group___peripheral___registers___bits___definition.html#ga5be7ae16a57665a53f3efce3f8aeb493',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadvregen_5fmsk_393',['ADC_CR_ADVREGEN_Msk',['../group___peripheral___registers___bits___definition.html#ga77b2a7882224b14c4c7ec4d1ce25941f',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fadvregen_5fpos_394',['ADC_CR_ADVREGEN_Pos',['../group___peripheral___registers___bits___definition.html#ga6ca6812db3fec59db7d200ac442f083e',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fdeeppwd_395',['ADC_CR_DEEPPWD',['../group___peripheral___registers___bits___definition.html#ga68a713cf085ebc530caf2492c24edf86',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fdeeppwd_5fmsk_396',['ADC_CR_DEEPPWD_Msk',['../group___peripheral___registers___bits___definition.html#ga9c476eee5e28872a97747be4afc84b3a',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fdeeppwd_5fpos_397',['ADC_CR_DEEPPWD_Pos',['../group___peripheral___registers___bits___definition.html#gaca70d6258b796e86a1ee847fd988f8ae',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fjadstart_398',['ADC_CR_JADSTART',['../group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fjadstart_5fmsk_399',['ADC_CR_JADSTART_Msk',['../group___peripheral___registers___bits___definition.html#ga4c7abad7f3ee1d2ae306185d1c6b3be9',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fjadstart_5fpos_400',['ADC_CR_JADSTART_Pos',['../group___peripheral___registers___bits___definition.html#ga15506622c4eb5cf5914ca99af5059f6a',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fjadstp_401',['ADC_CR_JADSTP',['../group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fjadstp_5fmsk_402',['ADC_CR_JADSTP_Msk',['../group___peripheral___registers___bits___definition.html#ga44e7da4b53b66898243818cb77d0eb8a',1,'stm32l476xx.h']]],
  ['adc_5fcr_5fjadstp_5fpos_403',['ADC_CR_JADSTP_Pos',['../group___peripheral___registers___bits___definition.html#ga57ed6e1bc950d57d1ec10ed245eee1c1',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fadrdy_5fmst_404',['ADC_CSR_ADRDY_MST',['../group___peripheral___registers___bits___definition.html#ga363c4baa77a2a55d75ab15825780f36b',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fadrdy_5fmst_5fmsk_405',['ADC_CSR_ADRDY_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga287bf640ff71b540f1ea2e0b3cc4b927',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fadrdy_5fmst_5fpos_406',['ADC_CSR_ADRDY_MST_Pos',['../group___peripheral___registers___bits___definition.html#gaa969fee01dba6a051932c7f8dcbb99b0',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fadrdy_5fslv_407',['ADC_CSR_ADRDY_SLV',['../group___peripheral___registers___bits___definition.html#gaa0cbefbb00d6b3f888a0b46f360eb17b',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fadrdy_5fslv_5fmsk_408',['ADC_CSR_ADRDY_SLV_Msk',['../group___peripheral___registers___bits___definition.html#gab1dc32c73e0374782a92838bf1906900',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fadrdy_5fslv_5fpos_409',['ADC_CSR_ADRDY_SLV_Pos',['../group___peripheral___registers___bits___definition.html#ga1df5f799f3db09701ef6a86aaea58bbb',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd1_5fmst_410',['ADC_CSR_AWD1_MST',['../group___peripheral___registers___bits___definition.html#gab9e760a89ee69a39b038237f9a252bde',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd1_5fmst_5fmsk_411',['ADC_CSR_AWD1_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga90fd5294cf66a0cb265ac0738dd29dc4',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd1_5fmst_5fpos_412',['ADC_CSR_AWD1_MST_Pos',['../group___peripheral___registers___bits___definition.html#ga9ad44e22d0f6cfa0af4ff3efa9938870',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd1_5fslv_413',['ADC_CSR_AWD1_SLV',['../group___peripheral___registers___bits___definition.html#ga0531777f248f2d8a954afc78a23ccd44',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd1_5fslv_5fmsk_414',['ADC_CSR_AWD1_SLV_Msk',['../group___peripheral___registers___bits___definition.html#gaac8856a5e862990cb9f64010144e0da0',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd1_5fslv_5fpos_415',['ADC_CSR_AWD1_SLV_Pos',['../group___peripheral___registers___bits___definition.html#gafd78ae3d02f0c4324a63c114bd1ba11c',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd2_5fmst_416',['ADC_CSR_AWD2_MST',['../group___peripheral___registers___bits___definition.html#gaa0979e63035a45186a9da27816a89f03',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd2_5fmst_5fmsk_417',['ADC_CSR_AWD2_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga7d8336227c21d9e7a4d59aa9222b074a',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd2_5fmst_5fpos_418',['ADC_CSR_AWD2_MST_Pos',['../group___peripheral___registers___bits___definition.html#gae5c8f5dce01537368eaf2428a8bf23c3',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd2_5fslv_419',['ADC_CSR_AWD2_SLV',['../group___peripheral___registers___bits___definition.html#ga4f827ecc13461312054617bc5be7f9ca',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd2_5fslv_5fmsk_420',['ADC_CSR_AWD2_SLV_Msk',['../group___peripheral___registers___bits___definition.html#gae4dfd003ca15655e1f2de9d1bc31997e',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd2_5fslv_5fpos_421',['ADC_CSR_AWD2_SLV_Pos',['../group___peripheral___registers___bits___definition.html#gaccb20b2f6c6bc3ce2573b0db5bb2285d',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd3_5fmst_422',['ADC_CSR_AWD3_MST',['../group___peripheral___registers___bits___definition.html#gace561ffa960b234da7f1bcdae7f24242',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd3_5fmst_5fmsk_423',['ADC_CSR_AWD3_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga4d43ee034d6c30210b93c502c265d3fc',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd3_5fmst_5fpos_424',['ADC_CSR_AWD3_MST_Pos',['../group___peripheral___registers___bits___definition.html#ga03a334f0c765e16012fee56350628451',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd3_5fslv_425',['ADC_CSR_AWD3_SLV',['../group___peripheral___registers___bits___definition.html#gaf9e4439f523dd2ff6ee0a547d798f81b',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd3_5fslv_5fmsk_426',['ADC_CSR_AWD3_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga44055e48d99b5203edc608830483e64c',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fawd3_5fslv_5fpos_427',['ADC_CSR_AWD3_SLV_Pos',['../group___peripheral___registers___bits___definition.html#gaee4a33b18f733d4b89ad55c844c1e4f0',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feoc_5fmst_428',['ADC_CSR_EOC_MST',['../group___peripheral___registers___bits___definition.html#gaacc674c57735123cbb2842fefff55671',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feoc_5fmst_5fmsk_429',['ADC_CSR_EOC_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga1c506151c3461f49b0fa3fb2cd5597fc',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feoc_5fmst_5fpos_430',['ADC_CSR_EOC_MST_Pos',['../group___peripheral___registers___bits___definition.html#ga067eca1dc95969670f566fee48cecf52',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feoc_5fslv_431',['ADC_CSR_EOC_SLV',['../group___peripheral___registers___bits___definition.html#gac16e61d9236080ff6992fe1fb95903a8',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feoc_5fslv_5fmsk_432',['ADC_CSR_EOC_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga88a8a562974a619252e00957dce9d240',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feoc_5fslv_5fpos_433',['ADC_CSR_EOC_SLV_Pos',['../group___peripheral___registers___bits___definition.html#ga3d4576f327763498e8250008ce3c04a0',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feos_5fmst_434',['ADC_CSR_EOS_MST',['../group___peripheral___registers___bits___definition.html#ga20f6c1dc3e6f539d8278488b0ec564eb',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feos_5fmst_5fmsk_435',['ADC_CSR_EOS_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga494e649237731d4628d676adb0b2d17f',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feos_5fmst_5fpos_436',['ADC_CSR_EOS_MST_Pos',['../group___peripheral___registers___bits___definition.html#gaf33d878f9dcc2a15de3fc0ebc50ee8c3',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feos_5fslv_437',['ADC_CSR_EOS_SLV',['../group___peripheral___registers___bits___definition.html#gabb74b0eb7fedb0dd6328adcc25ca538f',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feos_5fslv_5fmsk_438',['ADC_CSR_EOS_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga675f130eb27e11452c673327fe3130a6',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feos_5fslv_5fpos_439',['ADC_CSR_EOS_SLV_Pos',['../group___peripheral___registers___bits___definition.html#ga82ca333da9c745f33eb2d73028f26322',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feosmp_5fmst_440',['ADC_CSR_EOSMP_MST',['../group___peripheral___registers___bits___definition.html#ga2c019742346d8471abf506b5d70a219e',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feosmp_5fmst_5fmsk_441',['ADC_CSR_EOSMP_MST_Msk',['../group___peripheral___registers___bits___definition.html#gaef233cd2c50308531f23f1f9c46b913a',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feosmp_5fmst_5fpos_442',['ADC_CSR_EOSMP_MST_Pos',['../group___peripheral___registers___bits___definition.html#gaaf5e0c3a350c7ca3fa454e17dd22aa80',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feosmp_5fslv_443',['ADC_CSR_EOSMP_SLV',['../group___peripheral___registers___bits___definition.html#ga7793a7543890e8292a35ca4c9720d185',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feosmp_5fslv_5fmsk_444',['ADC_CSR_EOSMP_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga1751dd3001a5a74d8c13ee3188094316',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5feosmp_5fslv_5fpos_445',['ADC_CSR_EOSMP_SLV_Pos',['../group___peripheral___registers___bits___definition.html#ga0a146a77be464bbbf0fa2d8472d248bb',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeoc_5fmst_446',['ADC_CSR_JEOC_MST',['../group___peripheral___registers___bits___definition.html#ga307cef04f4e0e39a1d316bb79cfdb84c',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeoc_5fmst_5fmsk_447',['ADC_CSR_JEOC_MST_Msk',['../group___peripheral___registers___bits___definition.html#gab51d3e6aa00952823429c6f750242656',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeoc_5fmst_5fpos_448',['ADC_CSR_JEOC_MST_Pos',['../group___peripheral___registers___bits___definition.html#ga4e67ac425bc7dfa7cfb55a2cffd28b94',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeoc_5fslv_449',['ADC_CSR_JEOC_SLV',['../group___peripheral___registers___bits___definition.html#gaf36a196799a84469ddea76fdb7a4b0ca',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeoc_5fslv_5fmsk_450',['ADC_CSR_JEOC_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga7a4d95bb72664f52d2981e7adc996038',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeoc_5fslv_5fpos_451',['ADC_CSR_JEOC_SLV_Pos',['../group___peripheral___registers___bits___definition.html#gaa1aebc05c56a29880d5dc0dbcf0b914b',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeos_5fmst_452',['ADC_CSR_JEOS_MST',['../group___peripheral___registers___bits___definition.html#ga38c32dd3da4503bb4882965e86d2fa77',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeos_5fmst_5fmsk_453',['ADC_CSR_JEOS_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga57bce9a1c4ee661d87045444ce4a44ae',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeos_5fmst_5fpos_454',['ADC_CSR_JEOS_MST_Pos',['../group___peripheral___registers___bits___definition.html#gad228e1b5966ee8301ca3cc9ebb78f590',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeos_5fslv_455',['ADC_CSR_JEOS_SLV',['../group___peripheral___registers___bits___definition.html#ga893cd39cdf68ecbe045ee0484d8495f7',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeos_5fslv_5fmsk_456',['ADC_CSR_JEOS_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga26f5cdef39b42faceef4e6d3f5fe71b5',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjeos_5fslv_5fpos_457',['ADC_CSR_JEOS_SLV_Pos',['../group___peripheral___registers___bits___definition.html#ga8d9500ecddbccc90c957a86b859afc22',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjqovf_5fmst_458',['ADC_CSR_JQOVF_MST',['../group___peripheral___registers___bits___definition.html#ga53eb3decc04766dc174f0ab849dd8e2f',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjqovf_5fmst_5fmsk_459',['ADC_CSR_JQOVF_MST_Msk',['../group___peripheral___registers___bits___definition.html#gae79e467cb0438e4fac2df4cf526d335d',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjqovf_5fmst_5fpos_460',['ADC_CSR_JQOVF_MST_Pos',['../group___peripheral___registers___bits___definition.html#ga65be63022fa0d88ccda861776f06e003',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjqovf_5fslv_461',['ADC_CSR_JQOVF_SLV',['../group___peripheral___registers___bits___definition.html#ga8a20199a4ccce037041f1f099a1f3c54',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjqovf_5fslv_5fmsk_462',['ADC_CSR_JQOVF_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga5187f6433dbadbf030e58785b50805ca',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fjqovf_5fslv_5fpos_463',['ADC_CSR_JQOVF_SLV_Pos',['../group___peripheral___registers___bits___definition.html#ga304437de9dbf69480c965fd9c9549b0e',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fovr_5fmst_464',['ADC_CSR_OVR_MST',['../group___peripheral___registers___bits___definition.html#ga5afddd4e5800a9fe49ed48d8e929db32',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fovr_5fmst_5fmsk_465',['ADC_CSR_OVR_MST_Msk',['../group___peripheral___registers___bits___definition.html#ga576bb24ca2143b1b423ebf95a3ec2f93',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fovr_5fmst_5fpos_466',['ADC_CSR_OVR_MST_Pos',['../group___peripheral___registers___bits___definition.html#ga6e64bf265262e75533484f0c718e8e73',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fovr_5fslv_467',['ADC_CSR_OVR_SLV',['../group___peripheral___registers___bits___definition.html#ga10e122204a63a8360084bb9fce845c9c',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fovr_5fslv_5fmsk_468',['ADC_CSR_OVR_SLV_Msk',['../group___peripheral___registers___bits___definition.html#ga4a4a599b34dbee34e65378b9e9e3fc79',1,'stm32l476xx.h']]],
  ['adc_5fcsr_5fovr_5fslv_5fpos_469',['ADC_CSR_OVR_SLV_Pos',['../group___peripheral___registers___bits___definition.html#gabe78aba35299333c392c4561e5896f59',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_470',['ADC_DIFSEL_DIFSEL',['../group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f0_471',['ADC_DIFSEL_DIFSEL_0',['../group___peripheral___registers___bits___definition.html#gaee2eaeb1a88b51e1b785a0420a58115a',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f1_472',['ADC_DIFSEL_DIFSEL_1',['../group___peripheral___registers___bits___definition.html#ga3bd0b54b767025544ff7645ce1aaa50a',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f10_473',['ADC_DIFSEL_DIFSEL_10',['../group___peripheral___registers___bits___definition.html#gaf3232bc80445814d64ee9c5cb699768e',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f11_474',['ADC_DIFSEL_DIFSEL_11',['../group___peripheral___registers___bits___definition.html#gad2f5e1b9ac5ee675837c681e9f6652b0',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f12_475',['ADC_DIFSEL_DIFSEL_12',['../group___peripheral___registers___bits___definition.html#ga5ba46b34438edcef1c54312c4ef8a159',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f13_476',['ADC_DIFSEL_DIFSEL_13',['../group___peripheral___registers___bits___definition.html#ga39be3ac6fc0fb8842affc0ad6b678998',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f14_477',['ADC_DIFSEL_DIFSEL_14',['../group___peripheral___registers___bits___definition.html#ga253efbdf46719ba8675acad710b9cef3',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f15_478',['ADC_DIFSEL_DIFSEL_15',['../group___peripheral___registers___bits___definition.html#ga92967f5d6f44e43793c64640cde44a2b',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f16_479',['ADC_DIFSEL_DIFSEL_16',['../group___peripheral___registers___bits___definition.html#gae6f016421b21840137b9886f062caf81',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f17_480',['ADC_DIFSEL_DIFSEL_17',['../group___peripheral___registers___bits___definition.html#gabc036ba777e7813b77f96f0c88675361',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f18_481',['ADC_DIFSEL_DIFSEL_18',['../group___peripheral___registers___bits___definition.html#ga2ae1c5277d868cb92eb1cced7ed7b846',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f2_482',['ADC_DIFSEL_DIFSEL_2',['../group___peripheral___registers___bits___definition.html#ga8ec5288a30f5ab50ffdd5c79863fcba1',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f3_483',['ADC_DIFSEL_DIFSEL_3',['../group___peripheral___registers___bits___definition.html#ga398389af74f8095a18043723451a14f7',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f4_484',['ADC_DIFSEL_DIFSEL_4',['../group___peripheral___registers___bits___definition.html#gaa7fd69e3369f1d13272927f8e2c2759b',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f5_485',['ADC_DIFSEL_DIFSEL_5',['../group___peripheral___registers___bits___definition.html#ga8f261bac8f9c86242262860054913203',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f6_486',['ADC_DIFSEL_DIFSEL_6',['../group___peripheral___registers___bits___definition.html#ga27206fd77df1a23754dd3b2518c20dfc',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f7_487',['ADC_DIFSEL_DIFSEL_7',['../group___peripheral___registers___bits___definition.html#ga834268a915e0229c8179fc4ba93f6088',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f8_488',['ADC_DIFSEL_DIFSEL_8',['../group___peripheral___registers___bits___definition.html#ga5ff7cc8024909322977ed6679b8df1ba',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5f9_489',['ADC_DIFSEL_DIFSEL_9',['../group___peripheral___registers___bits___definition.html#gae00ffe8068b0b4b6f18917c523205190',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5fmsk_490',['ADC_DIFSEL_DIFSEL_Msk',['../group___peripheral___registers___bits___definition.html#gabd844d9bb3f81aeb0a66998bd880c1d0',1,'stm32l476xx.h']]],
  ['adc_5fdifsel_5fdifsel_5fpos_491',['ADC_DIFSEL_DIFSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga14fac1ed528cdd03fb37f7f647b71617',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_492',['ADC_DR_RDATA',['../group___peripheral___registers___bits___definition.html#gabdf410a1bf14e651c908b2e09f0fc85f',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f0_493',['ADC_DR_RDATA_0',['../group___peripheral___registers___bits___definition.html#ga44b7525357056053fe08e522151538e0',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f1_494',['ADC_DR_RDATA_1',['../group___peripheral___registers___bits___definition.html#ga95e07977aa60f36227625a1388dbf062',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f10_495',['ADC_DR_RDATA_10',['../group___peripheral___registers___bits___definition.html#gacc918b73020f3878533c6b22848543b3',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f11_496',['ADC_DR_RDATA_11',['../group___peripheral___registers___bits___definition.html#gaf68443923f8a0f35bf6b64734a8bc1be',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f12_497',['ADC_DR_RDATA_12',['../group___peripheral___registers___bits___definition.html#gaf2031fb78cc5837294d2de09d338fa02',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f13_498',['ADC_DR_RDATA_13',['../group___peripheral___registers___bits___definition.html#gae90fb09c612b3b23359138b9f1adca50',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f14_499',['ADC_DR_RDATA_14',['../group___peripheral___registers___bits___definition.html#gaa572c13c354c1976063fcffbd0454295',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f15_500',['ADC_DR_RDATA_15',['../group___peripheral___registers___bits___definition.html#ga50881c9403cdcf7a6c44a70ef0a03c42',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f2_501',['ADC_DR_RDATA_2',['../group___peripheral___registers___bits___definition.html#ga2d373e0cc37348b8890e0e9237ddc0f7',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f3_502',['ADC_DR_RDATA_3',['../group___peripheral___registers___bits___definition.html#ga72c110a83edbc4eed3503577b4dea182',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f4_503',['ADC_DR_RDATA_4',['../group___peripheral___registers___bits___definition.html#ga8920d0dacd4be84100805eddcffd76e9',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f5_504',['ADC_DR_RDATA_5',['../group___peripheral___registers___bits___definition.html#ga533de8c0bad97cca2ee56d24856d79fb',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f6_505',['ADC_DR_RDATA_6',['../group___peripheral___registers___bits___definition.html#ga4be9fdacefbfb9aa761deac19746e742',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f7_506',['ADC_DR_RDATA_7',['../group___peripheral___registers___bits___definition.html#gacf7ed60b10cf90d85eae39b2aa7fe913',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f8_507',['ADC_DR_RDATA_8',['../group___peripheral___registers___bits___definition.html#gaa14a45a442ba4b271a3346d8b9016f73',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5f9_508',['ADC_DR_RDATA_9',['../group___peripheral___registers___bits___definition.html#ga1c965f964e86fee7381c9ffe4011a0bb',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5fmsk_509',['ADC_DR_RDATA_Msk',['../group___peripheral___registers___bits___definition.html#ga3875cb0f8b0450a27c01916eb7638ca7',1,'stm32l476xx.h']]],
  ['adc_5fdr_5frdata_5fpos_510',['ADC_DR_RDATA_Pos',['../group___peripheral___registers___bits___definition.html#ga32e518c40219c8d83b22c8ce8942308f',1,'stm32l476xx.h']]],
  ['adc_5fgetvalue_511',['ADC_GetValue',['../_a_d_c_8c.html#ab932e2010e4130bbc866394de20149d3',1,'ADC_GetValue(uint16 *buffer):&#160;ADC.c'],['../_a_d_c_8h.html#ab932e2010e4130bbc866394de20149d3',1,'ADC_GetValue(uint16 *buffer):&#160;ADC.c']]],
  ['adc_5fier_5fadrdy_512',['ADC_IER_ADRDY',['../group___peripheral___registers___bits___definition.html#ga033ba09edd4f75e3ac96fc4c21cd1ea3',1,'stm32l476xx.h']]],
  ['adc_5fier_5fadrdyie_513',['ADC_IER_ADRDYIE',['../group___peripheral___registers___bits___definition.html#ga55d9fb25dbbbaa72791a52fedfecca7b',1,'stm32l476xx.h']]],
  ['adc_5fier_5fadrdyie_5fmsk_514',['ADC_IER_ADRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gae81c5b62b488d346911cb6865b767cd6',1,'stm32l476xx.h']]],
  ['adc_5fier_5fadrdyie_5fpos_515',['ADC_IER_ADRDYIE_Pos',['../group___peripheral___registers___bits___definition.html#gaeccda127223b6b216f423d43b9467c3a',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd1_516',['ADC_IER_AWD1',['../group___peripheral___registers___bits___definition.html#ga45ae4f086fac0dbe6e67900537edb013',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd1ie_517',['ADC_IER_AWD1IE',['../group___peripheral___registers___bits___definition.html#ga2e70aa6f498afb91d459327c314c8f69',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd1ie_5fmsk_518',['ADC_IER_AWD1IE_Msk',['../group___peripheral___registers___bits___definition.html#ga9f7c0e35bcb154cc2da118c3504b50d4',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd1ie_5fpos_519',['ADC_IER_AWD1IE_Pos',['../group___peripheral___registers___bits___definition.html#ga2f24b791120130865b6bd81bb051350c',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd2_520',['ADC_IER_AWD2',['../group___peripheral___registers___bits___definition.html#ga7308dc63967af2eb490c057cf92bb862',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd2ie_521',['ADC_IER_AWD2IE',['../group___peripheral___registers___bits___definition.html#ga40598e8fe688a7da26a4f2f111a549f3',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd2ie_5fmsk_522',['ADC_IER_AWD2IE_Msk',['../group___peripheral___registers___bits___definition.html#gac45dadf4a4296fb104abee0021d2714a',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd2ie_5fpos_523',['ADC_IER_AWD2IE_Pos',['../group___peripheral___registers___bits___definition.html#ga45fad178efb22e7bde70bed64dbc640f',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd3_524',['ADC_IER_AWD3',['../group___peripheral___registers___bits___definition.html#ga860b4564dfaa399f58db514f9b9e45e7',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd3ie_525',['ADC_IER_AWD3IE',['../group___peripheral___registers___bits___definition.html#ga2737968030d4fe33a440231316f5407c',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd3ie_5fmsk_526',['ADC_IER_AWD3IE_Msk',['../group___peripheral___registers___bits___definition.html#ga08b0519f34f03103db638cd3ca92fd26',1,'stm32l476xx.h']]],
  ['adc_5fier_5fawd3ie_5fpos_527',['ADC_IER_AWD3IE_Pos',['../group___peripheral___registers___bits___definition.html#gab1007214aed4912e62c43ca0efc2d55d',1,'stm32l476xx.h']]],
  ['adc_5fier_5feoc_528',['ADC_IER_EOC',['../group___peripheral___registers___bits___definition.html#ga767c96b00a96b71faa41fb6bb6438de8',1,'stm32l476xx.h']]],
  ['adc_5fier_5feocie_529',['ADC_IER_EOCIE',['../group___peripheral___registers___bits___definition.html#ga367429f3a07068668ffefd84c7c60985',1,'stm32l476xx.h']]],
  ['adc_5fier_5feocie_5fmsk_530',['ADC_IER_EOCIE_Msk',['../group___peripheral___registers___bits___definition.html#gaf5a189c99834bf55784fd4b7b69e9687',1,'stm32l476xx.h']]],
  ['adc_5fier_5feocie_5fpos_531',['ADC_IER_EOCIE_Pos',['../group___peripheral___registers___bits___definition.html#gada2e1b245365e1e24c2e7659a0b6f65c',1,'stm32l476xx.h']]],
  ['adc_5fier_5feos_532',['ADC_IER_EOS',['../group___peripheral___registers___bits___definition.html#gaf02919d76e481143cba97393d34a20da',1,'stm32l476xx.h']]],
  ['adc_5fier_5feosie_533',['ADC_IER_EOSIE',['../group___peripheral___registers___bits___definition.html#ga5ba8c4da5807ce6cea8b14be76f6243d',1,'stm32l476xx.h']]],
  ['adc_5fier_5feosie_5fmsk_534',['ADC_IER_EOSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga54252f722bf811578202880a17727763',1,'stm32l476xx.h']]],
  ['adc_5fier_5feosie_5fpos_535',['ADC_IER_EOSIE_Pos',['../group___peripheral___registers___bits___definition.html#ga3b2bd2c0f26782ff0dd2177f329ced50',1,'stm32l476xx.h']]],
  ['adc_5fier_5feosmp_536',['ADC_IER_EOSMP',['../group___peripheral___registers___bits___definition.html#ga9dc95e7d4a0abe7dd166d4e8a7926980',1,'stm32l476xx.h']]],
  ['adc_5fier_5feosmpie_537',['ADC_IER_EOSMPIE',['../group___peripheral___registers___bits___definition.html#gafe38c621f1e8239fefbb8585911d2138',1,'stm32l476xx.h']]],
  ['adc_5fier_5feosmpie_5fmsk_538',['ADC_IER_EOSMPIE_Msk',['../group___peripheral___registers___bits___definition.html#ga31989175e19559ccda01b8632318e2f8',1,'stm32l476xx.h']]],
  ['adc_5fier_5feosmpie_5fpos_539',['ADC_IER_EOSMPIE_Pos',['../group___peripheral___registers___bits___definition.html#ga38b4712f97cc8cb749debb6ecb09c69c',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjeoc_540',['ADC_IER_JEOC',['../group___peripheral___registers___bits___definition.html#gaf96ad3772c5d15526c625ad2ccd47983',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjeocie_541',['ADC_IER_JEOCIE',['../group___peripheral___registers___bits___definition.html#gac6662fc8e92986aa733c01837bac8c50',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjeocie_5fmsk_542',['ADC_IER_JEOCIE_Msk',['../group___peripheral___registers___bits___definition.html#ga1be51af2eb612af9358c1cf983edb6e7',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjeocie_5fpos_543',['ADC_IER_JEOCIE_Pos',['../group___peripheral___registers___bits___definition.html#ga1b2ce3fcd140a0b59d9e25ac30b419ef',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjeos_544',['ADC_IER_JEOS',['../group___peripheral___registers___bits___definition.html#gaecd65d64637ffec538205cccf257700b',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjeosie_545',['ADC_IER_JEOSIE',['../group___peripheral___registers___bits___definition.html#ga3ca0001e6467e508394cf7f72aba2ec8',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjeosie_5fmsk_546',['ADC_IER_JEOSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga4ff17a1bf5bec1877330ec818977ff65',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjeosie_5fpos_547',['ADC_IER_JEOSIE_Pos',['../group___peripheral___registers___bits___definition.html#ga8e1dc143f5693cb6598d3ecb154dfa27',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjqovf_548',['ADC_IER_JQOVF',['../group___peripheral___registers___bits___definition.html#ga9f1aaa21a8a07634ab28061fa27cc1bf',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjqovfie_549',['ADC_IER_JQOVFIE',['../group___peripheral___registers___bits___definition.html#gac699152ae847b4c8aaf33cfd2c03b884',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjqovfie_5fmsk_550',['ADC_IER_JQOVFIE_Msk',['../group___peripheral___registers___bits___definition.html#ga3e8f724fa75bda8ddb8cdd8938e2196a',1,'stm32l476xx.h']]],
  ['adc_5fier_5fjqovfie_5fpos_551',['ADC_IER_JQOVFIE_Pos',['../group___peripheral___registers___bits___definition.html#gaa6b8f0d6a31cabcc9717ed7d0a8f6e39',1,'stm32l476xx.h']]],
  ['adc_5fier_5fovr_552',['ADC_IER_OVR',['../group___peripheral___registers___bits___definition.html#ga5d5833608a54fb66537c8cfbbcee44a9',1,'stm32l476xx.h']]],
  ['adc_5fier_5fovrie_553',['ADC_IER_OVRIE',['../group___peripheral___registers___bits___definition.html#ga150e154d48f6069e324aa642ec30f107',1,'stm32l476xx.h']]],
  ['adc_5fier_5fovrie_5fmsk_554',['ADC_IER_OVRIE_Msk',['../group___peripheral___registers___bits___definition.html#gabea659e540b09e6ac3e70ed7b561a7a4',1,'stm32l476xx.h']]],
  ['adc_5fier_5fovrie_5fpos_555',['ADC_IER_OVRIE_Pos',['../group___peripheral___registers___bits___definition.html#ga1a3d46ce8771a632ba8371bbf060ffc9',1,'stm32l476xx.h']]],
  ['adc_5finit_556',['ADC_Init',['../_a_d_c_8c.html#a5137b551f1b83b0f4d8df7d071a3d3a6',1,'ADC_Init(void):&#160;ADC.c'],['../_a_d_c_8h.html#a5137b551f1b83b0f4d8df7d071a3d3a6',1,'ADC_Init(void):&#160;ADC.c']]],
  ['adc_5fisr_5fadrdy_557',['ADC_ISR_ADRDY',['../group___peripheral___registers___bits___definition.html#ga06cdc9a3bf111d8c50ecba178daa90d8',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fadrdy_5fmsk_558',['ADC_ISR_ADRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga7d192dae14cf2daa81ea3c7fe02082bd',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fadrdy_5fpos_559',['ADC_ISR_ADRDY_Pos',['../group___peripheral___registers___bits___definition.html#gad19c4fef6f7378b0add98d47391bb9cd',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd1_560',['ADC_ISR_AWD1',['../group___peripheral___registers___bits___definition.html#ga83a11e5b28a1002826ef26b0b272b239',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd1_5fmsk_561',['ADC_ISR_AWD1_Msk',['../group___peripheral___registers___bits___definition.html#ga047f1bb1d356fbb1398c15601b82fa18',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd1_5fpos_562',['ADC_ISR_AWD1_Pos',['../group___peripheral___registers___bits___definition.html#ga4ec99e5d3bc6d63237978753b8f4e5fb',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd2_563',['ADC_ISR_AWD2',['../group___peripheral___registers___bits___definition.html#ga914b7e03179cd60a8f24b3779b6bb696',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd2_5fmsk_564',['ADC_ISR_AWD2_Msk',['../group___peripheral___registers___bits___definition.html#ga771937d2ff2945e987accaa8fb76fa1f',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd2_5fpos_565',['ADC_ISR_AWD2_Pos',['../group___peripheral___registers___bits___definition.html#ga5a97bdc9663ce09aec4255a0b195293d',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd3_566',['ADC_ISR_AWD3',['../group___peripheral___registers___bits___definition.html#ga4f54365f9b93d2d07f7e7bc32cf7468f',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd3_5fmsk_567',['ADC_ISR_AWD3_Msk',['../group___peripheral___registers___bits___definition.html#ga7223986ad3dd3f45e6b05a12cd8e17d5',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fawd3_5fpos_568',['ADC_ISR_AWD3_Pos',['../group___peripheral___registers___bits___definition.html#ga6800606914bab819905dd54bb7132928',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feoc_569',['ADC_ISR_EOC',['../group___peripheral___registers___bits___definition.html#ga949681e78b978c1ccd680f11137a1550',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feoc_5fmsk_570',['ADC_ISR_EOC_Msk',['../group___peripheral___registers___bits___definition.html#ga7d3a1b6e32741acec254760c4114270a',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feoc_5fpos_571',['ADC_ISR_EOC_Pos',['../group___peripheral___registers___bits___definition.html#ga0383b50a0b7c34b07143b4babf541f4a',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feos_572',['ADC_ISR_EOS',['../group___peripheral___registers___bits___definition.html#ga56b6edb70e1c04c5e03a935d2c945f50',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feos_5fmsk_573',['ADC_ISR_EOS_Msk',['../group___peripheral___registers___bits___definition.html#ga5b497e9260ad2be98c5ce124848a58d9',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feos_5fpos_574',['ADC_ISR_EOS_Pos',['../group___peripheral___registers___bits___definition.html#gae2abd0a8f62130cb6ad98665158cfd5c',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feosmp_575',['ADC_ISR_EOSMP',['../group___peripheral___registers___bits___definition.html#ga0e8d87957a25e701a13575d635628d11',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feosmp_5fmsk_576',['ADC_ISR_EOSMP_Msk',['../group___peripheral___registers___bits___definition.html#ga0aca01f1e94e9cb20a24476342581e4b',1,'stm32l476xx.h']]],
  ['adc_5fisr_5feosmp_5fpos_577',['ADC_ISR_EOSMP_Pos',['../group___peripheral___registers___bits___definition.html#gaad6d6d7f86820ba6a5601ce928859372',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjeoc_578',['ADC_ISR_JEOC',['../group___peripheral___registers___bits___definition.html#ga399f91d7a99478c39f3b1af135aa2d74',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjeoc_5fmsk_579',['ADC_ISR_JEOC_Msk',['../group___peripheral___registers___bits___definition.html#ga494345d2e70ffc08c3a44d9df419d54f',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjeoc_5fpos_580',['ADC_ISR_JEOC_Pos',['../group___peripheral___registers___bits___definition.html#ga6a7cbfbcab9ec9ba48a08858253d3c58',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjeos_581',['ADC_ISR_JEOS',['../group___peripheral___registers___bits___definition.html#gada657b2ea5dcfce0c60ea6c9a0018da4',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjeos_5fmsk_582',['ADC_ISR_JEOS_Msk',['../group___peripheral___registers___bits___definition.html#ga05f3bc591a821e3910266054a4839eb5',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjeos_5fpos_583',['ADC_ISR_JEOS_Pos',['../group___peripheral___registers___bits___definition.html#ga4c141366f5eb12af614b1b918705d780',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjqovf_584',['ADC_ISR_JQOVF',['../group___peripheral___registers___bits___definition.html#ga7d6a4052be04c997a1cab7082f27f6fc',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjqovf_5fmsk_585',['ADC_ISR_JQOVF_Msk',['../group___peripheral___registers___bits___definition.html#gae2666319ac1137734a439fa19679cf13',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fjqovf_5fpos_586',['ADC_ISR_JQOVF_Pos',['../group___peripheral___registers___bits___definition.html#ga0f17107de302b254c57a424811229387',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fovr_587',['ADC_ISR_OVR',['../group___peripheral___registers___bits___definition.html#ga66f58970a53712eed20aaac04c6a6f61',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fovr_5fmsk_588',['ADC_ISR_OVR_Msk',['../group___peripheral___registers___bits___definition.html#gab0b28033954399020afcf36b016cc081',1,'stm32l476xx.h']]],
  ['adc_5fisr_5fovr_5fpos_589',['ADC_ISR_OVR_Pos',['../group___peripheral___registers___bits___definition.html#ga3cdbc3d6b8db4b5680d83ad61b6484d4',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_590',['ADC_JDR1_JDATA',['../group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f0_591',['ADC_JDR1_JDATA_0',['../group___peripheral___registers___bits___definition.html#ga20bbc6ec9c0b29091f695ee8ba777395',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f1_592',['ADC_JDR1_JDATA_1',['../group___peripheral___registers___bits___definition.html#gaa35739c9b06dca1ad930886d4bd1f92c',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f10_593',['ADC_JDR1_JDATA_10',['../group___peripheral___registers___bits___definition.html#ga630211e05706fbead495f471a6c45b0f',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f11_594',['ADC_JDR1_JDATA_11',['../group___peripheral___registers___bits___definition.html#ga13a1885ff70859484dea35c92911f88f',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f12_595',['ADC_JDR1_JDATA_12',['../group___peripheral___registers___bits___definition.html#ga03be91eae8c5f91923d3f6be1a7e3000',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f13_596',['ADC_JDR1_JDATA_13',['../group___peripheral___registers___bits___definition.html#ga939a254473cbeb48a4f5409aff03a22b',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f14_597',['ADC_JDR1_JDATA_14',['../group___peripheral___registers___bits___definition.html#ga78a999861d07b26419eac3f7864e8582',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f15_598',['ADC_JDR1_JDATA_15',['../group___peripheral___registers___bits___definition.html#ga4906ba5c48cd848b1b2c5f364aa41d09',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f2_599',['ADC_JDR1_JDATA_2',['../group___peripheral___registers___bits___definition.html#ga3488e839fd87aa40dfb50fafd204e1e3',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f3_600',['ADC_JDR1_JDATA_3',['../group___peripheral___registers___bits___definition.html#ga323fee0db075c5bc82666f1e5b55d015',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f4_601',['ADC_JDR1_JDATA_4',['../group___peripheral___registers___bits___definition.html#gac483ac3f0c8fd824c98e229356c0df95',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f5_602',['ADC_JDR1_JDATA_5',['../group___peripheral___registers___bits___definition.html#gacdf982e6d802d5d6ad7f9c6f9623b908',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f6_603',['ADC_JDR1_JDATA_6',['../group___peripheral___registers___bits___definition.html#gab00d61a3e0b153d6c9b5c560e01af221',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f7_604',['ADC_JDR1_JDATA_7',['../group___peripheral___registers___bits___definition.html#ga0cccca124d592de2e91fbdf48d2e6ba4',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f8_605',['ADC_JDR1_JDATA_8',['../group___peripheral___registers___bits___definition.html#gaf36494ccaf087750af50052b8e71c7c0',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5f9_606',['ADC_JDR1_JDATA_9',['../group___peripheral___registers___bits___definition.html#ga0970efab81e06caab040e9246858303f',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5fmsk_607',['ADC_JDR1_JDATA_Msk',['../group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d',1,'stm32l476xx.h']]],
  ['adc_5fjdr1_5fjdata_5fpos_608',['ADC_JDR1_JDATA_Pos',['../group___peripheral___registers___bits___definition.html#gadb0c0f7960a790d485b1ae99aed0e8c7',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_609',['ADC_JDR2_JDATA',['../group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f0_610',['ADC_JDR2_JDATA_0',['../group___peripheral___registers___bits___definition.html#ga452e02ccb000386a15d20ed728b2849c',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f1_611',['ADC_JDR2_JDATA_1',['../group___peripheral___registers___bits___definition.html#ga5035246176ff6e3302e6b7fc6884d68e',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f10_612',['ADC_JDR2_JDATA_10',['../group___peripheral___registers___bits___definition.html#ga7c42f0f147c8a3d624922e573ed7fb33',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f11_613',['ADC_JDR2_JDATA_11',['../group___peripheral___registers___bits___definition.html#ga11e9130a6d87c6a24ffb363d1d6e2b22',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f12_614',['ADC_JDR2_JDATA_12',['../group___peripheral___registers___bits___definition.html#ga4e0829c58969816523108f2740f6bf36',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f13_615',['ADC_JDR2_JDATA_13',['../group___peripheral___registers___bits___definition.html#ga45cb477791616e2376dffdafa8153f5f',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f14_616',['ADC_JDR2_JDATA_14',['../group___peripheral___registers___bits___definition.html#ga6a073f02125354e5e67e88ed6a0c6eb9',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f15_617',['ADC_JDR2_JDATA_15',['../group___peripheral___registers___bits___definition.html#gabb24f0641ef9363be2a9cb4351b445cb',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f2_618',['ADC_JDR2_JDATA_2',['../group___peripheral___registers___bits___definition.html#ga2f5ea74c57bae6a39c9cfa543c035169',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f3_619',['ADC_JDR2_JDATA_3',['../group___peripheral___registers___bits___definition.html#gab0398cf9899f443e76d726ce5916798e',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f4_620',['ADC_JDR2_JDATA_4',['../group___peripheral___registers___bits___definition.html#ga8480ad41a2510c157c549a433b07e441',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f5_621',['ADC_JDR2_JDATA_5',['../group___peripheral___registers___bits___definition.html#gadf330256dd858cc83f00b3701486be8d',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f6_622',['ADC_JDR2_JDATA_6',['../group___peripheral___registers___bits___definition.html#ga6057cdf9911b02a12098a0f08182a8c0',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f7_623',['ADC_JDR2_JDATA_7',['../group___peripheral___registers___bits___definition.html#ga3619875334b6279ea0079f207b056c33',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f8_624',['ADC_JDR2_JDATA_8',['../group___peripheral___registers___bits___definition.html#ga2fb58fcc7145a25828db2689897ec623',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5f9_625',['ADC_JDR2_JDATA_9',['../group___peripheral___registers___bits___definition.html#ga99fc2cf74cd39e4b873ad82adaf5b918',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5fmsk_626',['ADC_JDR2_JDATA_Msk',['../group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670',1,'stm32l476xx.h']]],
  ['adc_5fjdr2_5fjdata_5fpos_627',['ADC_JDR2_JDATA_Pos',['../group___peripheral___registers___bits___definition.html#ga2e02f5dbe30f9da55c112634b5636b3d',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_628',['ADC_JDR3_JDATA',['../group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f0_629',['ADC_JDR3_JDATA_0',['../group___peripheral___registers___bits___definition.html#gac62aae27b59bf2695d133c1dff18b78a',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f1_630',['ADC_JDR3_JDATA_1',['../group___peripheral___registers___bits___definition.html#ga8662a7a910bb25f0b188777e2ff87dc9',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f10_631',['ADC_JDR3_JDATA_10',['../group___peripheral___registers___bits___definition.html#ga905d55a8d0a16d5d4f905f6d6e602f05',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f11_632',['ADC_JDR3_JDATA_11',['../group___peripheral___registers___bits___definition.html#ga94208bd20c01aa52303e1abf35308e69',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f12_633',['ADC_JDR3_JDATA_12',['../group___peripheral___registers___bits___definition.html#gad6f17b2482956c86526fda4f4e0a0dce',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f13_634',['ADC_JDR3_JDATA_13',['../group___peripheral___registers___bits___definition.html#ga92ba57f97141b32cb4e899f7e15a82ac',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f14_635',['ADC_JDR3_JDATA_14',['../group___peripheral___registers___bits___definition.html#ga94bd5f6ba03eec068ccc134b341ede83',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f15_636',['ADC_JDR3_JDATA_15',['../group___peripheral___registers___bits___definition.html#ga3db9970b6020ec225c127b8bcf129d4d',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f2_637',['ADC_JDR3_JDATA_2',['../group___peripheral___registers___bits___definition.html#ga92d6bac4b8a03dbd68c2b6b7b1b5742f',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f3_638',['ADC_JDR3_JDATA_3',['../group___peripheral___registers___bits___definition.html#gae3b59ce244d62fb46cb393d135482c81',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f4_639',['ADC_JDR3_JDATA_4',['../group___peripheral___registers___bits___definition.html#ga40d3508ec373817749115447a3b81d4a',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f5_640',['ADC_JDR3_JDATA_5',['../group___peripheral___registers___bits___definition.html#ga08d5a0a35f3bcc74082a789c776bc2d8',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f6_641',['ADC_JDR3_JDATA_6',['../group___peripheral___registers___bits___definition.html#gaec18427b22b891d653b476f019f63a5c',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f7_642',['ADC_JDR3_JDATA_7',['../group___peripheral___registers___bits___definition.html#gaad4525dc2e44f745e2fafee6af9a60d8',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f8_643',['ADC_JDR3_JDATA_8',['../group___peripheral___registers___bits___definition.html#gae032db7d495b77190b7bf0796a701de4',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5f9_644',['ADC_JDR3_JDATA_9',['../group___peripheral___registers___bits___definition.html#gaa5ee7b3e3c0a305fe0298cefcd85d16f',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5fmsk_645',['ADC_JDR3_JDATA_Msk',['../group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683',1,'stm32l476xx.h']]],
  ['adc_5fjdr3_5fjdata_5fpos_646',['ADC_JDR3_JDATA_Pos',['../group___peripheral___registers___bits___definition.html#ga382b9639cc85f4dc0c4603b83e4e3246',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_647',['ADC_JDR4_JDATA',['../group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f0_648',['ADC_JDR4_JDATA_0',['../group___peripheral___registers___bits___definition.html#ga55faccfece20f539ec023dfccc4236ec',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f1_649',['ADC_JDR4_JDATA_1',['../group___peripheral___registers___bits___definition.html#gaf987953abf8b057cd48b26684ad7677e',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f10_650',['ADC_JDR4_JDATA_10',['../group___peripheral___registers___bits___definition.html#ga0a566158f0b14ad5ef30f55d4fbf33e0',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f11_651',['ADC_JDR4_JDATA_11',['../group___peripheral___registers___bits___definition.html#ga46adc997e8faec19dfb8ff9f179c38b4',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f12_652',['ADC_JDR4_JDATA_12',['../group___peripheral___registers___bits___definition.html#gacdf1ea5e9919cd63dda2cf87d213e745',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f13_653',['ADC_JDR4_JDATA_13',['../group___peripheral___registers___bits___definition.html#ga3795a00aa85dfebe400656601c01287b',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f14_654',['ADC_JDR4_JDATA_14',['../group___peripheral___registers___bits___definition.html#ga7b33dbd0c18e498c04b30a3780338cea',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f15_655',['ADC_JDR4_JDATA_15',['../group___peripheral___registers___bits___definition.html#gad7e8a3c7d3e2eb6d2414edf694aa62c4',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f2_656',['ADC_JDR4_JDATA_2',['../group___peripheral___registers___bits___definition.html#gaacbebed8b24a63db6bb3d25a4ca4f364',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f3_657',['ADC_JDR4_JDATA_3',['../group___peripheral___registers___bits___definition.html#ga81c24e98224492dbfacb519d2ee1349e',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f4_658',['ADC_JDR4_JDATA_4',['../group___peripheral___registers___bits___definition.html#ga89adb17d7dfceee6e4cc2c7ce17d5058',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f5_659',['ADC_JDR4_JDATA_5',['../group___peripheral___registers___bits___definition.html#ga799950b05cc6785b033678a90480f2f9',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f6_660',['ADC_JDR4_JDATA_6',['../group___peripheral___registers___bits___definition.html#gab04a89c2e10c31ce3d111da8413c9c3d',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f7_661',['ADC_JDR4_JDATA_7',['../group___peripheral___registers___bits___definition.html#ga4b06de2d4b10e5454971446bf5779a75',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f8_662',['ADC_JDR4_JDATA_8',['../group___peripheral___registers___bits___definition.html#gaea8ede58d7ed87682155b50e89feefd8',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5f9_663',['ADC_JDR4_JDATA_9',['../group___peripheral___registers___bits___definition.html#ga16f456cdb859f59db600d839564b0ae5',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5fmsk_664',['ADC_JDR4_JDATA_Msk',['../group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef',1,'stm32l476xx.h']]],
  ['adc_5fjdr4_5fjdata_5fpos_665',['ADC_JDR4_JDATA_Pos',['../group___peripheral___registers___bits___definition.html#gaa993f3df2df14e7be95b96543bd4873f',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjexten_666',['ADC_JSQR_JEXTEN',['../group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjexten_5f0_667',['ADC_JSQR_JEXTEN_0',['../group___peripheral___registers___bits___definition.html#ga3f52a4af826de1bcfa5cd6db9d3e7ce8',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjexten_5f1_668',['ADC_JSQR_JEXTEN_1',['../group___peripheral___registers___bits___definition.html#ga2e81ea3a379455b49cc3d40fb431cbb6',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjexten_5fmsk_669',['ADC_JSQR_JEXTEN_Msk',['../group___peripheral___registers___bits___definition.html#gaccc3fed84855675ca9a8d056aa9eaf17',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjexten_5fpos_670',['ADC_JSQR_JEXTEN_Pos',['../group___peripheral___registers___bits___definition.html#gae44549c0712b73dca2bf8685f270623d',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_671',['ADC_JSQR_JEXTSEL',['../group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_5f0_672',['ADC_JSQR_JEXTSEL_0',['../group___peripheral___registers___bits___definition.html#gafcbc123a8fab93405a5defde61fc5c0b',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_5f1_673',['ADC_JSQR_JEXTSEL_1',['../group___peripheral___registers___bits___definition.html#ga17e399d531a12e42861ea7749bde5dc1',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_5f2_674',['ADC_JSQR_JEXTSEL_2',['../group___peripheral___registers___bits___definition.html#ga8c313e13190298bb35cc7f2c0af33bcf',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_5f3_675',['ADC_JSQR_JEXTSEL_3',['../group___peripheral___registers___bits___definition.html#gab4ed510fc95d191754a981fc26a2a3e7',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_5fmsk_676',['ADC_JSQR_JEXTSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga5fdba60b235a884cc77321c6382515a4',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjextsel_5fpos_677',['ADC_JSQR_JEXTSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga43a8187287a51b6bc2814e88c13e7a27',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjl_678',['ADC_JSQR_JL',['../group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjl_5f0_679',['ADC_JSQR_JL_0',['../group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjl_5f1_680',['ADC_JSQR_JL_1',['../group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjl_5fmsk_681',['ADC_JSQR_JL_Msk',['../group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjl_5fpos_682',['ADC_JSQR_JL_Pos',['../group___peripheral___registers___bits___definition.html#gab1dd38cefe9e4ca58d8535c9b2386cb1',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_683',['ADC_JSQR_JSQ1',['../group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f0_684',['ADC_JSQR_JSQ1_0',['../group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f1_685',['ADC_JSQR_JSQ1_1',['../group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f2_686',['ADC_JSQR_JSQ1_2',['../group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f3_687',['ADC_JSQR_JSQ1_3',['../group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5f4_688',['ADC_JSQR_JSQ1_4',['../group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5fmsk_689',['ADC_JSQR_JSQ1_Msk',['../group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq1_5fpos_690',['ADC_JSQR_JSQ1_Pos',['../group___peripheral___registers___bits___definition.html#gab9c01f684cb7d1dc5db5d91d29706d1e',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_691',['ADC_JSQR_JSQ2',['../group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f0_692',['ADC_JSQR_JSQ2_0',['../group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f1_693',['ADC_JSQR_JSQ2_1',['../group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f2_694',['ADC_JSQR_JSQ2_2',['../group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f3_695',['ADC_JSQR_JSQ2_3',['../group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5f4_696',['ADC_JSQR_JSQ2_4',['../group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5fmsk_697',['ADC_JSQR_JSQ2_Msk',['../group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq2_5fpos_698',['ADC_JSQR_JSQ2_Pos',['../group___peripheral___registers___bits___definition.html#ga086dad3b0d75e5a34736717f639f54bc',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_699',['ADC_JSQR_JSQ3',['../group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f0_700',['ADC_JSQR_JSQ3_0',['../group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f1_701',['ADC_JSQR_JSQ3_1',['../group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f2_702',['ADC_JSQR_JSQ3_2',['../group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f3_703',['ADC_JSQR_JSQ3_3',['../group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5f4_704',['ADC_JSQR_JSQ3_4',['../group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5fmsk_705',['ADC_JSQR_JSQ3_Msk',['../group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq3_5fpos_706',['ADC_JSQR_JSQ3_Pos',['../group___peripheral___registers___bits___definition.html#ga9af86c6e6cd2d134f389580a03449e9e',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_707',['ADC_JSQR_JSQ4',['../group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f0_708',['ADC_JSQR_JSQ4_0',['../group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f1_709',['ADC_JSQR_JSQ4_1',['../group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f2_710',['ADC_JSQR_JSQ4_2',['../group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f3_711',['ADC_JSQR_JSQ4_3',['../group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5f4_712',['ADC_JSQR_JSQ4_4',['../group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5fmsk_713',['ADC_JSQR_JSQ4_Msk',['../group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd',1,'stm32l476xx.h']]],
  ['adc_5fjsqr_5fjsq4_5fpos_714',['ADC_JSQR_JSQ4_Pos',['../group___peripheral___registers___bits___definition.html#ga24746201bf3845f70dc4e442d61d470a',1,'stm32l476xx.h']]],
  ['adc_5fmultimode_5fsupport_715',['ADC_MULTIMODE_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga4e2d417bccd8d576e16729c3e5a25cb8',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_716',['ADC_OFR1_OFFSET1',['../group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f0_717',['ADC_OFR1_OFFSET1_0',['../group___peripheral___registers___bits___definition.html#ga5213c3bd815c20ed779ad375dee3771f',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f1_718',['ADC_OFR1_OFFSET1_1',['../group___peripheral___registers___bits___definition.html#ga8fe487e2a9ac6c29d0a32dc556515c54',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f10_719',['ADC_OFR1_OFFSET1_10',['../group___peripheral___registers___bits___definition.html#gaab3de2a27e58d9864c56a9b750f3f3e7',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f11_720',['ADC_OFR1_OFFSET1_11',['../group___peripheral___registers___bits___definition.html#ga2ad9524f45565cc5ab562a793fe6beb7',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f2_721',['ADC_OFR1_OFFSET1_2',['../group___peripheral___registers___bits___definition.html#gace9be16d1121ae0468126a2af3005dc7',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f3_722',['ADC_OFR1_OFFSET1_3',['../group___peripheral___registers___bits___definition.html#ga0ffaa1433d64fe20128707c46a4100c8',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f4_723',['ADC_OFR1_OFFSET1_4',['../group___peripheral___registers___bits___definition.html#gaee81078fcb1cac2dd87c4039a4b8e22a',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f5_724',['ADC_OFR1_OFFSET1_5',['../group___peripheral___registers___bits___definition.html#ga0e60e5e3fee0182d6861c48ec507a42b',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f6_725',['ADC_OFR1_OFFSET1_6',['../group___peripheral___registers___bits___definition.html#ga9b537eee8b5d56c59b49a47f8f4cc2c2',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f7_726',['ADC_OFR1_OFFSET1_7',['../group___peripheral___registers___bits___definition.html#gada5c06e2c758ce50fc86aa925e199aef',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f8_727',['ADC_OFR1_OFFSET1_8',['../group___peripheral___registers___bits___definition.html#ga892746923b1357d2d72ac7f679afc5e1',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5f9_728',['ADC_OFR1_OFFSET1_9',['../group___peripheral___registers___bits___definition.html#gaeff933e766afe682e11a1de5050830c3',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_729',['ADC_OFR1_OFFSET1_CH',['../group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f0_730',['ADC_OFR1_OFFSET1_CH_0',['../group___peripheral___registers___bits___definition.html#ga6771691b66263d52d2237c02e028c9ca',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f1_731',['ADC_OFR1_OFFSET1_CH_1',['../group___peripheral___registers___bits___definition.html#ga28da6c98439636c6b3d62124b2ddf340',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f2_732',['ADC_OFR1_OFFSET1_CH_2',['../group___peripheral___registers___bits___definition.html#ga1c32b982991b0a905496e92670bab448',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f3_733',['ADC_OFR1_OFFSET1_CH_3',['../group___peripheral___registers___bits___definition.html#ga2207887ce2435a8928e4018b6f9ed4b9',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5f4_734',['ADC_OFR1_OFFSET1_CH_4',['../group___peripheral___registers___bits___definition.html#ga6ac01cb6adf46ec13ebf4e3d553e4aa1',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5fmsk_735',['ADC_OFR1_OFFSET1_CH_Msk',['../group___peripheral___registers___bits___definition.html#ga7fed1f61392a2ef3e37ae5209dd1d128',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fch_5fpos_736',['ADC_OFR1_OFFSET1_CH_Pos',['../group___peripheral___registers___bits___definition.html#ga6019ba474e588f4b2d79d2479b5d05d1',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fen_737',['ADC_OFR1_OFFSET1_EN',['../group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fen_5fmsk_738',['ADC_OFR1_OFFSET1_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga5e3b2b0a3bf4cc518f51f152bc6e8be4',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fen_5fpos_739',['ADC_OFR1_OFFSET1_EN_Pos',['../group___peripheral___registers___bits___definition.html#gabc4301d5cc137d003ed825192a00d57c',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fmsk_740',['ADC_OFR1_OFFSET1_Msk',['../group___peripheral___registers___bits___definition.html#gad1baece300161b812b7d25e9068b4914',1,'stm32l476xx.h']]],
  ['adc_5fofr1_5foffset1_5fpos_741',['ADC_OFR1_OFFSET1_Pos',['../group___peripheral___registers___bits___definition.html#gaa91c880a62a6c04b37f1b8810df1ecc8',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_742',['ADC_OFR2_OFFSET2',['../group___peripheral___registers___bits___definition.html#ga1f9cf8ee9926eef711e304d59baee6ba',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f0_743',['ADC_OFR2_OFFSET2_0',['../group___peripheral___registers___bits___definition.html#ga9fed0b6e4a2e124d5d43237645c2602f',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f1_744',['ADC_OFR2_OFFSET2_1',['../group___peripheral___registers___bits___definition.html#ga86682d244766d197e1184c786aff6ace',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f10_745',['ADC_OFR2_OFFSET2_10',['../group___peripheral___registers___bits___definition.html#gacca7eeac7b9b2f38c1cdea8d5667be75',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f11_746',['ADC_OFR2_OFFSET2_11',['../group___peripheral___registers___bits___definition.html#ga8a806040986c09e143b5487179321802',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f2_747',['ADC_OFR2_OFFSET2_2',['../group___peripheral___registers___bits___definition.html#gac3131174158542048297b73f14b3a58d',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f3_748',['ADC_OFR2_OFFSET2_3',['../group___peripheral___registers___bits___definition.html#gaf6d4eba692aad2900d92a81b0f041254',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f4_749',['ADC_OFR2_OFFSET2_4',['../group___peripheral___registers___bits___definition.html#ga28fd43478059f95548cd9b2f446b4e0b',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f5_750',['ADC_OFR2_OFFSET2_5',['../group___peripheral___registers___bits___definition.html#ga7e93ffc6e4b2d5841fcd707c523a3358',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f6_751',['ADC_OFR2_OFFSET2_6',['../group___peripheral___registers___bits___definition.html#gad855e14e2662d3a652392af262c8dec8',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f7_752',['ADC_OFR2_OFFSET2_7',['../group___peripheral___registers___bits___definition.html#ga039e13998a97d231eb9bc2f715fe8964',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f8_753',['ADC_OFR2_OFFSET2_8',['../group___peripheral___registers___bits___definition.html#ga8b59a99a69695331d7a6f131703e05c6',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5f9_754',['ADC_OFR2_OFFSET2_9',['../group___peripheral___registers___bits___definition.html#gac0ca18400591614b66a04645b2159c23',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_755',['ADC_OFR2_OFFSET2_CH',['../group___peripheral___registers___bits___definition.html#gad9809eba930562b84811df0a2f3eee9b',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f0_756',['ADC_OFR2_OFFSET2_CH_0',['../group___peripheral___registers___bits___definition.html#gab1dc052ac4abb4db53d9985b228ad701',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f1_757',['ADC_OFR2_OFFSET2_CH_1',['../group___peripheral___registers___bits___definition.html#gad971b55b660ad3ec7b454d3e1177e1a7',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f2_758',['ADC_OFR2_OFFSET2_CH_2',['../group___peripheral___registers___bits___definition.html#ga95f8e1fc9496f1ae21bb90d3147b63fa',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f3_759',['ADC_OFR2_OFFSET2_CH_3',['../group___peripheral___registers___bits___definition.html#gad2a4088f69ffb20ac59a3149d09ce52a',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5f4_760',['ADC_OFR2_OFFSET2_CH_4',['../group___peripheral___registers___bits___definition.html#ga0226029046cf5cb2982ee7050eb69653',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5fmsk_761',['ADC_OFR2_OFFSET2_CH_Msk',['../group___peripheral___registers___bits___definition.html#gaaa4b36fb250d4ab3f884dfb4d6c83513',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fch_5fpos_762',['ADC_OFR2_OFFSET2_CH_Pos',['../group___peripheral___registers___bits___definition.html#ga75b99d06a2f25e2af19304ed69299900',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fen_763',['ADC_OFR2_OFFSET2_EN',['../group___peripheral___registers___bits___definition.html#gaa62e3d8b41cd41757a43db423f4ff4b4',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fen_5fmsk_764',['ADC_OFR2_OFFSET2_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga6f5b676fe37139fb1a3d265b19639edb',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fen_5fpos_765',['ADC_OFR2_OFFSET2_EN_Pos',['../group___peripheral___registers___bits___definition.html#ga5a5ddcb4c0a99ba82efb17440e3b0575',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fmsk_766',['ADC_OFR2_OFFSET2_Msk',['../group___peripheral___registers___bits___definition.html#gab3d633cb4c3e66b8c4515afa3b360b30',1,'stm32l476xx.h']]],
  ['adc_5fofr2_5foffset2_5fpos_767',['ADC_OFR2_OFFSET2_Pos',['../group___peripheral___registers___bits___definition.html#ga0893c3c82b130bfd1155857a2158644a',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_768',['ADC_OFR3_OFFSET3',['../group___peripheral___registers___bits___definition.html#gaaedba293d9d47927aa9ce1ac190f96fa',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f0_769',['ADC_OFR3_OFFSET3_0',['../group___peripheral___registers___bits___definition.html#ga41999486ba29e575fd31138826485023',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f1_770',['ADC_OFR3_OFFSET3_1',['../group___peripheral___registers___bits___definition.html#ga2ece298a4bb5043e942196bcdde97702',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f10_771',['ADC_OFR3_OFFSET3_10',['../group___peripheral___registers___bits___definition.html#gaf80af40e83e0c3b58ebc26f1db242018',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f11_772',['ADC_OFR3_OFFSET3_11',['../group___peripheral___registers___bits___definition.html#ga1f2fa7ab450277a0bdf1c950816446c7',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f2_773',['ADC_OFR3_OFFSET3_2',['../group___peripheral___registers___bits___definition.html#ga45ae6d0bed882f993185c347e5cf3b1b',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f3_774',['ADC_OFR3_OFFSET3_3',['../group___peripheral___registers___bits___definition.html#ga6d99180a56c89859c60910a70cda955b',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f4_775',['ADC_OFR3_OFFSET3_4',['../group___peripheral___registers___bits___definition.html#ga6099b9c5f8ab2677f64a5b2baefec4c9',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f5_776',['ADC_OFR3_OFFSET3_5',['../group___peripheral___registers___bits___definition.html#gabaecf54b4c5545403792c77252f44f15',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f6_777',['ADC_OFR3_OFFSET3_6',['../group___peripheral___registers___bits___definition.html#ga7a862af4dfcbb5e950e5e1a3a935918d',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f7_778',['ADC_OFR3_OFFSET3_7',['../group___peripheral___registers___bits___definition.html#ga31a5710d601d40283e67f6df9ced666c',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f8_779',['ADC_OFR3_OFFSET3_8',['../group___peripheral___registers___bits___definition.html#ga9694bacc932fcb34f019426890ca8e6b',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5f9_780',['ADC_OFR3_OFFSET3_9',['../group___peripheral___registers___bits___definition.html#ga31c320788c0c762d67622d7a64f9c3fc',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_781',['ADC_OFR3_OFFSET3_CH',['../group___peripheral___registers___bits___definition.html#gac3cb20595be89277a7c2421268fd5fdb',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f0_782',['ADC_OFR3_OFFSET3_CH_0',['../group___peripheral___registers___bits___definition.html#ga10219b5b71df792c91e0c0225c54553a',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f1_783',['ADC_OFR3_OFFSET3_CH_1',['../group___peripheral___registers___bits___definition.html#ga588c61f2002a84aa6e9e9d2bdf16869d',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f2_784',['ADC_OFR3_OFFSET3_CH_2',['../group___peripheral___registers___bits___definition.html#ga16d8df2d7afe5329e166204a09fa34da',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f3_785',['ADC_OFR3_OFFSET3_CH_3',['../group___peripheral___registers___bits___definition.html#ga8dab5a0c331787fdd6b3d7c644591605',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5f4_786',['ADC_OFR3_OFFSET3_CH_4',['../group___peripheral___registers___bits___definition.html#ga19b05333761452e464db71b14c95dac7',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5fmsk_787',['ADC_OFR3_OFFSET3_CH_Msk',['../group___peripheral___registers___bits___definition.html#gadcb2e2377f0d2e1b87fac77f8a921461',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fch_5fpos_788',['ADC_OFR3_OFFSET3_CH_Pos',['../group___peripheral___registers___bits___definition.html#gad5b5b7a5a85356f25be2b2d54cb2bc4c',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fen_789',['ADC_OFR3_OFFSET3_EN',['../group___peripheral___registers___bits___definition.html#gabccd9667b6e724480b2bb17c893a58f6',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fen_5fmsk_790',['ADC_OFR3_OFFSET3_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga9ebb3745e59269f59610f28c0768c7b3',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fen_5fpos_791',['ADC_OFR3_OFFSET3_EN_Pos',['../group___peripheral___registers___bits___definition.html#ga09ddee96f01f6c0f755044057b2fdc62',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fmsk_792',['ADC_OFR3_OFFSET3_Msk',['../group___peripheral___registers___bits___definition.html#ga2df157f029f00a635b17333ffc4ecbdf',1,'stm32l476xx.h']]],
  ['adc_5fofr3_5foffset3_5fpos_793',['ADC_OFR3_OFFSET3_Pos',['../group___peripheral___registers___bits___definition.html#ga4ed0ec6c7986cd519a52f12f03ad1a1b',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_794',['ADC_OFR4_OFFSET4',['../group___peripheral___registers___bits___definition.html#ga442c9a6b73fff3f4068d82ee3dd3e15a',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f0_795',['ADC_OFR4_OFFSET4_0',['../group___peripheral___registers___bits___definition.html#ga26450a24b51cd7bc4dcc68ffaad82c88',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f1_796',['ADC_OFR4_OFFSET4_1',['../group___peripheral___registers___bits___definition.html#ga288943fe7b92dab8bd9bb56d9d9d6017',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f10_797',['ADC_OFR4_OFFSET4_10',['../group___peripheral___registers___bits___definition.html#ga04dd8fc20a4972efea31f769581e7281',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f11_798',['ADC_OFR4_OFFSET4_11',['../group___peripheral___registers___bits___definition.html#ga6d5b45f4eadb682bc747dcd2fcc972b1',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f2_799',['ADC_OFR4_OFFSET4_2',['../group___peripheral___registers___bits___definition.html#gadd522b3a85763b7d41ea5ce0daeab25c',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f3_800',['ADC_OFR4_OFFSET4_3',['../group___peripheral___registers___bits___definition.html#ga6dd66b711d801739c47a7a84dbd56c88',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f4_801',['ADC_OFR4_OFFSET4_4',['../group___peripheral___registers___bits___definition.html#gace023a4ddcc9763bbc5893dcc492f962',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f5_802',['ADC_OFR4_OFFSET4_5',['../group___peripheral___registers___bits___definition.html#gace7caf0abbccacefb50fa570b51c6f8a',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f6_803',['ADC_OFR4_OFFSET4_6',['../group___peripheral___registers___bits___definition.html#ga99b14202b4f786dd15843fc46ee56b7f',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f7_804',['ADC_OFR4_OFFSET4_7',['../group___peripheral___registers___bits___definition.html#ga702e9d09f3d40b021d37228990ce3328',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f8_805',['ADC_OFR4_OFFSET4_8',['../group___peripheral___registers___bits___definition.html#gabc7a0d2a6d1dabad9338a992be5efc03',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5f9_806',['ADC_OFR4_OFFSET4_9',['../group___peripheral___registers___bits___definition.html#ga51ee576252d705d94389050950fa366b',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_807',['ADC_OFR4_OFFSET4_CH',['../group___peripheral___registers___bits___definition.html#gabc90e672f9041a75ddeceaff3b04947b',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f0_808',['ADC_OFR4_OFFSET4_CH_0',['../group___peripheral___registers___bits___definition.html#ga5ecdfa92877cf83783f1f17f5b7a0fcc',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f1_809',['ADC_OFR4_OFFSET4_CH_1',['../group___peripheral___registers___bits___definition.html#ga4d46cbe6b27cd681be2722f4579c9b87',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f2_810',['ADC_OFR4_OFFSET4_CH_2',['../group___peripheral___registers___bits___definition.html#ga63f2ba426a708b67c23976659bae1cf4',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f3_811',['ADC_OFR4_OFFSET4_CH_3',['../group___peripheral___registers___bits___definition.html#gad1b03079a82bf8cbf7dea7b68e35075b',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5f4_812',['ADC_OFR4_OFFSET4_CH_4',['../group___peripheral___registers___bits___definition.html#ga78250ff66fd8c6a6c58f918ffc01a160',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5fmsk_813',['ADC_OFR4_OFFSET4_CH_Msk',['../group___peripheral___registers___bits___definition.html#ga85cfb68712505fe5b103b3ea8facbd7b',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fch_5fpos_814',['ADC_OFR4_OFFSET4_CH_Pos',['../group___peripheral___registers___bits___definition.html#ga7bd1760cbfcc7109b96635622c4729d5',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fen_815',['ADC_OFR4_OFFSET4_EN',['../group___peripheral___registers___bits___definition.html#ga3f297640e000ec5c19b03bc7a1f02ead',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fen_5fmsk_816',['ADC_OFR4_OFFSET4_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga14c27ee14afe9beb4f22d14dd7a3d72f',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fen_5fpos_817',['ADC_OFR4_OFFSET4_EN_Pos',['../group___peripheral___registers___bits___definition.html#gad017b2c0cb0678b321e143bdb7f97574',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fmsk_818',['ADC_OFR4_OFFSET4_Msk',['../group___peripheral___registers___bits___definition.html#gab7d88bc4f3ab00f3ca6fddb167dfc122',1,'stm32l476xx.h']]],
  ['adc_5fofr4_5foffset4_5fpos_819',['ADC_OFR4_OFFSET4_Pos',['../group___peripheral___registers___bits___definition.html#ga7a8d2f04e44ad5ca9fd95689a9301a60',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp0_820',['ADC_SMPR1_SMP0',['../group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5f0_821',['ADC_SMPR1_SMP0_0',['../group___peripheral___registers___bits___definition.html#gac566e39c3b86efc909500a9588942413',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5f1_822',['ADC_SMPR1_SMP0_1',['../group___peripheral___registers___bits___definition.html#gae1d81691982d91f9224767bb5784a391',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5f2_823',['ADC_SMPR1_SMP0_2',['../group___peripheral___registers___bits___definition.html#ga4642472560d0667a1c61619184cbf028',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5fmsk_824',['ADC_SMPR1_SMP0_Msk',['../group___peripheral___registers___bits___definition.html#ga3178223e998eaa1910b2bc57534be358',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp0_5fpos_825',['ADC_SMPR1_SMP0_Pos',['../group___peripheral___registers___bits___definition.html#ga47f03d56ce87f27e70a1e585f029c35b',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp1_826',['ADC_SMPR1_SMP1',['../group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5f0_827',['ADC_SMPR1_SMP1_0',['../group___peripheral___registers___bits___definition.html#ga1dae73eb7d9bfa25033b021296f57083',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5f1_828',['ADC_SMPR1_SMP1_1',['../group___peripheral___registers___bits___definition.html#ga2fc93f54c3087634329ec7e864388c0a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5f2_829',['ADC_SMPR1_SMP1_2',['../group___peripheral___registers___bits___definition.html#ga01d9e4584f7c66fbdab22580ac297918',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5fmsk_830',['ADC_SMPR1_SMP1_Msk',['../group___peripheral___registers___bits___definition.html#ga495929da331dc8c49ca02e1511653b57',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp1_5fpos_831',['ADC_SMPR1_SMP1_Pos',['../group___peripheral___registers___bits___definition.html#gaf7a3ad426f07cbe0d6cc08135cfdae30',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp2_832',['ADC_SMPR1_SMP2',['../group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5f0_833',['ADC_SMPR1_SMP2_0',['../group___peripheral___registers___bits___definition.html#gafbd8fd3aa5b0fdf0feef37eab7289124',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5f1_834',['ADC_SMPR1_SMP2_1',['../group___peripheral___registers___bits___definition.html#gac570af6315b4fdda16202c59066a84f8',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5f2_835',['ADC_SMPR1_SMP2_2',['../group___peripheral___registers___bits___definition.html#gad3c20e357f2b828bc648dd38fc949e9c',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5fmsk_836',['ADC_SMPR1_SMP2_Msk',['../group___peripheral___registers___bits___definition.html#ga3654835327c3e21e839985eea7a50c54',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp2_5fpos_837',['ADC_SMPR1_SMP2_Pos',['../group___peripheral___registers___bits___definition.html#ga1adc8bd1220a6bb466299d323edfca2d',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp3_838',['ADC_SMPR1_SMP3',['../group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5f0_839',['ADC_SMPR1_SMP3_0',['../group___peripheral___registers___bits___definition.html#ga135939802c1085c3ffe367f7eba4289b',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5f1_840',['ADC_SMPR1_SMP3_1',['../group___peripheral___registers___bits___definition.html#ga5e1af0b2b7284b7c5e6d22058da2e973',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5f2_841',['ADC_SMPR1_SMP3_2',['../group___peripheral___registers___bits___definition.html#ga027f68900560979cd0dac4c61d0328ed',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5fmsk_842',['ADC_SMPR1_SMP3_Msk',['../group___peripheral___registers___bits___definition.html#ga4c91b4425e052fb99de6ad5a8b6467d4',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp3_5fpos_843',['ADC_SMPR1_SMP3_Pos',['../group___peripheral___registers___bits___definition.html#gaf52091fea96711632ee42dc6eb2a6fb4',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp4_844',['ADC_SMPR1_SMP4',['../group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5f0_845',['ADC_SMPR1_SMP4_0',['../group___peripheral___registers___bits___definition.html#ga05f3bb7d0882d3652c15ff34fcc5e805',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5f1_846',['ADC_SMPR1_SMP4_1',['../group___peripheral___registers___bits___definition.html#ga95745ecc6926a2eda3ae6121846dba99',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5f2_847',['ADC_SMPR1_SMP4_2',['../group___peripheral___registers___bits___definition.html#ga0b45c90f2b61502d246fb8ad87ec109c',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5fmsk_848',['ADC_SMPR1_SMP4_Msk',['../group___peripheral___registers___bits___definition.html#ga572943d24d3d77b30378b72259a0ef20',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp4_5fpos_849',['ADC_SMPR1_SMP4_Pos',['../group___peripheral___registers___bits___definition.html#ga4fcc9e5c7743f44a2de7d093e17c0adc',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp5_850',['ADC_SMPR1_SMP5',['../group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5f0_851',['ADC_SMPR1_SMP5_0',['../group___peripheral___registers___bits___definition.html#ga0167a630d2a1cfa980574c82d1aa6bbb',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5f1_852',['ADC_SMPR1_SMP5_1',['../group___peripheral___registers___bits___definition.html#ga0ab561bae47260b54f285d0e4b242e51',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5f2_853',['ADC_SMPR1_SMP5_2',['../group___peripheral___registers___bits___definition.html#gaf4f80920dd8e4bd26b117b2cecf7e135',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5fmsk_854',['ADC_SMPR1_SMP5_Msk',['../group___peripheral___registers___bits___definition.html#ga4159a76c2886b68621725d9de6eeec46',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp5_5fpos_855',['ADC_SMPR1_SMP5_Pos',['../group___peripheral___registers___bits___definition.html#ga54dbfc1138c3af44893a945f7417979e',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp6_856',['ADC_SMPR1_SMP6',['../group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5f0_857',['ADC_SMPR1_SMP6_0',['../group___peripheral___registers___bits___definition.html#ga8d3d93662896f81d20d879d1e42f036a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5f1_858',['ADC_SMPR1_SMP6_1',['../group___peripheral___registers___bits___definition.html#ga0d3a98cd87ebc60a90d91137462a5608',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5f2_859',['ADC_SMPR1_SMP6_2',['../group___peripheral___registers___bits___definition.html#gaee77200264c0a8f0ab3c2eeb250e9e76',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5fmsk_860',['ADC_SMPR1_SMP6_Msk',['../group___peripheral___registers___bits___definition.html#ga8aec661b1c16744f8f56459166bc1f48',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp6_5fpos_861',['ADC_SMPR1_SMP6_Pos',['../group___peripheral___registers___bits___definition.html#ga0caf1d67fd9c87c9146ecf3cdb8ba990',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp7_862',['ADC_SMPR1_SMP7',['../group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5f0_863',['ADC_SMPR1_SMP7_0',['../group___peripheral___registers___bits___definition.html#ga68c8a6b2e2604fef144de8c9752743c6',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5f1_864',['ADC_SMPR1_SMP7_1',['../group___peripheral___registers___bits___definition.html#ga6b96aff1fdca529774066740e2ddcbfd',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5f2_865',['ADC_SMPR1_SMP7_2',['../group___peripheral___registers___bits___definition.html#ga3ed1fcfd6c79a585f8fd442595c81be6',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5fmsk_866',['ADC_SMPR1_SMP7_Msk',['../group___peripheral___registers___bits___definition.html#ga878a6a4d1e0415217e65e426a2e0b2de',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp7_5fpos_867',['ADC_SMPR1_SMP7_Pos',['../group___peripheral___registers___bits___definition.html#gaf2dcc84f18d18e1fb7cc07ca9d5c56c3',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp8_868',['ADC_SMPR1_SMP8',['../group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5f0_869',['ADC_SMPR1_SMP8_0',['../group___peripheral___registers___bits___definition.html#ga21e61794b5b383f65324c3aae9a0049c',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5f1_870',['ADC_SMPR1_SMP8_1',['../group___peripheral___registers___bits___definition.html#ga9109ccdc0dda8b90df6b0868a72155f4',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5f2_871',['ADC_SMPR1_SMP8_2',['../group___peripheral___registers___bits___definition.html#gad6ccd76eb0915fef45bf6f4ea99e89c7',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5fmsk_872',['ADC_SMPR1_SMP8_Msk',['../group___peripheral___registers___bits___definition.html#ga4634b55ab6417e28a394bcdcd389c952',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp8_5fpos_873',['ADC_SMPR1_SMP8_Pos',['../group___peripheral___registers___bits___definition.html#ga40633e70260ca3bb8d709de87a674f17',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp9_874',['ADC_SMPR1_SMP9',['../group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5f0_875',['ADC_SMPR1_SMP9_0',['../group___peripheral___registers___bits___definition.html#gacc9ae5d202932eac4af8975829111e0c',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5f1_876',['ADC_SMPR1_SMP9_1',['../group___peripheral___registers___bits___definition.html#gaac1925c138e5abd9433e73c5b3858baa',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5f2_877',['ADC_SMPR1_SMP9_2',['../group___peripheral___registers___bits___definition.html#ga2e3d6ef8ed13f8bf9733179396f558a5',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5fmsk_878',['ADC_SMPR1_SMP9_Msk',['../group___peripheral___registers___bits___definition.html#ga5886181cc3ac6ae5ece59319bcf59631',1,'stm32l476xx.h']]],
  ['adc_5fsmpr1_5fsmp9_5fpos_879',['ADC_SMPR1_SMP9_Pos',['../group___peripheral___registers___bits___definition.html#ga345cb4839a49db915453976f3b8864c6',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp10_880',['ADC_SMPR2_SMP10',['../group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5f0_881',['ADC_SMPR2_SMP10_0',['../group___peripheral___registers___bits___definition.html#gaaa90001b735c95ca06dca6bf700d0173',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5f1_882',['ADC_SMPR2_SMP10_1',['../group___peripheral___registers___bits___definition.html#ga05587e25c61d14798d00d8a30bc6c498',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5f2_883',['ADC_SMPR2_SMP10_2',['../group___peripheral___registers___bits___definition.html#ga70984308f512e9b7a10011e63ca65c2a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5fmsk_884',['ADC_SMPR2_SMP10_Msk',['../group___peripheral___registers___bits___definition.html#gaae8f9119ad8c947f974a8fafb92d453a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp10_5fpos_885',['ADC_SMPR2_SMP10_Pos',['../group___peripheral___registers___bits___definition.html#gacac417606d3498e87a0891036fec22c2',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp11_886',['ADC_SMPR2_SMP11',['../group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5f0_887',['ADC_SMPR2_SMP11_0',['../group___peripheral___registers___bits___definition.html#ga265fe139ce6dfd47ca4473c4d80ddc90',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5f1_888',['ADC_SMPR2_SMP11_1',['../group___peripheral___registers___bits___definition.html#gaefecb9bb78651cc7b304c36d263548db',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5f2_889',['ADC_SMPR2_SMP11_2',['../group___peripheral___registers___bits___definition.html#ga988324f5396237f5e76b523722bf1310',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5fmsk_890',['ADC_SMPR2_SMP11_Msk',['../group___peripheral___registers___bits___definition.html#ga61ffd03e7137a58d4b0c887d35697847',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp11_5fpos_891',['ADC_SMPR2_SMP11_Pos',['../group___peripheral___registers___bits___definition.html#ga656748b78dc96c41a046562a21b1cf60',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp12_892',['ADC_SMPR2_SMP12',['../group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5f0_893',['ADC_SMPR2_SMP12_0',['../group___peripheral___registers___bits___definition.html#gacd4c718978f3e26a8d84047b04bd47f9',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5f1_894',['ADC_SMPR2_SMP12_1',['../group___peripheral___registers___bits___definition.html#ga86495f5aa7af0df7da24d8b5711f1185',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5f2_895',['ADC_SMPR2_SMP12_2',['../group___peripheral___registers___bits___definition.html#ga6355cb0de0cdb69fdd30e659287f6f8f',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5fmsk_896',['ADC_SMPR2_SMP12_Msk',['../group___peripheral___registers___bits___definition.html#ga7e4720af69bb9f0921835bad44c825a7',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp12_5fpos_897',['ADC_SMPR2_SMP12_Pos',['../group___peripheral___registers___bits___definition.html#ga9b08955cebcdfbb9b24fce0473fd4595',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp13_898',['ADC_SMPR2_SMP13',['../group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5f0_899',['ADC_SMPR2_SMP13_0',['../group___peripheral___registers___bits___definition.html#gac7e510b90fb498bf5b23ee65bdc53daf',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5f1_900',['ADC_SMPR2_SMP13_1',['../group___peripheral___registers___bits___definition.html#gaf38dc5713a9c0fbc671cad145f249353',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5f2_901',['ADC_SMPR2_SMP13_2',['../group___peripheral___registers___bits___definition.html#ga56a3d0de3e5accfef6b5850887c8612f',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5fmsk_902',['ADC_SMPR2_SMP13_Msk',['../group___peripheral___registers___bits___definition.html#gaec698d9d9c304b0e7d6365f532c4075c',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp13_5fpos_903',['ADC_SMPR2_SMP13_Pos',['../group___peripheral___registers___bits___definition.html#gabb2d7eb6cf205f6a2ab0e06eea2bf8a2',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp14_904',['ADC_SMPR2_SMP14',['../group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5f0_905',['ADC_SMPR2_SMP14_0',['../group___peripheral___registers___bits___definition.html#ga353f788547b29e390721512e38d76c91',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5f1_906',['ADC_SMPR2_SMP14_1',['../group___peripheral___registers___bits___definition.html#gaabc05ded1a51181e5ea311a63a188f50',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5f2_907',['ADC_SMPR2_SMP14_2',['../group___peripheral___registers___bits___definition.html#ga3b820831ec934100caaddc5afca4d7fc',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5fmsk_908',['ADC_SMPR2_SMP14_Msk',['../group___peripheral___registers___bits___definition.html#ga2e5a3fe25e91d78bcec3f9c32bbe29c9',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp14_5fpos_909',['ADC_SMPR2_SMP14_Pos',['../group___peripheral___registers___bits___definition.html#gaa49c576f9e3468d780f6d058fa5986bb',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp15_910',['ADC_SMPR2_SMP15',['../group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5f0_911',['ADC_SMPR2_SMP15_0',['../group___peripheral___registers___bits___definition.html#ga487ac9b7be501d6d8801ccc524bfe2ee',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5f1_912',['ADC_SMPR2_SMP15_1',['../group___peripheral___registers___bits___definition.html#gadbbf3e72ec6d557a5116fa5a54e95249',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5f2_913',['ADC_SMPR2_SMP15_2',['../group___peripheral___registers___bits___definition.html#ga0ddc4d71510edde082b2dd4c22e5cda1',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5fmsk_914',['ADC_SMPR2_SMP15_Msk',['../group___peripheral___registers___bits___definition.html#gaf3918c1a95d6be8802a54ec7aaff2cfe',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp15_5fpos_915',['ADC_SMPR2_SMP15_Pos',['../group___peripheral___registers___bits___definition.html#ga8260aec6d12db7c4f36e99c2e4f6c04a',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp16_916',['ADC_SMPR2_SMP16',['../group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5f0_917',['ADC_SMPR2_SMP16_0',['../group___peripheral___registers___bits___definition.html#ga60e469c8aeddeb27c558976d051e6307',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5f1_918',['ADC_SMPR2_SMP16_1',['../group___peripheral___registers___bits___definition.html#ga2513f71a928fa3e62ea36f09c5585195',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5f2_919',['ADC_SMPR2_SMP16_2',['../group___peripheral___registers___bits___definition.html#ga9e3edcfd7d8090fec74aa35bbeadf0e1',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5fmsk_920',['ADC_SMPR2_SMP16_Msk',['../group___peripheral___registers___bits___definition.html#ga512f9520d6e7ad2f1eca25662f5a5f00',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp16_5fpos_921',['ADC_SMPR2_SMP16_Pos',['../group___peripheral___registers___bits___definition.html#gad438ceb4e200d64b9ca89c147d1e1b99',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp17_922',['ADC_SMPR2_SMP17',['../group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5f0_923',['ADC_SMPR2_SMP17_0',['../group___peripheral___registers___bits___definition.html#gad9448346fb447544652f1a518f0ea645',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5f1_924',['ADC_SMPR2_SMP17_1',['../group___peripheral___registers___bits___definition.html#ga1989f93787121ae0a6cd2257143b723d',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5f2_925',['ADC_SMPR2_SMP17_2',['../group___peripheral___registers___bits___definition.html#ga0bdc1745e62f43cc5959880378f56b60',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5fmsk_926',['ADC_SMPR2_SMP17_Msk',['../group___peripheral___registers___bits___definition.html#ga1d0fef89af3c6e26afed9da3ff8d655b',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp17_5fpos_927',['ADC_SMPR2_SMP17_Pos',['../group___peripheral___registers___bits___definition.html#ga06c2336e96456284394e2edcf7d86c53',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp18_928',['ADC_SMPR2_SMP18',['../group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5f0_929',['ADC_SMPR2_SMP18_0',['../group___peripheral___registers___bits___definition.html#gac13baec4186c21c810aeb72bfe17f89d',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5f1_930',['ADC_SMPR2_SMP18_1',['../group___peripheral___registers___bits___definition.html#gae385bc553afb94e021ec9ae9f5e12c11',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5f2_931',['ADC_SMPR2_SMP18_2',['../group___peripheral___registers___bits___definition.html#gac59c1ccdac1dac3bedcc4a119ed65128',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5fmsk_932',['ADC_SMPR2_SMP18_Msk',['../group___peripheral___registers___bits___definition.html#gaecc945469a51c017b413f899ac424ba3',1,'stm32l476xx.h']]],
  ['adc_5fsmpr2_5fsmp18_5fpos_933',['ADC_SMPR2_SMP18_Pos',['../group___peripheral___registers___bits___definition.html#ga19b90db43754837154be4d227995bd26',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_934',['ADC_SQR1_L',['../group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_5f0_935',['ADC_SQR1_L_0',['../group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_5f1_936',['ADC_SQR1_L_1',['../group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_5f2_937',['ADC_SQR1_L_2',['../group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_5f3_938',['ADC_SQR1_L_3',['../group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_5fmsk_939',['ADC_SQR1_L_Msk',['../group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fl_5fpos_940',['ADC_SQR1_L_Pos',['../group___peripheral___registers___bits___definition.html#ga58db108cdbc75716bedb45ba9fabe727',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_941',['ADC_SQR1_SQ1',['../group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5f0_942',['ADC_SQR1_SQ1_0',['../group___peripheral___registers___bits___definition.html#ga5007c22b52a990d59edc308db4aa7e0e',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5f1_943',['ADC_SQR1_SQ1_1',['../group___peripheral___registers___bits___definition.html#ga6d39791a254c747d7fc563ef2835a25d',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5f2_944',['ADC_SQR1_SQ1_2',['../group___peripheral___registers___bits___definition.html#ga9a53d42007635294719b5693c952d9a2',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5f3_945',['ADC_SQR1_SQ1_3',['../group___peripheral___registers___bits___definition.html#gab7d8280dceec8e6d639b833f4b95071b',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5f4_946',['ADC_SQR1_SQ1_4',['../group___peripheral___registers___bits___definition.html#ga9a2c76753c6a1f558daf51306509b1ae',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5fmsk_947',['ADC_SQR1_SQ1_Msk',['../group___peripheral___registers___bits___definition.html#ga493e2bed9826e8656de8a78d6342a841',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq1_5fpos_948',['ADC_SQR1_SQ1_Pos',['../group___peripheral___registers___bits___definition.html#gaeeb076bbba10c059697ab4da7e7f42aa',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_949',['ADC_SQR1_SQ2',['../group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5f0_950',['ADC_SQR1_SQ2_0',['../group___peripheral___registers___bits___definition.html#ga989924c002433367cc6f37b0c607b3ab',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5f1_951',['ADC_SQR1_SQ2_1',['../group___peripheral___registers___bits___definition.html#gacc7e21751a905a670a9063621539373b',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5f2_952',['ADC_SQR1_SQ2_2',['../group___peripheral___registers___bits___definition.html#gac4e1157841449c278c8bd4934ec4753f',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5f3_953',['ADC_SQR1_SQ2_3',['../group___peripheral___registers___bits___definition.html#ga553275f2c613beab2dd8831c13bcbdee',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5f4_954',['ADC_SQR1_SQ2_4',['../group___peripheral___registers___bits___definition.html#ga85137fd8238de4ec77ae677bbe4a744b',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5fmsk_955',['ADC_SQR1_SQ2_Msk',['../group___peripheral___registers___bits___definition.html#ga0b2b8206a25c584cbb273c4e61ef983a',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq2_5fpos_956',['ADC_SQR1_SQ2_Pos',['../group___peripheral___registers___bits___definition.html#gabaea393f3c02ce20146925440868fb1f',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_957',['ADC_SQR1_SQ3',['../group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5f0_958',['ADC_SQR1_SQ3_0',['../group___peripheral___registers___bits___definition.html#ga568b56e302ddfbe111f40646687cff3b',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5f1_959',['ADC_SQR1_SQ3_1',['../group___peripheral___registers___bits___definition.html#ga09654a4d05c16c32e00747df3b95f73d',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5f2_960',['ADC_SQR1_SQ3_2',['../group___peripheral___registers___bits___definition.html#ga43e3000a620505c83df4a22ce5999a5f',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5f3_961',['ADC_SQR1_SQ3_3',['../group___peripheral___registers___bits___definition.html#ga7a69f9692300a6928f1849270dba9f04',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5f4_962',['ADC_SQR1_SQ3_4',['../group___peripheral___registers___bits___definition.html#gab2fd07904b3f9cb2b40aa07f76e16e6a',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5fmsk_963',['ADC_SQR1_SQ3_Msk',['../group___peripheral___registers___bits___definition.html#gab1874def095274f43aea19eb664d03ab',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq3_5fpos_964',['ADC_SQR1_SQ3_Pos',['../group___peripheral___registers___bits___definition.html#gab0cc76d373489a7be43052a7e61c0359',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_965',['ADC_SQR1_SQ4',['../group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5f0_966',['ADC_SQR1_SQ4_0',['../group___peripheral___registers___bits___definition.html#ga9eb003f3b7e8d3a230cf4142073530a4',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5f1_967',['ADC_SQR1_SQ4_1',['../group___peripheral___registers___bits___definition.html#ga44a1f4c32b74f4667792398a0d29136f',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5f2_968',['ADC_SQR1_SQ4_2',['../group___peripheral___registers___bits___definition.html#ga73931ce6ed6335310849923555adc310',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5f3_969',['ADC_SQR1_SQ4_3',['../group___peripheral___registers___bits___definition.html#ga801e01f1894057870a05a1c9972d814a',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5f4_970',['ADC_SQR1_SQ4_4',['../group___peripheral___registers___bits___definition.html#ga85fa5c7dca8607c798ab9c2f759707ec',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5fmsk_971',['ADC_SQR1_SQ4_Msk',['../group___peripheral___registers___bits___definition.html#ga65d879e928740f53135ce2398a0cf2fb',1,'stm32l476xx.h']]],
  ['adc_5fsqr1_5fsq4_5fpos_972',['ADC_SQR1_SQ4_Pos',['../group___peripheral___registers___bits___definition.html#gae4315d28d66e85ab77fa4f3a2410e7a7',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_973',['ADC_SQR2_SQ5',['../group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5f0_974',['ADC_SQR2_SQ5_0',['../group___peripheral___registers___bits___definition.html#ga2ac54c7cf718ace4ea1da71f92a7f7e9',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5f1_975',['ADC_SQR2_SQ5_1',['../group___peripheral___registers___bits___definition.html#ga8ca546c00944585ead8ac5cc31ca12e5',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5f2_976',['ADC_SQR2_SQ5_2',['../group___peripheral___registers___bits___definition.html#ga26f73b3de68f2443e1cff75b6a191654',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5f3_977',['ADC_SQR2_SQ5_3',['../group___peripheral___registers___bits___definition.html#ga0ab3e92554b922734bd18089a6e8ad36',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5f4_978',['ADC_SQR2_SQ5_4',['../group___peripheral___registers___bits___definition.html#ga3de0cbaeece893f7520c4461035e4e70',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5fmsk_979',['ADC_SQR2_SQ5_Msk',['../group___peripheral___registers___bits___definition.html#ga2b5752b106218920c280051cc801f952',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq5_5fpos_980',['ADC_SQR2_SQ5_Pos',['../group___peripheral___registers___bits___definition.html#ga747326d08c8c3f116a2545fefcce364a',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_981',['ADC_SQR2_SQ6',['../group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5f0_982',['ADC_SQR2_SQ6_0',['../group___peripheral___registers___bits___definition.html#ga1ae942db459355fae1c00115036f8960',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5f1_983',['ADC_SQR2_SQ6_1',['../group___peripheral___registers___bits___definition.html#ga020e35f63b9c49018bf98e46cf854ded',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5f2_984',['ADC_SQR2_SQ6_2',['../group___peripheral___registers___bits___definition.html#ga50c52bce328fdd2bb57e243ea617554c',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5f3_985',['ADC_SQR2_SQ6_3',['../group___peripheral___registers___bits___definition.html#gac4877dfb909e7df70c52261f8d51e32c',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5f4_986',['ADC_SQR2_SQ6_4',['../group___peripheral___registers___bits___definition.html#ga52e5ac2144b1253dcc5c1ab28177ca20',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5fmsk_987',['ADC_SQR2_SQ6_Msk',['../group___peripheral___registers___bits___definition.html#gaf9429038964d6bbec803d114c73cfa6e',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq6_5fpos_988',['ADC_SQR2_SQ6_Pos',['../group___peripheral___registers___bits___definition.html#ga9394e33f6018da573007de4b2b6b9afe',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_989',['ADC_SQR2_SQ7',['../group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5f0_990',['ADC_SQR2_SQ7_0',['../group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5f1_991',['ADC_SQR2_SQ7_1',['../group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5f2_992',['ADC_SQR2_SQ7_2',['../group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5f3_993',['ADC_SQR2_SQ7_3',['../group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5f4_994',['ADC_SQR2_SQ7_4',['../group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5fmsk_995',['ADC_SQR2_SQ7_Msk',['../group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq7_5fpos_996',['ADC_SQR2_SQ7_Pos',['../group___peripheral___registers___bits___definition.html#ga589d869844063982a6fc59daa2d49aee',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_997',['ADC_SQR2_SQ8',['../group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5f0_998',['ADC_SQR2_SQ8_0',['../group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5f1_999',['ADC_SQR2_SQ8_1',['../group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5f2_1000',['ADC_SQR2_SQ8_2',['../group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5f3_1001',['ADC_SQR2_SQ8_3',['../group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5f4_1002',['ADC_SQR2_SQ8_4',['../group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5fmsk_1003',['ADC_SQR2_SQ8_Msk',['../group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq8_5fpos_1004',['ADC_SQR2_SQ8_Pos',['../group___peripheral___registers___bits___definition.html#gaab83e34058c7c593c58b4fc8f7d27084',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_1005',['ADC_SQR2_SQ9',['../group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5f0_1006',['ADC_SQR2_SQ9_0',['../group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5f1_1007',['ADC_SQR2_SQ9_1',['../group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5f2_1008',['ADC_SQR2_SQ9_2',['../group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5f3_1009',['ADC_SQR2_SQ9_3',['../group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5f4_1010',['ADC_SQR2_SQ9_4',['../group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5fmsk_1011',['ADC_SQR2_SQ9_Msk',['../group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a',1,'stm32l476xx.h']]],
  ['adc_5fsqr2_5fsq9_5fpos_1012',['ADC_SQR2_SQ9_Pos',['../group___peripheral___registers___bits___definition.html#ga8585b815abcb076901d4f1a4c8d6c80b',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_1013',['ADC_SQR3_SQ10',['../group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5f0_1014',['ADC_SQR3_SQ10_0',['../group___peripheral___registers___bits___definition.html#ga2447e3d0233b503d22c25a008dbd6bb2',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5f1_1015',['ADC_SQR3_SQ10_1',['../group___peripheral___registers___bits___definition.html#ga746fb81840cfee527ad71abeea7e16c1',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5f2_1016',['ADC_SQR3_SQ10_2',['../group___peripheral___registers___bits___definition.html#gad868e3e146ea4018c6712b7b5e5c917c',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5f3_1017',['ADC_SQR3_SQ10_3',['../group___peripheral___registers___bits___definition.html#ga43376bf9f160fb90ace40cf271ac98b9',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5f4_1018',['ADC_SQR3_SQ10_4',['../group___peripheral___registers___bits___definition.html#gaf540f93e6895ca3a0d924c07281c3231',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5fmsk_1019',['ADC_SQR3_SQ10_Msk',['../group___peripheral___registers___bits___definition.html#gabbd343dc4d904b45555858cd88737791',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq10_5fpos_1020',['ADC_SQR3_SQ10_Pos',['../group___peripheral___registers___bits___definition.html#ga4f684bb965d71438886ddea5982b6570',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_1021',['ADC_SQR3_SQ11',['../group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5f0_1022',['ADC_SQR3_SQ11_0',['../group___peripheral___registers___bits___definition.html#gac65dc4b1ae0f46728af8625948d5c9c7',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5f1_1023',['ADC_SQR3_SQ11_1',['../group___peripheral___registers___bits___definition.html#ga9dc0f722bf58a73bd56cf871d2c6944d',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5f2_1024',['ADC_SQR3_SQ11_2',['../group___peripheral___registers___bits___definition.html#ga5931d581d840109eb43b27e1e9700196',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5f3_1025',['ADC_SQR3_SQ11_3',['../group___peripheral___registers___bits___definition.html#ga2fd2cba7aa9266b5c230cf72ced3213d',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5f4_1026',['ADC_SQR3_SQ11_4',['../group___peripheral___registers___bits___definition.html#ga9a3df184578b8142e10d85420a539c7a',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5fmsk_1027',['ADC_SQR3_SQ11_Msk',['../group___peripheral___registers___bits___definition.html#gae4212aeb2623145b990fc5ca3ab6b372',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq11_5fpos_1028',['ADC_SQR3_SQ11_Pos',['../group___peripheral___registers___bits___definition.html#gafd04faa8e47de613b440b84ba2de6ef9',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_1029',['ADC_SQR3_SQ12',['../group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5f0_1030',['ADC_SQR3_SQ12_0',['../group___peripheral___registers___bits___definition.html#gaeb9b4a95a41b45efdfbabb2c254dff54',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5f1_1031',['ADC_SQR3_SQ12_1',['../group___peripheral___registers___bits___definition.html#ga04b51fe9857ed674dddf0eb3cf7bd1aa',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5f2_1032',['ADC_SQR3_SQ12_2',['../group___peripheral___registers___bits___definition.html#gad492e4d36d0b1fb6c5a48887d772ea18',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5f3_1033',['ADC_SQR3_SQ12_3',['../group___peripheral___registers___bits___definition.html#gaf3daa0897dd698b9a92289657a509211',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5f4_1034',['ADC_SQR3_SQ12_4',['../group___peripheral___registers___bits___definition.html#ga74472cf9b337b11e7394093712ab81ee',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5fmsk_1035',['ADC_SQR3_SQ12_Msk',['../group___peripheral___registers___bits___definition.html#gabd3de565eb75eef45ca4b1714d0b725f',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq12_5fpos_1036',['ADC_SQR3_SQ12_Pos',['../group___peripheral___registers___bits___definition.html#gab8f3d7f48c6e29bf6bfbb7333515bfd7',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_1037',['ADC_SQR3_SQ13',['../group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5f0_1038',['ADC_SQR3_SQ13_0',['../group___peripheral___registers___bits___definition.html#ga16e5fdee0cfa529866eca8e180e2b161',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5f1_1039',['ADC_SQR3_SQ13_1',['../group___peripheral___registers___bits___definition.html#gab70798c880e1700cac17e94fb40c4483',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5f2_1040',['ADC_SQR3_SQ13_2',['../group___peripheral___registers___bits___definition.html#ga0ea63a5a3a1c982315000e969bf8abec',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5f3_1041',['ADC_SQR3_SQ13_3',['../group___peripheral___registers___bits___definition.html#ga0720de5979c486b7960776eb283fc62d',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5f4_1042',['ADC_SQR3_SQ13_4',['../group___peripheral___registers___bits___definition.html#ga615dd2c11f0feb9e5685a45665f2c2aa',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5fmsk_1043',['ADC_SQR3_SQ13_Msk',['../group___peripheral___registers___bits___definition.html#gafaed5fac0755bbfb514a1badb6351883',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq13_5fpos_1044',['ADC_SQR3_SQ13_Pos',['../group___peripheral___registers___bits___definition.html#gaee0564d33ba33305bd21e0a949487107',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_1045',['ADC_SQR3_SQ14',['../group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5f0_1046',['ADC_SQR3_SQ14_0',['../group___peripheral___registers___bits___definition.html#ga7b5a60e0c94439eb67525d5c732a44c4',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5f1_1047',['ADC_SQR3_SQ14_1',['../group___peripheral___registers___bits___definition.html#gaad7e61eea0ba54638c751726ee89e357',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5f2_1048',['ADC_SQR3_SQ14_2',['../group___peripheral___registers___bits___definition.html#gae3dcdbc780621a3f3c0d038eb6c48344',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5f3_1049',['ADC_SQR3_SQ14_3',['../group___peripheral___registers___bits___definition.html#gab43ad0f13dfcd3ee9685d5631e94d4e0',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5f4_1050',['ADC_SQR3_SQ14_4',['../group___peripheral___registers___bits___definition.html#ga9599ba53b387f33bf3156b5609d5c39e',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5fmsk_1051',['ADC_SQR3_SQ14_Msk',['../group___peripheral___registers___bits___definition.html#ga33289c363de6166bfdd990b9e70394d7',1,'stm32l476xx.h']]],
  ['adc_5fsqr3_5fsq14_5fpos_1052',['ADC_SQR3_SQ14_Pos',['../group___peripheral___registers___bits___definition.html#ga31d372c13876791fec7ae22b294f6306',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_1053',['ADC_SQR4_SQ15',['../group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5f0_1054',['ADC_SQR4_SQ15_0',['../group___peripheral___registers___bits___definition.html#ga1e7757a178103514b6bb17a2d5829f44',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5f1_1055',['ADC_SQR4_SQ15_1',['../group___peripheral___registers___bits___definition.html#gaecc393f44825a919be717c9aa0af726b',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5f2_1056',['ADC_SQR4_SQ15_2',['../group___peripheral___registers___bits___definition.html#gafe8d627766e2892795485ad4258d1a8a',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5f3_1057',['ADC_SQR4_SQ15_3',['../group___peripheral___registers___bits___definition.html#gad04e2f3a5921812cbc9bd1725e877f3d',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5f4_1058',['ADC_SQR4_SQ15_4',['../group___peripheral___registers___bits___definition.html#ga48b1d4173373befa56ba07cb4d6efa9e',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5fmsk_1059',['ADC_SQR4_SQ15_Msk',['../group___peripheral___registers___bits___definition.html#ga2595c8459384c97b4673e910922778c5',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq15_5fpos_1060',['ADC_SQR4_SQ15_Pos',['../group___peripheral___registers___bits___definition.html#ga3b9cc0bdb58cadf483b117a194b17109',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_1061',['ADC_SQR4_SQ16',['../group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5f0_1062',['ADC_SQR4_SQ16_0',['../group___peripheral___registers___bits___definition.html#ga2c87c49d25dd3aa26ab0d3565847d06c',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5f1_1063',['ADC_SQR4_SQ16_1',['../group___peripheral___registers___bits___definition.html#gac8b4799f17a5bd7488a2ea22e05dee36',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5f2_1064',['ADC_SQR4_SQ16_2',['../group___peripheral___registers___bits___definition.html#ga03206a57021b7acf10821cfcd0646a8b',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5f3_1065',['ADC_SQR4_SQ16_3',['../group___peripheral___registers___bits___definition.html#ga955130a7bd74a23fed2e3520356a0b3c',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5f4_1066',['ADC_SQR4_SQ16_4',['../group___peripheral___registers___bits___definition.html#gafdc929a12c1f98b9df7a5cdcf76d7632',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5fmsk_1067',['ADC_SQR4_SQ16_Msk',['../group___peripheral___registers___bits___definition.html#gaa1816f43d18d70c9b2330f2b910b1b3f',1,'stm32l476xx.h']]],
  ['adc_5fsqr4_5fsq16_5fpos_1068',['ADC_SQR4_SQ16_Pos',['../group___peripheral___registers___bits___definition.html#ga6112c6828350ee051c57cf03a06e4826',1,'stm32l476xx.h']]],
  ['adc_5fstart_1069',['ADC_Start',['../_a_d_c_8c.html#a8688fc7526183257a8f7c5b273317ec8',1,'ADC_Start(void):&#160;ADC.c'],['../_a_d_c_8h.html#a8688fc7526183257a8f7c5b273317ec8',1,'ADC_Start(void):&#160;ADC.c']]],
  ['adc_5fstop_1070',['ADC_Stop',['../_a_d_c_8c.html#abff163b837135b660eafa7fce47dcfe8',1,'ADC_Stop(void):&#160;ADC.c'],['../_a_d_c_8h.html#abff163b837135b660eafa7fce47dcfe8',1,'ADC_Stop(void):&#160;ADC.c']]],
  ['adc_5ftr1_5fht1_1071',['ADC_TR1_HT1',['../group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f0_1072',['ADC_TR1_HT1_0',['../group___peripheral___registers___bits___definition.html#gae7810b13d98a10a6a0c0f42ec4d6c4f8',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f1_1073',['ADC_TR1_HT1_1',['../group___peripheral___registers___bits___definition.html#gaa75b052c1fa80b353a3e568d18f9bdf2',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f10_1074',['ADC_TR1_HT1_10',['../group___peripheral___registers___bits___definition.html#ga0460165b5a95af7ccadc8971ac7c5df8',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f11_1075',['ADC_TR1_HT1_11',['../group___peripheral___registers___bits___definition.html#gabcf69af30215febb5942d58939fed114',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f2_1076',['ADC_TR1_HT1_2',['../group___peripheral___registers___bits___definition.html#gaf4a9d7a6c932a1161cae22bbd2c6345a',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f3_1077',['ADC_TR1_HT1_3',['../group___peripheral___registers___bits___definition.html#ga83aede5882699c1a14de192a9c9e2ff2',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f4_1078',['ADC_TR1_HT1_4',['../group___peripheral___registers___bits___definition.html#ga3273f19057accc4fa63f243c778f306a',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f5_1079',['ADC_TR1_HT1_5',['../group___peripheral___registers___bits___definition.html#ga6d0aa4102b39935decbe2dc083e587c5',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f6_1080',['ADC_TR1_HT1_6',['../group___peripheral___registers___bits___definition.html#ga72a957eeed81169f2aa46d86bfd24e5a',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f7_1081',['ADC_TR1_HT1_7',['../group___peripheral___registers___bits___definition.html#gaed5b90376957036f86287ff09a5a7b91',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f8_1082',['ADC_TR1_HT1_8',['../group___peripheral___registers___bits___definition.html#ga9961fcd4c1edf4fd76e422d814872da0',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5f9_1083',['ADC_TR1_HT1_9',['../group___peripheral___registers___bits___definition.html#ga778c964be610134e2f6ce2c7b7165512',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5fmsk_1084',['ADC_TR1_HT1_Msk',['../group___peripheral___registers___bits___definition.html#gaa397c121d125dcbe3a686585064873b7',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5fht1_5fpos_1085',['ADC_TR1_HT1_Pos',['../group___peripheral___registers___bits___definition.html#gafb876d83bea9a745b6dd32d9efc46d00',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_1086',['ADC_TR1_LT1',['../group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f0_1087',['ADC_TR1_LT1_0',['../group___peripheral___registers___bits___definition.html#ga9da7b993b06b77effba5f2f411b5eef9',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f1_1088',['ADC_TR1_LT1_1',['../group___peripheral___registers___bits___definition.html#ga4aae1040f7730eaa0e187e51564c8c1e',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f10_1089',['ADC_TR1_LT1_10',['../group___peripheral___registers___bits___definition.html#gabed073de1c8c1750e2b7bf83f433add0',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f11_1090',['ADC_TR1_LT1_11',['../group___peripheral___registers___bits___definition.html#gad5af7fc08b67c8e7b4a783dfc0d8b64a',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f2_1091',['ADC_TR1_LT1_2',['../group___peripheral___registers___bits___definition.html#ga3fa676b8632fc1481ea7eea37949d1f1',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f3_1092',['ADC_TR1_LT1_3',['../group___peripheral___registers___bits___definition.html#gac2eab5c680ef57576cb899b7a3ea85be',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f4_1093',['ADC_TR1_LT1_4',['../group___peripheral___registers___bits___definition.html#gac7b491b417bf3c634fa457479cf60d04',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f5_1094',['ADC_TR1_LT1_5',['../group___peripheral___registers___bits___definition.html#ga52262a8d95b8a14748dcc72b6ea96aaa',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f6_1095',['ADC_TR1_LT1_6',['../group___peripheral___registers___bits___definition.html#gaae3990d7c9b211b93d4bad5de08fa02c',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f7_1096',['ADC_TR1_LT1_7',['../group___peripheral___registers___bits___definition.html#gaa104e1362b305a5ca7f4ef659ade3902',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f8_1097',['ADC_TR1_LT1_8',['../group___peripheral___registers___bits___definition.html#ga928806f57017847b5e7339a0a5f12dd8',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5f9_1098',['ADC_TR1_LT1_9',['../group___peripheral___registers___bits___definition.html#ga3d05c654d328d3707ed3e342a6bb2a09',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5fmsk_1099',['ADC_TR1_LT1_Msk',['../group___peripheral___registers___bits___definition.html#ga0ae8c5196727979bfdb50a35d4d18545',1,'stm32l476xx.h']]],
  ['adc_5ftr1_5flt1_5fpos_1100',['ADC_TR1_LT1_Pos',['../group___peripheral___registers___bits___definition.html#gaff008dca1619ebb07b82861fb9003b02',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_1101',['ADC_TR2_HT2',['../group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f0_1102',['ADC_TR2_HT2_0',['../group___peripheral___registers___bits___definition.html#ga74b3b1e829f61faaae29c3c2dda23eef',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f1_1103',['ADC_TR2_HT2_1',['../group___peripheral___registers___bits___definition.html#ga026f0d39dff596f96ba18389e3e83c81',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f2_1104',['ADC_TR2_HT2_2',['../group___peripheral___registers___bits___definition.html#ga50c72193f37168c1cae5eef1df911935',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f3_1105',['ADC_TR2_HT2_3',['../group___peripheral___registers___bits___definition.html#gac2d41cb39ae353cdb6f3cb1a171a666a',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f4_1106',['ADC_TR2_HT2_4',['../group___peripheral___registers___bits___definition.html#gafb10f68b1827b5e65ed2a9caa71ee0db',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f5_1107',['ADC_TR2_HT2_5',['../group___peripheral___registers___bits___definition.html#ga763c3cdad0768b82ce8f32367a2d8aa5',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f6_1108',['ADC_TR2_HT2_6',['../group___peripheral___registers___bits___definition.html#ga845afafcc3c1121253967b5b565dd317',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5f7_1109',['ADC_TR2_HT2_7',['../group___peripheral___registers___bits___definition.html#ga2bea36851c36dc6ff4f6bac11629c5d8',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5fmsk_1110',['ADC_TR2_HT2_Msk',['../group___peripheral___registers___bits___definition.html#gafb94e3f590b0b6f35f94a4f67b03a317',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5fht2_5fpos_1111',['ADC_TR2_HT2_Pos',['../group___peripheral___registers___bits___definition.html#gad78eed2b788487ed4dca1bcfe49e991e',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_1112',['ADC_TR2_LT2',['../group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f0_1113',['ADC_TR2_LT2_0',['../group___peripheral___registers___bits___definition.html#ga34ecb878d29b2299faafb578852f8a47',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f1_1114',['ADC_TR2_LT2_1',['../group___peripheral___registers___bits___definition.html#ga3179a92dfb4f62017fd6dca5e7e47a0a',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f2_1115',['ADC_TR2_LT2_2',['../group___peripheral___registers___bits___definition.html#ga508f2fd314abce9d0fd12a49f97cbe9d',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f3_1116',['ADC_TR2_LT2_3',['../group___peripheral___registers___bits___definition.html#ga52de181b6536eedc3c69bf8c1d21084d',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f4_1117',['ADC_TR2_LT2_4',['../group___peripheral___registers___bits___definition.html#ga3de4fd6ca585fa9a9089b66d7c49c597',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f5_1118',['ADC_TR2_LT2_5',['../group___peripheral___registers___bits___definition.html#ga7d52b371e77f5d5946e086863a07b8d2',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f6_1119',['ADC_TR2_LT2_6',['../group___peripheral___registers___bits___definition.html#ga077bff6b42847a0b971b72c917b99cd8',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5f7_1120',['ADC_TR2_LT2_7',['../group___peripheral___registers___bits___definition.html#ga9b77e5627dda6befdd9c78ce2a33bed5',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5fmsk_1121',['ADC_TR2_LT2_Msk',['../group___peripheral___registers___bits___definition.html#ga41ef914bb7d88be1a2b4366ec8164cb5',1,'stm32l476xx.h']]],
  ['adc_5ftr2_5flt2_5fpos_1122',['ADC_TR2_LT2_Pos',['../group___peripheral___registers___bits___definition.html#ga8608b5d32a005c8b358fa2ad65ca8339',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_1123',['ADC_TR3_HT3',['../group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f0_1124',['ADC_TR3_HT3_0',['../group___peripheral___registers___bits___definition.html#ga66cc86fe36a74112a7b665bede79a65e',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f1_1125',['ADC_TR3_HT3_1',['../group___peripheral___registers___bits___definition.html#ga42f529e197af9adba119e8f4d976f8cd',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f2_1126',['ADC_TR3_HT3_2',['../group___peripheral___registers___bits___definition.html#ga608732060caf630f1b0d757e16323ae6',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f3_1127',['ADC_TR3_HT3_3',['../group___peripheral___registers___bits___definition.html#ga765b8dea81f4a9ff67d01ad7c20717ef',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f4_1128',['ADC_TR3_HT3_4',['../group___peripheral___registers___bits___definition.html#gafc5ee924871e9f36610345726a3780e0',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f5_1129',['ADC_TR3_HT3_5',['../group___peripheral___registers___bits___definition.html#ga23161cc0272314389f78b5ba9ed36ccc',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f6_1130',['ADC_TR3_HT3_6',['../group___peripheral___registers___bits___definition.html#gad1843adaf3799922879d63959750e519',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5f7_1131',['ADC_TR3_HT3_7',['../group___peripheral___registers___bits___definition.html#ga794f95d883970ea727a0b649543425f7',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5fmsk_1132',['ADC_TR3_HT3_Msk',['../group___peripheral___registers___bits___definition.html#ga7947f0d9fd7c147c1d7b97bab0b5df3f',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5fht3_5fpos_1133',['ADC_TR3_HT3_Pos',['../group___peripheral___registers___bits___definition.html#ga6fc0fa5c38a2c80117cbd4235b0aab12',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_1134',['ADC_TR3_LT3',['../group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f0_1135',['ADC_TR3_LT3_0',['../group___peripheral___registers___bits___definition.html#gaa9160eb1deeecf0c7597d911d088ab3b',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f1_1136',['ADC_TR3_LT3_1',['../group___peripheral___registers___bits___definition.html#ga9b9e3760bafc3d0fa1e6c5b214091612',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f2_1137',['ADC_TR3_LT3_2',['../group___peripheral___registers___bits___definition.html#ga6a0881b45f3505329b69150505fb5189',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f3_1138',['ADC_TR3_LT3_3',['../group___peripheral___registers___bits___definition.html#gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f4_1139',['ADC_TR3_LT3_4',['../group___peripheral___registers___bits___definition.html#gaa21edb96d1dbc534a808bd30a51c7e93',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f5_1140',['ADC_TR3_LT3_5',['../group___peripheral___registers___bits___definition.html#gae09e180af5af055ffd917d1396e07c33',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f6_1141',['ADC_TR3_LT3_6',['../group___peripheral___registers___bits___definition.html#ga98a6a325718e7104269f670bc5153a11',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5f7_1142',['ADC_TR3_LT3_7',['../group___peripheral___registers___bits___definition.html#gae40aaff0ba5d02e790c7cde568d20f9c',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5fmsk_1143',['ADC_TR3_LT3_Msk',['../group___peripheral___registers___bits___definition.html#gacc0ec961a8f75fc312716aa4f5493d73',1,'stm32l476xx.h']]],
  ['adc_5ftr3_5flt3_5fpos_1144',['ADC_TR3_LT3_Pos',['../group___peripheral___registers___bits___definition.html#gaa42c5cee63bd4ee8e203b96b4dc12d3b',1,'stm32l476xx.h']]],
  ['adc_5ftypedef_1145',['ADC_TypeDef',['../struct_a_d_c___type_def.html',1,'']]],
  ['add_5fnewline_1146',['ADD_NEWLINE',['../_p_r_i_n_t_8h.html#a9dcd38c4f2cac8aa73b8bd7e22daadaa',1,'PRINT.h']]],
  ['adr_1147',['ADR',['../group___c_m_s_i_s__core___debug_functions.html#ga72572af6d5dece4947453aeabd52575f',1,'SCB_Type']]],
  ['afr_1148',['AFR',['../struct_g_p_i_o___type_def.html#ab67c1158c04450d19ad483dcd2192e43',1,'GPIO_TypeDef']]],
  ['afsr_1149',['AFSR',['../group___c_m_s_i_s__core___debug_functions.html#ga3ef0057e48fdef798f2ee12125a80d9f',1,'SCB_Type']]],
  ['ahb1enr_1150',['AHB1ENR',['../struct_r_c_c___type_def.html#a1e9c75b06c99d0611535f38c7b4aa845',1,'RCC_TypeDef']]],
  ['ahb1periph_5fbase_1151',['AHB1PERIPH_BASE',['../group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4',1,'stm32l476xx.h']]],
  ['ahb1rstr_1152',['AHB1RSTR',['../struct_r_c_c___type_def.html#a46c20c598e9e12f919f0ea47ebcbc90f',1,'RCC_TypeDef']]],
  ['ahb1smenr_1153',['AHB1SMENR',['../struct_r_c_c___type_def.html#ad8423b2da6edd95c40655f31a39b5d63',1,'RCC_TypeDef']]],
  ['ahb2enr_1154',['AHB2ENR',['../struct_r_c_c___type_def.html#a5e92ed32c33c92e7ebf6919400ad535b',1,'RCC_TypeDef']]],
  ['ahb2periph_5fbase_1155',['AHB2PERIPH_BASE',['../group___peripheral__memory__map.html#gaeedaa71d22a1948492365e2cd26cfd46',1,'stm32l476xx.h']]],
  ['ahb2rstr_1156',['AHB2RSTR',['../struct_r_c_c___type_def.html#a78a5aa9dd5694c48a7d8e66888a46450',1,'RCC_TypeDef']]],
  ['ahb2smenr_1157',['AHB2SMENR',['../struct_r_c_c___type_def.html#aaf0a001d3f29b6edcc69182a77f8c9a9',1,'RCC_TypeDef']]],
  ['ahb3enr_1158',['AHB3ENR',['../struct_r_c_c___type_def.html#acdaa650fcd63730825479f6e8f70d4c0',1,'RCC_TypeDef']]],
  ['ahb3rstr_1159',['AHB3RSTR',['../struct_r_c_c___type_def.html#a28560c5bfeb45326ea7f2019dba57bea',1,'RCC_TypeDef']]],
  ['ahb3smenr_1160',['AHB3SMENR',['../struct_r_c_c___type_def.html#a959e3c2e6f3e6327d47d2f70af1d6922',1,'RCC_TypeDef']]],
  ['ahbpcr_1161',['AHBPCR',['../group___c_m_s_i_s__core___debug_functions.html#ga209b4026c2994d0e18e883aa9af5c3cc',1,'SCB_Type']]],
  ['ahbpresctable_1162',['AHBPrescTable',['../group___s_t_m32_l4xx___system___exported___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466',1,'AHBPrescTable():&#160;system_stm32l4xx.c'],['../group___s_t_m32_l4xx___system___private___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466',1,'AHBPrescTable():&#160;system_stm32l4xx.c']]],
  ['ahbscr_1163',['AHBSCR',['../group___c_m_s_i_s__core___debug_functions.html#ga25bb4ac449a4122217e2ca74b9ad4e3e',1,'SCB_Type']]],
  ['aircr_1164',['AIRCR',['../group___c_m_s_i_s___core___sys_tick_functions.html#ga9b6ccd9c0c0865f8facad77ea37240b0',1,'SCB_Type']]],
  ['align4_1165',['ALIGN4',['../arm__math_8h.html#a280a402ab28c399fcc4168f2ed631acb',1,'arm_math.h']]],
  ['alrmar_1166',['ALRMAR',['../struct_r_t_c___type_def.html#ac005b1a5bc52634d5a34578cc9d2c3f6',1,'RTC_TypeDef']]],
  ['alrmassr_1167',['ALRMASSR',['../struct_r_t_c___type_def.html#a61282fa74cede526af85fd9d20513646',1,'RTC_TypeDef']]],
  ['alrmbr_1168',['ALRMBR',['../struct_r_t_c___type_def.html#a4e513deb9f58a138ad9f317cc5a3555d',1,'RTC_TypeDef']]],
  ['alrmbssr_1169',['ALRMBSSR',['../struct_r_t_c___type_def.html#a4ef7499da5d5beb1cfc81f7be057a7b2',1,'RTC_TypeDef']]],
  ['apb1enr1_1170',['APB1ENR1',['../struct_r_c_c___type_def.html#a79b5aff2202e70906b3ac0a0e3ecfa98',1,'RCC_TypeDef']]],
  ['apb1enr2_1171',['APB1ENR2',['../struct_r_c_c___type_def.html#af84d22cd2c07c0a4b4d37f8cc8ba856d',1,'RCC_TypeDef']]],
  ['apb1fzr1_1172',['APB1FZR1',['../struct_d_b_g_m_c_u___type_def.html#a28c36c82c92159d332e737b3eb3e91f8',1,'DBGMCU_TypeDef']]],
  ['apb1fzr2_1173',['APB1FZR2',['../struct_d_b_g_m_c_u___type_def.html#acd2e6232df2a59e1404b361408dcd3af',1,'DBGMCU_TypeDef']]],
  ['apb1periph_5fbase_1174',['APB1PERIPH_BASE',['../group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb',1,'stm32l476xx.h']]],
  ['apb1rstr1_1175',['APB1RSTR1',['../struct_r_c_c___type_def.html#a237a692a156e19b3becf8fc97ff0f584',1,'RCC_TypeDef']]],
  ['apb1rstr2_1176',['APB1RSTR2',['../struct_r_c_c___type_def.html#a652b0e9556d58102277cd30ae6559382',1,'RCC_TypeDef']]],
  ['apb1smenr1_1177',['APB1SMENR1',['../struct_r_c_c___type_def.html#adadeee103cf937f548f7f922eb305e97',1,'RCC_TypeDef']]],
  ['apb1smenr2_1178',['APB1SMENR2',['../struct_r_c_c___type_def.html#a0b86632e083b14cd70083eb2af0dd29e',1,'RCC_TypeDef']]],
  ['apb2enr_1179',['APB2ENR',['../struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be',1,'RCC_TypeDef']]],
  ['apb2fz_1180',['APB2FZ',['../struct_d_b_g_m_c_u___type_def.html#a4628a8c32f97ef93b15b2b503ef90c75',1,'DBGMCU_TypeDef']]],
  ['apb2periph_5fbase_1181',['APB2PERIPH_BASE',['../group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb',1,'stm32l476xx.h']]],
  ['apb2rstr_1182',['APB2RSTR',['../struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968',1,'RCC_TypeDef']]],
  ['apb2smenr_1183',['APB2SMENR',['../struct_r_c_c___type_def.html#a4484a5d1f02025926b62dcc5e0311bb0',1,'RCC_TypeDef']]],
  ['apbpresctable_1184',['APBPrescTable',['../group___s_t_m32_l4xx___system___exported___variables.html#ga5b4f8b768465842cf854a8f993b375e9',1,'APBPrescTable():&#160;system_stm32l4xx.c'],['../group___s_t_m32_l4xx___system___private___variables.html#ga5b4f8b768465842cf854a8f993b375e9',1,'APBPrescTable():&#160;system_stm32l4xx.c']]],
  ['apsr_5fc_5fmsk_1185',['APSR_C_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk():&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk():&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk():&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk():&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk():&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk():&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d',1,'APSR_C_Msk():&#160;core_sc300.h']]],
  ['apsr_5fc_5fpos_1186',['APSR_C_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos():&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos():&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos():&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos():&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos():&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos():&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9',1,'APSR_C_Pos():&#160;core_sc300.h']]],
  ['apsr_5fge_5fmsk_1187',['APSR_GE_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk():&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1',1,'APSR_GE_Msk():&#160;core_cm7.h']]],
  ['apsr_5fge_5fpos_1188',['APSR_GE_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos():&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc',1,'APSR_GE_Pos():&#160;core_cm7.h']]],
  ['apsr_5fn_5fmsk_1189',['APSR_N_Msk',['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk():&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk():&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk():&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk():&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk():&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk():&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1',1,'APSR_N_Msk():&#160;core_sc300.h']]],
  ['apsr_5fn_5fpos_1190',['APSR_N_Pos',['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos():&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos():&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos():&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos():&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos():&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos():&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766',1,'APSR_N_Pos():&#160;core_sc300.h']]],
  ['apsr_5fq_5fmsk_1191',['APSR_Q_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk():&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk():&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk():&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002',1,'APSR_Q_Msk():&#160;core_sc300.h']]],
  ['apsr_5fq_5fpos_1192',['APSR_Q_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos():&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos():&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos():&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411',1,'APSR_Q_Pos():&#160;core_sc300.h']]],
  ['apsr_5ftype_1193',['APSR_Type',['../union_a_p_s_r___type.html',1,'']]],
  ['apsr_5fv_5fmsk_1194',['APSR_V_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk():&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk():&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk():&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk():&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk():&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk():&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489',1,'APSR_V_Msk():&#160;core_sc300.h']]],
  ['apsr_5fv_5fpos_1195',['APSR_V_Pos',['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos():&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos():&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos():&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos():&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos():&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos():&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7',1,'APSR_V_Pos():&#160;core_sc300.h']]],
  ['apsr_5fz_5fmsk_1196',['APSR_Z_Msk',['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk():&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk():&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk():&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk():&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk():&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk():&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711',1,'APSR_Z_Msk():&#160;core_sc300.h']]],
  ['apsr_5fz_5fpos_1197',['APSR_Z_Pos',['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos():&#160;core_cm0.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos():&#160;core_cm0plus.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos():&#160;core_cm3.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos():&#160;core_cm4.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos():&#160;core_cm7.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos():&#160;core_sc000.h'],['../group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a',1,'APSR_Z_Pos():&#160;core_sc300.h']]],
  ['ar_1198',['AR',['../struct_q_u_a_d_s_p_i___type_def.html#a2ac50357d1ebac2949d27bfc4855e6a4',1,'QUADSPI_TypeDef']]],
  ['arg_1199',['ARG',['../struct_s_d_m_m_c___type_def.html#a07d4e63efcbde252c667e64a8d818aa9',1,'SDMMC_TypeDef']]],
  ['arm_5fabs_5ff32_1200',['arm_abs_f32',['../arm__math_8h.html#a421b6275f9d35f50286c0ff3beceff02',1,'arm_math.h']]],
  ['arm_5fabs_5fq15_1201',['arm_abs_q15',['../arm__math_8h.html#a39f92964c9b649ba252e26ebe7b95594',1,'arm_math.h']]],
  ['arm_5fabs_5fq31_1202',['arm_abs_q31',['../arm__math_8h.html#a59eafcdcdb52da60d37f20aec6ff4577',1,'arm_math.h']]],
  ['arm_5fabs_5fq7_1203',['arm_abs_q7',['../arm__math_8h.html#adc30985e33fbf96802a5a7954dece3b1',1,'arm_math.h']]],
  ['arm_5fadd_5ff32_1204',['arm_add_f32',['../arm__math_8h.html#a6a904a547413b10565dd1d251c6bafbd',1,'arm_math.h']]],
  ['arm_5fadd_5fq15_1205',['arm_add_q15',['../arm__math_8h.html#abb51285a41f511670bbff62fc0e1bf62',1,'arm_math.h']]],
  ['arm_5fadd_5fq31_1206',['arm_add_q31',['../arm__math_8h.html#a24d6c3f7f8b9fae4847c0c3f26a39a3b',1,'arm_math.h']]],
  ['arm_5fadd_5fq7_1207',['arm_add_q7',['../arm__math_8h.html#aed633f415a7840a66861debca2dfb96b',1,'arm_math.h']]],
  ['arm_5fbilinear_5finterp_5finstance_5ff32_1208',['arm_bilinear_interp_instance_f32',['../structarm__bilinear__interp__instance__f32.html',1,'']]],
  ['arm_5fbilinear_5finterp_5finstance_5fq15_1209',['arm_bilinear_interp_instance_q15',['../structarm__bilinear__interp__instance__q15.html',1,'']]],
  ['arm_5fbilinear_5finterp_5finstance_5fq31_1210',['arm_bilinear_interp_instance_q31',['../structarm__bilinear__interp__instance__q31.html',1,'']]],
  ['arm_5fbilinear_5finterp_5finstance_5fq7_1211',['arm_bilinear_interp_instance_q7',['../structarm__bilinear__interp__instance__q7.html',1,'']]],
  ['arm_5fbiquad_5fcas_5fdf1_5f32x64_5finit_5fq31_1212',['arm_biquad_cas_df1_32x64_init_q31',['../arm__math_8h.html#a44900cecb8083afcaabf905ffcd656bb',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcas_5fdf1_5f32x64_5fins_5fq31_1213',['arm_biquad_cas_df1_32x64_ins_q31',['../structarm__biquad__cas__df1__32x64__ins__q31.html',1,'']]],
  ['arm_5fbiquad_5fcas_5fdf1_5f32x64_5fq31_1214',['arm_biquad_cas_df1_32x64_q31',['../arm__math_8h.html#a953a83e69685de6575cff37feb358a93',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf1_5ff32_1215',['arm_biquad_cascade_df1_f32',['../arm__math_8h.html#aa0dbe330d763e3c1d8030b3ef12d5bdc',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf1_5ffast_5fq15_1216',['arm_biquad_cascade_df1_fast_q15',['../arm__math_8h.html#affb9792c0220882efd4c58f3c6a05fd7',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf1_5ffast_5fq31_1217',['arm_biquad_cascade_df1_fast_q31',['../arm__math_8h.html#a456390f5e448afad3a38bed7d6e380e3',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5ff32_1218',['arm_biquad_cascade_df1_init_f32',['../arm__math_8h.html#a8e73b69a788e681a61bccc8959d823c5',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5fq15_1219',['arm_biquad_cascade_df1_init_q15',['../arm__math_8h.html#ad54c724132f6d742a444eb6df0e9c731',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf1_5finit_5fq31_1220',['arm_biquad_cascade_df1_init_q31',['../arm__math_8h.html#af42a44f9b16d61e636418c83eefe577b',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf1_5fq15_1221',['arm_biquad_cascade_df1_q15',['../arm__math_8h.html#add66a0aefdc645031d607b0a5b37a942',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf1_5fq31_1222',['arm_biquad_cascade_df1_q31',['../arm__math_8h.html#a27b0c54da702713976e5202d20b4473f',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf2t_5ff32_1223',['arm_biquad_cascade_df2T_f32',['../arm__math_8h.html#a646c25998bf35991c60299b1431460f7',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf2t_5ff64_1224',['arm_biquad_cascade_df2T_f64',['../arm__math_8h.html#ad146359b7ab526d6ebc81d8aca530f78',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf2t_5finit_5ff32_1225',['arm_biquad_cascade_df2T_init_f32',['../arm__math_8h.html#a70eaddf317a4a8bde6bd6a97df67fedd',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf2t_5finit_5ff64_1226',['arm_biquad_cascade_df2T_init_f64',['../arm__math_8h.html#a12dc5d8e8892806ad70e79ca2ff9f86e',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fdf2t_5finstance_5ff32_1227',['arm_biquad_cascade_df2T_instance_f32',['../structarm__biquad__cascade__df2_t__instance__f32.html',1,'']]],
  ['arm_5fbiquad_5fcascade_5fdf2t_5finstance_5ff64_1228',['arm_biquad_cascade_df2T_instance_f64',['../structarm__biquad__cascade__df2_t__instance__f64.html',1,'']]],
  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5ff32_1229',['arm_biquad_cascade_stereo_df2T_f32',['../arm__math_8h.html#aeff8ab405c3db567ae26344ec7539911',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5finit_5ff32_1230',['arm_biquad_cascade_stereo_df2T_init_f32',['../arm__math_8h.html#a405197c89fe4d34003efd23786296425',1,'arm_math.h']]],
  ['arm_5fbiquad_5fcascade_5fstereo_5fdf2t_5finstance_5ff32_1231',['arm_biquad_cascade_stereo_df2T_instance_f32',['../structarm__biquad__cascade__stereo__df2_t__instance__f32.html',1,'']]],
  ['arm_5fbiquad_5fcasd_5fdf1_5finst_5ff32_1232',['arm_biquad_casd_df1_inst_f32',['../structarm__biquad__casd__df1__inst__f32.html',1,'']]],
  ['arm_5fbiquad_5fcasd_5fdf1_5finst_5fq15_1233',['arm_biquad_casd_df1_inst_q15',['../structarm__biquad__casd__df1__inst__q15.html',1,'']]],
  ['arm_5fbiquad_5fcasd_5fdf1_5finst_5fq31_1234',['arm_biquad_casd_df1_inst_q31',['../structarm__biquad__casd__df1__inst__q31.html',1,'']]],
  ['arm_5fcfft_5ff32_1235',['arm_cfft_f32',['../arm__math_8h.html#ade0f9c4ff157b6b9c72a1eafd86ebf80',1,'arm_math.h']]],
  ['arm_5fcfft_5finstance_5ff32_1236',['arm_cfft_instance_f32',['../structarm__cfft__instance__f32.html',1,'']]],
  ['arm_5fcfft_5finstance_5fq15_1237',['arm_cfft_instance_q15',['../structarm__cfft__instance__q15.html',1,'']]],
  ['arm_5fcfft_5finstance_5fq31_1238',['arm_cfft_instance_q31',['../structarm__cfft__instance__q31.html',1,'']]],
  ['arm_5fcfft_5fq15_1239',['arm_cfft_q15',['../arm__math_8h.html#a68cdacd2267a2967955e40e6b7ec1229',1,'arm_math.h']]],
  ['arm_5fcfft_5fq31_1240',['arm_cfft_q31',['../arm__math_8h.html#a5a0008bd997ab6e2e299ef2fb272fb4b',1,'arm_math.h']]],
  ['arm_5fcfft_5fradix2_5ff32_1241',['arm_cfft_radix2_f32',['../arm__math_8h.html#a9fadd650b802f612ae558ddaab789a6d',1,'arm_math.h']]],
  ['arm_5fcfft_5fradix2_5finit_5ff32_1242',['arm_cfft_radix2_init_f32',['../arm__math_8h.html#ac9565e6bc7229577ecf5e090313cafd7',1,'arm_math.h']]],
  ['arm_5fcfft_5fradix2_5finit_5fq15_1243',['arm_cfft_radix2_init_q15',['../arm__math_8h.html#a5c5b2127b3c4ea2d03692127f8543858',1,'arm_math.h']]],
  ['arm_5fcfft_5fradix2_5finit_5fq31_1244',['arm_cfft_radix2_init_q31',['../arm__math_8h.html#abec9611e77382f31e152668bf6b4b638',1,'arm_math.h']]],
  ['arm_5fcfft_5fradix2_5finstance_5ff32_1245',['arm_cfft_radix2_instance_f32',['../structarm__cfft__radix2__instance__f32.html',1,'']]],
  ['arm_5fcfft_5fradix2_5finstance_5fq15_1246',['arm_cfft_radix2_instance_q15',['../structarm__cfft__radix2__instance__q15.html',1,'']]],
  ['arm_5fcfft_5fradix2_5finstance_5fq31_1247',['arm_cfft_radix2_instance_q31',['../structarm__cfft__radix2__instance__q31.html',1,'']]],
  ['arm_5fcfft_5fradix2_5fq15_1248',['arm_cfft_radix2_q15',['../arm__math_8h.html#a55b424341dc3efd3fa0bcaaff4bdbf40',1,'arm_math.h']]],
  ['arm_5fcfft_5fradix2_5fq31_1249',['arm_cfft_radix2_q31',['../arm__math_8h.html#a6321f703ec87a274aedaab33d3e766b4',1,'arm_math.h']]],
  ['arm_5fcfft_5fradix4_5ff32_1250',['arm_cfft_radix4_f32',['../arm__math_8h.html#a521f670cd9c571bc61aff9bec89f4c26',1,'arm_math.h']]],
  ['arm_5fcfft_5fradix4_5finit_5ff32_1251',['arm_cfft_radix4_init_f32',['../arm__math_8h.html#af336459f684f0b17bfae539ef1b1b78a',1,'arm_math.h']]],
  ['arm_5fcfft_5fradix4_5finit_5fq15_1252',['arm_cfft_radix4_init_q15',['../arm__math_8h.html#a0c2acfda3126c452e75b81669e8ad9ef',1,'arm_math.h']]],
  ['arm_5fcfft_5fradix4_5finit_5fq31_1253',['arm_cfft_radix4_init_q31',['../arm__math_8h.html#ad5caaafeec900c8ff72321c01bbd462c',1,'arm_math.h']]],
  ['arm_5fcfft_5fradix4_5finstance_5ff32_1254',['arm_cfft_radix4_instance_f32',['../structarm__cfft__radix4__instance__f32.html',1,'']]],
  ['arm_5fcfft_5fradix4_5finstance_5fq15_1255',['arm_cfft_radix4_instance_q15',['../structarm__cfft__radix4__instance__q15.html',1,'']]],
  ['arm_5fcfft_5fradix4_5finstance_5fq31_1256',['arm_cfft_radix4_instance_q31',['../structarm__cfft__radix4__instance__q31.html',1,'']]],
  ['arm_5fcfft_5fradix4_5fq15_1257',['arm_cfft_radix4_q15',['../arm__math_8h.html#a8d66cdac41b8bf6cefdb895456eee84a',1,'arm_math.h']]],
  ['arm_5fcfft_5fradix4_5fq31_1258',['arm_cfft_radix4_q31',['../arm__math_8h.html#afde3ee1f58cf393b45a9073174fff548',1,'arm_math.h']]],
  ['arm_5fcfft_5fsr_5ff32_5flen1024_1259',['arm_cfft_sR_f32_len1024',['../arm__const__structs_8h.html#a05abc294a9159abbd6ffb4f188fe18b1',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5ff32_5flen128_1260',['arm_cfft_sR_f32_len128',['../arm__const__structs_8h.html#ad283193397ba476465a330db9a955973',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5ff32_5flen16_1261',['arm_cfft_sR_f32_len16',['../arm__const__structs_8h.html#a27127e9d3deb59df12747233b1b9ea31',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5ff32_5flen2048_1262',['arm_cfft_sR_f32_len2048',['../arm__const__structs_8h.html#a8d2fad347dcadc47377e1226231b9f62',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5ff32_5flen256_1263',['arm_cfft_sR_f32_len256',['../arm__const__structs_8h.html#aeb2f0a0be605963264217cc10b7bd3b2',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5ff32_5flen32_1264',['arm_cfft_sR_f32_len32',['../arm__const__structs_8h.html#a5fed2b5e0cc4cb5b8675f14daf226a25',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5ff32_5flen4096_1265',['arm_cfft_sR_f32_len4096',['../arm__const__structs_8h.html#a01d2dbdb8193d43c2b7f003f9cb9a39d',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5ff32_5flen512_1266',['arm_cfft_sR_f32_len512',['../arm__const__structs_8h.html#a15f6e533f5cfeb014839303d8ed52e19',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5ff32_5flen64_1267',['arm_cfft_sR_f32_len64',['../arm__const__structs_8h.html#af94d90db836f662321946154c76b5b80',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq15_5flen1024_1268',['arm_cfft_sR_q15_len1024',['../arm__const__structs_8h.html#ad343fb2e4cba826f092f9d72c4adc831',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq15_5flen128_1269',['arm_cfft_sR_q15_len128',['../arm__const__structs_8h.html#a736a97efd37c6386dab8db730904f69b',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq15_5flen16_1270',['arm_cfft_sR_q15_len16',['../arm__const__structs_8h.html#a7ed661717c58b18f3e557daa72f2b91b',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq15_5flen2048_1271',['arm_cfft_sR_q15_len2048',['../arm__const__structs_8h.html#a92c94dc79c66ec66c95f793aedb964b9',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq15_5flen256_1272',['arm_cfft_sR_q15_len256',['../arm__const__structs_8h.html#ad80be0db1ea40c66b079404c48d2dcf4',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq15_5flen32_1273',['arm_cfft_sR_q15_len32',['../arm__const__structs_8h.html#a8d5426a822a6017235b5e10119606a90',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq15_5flen4096_1274',['arm_cfft_sR_q15_len4096',['../arm__const__structs_8h.html#ab57c118edaa3260f7f16686152845b18',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq15_5flen512_1275',['arm_cfft_sR_q15_len512',['../arm__const__structs_8h.html#a273b91ec86bb2bd8ac14e69252d487fb',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq15_5flen64_1276',['arm_cfft_sR_q15_len64',['../arm__const__structs_8h.html#a95c216e7dcfd59a8d40ef55ac223a749',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq31_5flen1024_1277',['arm_cfft_sR_q31_len1024',['../arm__const__structs_8h.html#ada9813a027999f3cff066c9f7b5df51b',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq31_5flen128_1278',['arm_cfft_sR_q31_len128',['../arm__const__structs_8h.html#a9a2fcdb54300f75ef1fafe02954e9a61',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq31_5flen16_1279',['arm_cfft_sR_q31_len16',['../arm__const__structs_8h.html#a1336431c4d2a88d32c42308cfe2defa1',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq31_5flen2048_1280',['arm_cfft_sR_q31_len2048',['../arm__const__structs_8h.html#a420622d75b277070784083ddd44b95fb',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq31_5flen256_1281',['arm_cfft_sR_q31_len256',['../arm__const__structs_8h.html#a3f2de67938bd228918e40f60f18dd6b5',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq31_5flen32_1282',['arm_cfft_sR_q31_len32',['../arm__const__structs_8h.html#a4c083c013ef17920cf8f28dc6f139a39',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq31_5flen4096_1283',['arm_cfft_sR_q31_len4096',['../arm__const__structs_8h.html#abfc9595f40a1c7aaba85e1328d824b1c',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq31_5flen512_1284',['arm_cfft_sR_q31_len512',['../arm__const__structs_8h.html#aa337272cf78aaf6075e7e19d0a097d6f',1,'arm_const_structs.h']]],
  ['arm_5fcfft_5fsr_5fq31_5flen64_1285',['arm_cfft_sR_q31_len64',['../arm__const__structs_8h.html#ad11668a5662334e0bc6a2811c9cb1047',1,'arm_const_structs.h']]],
  ['arm_5fcmplx_5fconj_5ff32_1286',['arm_cmplx_conj_f32',['../arm__math_8h.html#a3a102aead6460ad9fcb0626f6b226ffb',1,'arm_math.h']]],
  ['arm_5fcmplx_5fconj_5fq15_1287',['arm_cmplx_conj_q15',['../arm__math_8h.html#af47689ae07962acaecb8ddde556df4a4',1,'arm_math.h']]],
  ['arm_5fcmplx_5fconj_5fq31_1288',['arm_cmplx_conj_q31',['../arm__math_8h.html#afecc94879a383c5208ec3ef99485e4b5',1,'arm_math.h']]],
  ['arm_5fcmplx_5fdot_5fprod_5ff32_1289',['arm_cmplx_dot_prod_f32',['../arm__math_8h.html#adcfaf567a25eb641da4043eafb9bb076',1,'arm_math.h']]],
  ['arm_5fcmplx_5fdot_5fprod_5fq15_1290',['arm_cmplx_dot_prod_q15',['../arm__math_8h.html#a2b08b5e8001d2c15204639d00893fc70',1,'arm_math.h']]],
  ['arm_5fcmplx_5fdot_5fprod_5fq31_1291',['arm_cmplx_dot_prod_q31',['../arm__math_8h.html#a5b731a59db062a9ad84562ef68a6c8af',1,'arm_math.h']]],
  ['arm_5fcmplx_5fmag_5ff32_1292',['arm_cmplx_mag_f32',['../arm__math_8h.html#ae45024c497392cde2ae358a76d435213',1,'arm_math.h']]],
  ['arm_5fcmplx_5fmag_5fq15_1293',['arm_cmplx_mag_q15',['../arm__math_8h.html#a0a4a8f77a6a51d9b3f3b9d729f85b7a4',1,'arm_math.h']]],
  ['arm_5fcmplx_5fmag_5fq31_1294',['arm_cmplx_mag_q31',['../arm__math_8h.html#a14f82f9230e9d96d5b9774e2fefcb7be',1,'arm_math.h']]],
  ['arm_5fcmplx_5fmag_5fsquared_5ff32_1295',['arm_cmplx_mag_squared_f32',['../arm__math_8h.html#aa7faccc0d96b061d8b7d0d7d82045074',1,'arm_math.h']]],
  ['arm_5fcmplx_5fmag_5fsquared_5fq15_1296',['arm_cmplx_mag_squared_q15',['../arm__math_8h.html#a45537f576102d960d467eb722b8431f2',1,'arm_math.h']]],
  ['arm_5fcmplx_5fmag_5fsquared_5fq31_1297',['arm_cmplx_mag_squared_q31',['../arm__math_8h.html#a384b0538101e8c03fa4fa14271e63b04',1,'arm_math.h']]],
  ['arm_5fcmplx_5fmult_5fcmplx_5ff32_1298',['arm_cmplx_mult_cmplx_f32',['../arm__math_8h.html#a14b47080054a1ba1250a86805be1ff6b',1,'arm_math.h']]],
  ['arm_5fcmplx_5fmult_5fcmplx_5fq15_1299',['arm_cmplx_mult_cmplx_q15',['../arm__math_8h.html#a67e96abfc9c3e30efb70a2ec9d0fe7e8',1,'arm_math.h']]],
  ['arm_5fcmplx_5fmult_5fcmplx_5fq31_1300',['arm_cmplx_mult_cmplx_q31',['../arm__math_8h.html#a1829e50993a90742de225a0ce4213838',1,'arm_math.h']]],
  ['arm_5fcmplx_5fmult_5freal_5ff32_1301',['arm_cmplx_mult_real_f32',['../arm__math_8h.html#a9c18616f56cb4d3c0889ce0b339221ca',1,'arm_math.h']]],
  ['arm_5fcmplx_5fmult_5freal_5fq15_1302',['arm_cmplx_mult_real_q15',['../arm__math_8h.html#a3bd8889dcb45980e1d3e53344df54e85',1,'arm_math.h']]],
  ['arm_5fcmplx_5fmult_5freal_5fq31_1303',['arm_cmplx_mult_real_q31',['../arm__math_8h.html#a715e4bb8e945b8ca51ec5237611697ce',1,'arm_math.h']]],
  ['arm_5fcommon_5ftables_2eh_1304',['arm_common_tables.h',['../arm__common__tables_8h.html',1,'']]],
  ['arm_5fconst_5fstructs_2eh_1305',['arm_const_structs.h',['../arm__const__structs_8h.html',1,'']]],
  ['arm_5fconv_5ff32_1306',['arm_conv_f32',['../arm__math_8h.html#a3f860dc98c6fc4cafc421e4a2aed3c89',1,'arm_math.h']]],
  ['arm_5fconv_5ffast_5fopt_5fq15_1307',['arm_conv_fast_opt_q15',['../arm__math_8h.html#af16f490d245391ec18a42adc73d6d749',1,'arm_math.h']]],
  ['arm_5fconv_5ffast_5fq15_1308',['arm_conv_fast_q15',['../arm__math_8h.html#ad75ca978ce906e04abdf86a8d76306d4',1,'arm_math.h']]],
  ['arm_5fconv_5ffast_5fq31_1309',['arm_conv_fast_q31',['../arm__math_8h.html#a51112dcdf9b3624eb05182cdc4da9ec0',1,'arm_math.h']]],
  ['arm_5fconv_5fopt_5fq15_1310',['arm_conv_opt_q15',['../arm__math_8h.html#ac77dbcaef5c754cac27eab96c4753a3c',1,'arm_math.h']]],
  ['arm_5fconv_5fopt_5fq7_1311',['arm_conv_opt_q7',['../arm__math_8h.html#a4c7cf073e89d6d57cc4e711f078c3f68',1,'arm_math.h']]],
  ['arm_5fconv_5fpartial_5ff32_1312',['arm_conv_partial_f32',['../arm__math_8h.html#a16d10f32072cd79fc5fb6e785df45f5e',1,'arm_math.h']]],
  ['arm_5fconv_5fpartial_5ffast_5fopt_5fq15_1313',['arm_conv_partial_fast_opt_q15',['../arm__math_8h.html#a3de9c4ddcc7886de25b70d875099a8d9',1,'arm_math.h']]],
  ['arm_5fconv_5fpartial_5ffast_5fq15_1314',['arm_conv_partial_fast_q15',['../arm__math_8h.html#a1e4d43385cb62262a78c6752fe1fafb2',1,'arm_math.h']]],
  ['arm_5fconv_5fpartial_5ffast_5fq31_1315',['arm_conv_partial_fast_q31',['../arm__math_8h.html#a10c5294cda8c4985386f4e3944be7650',1,'arm_math.h']]],
  ['arm_5fconv_5fpartial_5fopt_5fq15_1316',['arm_conv_partial_opt_q15',['../arm__math_8h.html#a834b23b4ade8682beeb55778399101f8',1,'arm_math.h']]],
  ['arm_5fconv_5fpartial_5fopt_5fq7_1317',['arm_conv_partial_opt_q7',['../arm__math_8h.html#a3707e16af1435b215840006a7ab0c98f',1,'arm_math.h']]],
  ['arm_5fconv_5fpartial_5fq15_1318',['arm_conv_partial_q15',['../arm__math_8h.html#a209a2a913a0c5e5679c5988da8f46b03',1,'arm_math.h']]],
  ['arm_5fconv_5fpartial_5fq31_1319',['arm_conv_partial_q31',['../arm__math_8h.html#a78e73a5f02d103168a09821fb461e77a',1,'arm_math.h']]],
  ['arm_5fconv_5fpartial_5fq7_1320',['arm_conv_partial_q7',['../arm__math_8h.html#a8567259fe18396dd972242c41741ebf4',1,'arm_math.h']]],
  ['arm_5fconv_5fq15_1321',['arm_conv_q15',['../arm__math_8h.html#accd6a89b0ff7a94df64610598e6e6893',1,'arm_math.h']]],
  ['arm_5fconv_5fq31_1322',['arm_conv_q31',['../arm__math_8h.html#a946b58da734f1e4e78c91fcaab4b12b6',1,'arm_math.h']]],
  ['arm_5fconv_5fq7_1323',['arm_conv_q7',['../arm__math_8h.html#ae2070cb792a167e78dbad8d06b97cdab',1,'arm_math.h']]],
  ['arm_5fcopy_5ff32_1324',['arm_copy_f32',['../arm__math_8h.html#add1f737e677e0e6ca31767c7001417b3',1,'arm_math.h']]],
  ['arm_5fcopy_5fq15_1325',['arm_copy_q15',['../arm__math_8h.html#a872ca4cfc18c680b8991ccd569a5fda0',1,'arm_math.h']]],
  ['arm_5fcopy_5fq31_1326',['arm_copy_q31',['../arm__math_8h.html#addf70be7e3f87e535c324862b501f3f9',1,'arm_math.h']]],
  ['arm_5fcopy_5fq7_1327',['arm_copy_q7',['../arm__math_8h.html#a467579beda492aa92797529d794c88fb',1,'arm_math.h']]],
  ['arm_5fcorrelate_5ff32_1328',['arm_correlate_f32',['../arm__math_8h.html#a22021e4222773f01e9960358a531cfb8',1,'arm_math.h']]],
  ['arm_5fcorrelate_5ffast_5fopt_5fq15_1329',['arm_correlate_fast_opt_q15',['../arm__math_8h.html#a40a0236b17220e8e22a22b5bc1c53c6b',1,'arm_math.h']]],
  ['arm_5fcorrelate_5ffast_5fq15_1330',['arm_correlate_fast_q15',['../arm__math_8h.html#ac8de3da44f58e86c2c86156276ca154f',1,'arm_math.h']]],
  ['arm_5fcorrelate_5ffast_5fq31_1331',['arm_correlate_fast_q31',['../arm__math_8h.html#abecd3d7b077dbbef43f93e9e037815ed',1,'arm_math.h']]],
  ['arm_5fcorrelate_5fopt_5fq15_1332',['arm_correlate_opt_q15',['../arm__math_8h.html#ad71c0ec70ec69edbc48563d9a5f68451',1,'arm_math.h']]],
  ['arm_5fcorrelate_5fopt_5fq7_1333',['arm_correlate_opt_q7',['../arm__math_8h.html#a746e8857cafe33ec5d6780729c18c311',1,'arm_math.h']]],
  ['arm_5fcorrelate_5fq15_1334',['arm_correlate_q15',['../arm__math_8h.html#a5ec96b8e420d68b0e626df0812274d46',1,'arm_math.h']]],
  ['arm_5fcorrelate_5fq31_1335',['arm_correlate_q31',['../arm__math_8h.html#a1367dc6c80476406c951e68d7fac4e8c',1,'arm_math.h']]],
  ['arm_5fcorrelate_5fq7_1336',['arm_correlate_q7',['../arm__math_8h.html#a284ddcc49e4ac532d52a70d0383c5992',1,'arm_math.h']]],
  ['arm_5fcos_5ff32_1337',['arm_cos_f32',['../arm__math_8h.html#ace15287f9c64b9b4084d1c797d4c49d8',1,'arm_math.h']]],
  ['arm_5fcos_5fq15_1338',['arm_cos_q15',['../arm__math_8h.html#adfd60c24def501638c0d5db20f4c869b',1,'arm_math.h']]],
  ['arm_5fcos_5fq31_1339',['arm_cos_q31',['../arm__math_8h.html#ad80f121949ef885a77d83ab36e002567',1,'arm_math.h']]],
  ['arm_5fdct4_5ff32_1340',['arm_dct4_f32',['../arm__math_8h.html#afd538d68886848bc090ec2b0d364cc81',1,'arm_math.h']]],
  ['arm_5fdct4_5finit_5ff32_1341',['arm_dct4_init_f32',['../arm__math_8h.html#ab094ad3bc6fa1b84e8b12a24e1850a06',1,'arm_math.h']]],
  ['arm_5fdct4_5finit_5fq15_1342',['arm_dct4_init_q15',['../arm__math_8h.html#a966fd1b66a80873964533703ab5dc054',1,'arm_math.h']]],
  ['arm_5fdct4_5finit_5fq31_1343',['arm_dct4_init_q31',['../arm__math_8h.html#a631bb59c7c97c814ff7147ecba6a716a',1,'arm_math.h']]],
  ['arm_5fdct4_5finstance_5ff32_1344',['arm_dct4_instance_f32',['../structarm__dct4__instance__f32.html',1,'']]],
  ['arm_5fdct4_5finstance_5fq15_1345',['arm_dct4_instance_q15',['../structarm__dct4__instance__q15.html',1,'']]],
  ['arm_5fdct4_5finstance_5fq31_1346',['arm_dct4_instance_q31',['../structarm__dct4__instance__q31.html',1,'']]],
  ['arm_5fdct4_5fq15_1347',['arm_dct4_q15',['../arm__math_8h.html#a114cb9635059f678df291fcc887aaf2b',1,'arm_math.h']]],
  ['arm_5fdct4_5fq31_1348',['arm_dct4_q31',['../arm__math_8h.html#ad04d0baab6ed081d8e8afe02538eb80b',1,'arm_math.h']]],
  ['arm_5fdot_5fprod_5ff32_1349',['arm_dot_prod_f32',['../arm__math_8h.html#a55418d4362f6ba84c327f9b4f089a8c3',1,'arm_math.h']]],
  ['arm_5fdot_5fprod_5fq15_1350',['arm_dot_prod_q15',['../arm__math_8h.html#a436d5bed28a4b73b24acbde436a3044b',1,'arm_math.h']]],
  ['arm_5fdot_5fprod_5fq31_1351',['arm_dot_prod_q31',['../arm__math_8h.html#ab15d8fa060fc85b4d948d091b7deaa11',1,'arm_math.h']]],
  ['arm_5fdot_5fprod_5fq7_1352',['arm_dot_prod_q7',['../arm__math_8h.html#a9c3293a50ac7ec8ba928bf8e3aaea6c1',1,'arm_math.h']]],
  ['arm_5ffill_5ff32_1353',['arm_fill_f32',['../arm__math_8h.html#a2248e8d3901b4afb7827163132baad94',1,'arm_math.h']]],
  ['arm_5ffill_5fq15_1354',['arm_fill_q15',['../arm__math_8h.html#a76b21c32a3783a2b3334d930a646e5d8',1,'arm_math.h']]],
  ['arm_5ffill_5fq31_1355',['arm_fill_q31',['../arm__math_8h.html#a69cc781cf337bd0a31bb85c772a35f7f',1,'arm_math.h']]],
  ['arm_5ffill_5fq7_1356',['arm_fill_q7',['../arm__math_8h.html#a0465cf326ada039ed792f94b033d9ec5',1,'arm_math.h']]],
  ['arm_5ffir_5fdecimate_5ff32_1357',['arm_fir_decimate_f32',['../arm__math_8h.html#a25aa3d58a90bf91b6a82272a0bc518f7',1,'arm_math.h']]],
  ['arm_5ffir_5fdecimate_5ffast_5fq15_1358',['arm_fir_decimate_fast_q15',['../arm__math_8h.html#a3f434c9a5d3b4e68061feac0714ea2ac',1,'arm_math.h']]],
  ['arm_5ffir_5fdecimate_5ffast_5fq31_1359',['arm_fir_decimate_fast_q31',['../arm__math_8h.html#a3c18cc3d0548a410c577f1bead9582b7',1,'arm_math.h']]],
  ['arm_5ffir_5fdecimate_5finit_5ff32_1360',['arm_fir_decimate_init_f32',['../arm__math_8h.html#aaa2524b08220fd6c3f753e692ffc7d3b',1,'arm_math.h']]],
  ['arm_5ffir_5fdecimate_5finit_5fq15_1361',['arm_fir_decimate_init_q15',['../arm__math_8h.html#ada660e54b93d5d32178c6f5e1c6f368d',1,'arm_math.h']]],
  ['arm_5ffir_5fdecimate_5finit_5fq31_1362',['arm_fir_decimate_init_q31',['../arm__math_8h.html#a9ed47c4e0f58affa935d84e0508a7f39',1,'arm_math.h']]],
  ['arm_5ffir_5fdecimate_5finstance_5ff32_1363',['arm_fir_decimate_instance_f32',['../structarm__fir__decimate__instance__f32.html',1,'']]],
  ['arm_5ffir_5fdecimate_5finstance_5fq15_1364',['arm_fir_decimate_instance_q15',['../structarm__fir__decimate__instance__q15.html',1,'']]],
  ['arm_5ffir_5fdecimate_5finstance_5fq31_1365',['arm_fir_decimate_instance_q31',['../structarm__fir__decimate__instance__q31.html',1,'']]],
  ['arm_5ffir_5fdecimate_5fq15_1366',['arm_fir_decimate_q15',['../arm__math_8h.html#ab8bef6d0f6a26fdbfce9485727713ce5',1,'arm_math.h']]],
  ['arm_5ffir_5fdecimate_5fq31_1367',['arm_fir_decimate_q31',['../arm__math_8h.html#aef8e86add28f15fdc5ecc484e9dd7a4e',1,'arm_math.h']]],
  ['arm_5ffir_5ff32_1368',['arm_fir_f32',['../arm__math_8h.html#ae8fb334ea67eb6ecbd31824ddc14cd6a',1,'arm_math.h']]],
  ['arm_5ffir_5ffast_5fq15_1369',['arm_fir_fast_q15',['../arm__math_8h.html#ac7d35e9472e49ccd88800f37f3476bd3',1,'arm_math.h']]],
  ['arm_5ffir_5ffast_5fq31_1370',['arm_fir_fast_q31',['../arm__math_8h.html#a55aa292e057b43c376428ea1d9a938cc',1,'arm_math.h']]],
  ['arm_5ffir_5finit_5ff32_1371',['arm_fir_init_f32',['../arm__math_8h.html#a98d13def6427e29522829f945d0967db',1,'arm_math.h']]],
  ['arm_5ffir_5finit_5fq15_1372',['arm_fir_init_q15',['../arm__math_8h.html#ae2a50f692f41ba57e44ed0719b1368bd',1,'arm_math.h']]],
  ['arm_5ffir_5finit_5fq31_1373',['arm_fir_init_q31',['../arm__math_8h.html#ac00d53af87684cbbe135767b55e748a5',1,'arm_math.h']]],
  ['arm_5ffir_5finit_5fq7_1374',['arm_fir_init_q7',['../arm__math_8h.html#a88e48688224d42dc173dbcec702f0c1d',1,'arm_math.h']]],
  ['arm_5ffir_5finstance_5ff32_1375',['arm_fir_instance_f32',['../structarm__fir__instance__f32.html',1,'']]],
  ['arm_5ffir_5finstance_5fq15_1376',['arm_fir_instance_q15',['../structarm__fir__instance__q15.html',1,'']]],
  ['arm_5ffir_5finstance_5fq31_1377',['arm_fir_instance_q31',['../structarm__fir__instance__q31.html',1,'']]],
  ['arm_5ffir_5finstance_5fq7_1378',['arm_fir_instance_q7',['../structarm__fir__instance__q7.html',1,'']]],
  ['arm_5ffir_5finterpolate_5ff32_1379',['arm_fir_interpolate_f32',['../arm__math_8h.html#a9cae104c5cf60b4e7671c82264a8c12e',1,'arm_math.h']]],
  ['arm_5ffir_5finterpolate_5finit_5ff32_1380',['arm_fir_interpolate_init_f32',['../arm__math_8h.html#a0f857457a815946f7e4dca989ebf6ff6',1,'arm_math.h']]],
  ['arm_5ffir_5finterpolate_5finit_5fq15_1381',['arm_fir_interpolate_init_q15',['../arm__math_8h.html#a18e8c4a74ff1d0f88876cc63f675288f',1,'arm_math.h']]],
  ['arm_5ffir_5finterpolate_5finit_5fq31_1382',['arm_fir_interpolate_init_q31',['../arm__math_8h.html#a9d0ba38ce9f12a850dd242731d307476',1,'arm_math.h']]],
  ['arm_5ffir_5finterpolate_5finstance_5ff32_1383',['arm_fir_interpolate_instance_f32',['../structarm__fir__interpolate__instance__f32.html',1,'']]],
  ['arm_5ffir_5finterpolate_5finstance_5fq15_1384',['arm_fir_interpolate_instance_q15',['../structarm__fir__interpolate__instance__q15.html',1,'']]],
  ['arm_5ffir_5finterpolate_5finstance_5fq31_1385',['arm_fir_interpolate_instance_q31',['../structarm__fir__interpolate__instance__q31.html',1,'']]],
  ['arm_5ffir_5finterpolate_5fq15_1386',['arm_fir_interpolate_q15',['../arm__math_8h.html#a7962b5f9636e54899f75d0c5936800b5',1,'arm_math.h']]],
  ['arm_5ffir_5finterpolate_5fq31_1387',['arm_fir_interpolate_q31',['../arm__math_8h.html#aac9c0f01ed91c53f7083995d7411f5ee',1,'arm_math.h']]],
  ['arm_5ffir_5flattice_5ff32_1388',['arm_fir_lattice_f32',['../arm__math_8h.html#ae63a45a63a11a65f2eae8b8b1fe370a8',1,'arm_math.h']]],
  ['arm_5ffir_5flattice_5finit_5ff32_1389',['arm_fir_lattice_init_f32',['../arm__math_8h.html#a86199a1590af2b8941c6532ee9d03229',1,'arm_math.h']]],
  ['arm_5ffir_5flattice_5finit_5fq15_1390',['arm_fir_lattice_init_q15',['../arm__math_8h.html#a1b22f30ce1cc19bf5a5d7c9fca154d72',1,'arm_math.h']]],
  ['arm_5ffir_5flattice_5finit_5fq31_1391',['arm_fir_lattice_init_q31',['../arm__math_8h.html#ac05a17a0188bb851b58d19e572870a54',1,'arm_math.h']]],
  ['arm_5ffir_5flattice_5finstance_5ff32_1392',['arm_fir_lattice_instance_f32',['../structarm__fir__lattice__instance__f32.html',1,'']]],
  ['arm_5ffir_5flattice_5finstance_5fq15_1393',['arm_fir_lattice_instance_q15',['../structarm__fir__lattice__instance__q15.html',1,'']]],
  ['arm_5ffir_5flattice_5finstance_5fq31_1394',['arm_fir_lattice_instance_q31',['../structarm__fir__lattice__instance__q31.html',1,'']]],
  ['arm_5ffir_5flattice_5fq15_1395',['arm_fir_lattice_q15',['../arm__math_8h.html#abb0ab07fd313b4d863070c3ddca51542',1,'arm_math.h']]],
  ['arm_5ffir_5flattice_5fq31_1396',['arm_fir_lattice_q31',['../arm__math_8h.html#a2e36fd210e4a1a5dd333ce80dd6d9a88',1,'arm_math.h']]],
  ['arm_5ffir_5fq15_1397',['arm_fir_q15',['../arm__math_8h.html#a262d173058d6f80fdf60404ba262a8f5',1,'arm_math.h']]],
  ['arm_5ffir_5fq31_1398',['arm_fir_q31',['../arm__math_8h.html#aadd938c68ab08967cbb5fc696f384bb5',1,'arm_math.h']]],
  ['arm_5ffir_5fq7_1399',['arm_fir_q7',['../arm__math_8h.html#a31c91a0bf0962327ef8f626fae68ea32',1,'arm_math.h']]],
  ['arm_5ffir_5fsparse_5ff32_1400',['arm_fir_sparse_f32',['../arm__math_8h.html#a23a9284de5ee39406713b91d18ac8838',1,'arm_math.h']]],
  ['arm_5ffir_5fsparse_5finit_5ff32_1401',['arm_fir_sparse_init_f32',['../arm__math_8h.html#a86378a08a9d9e1e0e5de77843b34d396',1,'arm_math.h']]],
  ['arm_5ffir_5fsparse_5finit_5fq15_1402',['arm_fir_sparse_init_q15',['../arm__math_8h.html#a5eaa80bf72bcccef5a2c5fc6648d1baa',1,'arm_math.h']]],
  ['arm_5ffir_5fsparse_5finit_5fq31_1403',['arm_fir_sparse_init_q31',['../arm__math_8h.html#a9a0bb2134bc85d3e55c6be6d946ee634',1,'arm_math.h']]],
  ['arm_5ffir_5fsparse_5finit_5fq7_1404',['arm_fir_sparse_init_q7',['../arm__math_8h.html#a98f5c1a097d4572ce4ff3b0c58ebcdbd',1,'arm_math.h']]],
  ['arm_5ffir_5fsparse_5finstance_5ff32_1405',['arm_fir_sparse_instance_f32',['../structarm__fir__sparse__instance__f32.html',1,'']]],
  ['arm_5ffir_5fsparse_5finstance_5fq15_1406',['arm_fir_sparse_instance_q15',['../structarm__fir__sparse__instance__q15.html',1,'']]],
  ['arm_5ffir_5fsparse_5finstance_5fq31_1407',['arm_fir_sparse_instance_q31',['../structarm__fir__sparse__instance__q31.html',1,'']]],
  ['arm_5ffir_5fsparse_5finstance_5fq7_1408',['arm_fir_sparse_instance_q7',['../structarm__fir__sparse__instance__q7.html',1,'']]],
  ['arm_5ffir_5fsparse_5fq15_1409',['arm_fir_sparse_q15',['../arm__math_8h.html#a2bffda2e156e72427e19276cd9c3d3cc',1,'arm_math.h']]],
  ['arm_5ffir_5fsparse_5fq31_1410',['arm_fir_sparse_q31',['../arm__math_8h.html#a03e9c2f0f35ad67d20bac66be9f920ec',1,'arm_math.h']]],
  ['arm_5ffir_5fsparse_5fq7_1411',['arm_fir_sparse_q7',['../arm__math_8h.html#ae86c145efc2d9ec32dc6d8c1ad2ccb3c',1,'arm_math.h']]],
  ['arm_5ffloat_5fto_5fq15_1412',['arm_float_to_q15',['../arm__math_8h.html#a215456e35a18db86882e1d3f0d24e1f2',1,'arm_math.h']]],
  ['arm_5ffloat_5fto_5fq31_1413',['arm_float_to_q31',['../arm__math_8h.html#a177704107f94564e9abe4daaa36f4554',1,'arm_math.h']]],
  ['arm_5ffloat_5fto_5fq7_1414',['arm_float_to_q7',['../arm__math_8h.html#a44a393818cdee8dce80f2d66add25411',1,'arm_math.h']]],
  ['arm_5fiir_5flattice_5ff32_1415',['arm_iir_lattice_f32',['../arm__math_8h.html#a56164a0fe48619b8ceec160347bdd2ff',1,'arm_math.h']]],
  ['arm_5fiir_5flattice_5finit_5ff32_1416',['arm_iir_lattice_init_f32',['../arm__math_8h.html#aed3b0230bb77439dc902daa625985e04',1,'arm_math.h']]],
  ['arm_5fiir_5flattice_5finit_5fq15_1417',['arm_iir_lattice_init_q15',['../arm__math_8h.html#a1f4bc2dd3d5641e96815d3a5aad58998',1,'arm_math.h']]],
  ['arm_5fiir_5flattice_5finit_5fq31_1418',['arm_iir_lattice_init_q31',['../arm__math_8h.html#ab686c14175581797d9c3ad7bf1d5cc1e',1,'arm_math.h']]],
  ['arm_5fiir_5flattice_5finstance_5ff32_1419',['arm_iir_lattice_instance_f32',['../structarm__iir__lattice__instance__f32.html',1,'']]],
  ['arm_5fiir_5flattice_5finstance_5fq15_1420',['arm_iir_lattice_instance_q15',['../structarm__iir__lattice__instance__q15.html',1,'']]],
  ['arm_5fiir_5flattice_5finstance_5fq31_1421',['arm_iir_lattice_instance_q31',['../structarm__iir__lattice__instance__q31.html',1,'']]],
  ['arm_5fiir_5flattice_5fq15_1422',['arm_iir_lattice_q15',['../arm__math_8h.html#aeb9e9599a288832ed123183eaa8b294a',1,'arm_math.h']]],
  ['arm_5fiir_5flattice_5fq31_1423',['arm_iir_lattice_q31',['../arm__math_8h.html#a123b26fa9156cd8d3622dd85931741ed',1,'arm_math.h']]],
  ['arm_5flinear_5finterp_5finstance_5ff32_1424',['arm_linear_interp_instance_f32',['../structarm__linear__interp__instance__f32.html',1,'']]],
  ['arm_5flms_5ff32_1425',['arm_lms_f32',['../arm__math_8h.html#ae266d009e682180421601627c79a3843',1,'arm_math.h']]],
  ['arm_5flms_5finit_5ff32_1426',['arm_lms_init_f32',['../arm__math_8h.html#a9fc7adca0966ff2cec1746fca8364cee',1,'arm_math.h']]],
  ['arm_5flms_5finit_5fq15_1427',['arm_lms_init_q15',['../arm__math_8h.html#a9544cc26f18cd4465cfbed371be822b3',1,'arm_math.h']]],
  ['arm_5flms_5finit_5fq31_1428',['arm_lms_init_q31',['../arm__math_8h.html#a8d4bc251169f4b102355097a9f7530d6',1,'arm_math.h']]],
  ['arm_5flms_5finstance_5ff32_1429',['arm_lms_instance_f32',['../structarm__lms__instance__f32.html',1,'']]],
  ['arm_5flms_5finstance_5fq15_1430',['arm_lms_instance_q15',['../structarm__lms__instance__q15.html',1,'']]],
  ['arm_5flms_5finstance_5fq31_1431',['arm_lms_instance_q31',['../structarm__lms__instance__q31.html',1,'']]],
  ['arm_5flms_5fnorm_5ff32_1432',['arm_lms_norm_f32',['../arm__math_8h.html#a2418c929087c6eba719758eaae3f3300',1,'arm_math.h']]],
  ['arm_5flms_5fnorm_5finit_5ff32_1433',['arm_lms_norm_init_f32',['../arm__math_8h.html#ac7ccbaea863882056eee815456464670',1,'arm_math.h']]],
  ['arm_5flms_5fnorm_5finit_5fq15_1434',['arm_lms_norm_init_q15',['../arm__math_8h.html#a213ab1ee2e154cc2fa30d667b1994b89',1,'arm_math.h']]],
  ['arm_5flms_5fnorm_5finit_5fq31_1435',['arm_lms_norm_init_q31',['../arm__math_8h.html#a1d9659dbbea4c89a7a9d14d5fc0dd490',1,'arm_math.h']]],
  ['arm_5flms_5fnorm_5finstance_5ff32_1436',['arm_lms_norm_instance_f32',['../structarm__lms__norm__instance__f32.html',1,'']]],
  ['arm_5flms_5fnorm_5finstance_5fq15_1437',['arm_lms_norm_instance_q15',['../structarm__lms__norm__instance__q15.html',1,'']]],
  ['arm_5flms_5fnorm_5finstance_5fq31_1438',['arm_lms_norm_instance_q31',['../structarm__lms__norm__instance__q31.html',1,'']]],
  ['arm_5flms_5fnorm_5fq15_1439',['arm_lms_norm_q15',['../arm__math_8h.html#ad47486a399dedb0bc85a5990ec5cf981',1,'arm_math.h']]],
  ['arm_5flms_5fnorm_5fq31_1440',['arm_lms_norm_q31',['../arm__math_8h.html#a7128775e99817c183a7d7ad34e8b6e05',1,'arm_math.h']]],
  ['arm_5flms_5fq15_1441',['arm_lms_q15',['../arm__math_8h.html#acde16c17eb75979f81b34e2e2a58c7ac',1,'arm_math.h']]],
  ['arm_5flms_5fq31_1442',['arm_lms_q31',['../arm__math_8h.html#a6a0abfe6041253a6f91c63b383a64257',1,'arm_math.h']]],
  ['arm_5fmat_5fadd_5ff32_1443',['arm_mat_add_f32',['../arm__math_8h.html#a04bbf64a5f9c9e57dd1efb26a768aba1',1,'arm_math.h']]],
  ['arm_5fmat_5fadd_5fq15_1444',['arm_mat_add_q15',['../arm__math_8h.html#a147e90b7c12a162735ab8824127a33ee',1,'arm_math.h']]],
  ['arm_5fmat_5fadd_5fq31_1445',['arm_mat_add_q31',['../arm__math_8h.html#a7d9d7d81a0832a17b831aad1e4a5dc16',1,'arm_math.h']]],
  ['arm_5fmat_5fcmplx_5fmult_5ff32_1446',['arm_mat_cmplx_mult_f32',['../arm__math_8h.html#a1adb839ac84445b8c2f04efa43faef35',1,'arm_math.h']]],
  ['arm_5fmat_5fcmplx_5fmult_5fq15_1447',['arm_mat_cmplx_mult_q15',['../arm__math_8h.html#a63066615e7d6f6a44f4358725092419e',1,'arm_math.h']]],
  ['arm_5fmat_5fcmplx_5fmult_5fq31_1448',['arm_mat_cmplx_mult_q31',['../arm__math_8h.html#aaf3c0b171ca8412c77bab9fa90804737',1,'arm_math.h']]],
  ['arm_5fmat_5finit_5ff32_1449',['arm_mat_init_f32',['../arm__math_8h.html#a11e3dc41592a6401c13182fef9416a27',1,'arm_math.h']]],
  ['arm_5fmat_5finit_5fq15_1450',['arm_mat_init_q15',['../arm__math_8h.html#a31a7c2b991803d49719393eb2d53dc26',1,'arm_math.h']]],
  ['arm_5fmat_5finit_5fq31_1451',['arm_mat_init_q31',['../arm__math_8h.html#a48a5e5d37e1f062cc57fcfaf683343cc',1,'arm_math.h']]],
  ['arm_5fmat_5finverse_5ff32_1452',['arm_mat_inverse_f32',['../arm__math_8h.html#ab1283b23c96da04362a0efcdc7f23901',1,'arm_math.h']]],
  ['arm_5fmat_5finverse_5ff64_1453',['arm_mat_inverse_f64',['../arm__math_8h.html#a3dd167a2b71330f9f7b606374e9ec063',1,'arm_math.h']]],
  ['arm_5fmat_5fmult_5ff32_1454',['arm_mat_mult_f32',['../arm__math_8h.html#a917bf0270310c1d3f0eda1fc7c0026a0',1,'arm_math.h']]],
  ['arm_5fmat_5fmult_5ffast_5fq15_1455',['arm_mat_mult_fast_q15',['../arm__math_8h.html#a08f37d93a5bfef0c5000dc5e0a411f93',1,'arm_math.h']]],
  ['arm_5fmat_5fmult_5ffast_5fq31_1456',['arm_mat_mult_fast_q31',['../arm__math_8h.html#a2785e8c1b785348b0c439b56aaf585a3',1,'arm_math.h']]],
  ['arm_5fmat_5fmult_5fq15_1457',['arm_mat_mult_q15',['../arm__math_8h.html#a7521d59196189bb6dde26e8cdfb66e21',1,'arm_math.h']]],
  ['arm_5fmat_5fmult_5fq31_1458',['arm_mat_mult_q31',['../arm__math_8h.html#a2ec612a8c2c4916477fb9bc1ab548a6e',1,'arm_math.h']]],
  ['arm_5fmat_5fscale_5ff32_1459',['arm_mat_scale_f32',['../arm__math_8h.html#a9cb4e385b18c9a0b9cbc940c1067ca12',1,'arm_math.h']]],
  ['arm_5fmat_5fscale_5fq15_1460',['arm_mat_scale_q15',['../arm__math_8h.html#a7521769e2cf1c3d9c4656138cd2ae2ca',1,'arm_math.h']]],
  ['arm_5fmat_5fscale_5fq31_1461',['arm_mat_scale_q31',['../arm__math_8h.html#a609743821ee81fa8c34c4bcdc1ed9744',1,'arm_math.h']]],
  ['arm_5fmat_5fsub_5ff32_1462',['arm_mat_sub_f32',['../arm__math_8h.html#ac8b72fb70246ccfee3b372002345732c',1,'arm_math.h']]],
  ['arm_5fmat_5fsub_5fq15_1463',['arm_mat_sub_q15',['../arm__math_8h.html#af647776a425b7f9dd0aca3e11d81f02f',1,'arm_math.h']]],
  ['arm_5fmat_5fsub_5fq31_1464',['arm_mat_sub_q31',['../arm__math_8h.html#a39f42e0e3b7f115fbb909d6ff4e1329d',1,'arm_math.h']]],
  ['arm_5fmat_5ftrans_5ff32_1465',['arm_mat_trans_f32',['../arm__math_8h.html#ad7dd9f108429da13d3864696ceeec789',1,'arm_math.h']]],
  ['arm_5fmat_5ftrans_5fq15_1466',['arm_mat_trans_q15',['../arm__math_8h.html#a4f4f821cc695fd0ef9061d702e08050a',1,'arm_math.h']]],
  ['arm_5fmat_5ftrans_5fq31_1467',['arm_mat_trans_q31',['../arm__math_8h.html#a30a4d49489ac67ff98a46b9f58f73bf1',1,'arm_math.h']]],
  ['arm_5fmath_2eh_1468',['arm_math.h',['../arm__math_8h.html',1,'']]],
  ['arm_5fmath_5fargument_5ferror_1469',['ARM_MATH_ARGUMENT_ERROR',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a74897e18d4b8f62b12a7d8a01dd2bb35',1,'arm_math.h']]],
  ['arm_5fmath_5flength_5ferror_1470',['ARM_MATH_LENGTH_ERROR',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a9ae74d7f8a53aec0512ae8f0a421e0e1',1,'arm_math.h']]],
  ['arm_5fmath_5fnaninf_1471',['ARM_MATH_NANINF',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6ac55996aaf19245238a8f57a91aeaefcc',1,'arm_math.h']]],
  ['arm_5fmath_5fsingular_1472',['ARM_MATH_SINGULAR',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a91509ea9c819dbd592ac13a6b05382dc',1,'arm_math.h']]],
  ['arm_5fmath_5fsize_5fmismatch_1473',['ARM_MATH_SIZE_MISMATCH',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a7071b92f1f6bc3c5c312a237ea91105b',1,'arm_math.h']]],
  ['arm_5fmath_5fsuccess_1474',['ARM_MATH_SUCCESS',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a9f8b2a10bd827fb4600e77d455902eb0',1,'arm_math.h']]],
  ['arm_5fmath_5ftest_5ffailure_1475',['ARM_MATH_TEST_FAILURE',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6a09457f2be656b35015fd6d36202fa376',1,'arm_math.h']]],
  ['arm_5fmatrix_5finstance_5ff32_1476',['arm_matrix_instance_f32',['../structarm__matrix__instance__f32.html',1,'']]],
  ['arm_5fmatrix_5finstance_5ff64_1477',['arm_matrix_instance_f64',['../structarm__matrix__instance__f64.html',1,'']]],
  ['arm_5fmatrix_5finstance_5fq15_1478',['arm_matrix_instance_q15',['../structarm__matrix__instance__q15.html',1,'']]],
  ['arm_5fmatrix_5finstance_5fq31_1479',['arm_matrix_instance_q31',['../structarm__matrix__instance__q31.html',1,'']]],
  ['arm_5fmax_5ff32_1480',['arm_max_f32',['../arm__math_8h.html#a5b89d1b04575aeec494f678695fb87d8',1,'arm_math.h']]],
  ['arm_5fmax_5fq15_1481',['arm_max_q15',['../arm__math_8h.html#ac132856c68f4bf2a056eaad5921c7880',1,'arm_math.h']]],
  ['arm_5fmax_5fq31_1482',['arm_max_q31',['../arm__math_8h.html#aff7cbd4e955382def06724cc4cc85795',1,'arm_math.h']]],
  ['arm_5fmax_5fq7_1483',['arm_max_q7',['../arm__math_8h.html#a6afd64d381b5c232de59163ebfe71e35',1,'arm_math.h']]],
  ['arm_5fmean_5ff32_1484',['arm_mean_f32',['../arm__math_8h.html#a74ce08c49ab61e57bd50c3a0ca1fdb2b',1,'arm_math.h']]],
  ['arm_5fmean_5fq15_1485',['arm_mean_q15',['../arm__math_8h.html#ac882495d5f098819fd3939c1ef7795b3',1,'arm_math.h']]],
  ['arm_5fmean_5fq31_1486',['arm_mean_q31',['../arm__math_8h.html#acf2526d8c2d75e486e8f0b0e31877ad0',1,'arm_math.h']]],
  ['arm_5fmean_5fq7_1487',['arm_mean_q7',['../arm__math_8h.html#aebc707ee539020357c25da4c75b52eb7',1,'arm_math.h']]],
  ['arm_5fmin_5ff32_1488',['arm_min_f32',['../arm__math_8h.html#af62b1673740fc516ea64daf777b7d74a',1,'arm_math.h']]],
  ['arm_5fmin_5fq15_1489',['arm_min_q15',['../arm__math_8h.html#ad065e37535ebb726750ac1545cb3fa6f',1,'arm_math.h']]],
  ['arm_5fmin_5fq31_1490',['arm_min_q31',['../arm__math_8h.html#ab20faeceb5ff5d2d9dd628c2ecf41303',1,'arm_math.h']]],
  ['arm_5fmin_5fq7_1491',['arm_min_q7',['../arm__math_8h.html#a1f5f8212a4994882b647f0538a55856c',1,'arm_math.h']]],
  ['arm_5fmult_5ff32_1492',['arm_mult_f32',['../arm__math_8h.html#aca3f0b8227da431ab29225b88888aa32',1,'arm_math.h']]],
  ['arm_5fmult_5fq15_1493',['arm_mult_q15',['../arm__math_8h.html#afb0778d27ed98a2a6f2ecb7d48cc8c75',1,'arm_math.h']]],
  ['arm_5fmult_5fq31_1494',['arm_mult_q31',['../arm__math_8h.html#a3528c0f54a0607acc603f0490d3ca6c6',1,'arm_math.h']]],
  ['arm_5fmult_5fq7_1495',['arm_mult_q7',['../arm__math_8h.html#a16677275ed83ff0878da531e875c27ef',1,'arm_math.h']]],
  ['arm_5fnegate_5ff32_1496',['arm_negate_f32',['../arm__math_8h.html#a2e169c4de6cc6e3ba4be9473531e6657',1,'arm_math.h']]],
  ['arm_5fnegate_5fq15_1497',['arm_negate_q15',['../arm__math_8h.html#a0239a833d72cf00290b9723c394e5042',1,'arm_math.h']]],
  ['arm_5fnegate_5fq31_1498',['arm_negate_q31',['../arm__math_8h.html#a2784c6887686a73dc7c364e2e41c776c',1,'arm_math.h']]],
  ['arm_5fnegate_5fq7_1499',['arm_negate_q7',['../arm__math_8h.html#aae78fc079a43bdaa3055f9b32e2a1f4c',1,'arm_math.h']]],
  ['arm_5foffset_5ff32_1500',['arm_offset_f32',['../arm__math_8h.html#a989dfae15235799d82f62ef9d356abb4',1,'arm_math.h']]],
  ['arm_5foffset_5fq15_1501',['arm_offset_q15',['../arm__math_8h.html#ab4c1d2391b599549e5a06fdfbc2747bf',1,'arm_math.h']]],
  ['arm_5foffset_5fq31_1502',['arm_offset_q31',['../arm__math_8h.html#ac84ec42cbbebc5c197a87d0221819acf',1,'arm_math.h']]],
  ['arm_5foffset_5fq7_1503',['arm_offset_q7',['../arm__math_8h.html#a00bd9cc17c5bf905e76c91ad50886393',1,'arm_math.h']]],
  ['arm_5fpid_5finit_5ff32_1504',['arm_pid_init_f32',['../arm__math_8h.html#ae31536b19b82b93ed184fb1ab73cfcb3',1,'arm_math.h']]],
  ['arm_5fpid_5finit_5fq15_1505',['arm_pid_init_q15',['../arm__math_8h.html#a2cb1e3d3ebb167348fdabec74653d5c3',1,'arm_math.h']]],
  ['arm_5fpid_5finit_5fq31_1506',['arm_pid_init_q31',['../arm__math_8h.html#ad9d88485234fa9460b1ce9e64989ac86',1,'arm_math.h']]],
  ['arm_5fpid_5finstance_5ff32_1507',['arm_pid_instance_f32',['../structarm__pid__instance__f32.html',1,'']]],
  ['arm_5fpid_5finstance_5fq15_1508',['arm_pid_instance_q15',['../structarm__pid__instance__q15.html',1,'']]],
  ['arm_5fpid_5finstance_5fq31_1509',['arm_pid_instance_q31',['../structarm__pid__instance__q31.html',1,'']]],
  ['arm_5fpid_5freset_5ff32_1510',['arm_pid_reset_f32',['../arm__math_8h.html#a9ec860bcb6f8ca31205bf0f1b51ab723',1,'arm_math.h']]],
  ['arm_5fpid_5freset_5fq15_1511',['arm_pid_reset_q15',['../arm__math_8h.html#a408566dacb4fa6e0458b2c75672e525f',1,'arm_math.h']]],
  ['arm_5fpid_5freset_5fq31_1512',['arm_pid_reset_q31',['../arm__math_8h.html#aeecbacd3fb37c608ec25474d3a0dffa9',1,'arm_math.h']]],
  ['arm_5fpower_5ff32_1513',['arm_power_f32',['../arm__math_8h.html#a993c00dd7f661d66bdb6e58426e893aa',1,'arm_math.h']]],
  ['arm_5fpower_5fq15_1514',['arm_power_q15',['../arm__math_8h.html#a7050c04b7515e01a75c38f1abbaf71ba',1,'arm_math.h']]],
  ['arm_5fpower_5fq31_1515',['arm_power_q31',['../arm__math_8h.html#a0b93d31bb5b5ed214c2b94d8a7744cd2',1,'arm_math.h']]],
  ['arm_5fpower_5fq7_1516',['arm_power_q7',['../arm__math_8h.html#af969c85c5655e3d72d7b99ff188f92c9',1,'arm_math.h']]],
  ['arm_5fq15_5fto_5ffloat_1517',['arm_q15_to_float',['../arm__math_8h.html#af8b0d2324de273fc430b0e61ad4e9eb2',1,'arm_math.h']]],
  ['arm_5fq15_5fto_5fq31_1518',['arm_q15_to_q31',['../arm__math_8h.html#a7ba2d87366990ad5380439e2b4a4c0a5',1,'arm_math.h']]],
  ['arm_5fq15_5fto_5fq7_1519',['arm_q15_to_q7',['../arm__math_8h.html#a8fb31855ff8cce09c2ec9308f48ded69',1,'arm_math.h']]],
  ['arm_5fq31_5fto_5ffloat_1520',['arm_q31_to_float',['../arm__math_8h.html#acf407b007a37da18e99dabd9023c56b4',1,'arm_math.h']]],
  ['arm_5fq31_5fto_5fq15_1521',['arm_q31_to_q15',['../arm__math_8h.html#a901dede4661365c9e7c630d3eb31c32c',1,'arm_math.h']]],
  ['arm_5fq31_5fto_5fq7_1522',['arm_q31_to_q7',['../arm__math_8h.html#a7f297d1a7d776805395095fdb24a8071',1,'arm_math.h']]],
  ['arm_5fq7_5fto_5ffloat_1523',['arm_q7_to_float',['../arm__math_8h.html#a656620f957b65512ed83db03fd455ec5',1,'arm_math.h']]],
  ['arm_5fq7_5fto_5fq15_1524',['arm_q7_to_q15',['../arm__math_8h.html#abc02597fc3f01033daf43ec0547a2f78',1,'arm_math.h']]],
  ['arm_5fq7_5fto_5fq31_1525',['arm_q7_to_q31',['../arm__math_8h.html#ad8958cd3cb7f521466168b46a25b7908',1,'arm_math.h']]],
  ['arm_5frfft_5ff32_1526',['arm_rfft_f32',['../arm__math_8h.html#a3df1766d230532bc068fc4ed69d0fcdc',1,'arm_math.h']]],
  ['arm_5frfft_5ffast_5ff32_1527',['arm_rfft_fast_f32',['../arm__math_8h.html#a180d8b764d59cbb85d37a2d5f7cd9799',1,'arm_math.h']]],
  ['arm_5frfft_5ffast_5finit_5ff32_1528',['arm_rfft_fast_init_f32',['../arm__math_8h.html#ac5fceb172551e7c11eb4d0e17ef15aa3',1,'arm_math.h']]],
  ['arm_5frfft_5ffast_5finstance_5ff32_1529',['arm_rfft_fast_instance_f32',['../structarm__rfft__fast__instance__f32.html',1,'']]],
  ['arm_5frfft_5finit_5ff32_1530',['arm_rfft_init_f32',['../arm__math_8h.html#a10717ee326bf50832ef1c25b85a23068',1,'arm_math.h']]],
  ['arm_5frfft_5finit_5fq15_1531',['arm_rfft_init_q15',['../arm__math_8h.html#a053450cc600a55410ba5b5605e96245d',1,'arm_math.h']]],
  ['arm_5frfft_5finit_5fq31_1532',['arm_rfft_init_q31',['../arm__math_8h.html#a5abde938abbe72e95c5bab080eb33c45',1,'arm_math.h']]],
  ['arm_5frfft_5finstance_5ff32_1533',['arm_rfft_instance_f32',['../structarm__rfft__instance__f32.html',1,'']]],
  ['arm_5frfft_5finstance_5fq15_1534',['arm_rfft_instance_q15',['../structarm__rfft__instance__q15.html',1,'']]],
  ['arm_5frfft_5finstance_5fq31_1535',['arm_rfft_instance_q31',['../structarm__rfft__instance__q31.html',1,'']]],
  ['arm_5frfft_5fq15_1536',['arm_rfft_q15',['../arm__math_8h.html#a00e615f5db21736ad5b27fb6146f3fc5',1,'arm_math.h']]],
  ['arm_5frfft_5fq31_1537',['arm_rfft_q31',['../arm__math_8h.html#abaeab5646aeea9844e6d42ca8c73fe3a',1,'arm_math.h']]],
  ['arm_5frms_5ff32_1538',['arm_rms_f32',['../arm__math_8h.html#a0e3ab1b57da32d45388d1fa90d7fd88c',1,'arm_math.h']]],
  ['arm_5frms_5fq15_1539',['arm_rms_q15',['../arm__math_8h.html#af5b836b72dda9e5dfbbd17c7906fd13f',1,'arm_math.h']]],
  ['arm_5frms_5fq31_1540',['arm_rms_q31',['../arm__math_8h.html#ae33015fda23fc44e7ead5e5ed7e8d314',1,'arm_math.h']]],
  ['arm_5fscale_5ff32_1541',['arm_scale_f32',['../arm__math_8h.html#a3487af88b112f682ee90589cd419e123',1,'arm_math.h']]],
  ['arm_5fscale_5fq15_1542',['arm_scale_q15',['../arm__math_8h.html#afaac0e1927daffeb68a42719b53ea780',1,'arm_math.h']]],
  ['arm_5fscale_5fq31_1543',['arm_scale_q31',['../arm__math_8h.html#a83e36cd82bf51ce35406a199e477d47c',1,'arm_math.h']]],
  ['arm_5fscale_5fq7_1544',['arm_scale_q7',['../arm__math_8h.html#abc9fd3d37904c58df56492b351d21fb0',1,'arm_math.h']]],
  ['arm_5fshift_5fq15_1545',['arm_shift_q15',['../arm__math_8h.html#aa1757e53279780107acc92cf100adb61',1,'arm_math.h']]],
  ['arm_5fshift_5fq31_1546',['arm_shift_q31',['../arm__math_8h.html#a387dd8b7b87377378280978f16cdb13d',1,'arm_math.h']]],
  ['arm_5fshift_5fq7_1547',['arm_shift_q7',['../arm__math_8h.html#a47295d08a685f7de700a48dafb4db6fb',1,'arm_math.h']]],
  ['arm_5fsin_5fcos_5ff32_1548',['arm_sin_cos_f32',['../arm__math_8h.html#a4420d45c37d58c310ef9ae1b5fe58020',1,'arm_math.h']]],
  ['arm_5fsin_5fcos_5fq31_1549',['arm_sin_cos_q31',['../arm__math_8h.html#ae9e4ddebff9d4eb5d0a093e28e0bc504',1,'arm_math.h']]],
  ['arm_5fsin_5ff32_1550',['arm_sin_f32',['../arm__math_8h.html#ae164899c4a3fc0e946dc5d55555fe541',1,'arm_math.h']]],
  ['arm_5fsin_5fq15_1551',['arm_sin_q15',['../arm__math_8h.html#a1fc6d6640be6cfa688a8bea0a48397ee',1,'arm_math.h']]],
  ['arm_5fsin_5fq31_1552',['arm_sin_q31',['../arm__math_8h.html#a57aade7d8892585992cdc6375bd82f9c',1,'arm_math.h']]],
  ['arm_5fsqrt_5fq15_1553',['arm_sqrt_q15',['../group___s_q_r_t.html#ga5abe5ca724f3e15849662b03752c1238',1,'arm_math.h']]],
  ['arm_5fsqrt_5fq31_1554',['arm_sqrt_q31',['../group___s_q_r_t.html#ga119e25831e141d734d7ef10636670058',1,'arm_math.h']]],
  ['arm_5fstatus_1555',['arm_status',['../arm__math_8h.html#a5e459c6409dfcd2927bb8a57491d7cf6',1,'arm_math.h']]],
  ['arm_5fstd_5ff32_1556',['arm_std_f32',['../arm__math_8h.html#a4969b5b5f3d001377bc401a3ee99dfc2',1,'arm_math.h']]],
  ['arm_5fstd_5fq15_1557',['arm_std_q15',['../arm__math_8h.html#af9d27afa9928ff28a63cd98ea9218a72',1,'arm_math.h']]],
  ['arm_5fstd_5fq31_1558',['arm_std_q31',['../arm__math_8h.html#a39495e74f96116178be085c9dc7742f5',1,'arm_math.h']]],
  ['arm_5fsub_5ff32_1559',['arm_sub_f32',['../arm__math_8h.html#a7f975a472de286331134227c08aad826',1,'arm_math.h']]],
  ['arm_5fsub_5fq15_1560',['arm_sub_q15',['../arm__math_8h.html#a997a8ee93088d15bda23c325d455b588',1,'arm_math.h']]],
  ['arm_5fsub_5fq31_1561',['arm_sub_q31',['../arm__math_8h.html#a28aa6908d092752144413e21933dc878',1,'arm_math.h']]],
  ['arm_5fsub_5fq7_1562',['arm_sub_q7',['../arm__math_8h.html#ab09941de7dfeb247e5c29b406a435fcc',1,'arm_math.h']]],
  ['arm_5fvar_5ff32_1563',['arm_var_f32',['../arm__math_8h.html#a393f26c5a3bfa05624fb8d32232a6d96',1,'arm_math.h']]],
  ['arm_5fvar_5fq15_1564',['arm_var_q15',['../arm__math_8h.html#a79dce009ed2de28a125aeb3f19631654',1,'arm_math.h']]],
  ['arm_5fvar_5fq31_1565',['arm_var_q31',['../arm__math_8h.html#ac02873f1c2cc80adfd799305f0e6465d',1,'arm_math.h']]],
  ['armbitrevindextable1024_1566',['armBitRevIndexTable1024',['../arm__common__tables_8h.html#ae69b72fb0be5dab9a0ea76e9b6995cb6',1,'arm_common_tables.h']]],
  ['armbitrevindextable1024_5ftable_5flength_1567',['ARMBITREVINDEXTABLE1024_TABLE_LENGTH',['../arm__common__tables_8h.html#af3b3659a55efaf414757d15e6c0ea9cc',1,'arm_common_tables.h']]],
  ['armbitrevindextable128_1568',['armBitRevIndexTable128',['../arm__common__tables_8h.html#a04711bbb245f2ac7202db666eaaf10f2',1,'arm_common_tables.h']]],
  ['armbitrevindextable16_1569',['armBitRevIndexTable16',['../arm__common__tables_8h.html#a5ab065857509fe5780d79fdcdce801cb',1,'arm_common_tables.h']]],
  ['armbitrevindextable2048_1570',['armBitRevIndexTable2048',['../arm__common__tables_8h.html#a68b7fcd07ae5433082e600dc7e7c7430',1,'arm_common_tables.h']]],
  ['armbitrevindextable2048_5ftable_5flength_1571',['ARMBITREVINDEXTABLE2048_TABLE_LENGTH',['../arm__common__tables_8h.html#a1137f42be79c5941e942b58e262b5225',1,'arm_common_tables.h']]],
  ['armbitrevindextable256_1572',['armBitRevIndexTable256',['../arm__common__tables_8h.html#a77b17c8e7539af315c57de27610d8407',1,'arm_common_tables.h']]],
  ['armbitrevindextable32_1573',['armBitRevIndexTable32',['../arm__common__tables_8h.html#afae094ea3df14c134012c4cb7b816637',1,'arm_common_tables.h']]],
  ['armbitrevindextable4096_1574',['armBitRevIndexTable4096',['../arm__common__tables_8h.html#ac6bd23609f5bb10182e8eae65400541b',1,'arm_common_tables.h']]],
  ['armbitrevindextable4096_5ftable_5flength_1575',['ARMBITREVINDEXTABLE4096_TABLE_LENGTH',['../arm__common__tables_8h.html#af08eb635c0e1cf0ab3e29931f9bf1492',1,'arm_common_tables.h']]],
  ['armbitrevindextable512_1576',['armBitRevIndexTable512',['../arm__common__tables_8h.html#a297a311183fb6d17d7ee0152ad1e43f3',1,'arm_common_tables.h']]],
  ['armbitrevindextable64_1577',['armBitRevIndexTable64',['../arm__common__tables_8h.html#aafcb5c9203dada88ed6d1bdcf16aaba4',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5f128_5ftable_5flength_1578',['ARMBITREVINDEXTABLE_128_TABLE_LENGTH',['../arm__common__tables_8h.html#abb73376f7efda869394aab2acef4291c',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5f256_5ftable_5flength_1579',['ARMBITREVINDEXTABLE_256_TABLE_LENGTH',['../arm__common__tables_8h.html#aa7dc18c3b4f8d76f5a29f7b182007934',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5f512_5ftable_5flength_1580',['ARMBITREVINDEXTABLE_512_TABLE_LENGTH',['../arm__common__tables_8h.html#ab21231782baf177ef3edad11aeba5a4f',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5f_5f16_5ftable_5flength_1581',['ARMBITREVINDEXTABLE__16_TABLE_LENGTH',['../arm__common__tables_8h.html#a52289ebb691669410fbc40d1a8a1562a',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5f_5f32_5ftable_5flength_1582',['ARMBITREVINDEXTABLE__32_TABLE_LENGTH',['../arm__common__tables_8h.html#a6e12fc7073f15899078a1b2d8f4afb4c',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5f_5f64_5ftable_5flength_1583',['ARMBITREVINDEXTABLE__64_TABLE_LENGTH',['../arm__common__tables_8h.html#a73e1987baf5282c699168bccf635930e',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f1024_1584',['armBitRevIndexTable_fixed_1024',['../arm__common__tables_8h.html#a579beb19201fab01210c37253447fa52',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f1024_5ftable_5flength_1585',['ARMBITREVINDEXTABLE_FIXED_1024_TABLE_LENGTH',['../arm__common__tables_8h.html#ab78db333c5f36a927cf5f6b492e93dd3',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f128_1586',['armBitRevIndexTable_fixed_128',['../arm__common__tables_8h.html#aa10281deffc0cb708a08d55cfa513507',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f16_1587',['armBitRevIndexTable_fixed_16',['../arm__common__tables_8h.html#a6c3b510a7d499dccaaea1ff164397ffb',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f2048_1588',['armBitRevIndexTable_fixed_2048',['../arm__common__tables_8h.html#ad888a207e20f601ed80b2ad43428c8cc',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f2048_5ftable_5flength_1589',['ARMBITREVINDEXTABLE_FIXED_2048_TABLE_LENGTH',['../arm__common__tables_8h.html#a7dbfc9019953b525d83184a50f9976cc',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f256_1590',['armBitRevIndexTable_fixed_256',['../arm__common__tables_8h.html#a721d01114016584629f03c0af37dd21e',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f32_1591',['armBitRevIndexTable_fixed_32',['../arm__common__tables_8h.html#a59710415522cc38defa30402021f1f6b',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f4096_1592',['armBitRevIndexTable_fixed_4096',['../arm__common__tables_8h.html#a2db644df1e878209441166cbb8d0db4f',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f4096_5ftable_5flength_1593',['ARMBITREVINDEXTABLE_FIXED_4096_TABLE_LENGTH',['../arm__common__tables_8h.html#acbf48883fbb31d3dc71d232aa8e8f91f',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f512_1594',['armBitRevIndexTable_fixed_512',['../arm__common__tables_8h.html#a03d1de7bfc5f318bc4fcfddd920bcb5a',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f64_1595',['armBitRevIndexTable_fixed_64',['../arm__common__tables_8h.html#af9e1bbd7d535806a170786b069863b47',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f_5f128_5ftable_5flength_1596',['ARMBITREVINDEXTABLE_FIXED__128_TABLE_LENGTH',['../arm__common__tables_8h.html#aa3b70f6b0a87ecd706fc51bb3551977b',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f_5f256_5ftable_5flength_1597',['ARMBITREVINDEXTABLE_FIXED__256_TABLE_LENGTH',['../arm__common__tables_8h.html#ac0711126d0e162366ec7d0ebcb2a4420',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f_5f512_5ftable_5flength_1598',['ARMBITREVINDEXTABLE_FIXED__512_TABLE_LENGTH',['../arm__common__tables_8h.html#a5486cba85dce51ffbfe6c0475882cc82',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f_5f_5f16_5ftable_5flength_1599',['ARMBITREVINDEXTABLE_FIXED___16_TABLE_LENGTH',['../arm__common__tables_8h.html#a1dfdb9f7a5ad88ba7105c6cbc7e2c76e',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f_5f_5f32_5ftable_5flength_1600',['ARMBITREVINDEXTABLE_FIXED___32_TABLE_LENGTH',['../arm__common__tables_8h.html#aaa9ecdc043a73fa12c941cbe6613f9fa',1,'arm_common_tables.h']]],
  ['armbitrevindextable_5ffixed_5f_5f_5f64_5ftable_5flength_1601',['ARMBITREVINDEXTABLE_FIXED___64_TABLE_LENGTH',['../arm__common__tables_8h.html#ae53dc7c3198f9cfb5393e3a2644a12ac',1,'arm_common_tables.h']]],
  ['armbitrevtable_1602',['armBitRevTable',['../arm__common__tables_8h.html#ae247e83ad50d474107254e25b36ad42b',1,'arm_common_tables.h']]],
  ['armreciptableq15_1603',['armRecipTableQ15',['../arm__common__tables_8h.html#a56d3642e4ee33e3ada57ff11ecda1498',1,'arm_common_tables.h']]],
  ['armreciptableq31_1604',['armRecipTableQ31',['../arm__common__tables_8h.html#aae6056f6c4e8f7e494445196bf864479',1,'arm_common_tables.h']]],
  ['arr_1605',['ARR',['../struct_l_p_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8',1,'LPTIM_TypeDef::ARR()'],['../struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8',1,'TIM_TypeDef::ARR()']]],
  ['ascr_1606',['ASCR',['../struct_g_p_i_o___type_def.html#ac6f3658e8ada4ea794e237fa83052b25',1,'GPIO_TypeDef']]],
  ['awd2cr_1607',['AWD2CR',['../struct_a_d_c___type_def.html#aee443a628cc2914005393b723b836c2a',1,'ADC_TypeDef']]],
  ['awd3cr_1608',['AWD3CR',['../struct_a_d_c___type_def.html#ab06ef5ee40897c98320733b78b837768',1,'ADC_TypeDef']]]
];
