Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Jan 28 22:56:53 2024
| Host         : DESKTOP-LCJND1O running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1144 |
|    Minimum number of control sets                        |  1121 |
|    Addition due to synthesis replication                 |    23 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2558 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1144 |
| >= 0 to < 4        |    73 |
| >= 4 to < 6        |   106 |
| >= 6 to < 8        |    69 |
| >= 8 to < 10       |   257 |
| >= 10 to < 12      |    79 |
| >= 12 to < 14      |    27 |
| >= 14 to < 16      |    19 |
| >= 16              |   514 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           21460 |         4960 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            2819 |          914 |
| Yes          | No                    | No                     |           16740 |         4275 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5495 |         1396 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                  Enable Signal                                                                                                 |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/dvld_d1_r                                                                                                                              |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/dv_pre15_r                                                                                                                    |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].cex_pipe_p3_r                                           |                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/dv_pre20_r                                                                                                                    |                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/wea                                                                                                |                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/m_ram/not_empty_reg[0]                                                                              |                                                                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/areset_d                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/areset_d                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                      |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                                   |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                                  |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                              |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                                  |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                              |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                               |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                     |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                                   |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                     |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                         |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                             |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                             |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/p_1_in                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/p_0_in                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d               |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/p_1_in                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/p_0_in                                   |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d              |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[3].u_ds_bidsel/bk_sel_w1                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/bk_sel_w1                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_arlen[0][3]_i_2_n_0                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_arlen[0][3]_i_1_n_0                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/bk_sel_w1                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_arlen[1][3]_i_2_n_0                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_arlen[1][3]_i_1_n_0                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/m_axis_cmd_tvalid_reg_0[0]                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/gen_bram_dram.ram_data_reg[77]                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/bk_sel_w1                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/prdata0                                                                                                                                                                      |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/gen_bram_dram.ram_data_reg[77]                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/dly_ena_reg[4][0]                                        |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[3].u_ds_bidsel/BIT[1].DX.d_r_reg[1][2]_0                                 |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/gen_bram_dram.ram_data_reg[77]                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/i___229_n_0                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/state_machines[0].static_cfg_in_chs_minus_BANK_COL_NUM                                                           |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/counter[3]_i_1__6_n_0                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/rd_pt0                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/rd_pt0                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode1.m_payload_i_reg[13]                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/i___42_n_0                                                                                                                     |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/bg[0]_355                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/bg[0]_354                                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/width_cnt[9]_i_2_n_0                                                          |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/width_cnt[9]_i_2_n_0                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/width_cnt[9]_i_1_n_0                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenPgN.u_axi_rs/mode1.m_payload_i_reg[13]                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[11]_0                                                                                                                                                              | design_1_i/dpuczdx8g_0/inst/u_regs4/p_0_in                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/E[0]                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].bias_wr_buf_en[0]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/p_0_in70_in                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/E[0]                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/SR[0]                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[5]_3                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/u_regs4/p_0_in                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/p_0_in137_in                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].padding_num_d1[3]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].bias_wr_buf_en[1]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].padding_num_d1[3]_i_1_n_0                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/E[0]                                                                                                      |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/counter[3]_i_1__4_n_0                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/save_num_this_beat[3]_i_1_n_0                                                 |                                                                                                                                                                                     |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/cmd_addr                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/cmd_len                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_addr_gen/bk_sel_w1_0                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_addr_gen/bank_res_reg[2]_0[0]                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_pre30                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_pre30                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/sel                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/state_machines[1].cfg_wr_offset0                                                                                 |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_pre30                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/so_wr_r_reg[0]                                                                                                                   |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/E[0]                                                                                                      |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/dly_srl_0                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_pre30                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/E[0]                                                                                             |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/E[0]                                                                           |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/E[0]                                                                                                             |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].ready_for_cfg_reg[0]_0                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/sel                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/dly_ena_reg[4][0]                                        |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_sinstr_tvalid_i_1_n_0                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/rst_n_r_reg_0                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/m_axis_cmd_tvalid_reg_1                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/save_num_this_beat[3]_i_1__0_n_0                                              |                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/counter[3]_i_1__1_n_0                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/wea                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/cnt_r[3]_i_2__0_n_0                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/cnt_r[3]_i_1_n_0                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/E[0]                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/areset_d                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/E[0]                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/rst_n_r_reg[0]                                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/counter[3]_i_1__2_n_0                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/wea                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/E[0]                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/areset_d                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/bg[0]_204                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/width_cnt[9]_i_2__1_n_0                                                       |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/cmd_addr                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/cmd_len                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/m_axis_tvalid_reg                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/width_cnt[9]_i_2__1_n_0                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/width_cnt[9]_i_1__1_n_0                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/dly_srl_0                                           |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/E[0]                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/cnt_r[3]_i_1__3_n_0                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[46]_0                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/rst_n_r_reg[0]                                                          |                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/E[0]                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/E[0]                                                                           |                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/i___7_n_0                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/ini_w_cnt_r[4]_i_1_n_0                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/E[0]                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_end_num[4]_i_1__0_n_0                                           |                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/tvalid_reg0                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/i___60_n_0                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/E[0]                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/wack                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/cfg_dm_wr_en[1]                                                                                                  |                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/wack                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/E[0]                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                     |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/ini_h_cnt_r[4]_i_1_n_0                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/E[0]                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/ini_w_cnt_r[4]_i_1__0_n_0                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/ini_h_cnt_r[4]_i_1__0_n_0                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/i___7_n_0                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_r_reg_3[0]                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].cfg_img_wr_en_reg[1]_1[0]                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].burst_bytes[7]_i_1_n_0                                                                                     |                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/tvalid_reg0                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/i___60_n_0                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/rack                                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/areset_d                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_end_num[4]_i_1_n_0                                              |                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].burst_bytes[7]_i_1_n_0                                                                                     |                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/E[0]                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/cfg_dm_wr_en[0]                                                                                                  |                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_num                                                       |                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_num                                                       |                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/wea                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/E[0]                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                      |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/not_empty_reg[0]                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                      |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/wea                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                                   |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/wack                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/E[0]                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                                  |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/counter[5]_i_1__3_n_0                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/areset_d                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0][0]                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/areset_d                                                           |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].augm_enable.augm_en_reg_1[0]                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].sum_p0_p1                                                       |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/E[0]                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].is_in_chs_tail_reg_1[0]                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].sum_p0_p1                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/E[0]                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/E[0]                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/areset_d                                                  |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/counter[5]_i_1__6_n_0                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/E[0]                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                      |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/not_empty_reg[0]                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                      |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/counter[5]_i_1__1_n_0                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/counter[5]_i_1__4_n_0                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/areset_d                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/wea                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/areset_d                                                  |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/instr_ready_reg[0]                                                                              |                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/wack                                                                                                                        |                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_0                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/m_ram/wea                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/u_insctrl/u_fifo_done/areset_d                                                                      |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_1                                                                                  |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_2                                                                                  |                5 |              6 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_3                                                                                  |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/wack                                                                                                                        |                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_4                                                                                  |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_5                                                                                  |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_6                                                                                  |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/counter[5]_i_1_n_0                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_7                                                                                  |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pea_tvalid_d_reg_8                                                                                  |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/i___180_n_0                                                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/counter[5]_i_1__5_n_0                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/areset_d                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/counter[5]_i_1__2_n_0                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/areset_d                      |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/counter[6]_i_1_n_0                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d               |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/or_wire0_n_0                          |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/counter[6]_i_1__0_n_0                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                              |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ena_calc_o_reg_2[0]                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/or_wire0_n_0                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/i___74_n_0                                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/i___73_n_0                                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/i___72_n_0                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/i___71_n_0                                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/i___70_n_0                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/i___69_n_0                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].padding_num_d1[3]                                               |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/i___74_n_0                                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/i___73_n_0                                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/i___72_n_0                                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/i___71_n_0                                                           |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/i___70_n_0                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/i___69_n_0                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[0].mask_data_r[6]_i_1_n_0                                   |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].padding_num_d1[3]                                               |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/m_ram/E[0]                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                             |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/FSM_onehot_sts_reg[6][0]                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_dpdby_code[3]_i_1_n_0                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/instr_ready_reg[0]                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                                 |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/m_ram/not_empty_reg[0]                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/u_fifo_dpdby/areset_d                                                                 |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/E[0]                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/wack                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                             |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/wack                                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_0/areset_d                                                                             |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/m_ram/E[0]                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_datacmd2hp/u_cmd_fifo_2/areset_d                                                                             |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/prdata0_0                                                                                                                                                                    | design_1_i/dpuczdx8g_0/inst/u_apb/prdata[31]_i_1_n_0                                                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/psel_reg[1]_0                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/u_regs4/p_0_in                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_3[0]                                        |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].nburst_hp_cnt[7]_i_1_n_0                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/p_0_in                                                                                                                          |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_2[0]                                        |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_1[0]                                        |                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_0[0]                                        |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2][0]                                          |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/not_empty_reg[0]                                   |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_3                                           |                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.s_ready_i_reg_0                                    |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_5[0]                                        |                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2][0]                                          |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/i___8_n_0                                                                                       |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_7[0]                                        |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_6[0]                                        |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_4[0]                                        |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_2[0]                                        |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_1[0]                                        |                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_0[0]                                        |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3][0]                                          |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_4[0]                                        |                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[5].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[6].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[7].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[4].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[3].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[1].mask_data_r[7]_i_1_n_0                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[2].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[2].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[1].GenW[0].GenH[0].mask_data_r[7]_i_1_n_0                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_img_mask/GenC[0].GenW[0].GenH[3].mask_data_r[7]_i_1_n_0                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/GenSrl16E.GenSrl[0].q_reg_reg_0[0]                                                               |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_0[0]                                                     |                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_4[1]                                                     |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_4[0]                                                     |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_3[0]                                                     |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_2[8]                                                     |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_2[7]                                                     |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_2[9]                                                     |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_5[0]                                                     |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_5[1]                                                     |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_6[0]                                                     |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_2[6]                                                     |                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[1].cmp_ptr_fifo/m_ram/wea                                                                            |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_2[5]                                                     |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[0]                                                                                             |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/counter[7]_i_1__0_n_0                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/counter[7]_i_1_n_0                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/trig_ch                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_wgt_w/SR[0]                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/gen_cmp_ptr[0].cmp_ptr_fifo/m_ram/wea                                                                            |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[1]                                                                                             |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[2]                                                                                             |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[3]                                                                                             |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[6]                                                                                             |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[7]                                                                                             |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[5]                                                                                             |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/u_dly_rvalid/E[4]                                                                                             |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_3[0]                                        |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_2[0]                                        |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_1[0]                                        |                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_0[0]                                        |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3][0]                                          |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_4[0]                                        |                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].nburst_hp_cnt[7]_i_1_n_0                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_4[0]                                        |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_2[0]                                        |                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_1[0]                                        |                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[2]_0[0]                                        |                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_3                                           |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.s_ready_i_reg_0                                    |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_5[0]                                        |                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_6[0]                                        |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/wr_pt_reg[3]_7[0]                                        |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/fifo_pfull_r_reg[0]                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/chn_running_reg[0]                                                            |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_2[0]                                                     |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_2[1]                                                     |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_2[2]                                                     |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_2[3]                                                     |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[12]_2[4]                                                     |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/trig_base_reg[0]                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/rst_reg[0]                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/E[0]                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/SR[0]                                                                      |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/trig_wgt_w                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_ker_d/rst_reg_0[0]                                                               |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[5].DX.d_r_reg[5][0]_rep__11_0[0]                                                                            |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[6].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[3].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[7].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[3].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[2].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[2].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[2].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[4].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[7].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[6].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[0].AssignAsyncWgtIcp[2].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[1].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[3]                                                                                                            |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[1].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[4].AssignAsyncWgtIcp[0].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[5].DX.d_r_reg[5][0]_rep__11_0[1]                                                                            |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[5].DX.d_r_reg[5][0]_rep__12_0[1]                                                                            |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/not_empty_reg[0]                                   |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[5].DX.d_r_reg[5][0]_rep__14_0[0]                                                                            |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[0]                                                                                                            |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[1]                                                                                                            |                                                                                                                                                                                     |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[2]                                                                                                            |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[5].DX.d_r_reg[5][0]_rep__12_0[0]                                                                            |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[4]                                                                                                            |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[5]                                                                                                            |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[6]                                                                                                            |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[9]                                                                                                            |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[7]                                                                                                            |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/E[8]                                                                                                            |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                                    |                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/i___8_n_0                                                                                       |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].dv_pipe_r                                               |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bias_shf_r_reg[1]_4                                                                |                8 |              8 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[3].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[0].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[1].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[5].AssignAsyncWgtIcp[3].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncWgtOcp[7].AssignAsyncWgtIcp[5].neg_1x_icp_ocp_r                                                                    |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[4].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[1].AssignAsyncImgIcp[5].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bias_shf_r_reg[1]_0                                                                |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/AssignAsyncImgPp[0].AssignAsyncImgIcp[6].neg_1x_icp_pp_r                                                                      |                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/m_axi_gp_araddr[39]_i_1_n_0                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/m_axi_gp_araddr[11]_i_1_n_0                                                           |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/i___9_n_0                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].is_p0_zero_reg_2           |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/counter[8]_i_1_n_0                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                              |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/E[0]                                                                                                                        |                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/reg_nl_type_r[0]                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/SR[0]                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/E[0]                                                                                                                        |                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/sel                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/i___86_n_0                                                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/not_full_reg                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                               |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/width_cnt                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/i___66_n_0                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/channel_cnt                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/addr_cnt                                         |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/E[0]                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/p_0_in                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/channel_done_d00                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/width_cnt[9]_i_1__3_n_0                                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].got_dm_tlast_reg_0[0]                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/E[0]                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/p_0_in                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/channel_done_d00                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/width_cnt[9]_i_1__4_n_0                                          |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/u_dly_rvalid/wack                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/areset_d                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/E[0]                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_wr_width_o[9]_i_1_n_0                                                                        |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/sel                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/i___86_n_0                                                           |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_en_d_reg[3]_0[0]                                                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_wr_width_o[19]_i_1_n_0                                                                       |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/u_dly_rvalid/wack_4                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/areset_d                                                                   |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/channel_cnt                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/addr_cnt                                         |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/not_full_reg                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                               |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/width_cnt                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/i___66_n_0                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_r_reg_1[0]                                                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_addr_gen/addr_pxl_in_strh_0                                                                     |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].next_pixel_st_addr[10]_i_1_n_0                                                             |                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_0                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/m_axis_tvalid_reg_7                           |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/E[0]                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/SR[0]                                                                                 |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bid_in_r_reg[2]_0[1]                                                               |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].hp_send_len_cnt[10]_i_2_n_0                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].hp_send_done0                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/E[0]                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/Q[0]                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/start_img_r[5]                                                                                                       |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/Q[0]                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                  |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/Q[0]                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/u_looper_img_w/cnt_r[10]_i_1__0_n_0                                                       |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/pad_start_num                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/length_m_wr_num                          |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/trig_wgt_jump[0]                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/wgt_h_vld_r_reg[0]_0[0]                                                               |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_bid_in_r_reg[2]_0[1]                                                                   |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[3].pix_base_coor_h_r[3][10]_i_1_n_0                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/Q[0]                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_looper_img_w/cnt_r[10]_i_1_n_0                                                      |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/E[0]                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/start_act                                                             |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/p_2_in                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/SR[0]                                                                 |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/p_2_in                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/img_cnt[10]_i_1_n_0                                                                 |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_startact/GenSrl16E.GenSrl[0].q_reg_reg_1[0]                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_alu_bkwr_addr_gen/addr_pxl_in_strh_0                                              |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/Q[0]                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/start_img_r                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].hp_send_len_cnt[10]_i_2_n_0                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].hp_send_done0                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/E[0]                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/start                                                                               |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/u_ds_eotrig/GenSrl16E.GenSrl[0].q_reg_reg_0                                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_o                                                                                                    |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/Q[0]                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_o                                                                                                                               |                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data[10]_i_1_n_0                                                                |                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].weights_wr_buf_addr[1][10]_i_1_n_0                                                         |                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_0                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/m_axis_tvalid_reg_5                           |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bid_in_r_reg[0]_0                                                                  |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/addr_cnt_ingrp                                                              |                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_rd_addr/addr_cnt                                                                    |                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/p_4_in                                                                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/SR[0]                                                                         |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].img_wr_buf_addr[1][10]_i_1_n_0                                                             |                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/start_wgt_r_reg[0]                                                                      | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                6 |             11 |         1.83 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].next_pixel_st_addr[10]_i_1_n_0                                                             |                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/pix_base_coor_w_r[1][10]_i_1__0_n_0                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                  |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/addr_cnt_ingrp                                                              |                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_rd_addr/addr_cnt                                                                    |                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/start                                                                                                                          |                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].bias_wr_buf_addr[0][10]_i_1_n_0                                                            |                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/GenSrl16E.GenSrl[0].q_reg_reg[0]                                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/GenWp[0].u_writer/u_fifo_start/SR[0]                                                                                |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/i___39_n_0                                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].p0_bigger_reg_2            |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_bid_in_r_reg[0]_1                                                                  |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_bid_in_r_reg[0]_0                                                                      |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[2].pix_base_coor_h_r[2][10]_i_1_n_0                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/start_r_d1_reg_0[0]                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                            |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/pix_base_coor_w_r[1][10]_i_1_n_0                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].bias_wr_buf_addr[1][10]_i_1_n_0                                                            |                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/trig_wgt_jump[0]                                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/SR[0]                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/gen_bram_dram.ram_data_reg[6]_0[0]                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/start_r_d1_reg_2[0]                                                                    |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[1].pix_base_coor_h_r[1][10]_i_2__0_n_0                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                  |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[3].pix_base_coor_h_r[3][10]_i_1__0_n_0                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                  |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].weights_wr_buf_addr[0][10]_i_1_n_0                                                         |                                                                                                                                                                                     |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0]_0[0]                                                                    |                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].img_wr_buf_addr[0][10]_i_1_n_0                                                             |                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_pad_mask/GenInitCoorH[1].pix_base_coor_h_r[1][10]_i_2_n_0                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/SR[0]                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_pad_mask/GenInitCoorH[2].pix_base_coor_h_r[2][10]_i_1__0_n_0                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/SR[0]                                                                                  |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/start_r_d1_reg[0]                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                            |                6 |             11 |         1.83 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_rfifo/u_axis_sync_fifo/m_ram/E[0]                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                            |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/pad_start_num                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/length_m_wr_num                          |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/reg_pipe_img_bid_in_r_reg[0]_1                                                                      |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/wack                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                         |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram/BIT[5].DX.d_r_reg[5][0][0]                                                              |                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/p_0_in                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/gen_bram_dram.ram_data_reg[35]_0 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/p_0_in                                                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/gen_bram_dram.ram_data_reg[35]_0 |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/E[0]                                                                                |                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].p0_bigger_reg_2[0]                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].sum_p0_p1                                                       |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/E[0]                                                                                |                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/s_axi_rid0                                                                                                                                                                   |                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/E[0]                                               |                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/u_save_argmax/fifo_u0/m_ram/E[0]                                               |                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/wack                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                         |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/E[0]                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].sum_p0_p1                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/s_axi_bid0                                                                                                                                                                   |                                                                                                                                                                                     |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/wack                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_mean/GenLoadN.u_fifo_load_wr_img/areset_d              |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_2[0]                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_1[0]                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/dpd_update_reg_0[0]                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/dpd_update_reg_1[0]                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/E[0]                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                2 |             13 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/prdata0                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[11]_1                                                                                                                                   |                8 |             13 |         1.62 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/dpd_update_reg_1[0]                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/dpd_update_reg_0[0]                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/dpd_update_reg_0[0]                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                5 |             13 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/E[0]                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_2[0]                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_1[0]                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/dpd_update_reg_0[0]                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/E[0]                                                                                                                   |                                                                                                                                                                                     |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode1.m_valid_i_reg_0[0]                                                                       |                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode1.m_valid_i_reg[0]                                                                         |                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/m_axis_tvalid_reg_7[0]                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d              |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_axi_rs_save_data_addr/rd_ready                                                                |                                                                                                                                                                                     |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/m_axis_tvalid_reg_0[0]                                                   | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_axi_rs_save_data_addr/rd_ready                                                                |                                                                                                                                                                                     |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/E[0]                                                                                                                   |                                                                                                                                                                                     |                4 |             14 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/state_machines[0].static_cfg_in_chs_minus_BANK_COL_NUM                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].augm_enable.augm_en_reg_1[0]                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].p_hp_valid_nbyte                                                                                           |                                                                                                                                                                                     |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/gen_dm_port_st_machines[1].cfg_dm_wr_en_reg[1][0]                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/state_machines[1].cfg_wr_offset0                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/E[0]                                                                                                                 | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/cnt_ker_d[3]_i_1_n_0                                                                     |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].p_hp_valid_nbyte                                                                                           |                                                                                                                                                                                     |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/prdata0                                                                                                                                                                      | design_1_i/dpuczdx8g_0/inst/u_apb/penable_reg_1                                                                                                                                     |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/gen_dm_port_st_machines[0].cfg_dm_wr_en_reg[0]_0[0]                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].p0_bigger_reg_1[0]                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |               10 |             15 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].cnt_hp_send_nbyte[15]_i_2_n_0                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].cnt_hp_send_nbyte[15]_i_1_n_0                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/start_img_r[5]                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/wea                                                                                                          |                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/pe_mode_ele_m_reg_n_0                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_argmax/max_data_reg                                                                      |                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_argmax/max_data_reg                                                                      |                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_end_plus_reg_0                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[0]_i_1_n_0                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_start_plus_reg_2                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[0]_i_1_n_0                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/ch_vld_r_reg[0]_0[0]                                                                                             |                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/dpu0_m_axi_data1_rvalid[0]                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/ch_vld_r_reg[0]_0[0]                                                                                                 |                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].trans_done_reg[0]                                     |                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/pstart                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[0]_i_1_n_0                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_0                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/SR[0]                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].cnt_hp_send_nbyte[15]_i_2_n_0                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].cnt_hp_send_nbyte[15]_i_1_n_0                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/not_empty_reg                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                               |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/p_48_out                                                                                                                        |                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/p_41_out                                                                                                                        |                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_0                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[18]_0[0]           |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram/wea                                                                                 |                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/cstart                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[0]_i_1_n_0                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/cend                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[0]_i_1_n_0                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_0                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/SR[0]                                         |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/not_empty_reg                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/areset_d                               |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/E[0]                                                                    |                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_0                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[18]_0[0]           |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram/wea                                                                                 |                                                                                                                                                                                     |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[3]                                                                                            |                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[2]                                                                                            |                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/pend                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[0]_i_1_n_0                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/send                                                                                                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[0]_i_1_n_0                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/dpu0_m_axi_data0_rvalid[0]                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[1]                                                                                            |                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d1_n_r[0]                                                                                            |                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/sstart                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_profiler/reg_pend_cnt_r[0]_i_1_n_0                                                          |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                     |                4 |             17 |         4.25 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/areset_d                                                     |                3 |             17 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr0                                                                                                                                                                       |                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/wack                                                                                                             |                                                                                                                                                                                     |                3 |             18 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/start_img_r                                                                                             |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_img_cnt/wgt_h_vld_r_reg[0]_0[0]                                                                                              |                                                                                                                                                                                     |                7 |             19 |         2.71 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/cmd_valid_0_reg[0]                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/channel_cnt[21]_i_1_n_0                                          |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/cmd_valid_0_reg[0]                                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/channel_cnt[21]_i_1__0_n_0                                       |                5 |             19 |         3.80 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/E[0]                                                                                        |                                                                                                                                                                                     |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_en_d_reg[3]_0[0]                                                                                                        |                                                                                                                                                                                     |                5 |             20 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_dm_port_st_machines[0].ready_for_cfg_reg[0]                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_verreg/prdata0_n_0                                                                                                                                                               | design_1_i/dpuczdx8g_0/inst/u_regs4/p_0_in                                                                                                                                          |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_dm_port_st_machines[1].got_dm_tlast_reg_0                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                9 |             20 |         2.22 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/areset_d                                            |                8 |             21 |         2.62 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/areset_d              |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/areset_d                                            |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/rack                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/areset_d                                                         |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/areset_d                                                                   |                5 |             21 |         4.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/rack                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/areset_d                                                         |                6 |             21 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/areset_d                                                                   |                4 |             21 |         5.25 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/channel_len0                                                                                |                                                                                                                                                                                     |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d               |                4 |             22 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_pre2_o                                                                                                                          |                                                                                                                                                                                     |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/start                                                                                                          |                                                                                                                                                                                     |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/reg_mode_maxp_dsm                                                                      |                4 |             22 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_din/wack                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                              |                5 |             22 |         4.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/channel_len0                                                                                |                                                                                                                                                                                     |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/m_axi_gp_araddr[39]_i_1_n_0                                                                                      |                                                                                                                                                                                     |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_cnt/u_ds_soall/GenSrl16E.GenSrl[0].q_reg_reg_0[0]                                                                    |                                                                                                                                                                                     |                7 |             23 |         3.29 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/save_num_remain[22]_i_1__0_n_0                                                |                                                                                                                                                                                     |               11 |             23 |         2.09 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/save_num_remain[22]_i_1_n_0                                                   |                                                                                                                                                                                     |               13 |             23 |         1.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/prdata0_0                                                                                                                                                                    |                                                                                                                                                                                     |                5 |             25 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/cmd_addr                                                                                    |                                                                                                                                                                                     |                9 |             26 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/E[0]                                                                                                                           | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |                6 |             26 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/cmd_addr                                                                                    |                                                                                                                                                                                     |                7 |             26 |         3.71 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].u_adder/GenPP[3].GenAccumLut.u_accum_lut/accum_pre_r                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].u_adder/GenPP[1].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].u_adder/GenPP[1].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                8 |             28 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].u_adder/GenPP[2].GenAccumLut.u_accum_lut/accum_pre_r                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].u_adder/GenPP[3].GenAccumLut.u_accum_lut/accum_pre_r                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].u_adder/GenPP[1].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].u_adder/GenPP[2].GenAccumLut.u_accum_lut/accum_pre_r                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].u_adder/GenPP[3].GenAccumLut.u_accum_lut/accum_pre_r                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].at_tvalid_r                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].u_adder/GenPP[0].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].at_tlast_r                                                                                                          |                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].at_tlast_r                                                                                                          |                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/u_regs4/p_0_in                                                                                                                                          |                9 |             28 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[9]_0[0]                                                                                                                                                            |                                                                                                                                                                                     |               12 |             28 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/p_0_in__0                                                                                          |                9 |             28 |         3.11 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].GenBiasLut.pe_bias[27]_i_1_n_0                                                           |               10 |             28 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].GenBiasLut.pe_bias[27]_i_1_n_0                                                           |               10 |             28 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].GenBiasLut.pe_bias[27]_i_1_n_0                                                           |               10 |             28 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].GenBiasLut.pe_bias[27]_i_1_n_0                                                           |               11 |             28 |         2.55 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].GenBiasLut.pe_bias[27]_i_1_n_0                                                           |               12 |             28 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].GenBiasLut.pe_bias[27]_i_1_n_0                                                           |               10 |             28 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].u_adder/GenPP[1].GenAccumLut.u_accum_lut/accum_pre_r                                     |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].GenBiasLut.pe_bias[27]_i_1_n_0                                                           |                9 |             28 |         3.11 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].u_adder/GenPP[1].GenAccumLut.u_accum_lut/accum_pre_r                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].u_adder/GenPP[2].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].u_adder/GenPP[3].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].u_adder/GenPP[2].GenAccumLut.u_accum_lut/accum_pre_r                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].u_adder/GenPP[2].GenAccumLut.u_accum_lut/accum_pre_r                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].u_adder/GenPP[2].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].u_adder/GenPP[3].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].at_tlast_r                                                                                                          |                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].at_tvalid_r                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[7].u_adder/GenPP[0].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].u_adder/GenPP[3].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].u_adder/GenPP[2].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[0].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].at_tlast_r                                                                                                          |                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[1].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[2].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[3].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[2]_rep_4[0]                                                                                                                                                        |                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].u_adder/GenPP[1].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].u_adder/GenPP[3].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].u_adder/GenPP[2].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].at_tlast_r                                                                                                          |                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].at_tlast_r                                                                                                          |                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_7[0]                                                                                                                                                            |                                                                                                                                                                                     |               15 |             28 |         1.87 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].at_tvalid_r                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[3].u_adder/GenPP[0].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_8[0]                                                                                                                                                            |                                                                                                                                                                                     |                9 |             28 |         3.11 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].at_tvalid_r                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[4].u_adder/GenPP[0].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].at_tvalid_r                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].u_adder/GenPP[0].GenAccumLut.u_accum_lut/accum_pre_r                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].at_tlast_r                                                                                                          |                                                                                                                                                                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[2].u_adder/GenPP[3].GenSystolicCtrlN_packed.at_tlast_dly_r                                                             |                                                                                                                                                                                     |                7 |             28 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].at_tvalid_r                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].u_adder/GenPP[0].GenAccumLut.u_accum_lut/accum_pre_r                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[6].at_tlast_r                                                                                                          |                                                                                                                                                                                     |                6 |             28 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].at_tvalid_r                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].u_adder/GenPP[0].GenAccumLut.u_accum_lut/accum_pre_r                                     |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].at_tvalid_r                                                                                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[1].u_adder/GenPP[0].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].u_adder/GenPP[1].GenSystolicCtrlN_packed.at_tvalid_dly_r                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_adder/GenOcp[5].u_adder/GenPP[1].GenAccumLut.u_accum_lut/accum_pre_r                                     |                4 |             28 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[0].GenWP[0].u_nl/neg_clr_en                                                                    |               10 |             29 |         2.90 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[1].GenWP[0].u_nl/neg_clr_en                                                                    |                5 |             29 |         5.80 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[2].GenWP[0].u_nl/neg_clr_en                                                                    |                8 |             29 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[3].GenWP[0].u_nl/neg_clr_en                                                                    |                7 |             29 |         4.14 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[4].GenWP[0].u_nl/neg_clr_en                                                                    |                7 |             29 |         4.14 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[5].GenWP[0].u_nl/neg_clr_en                                                                    |                6 |             29 |         4.83 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[6].GenWP[0].u_nl/neg_clr_en                                                                    |                8 |             29 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_nl/GenOCP[7].GenWP[0].u_nl/neg_clr_en                                                                    |                8 |             29 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack_0                                                                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                                   |                6 |             30 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/wack                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                                   |               12 |             31 |         2.58 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wack                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                                   |                5 |             31 |         6.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].vld_pout                                                |                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/rack                                                                                       |                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[5]                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                                 |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[4]                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                                 |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[3]                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                                 |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[2]                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                                 |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[1]                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                                 |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/instr_ready_reg[0]                                                                               | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/SR[0]                                                                 |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[4]_rep_1[0]                                                                                                                                                        |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_3[0]                                                                                                                                                            |                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_5[0]                                                                                                                                                            |                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_6[0]                                                                                                                                                            |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[5]_2[0]                                                                                                                                                            |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/penable_reg_0[0]                                                                                                                                                             | design_1_i/dpuczdx8g_0/inst/u_regs4/p_0_in                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/pwdata0                                                                                                                                                                      |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_4[0]                                                                                                                                                            |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[4]_rep_2[0]                                                                                                                                                        |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].p_hp_start_addr                                                                                            |                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[5]_0[0]                                                                                                                                                            |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].p_hp_start_addr                                                                                            |                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[5]_1[0]                                                                                                                                                            |                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3[63]_i_1__0_n_0     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2[63]_i_1__0_n_0   |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/padding_end_mask_pre3[63]_i_1_n_0        |               10 |             32 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/padding_start_mask_pre2[63]_i_1_n_0      |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[3].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/E[0]                                                                                                                                                                         |                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/wack                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d               |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[2]_rep_3[0]                                                                                                                                                        |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[2]_rep_0[0]                                                                                                                                                        |                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/wack                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d               |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_neg_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_neg_r                                             |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_2[0]                                                                                                                                                            |                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[1].p_sel_pos_r                                             |                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[1].u_mult_dsp_tree/GenMultPair[0].p_sel_pos_r                                             |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_1[0]                                                                                                                                                            |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[3]_0[0]                                                                                                                                                            |                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/dpuczdx8g_0/inst/u_apb/paddr_reg[2]_rep_2[0]                                                                                                                                                        |                                                                                                                                                                                     |                7 |             32 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                6 |             33 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                7 |             33 |         4.71 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_fetch/dpu0_m_axi_instr_rvalid                                                                                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                              |                7 |             33 |         4.71 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[0].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].vld_pout                                                |                                                                                                                                                                                     |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                6 |             33 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[3].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[1].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[2].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |               11 |             33 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_serdes/GenDataN.GenEleP[7].ele_wren_r_inst_n_0                                                        |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[6].GenDataN[0].ele_r_reg[32][0]                                                        |               15 |             33 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[5].GenDataN[0].ele_r_reg[32][0]                                                        |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                6 |             33 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[4].GenDataN[0].ele_r_reg[32][0]                                                        |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[3].GenDataN[0].ele_r_reg[32][0]                                                        |               13 |             33 |         2.54 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                8 |             33 |         4.12 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[2].GenDataN[0].ele_r_reg[32][0]                                                        |               18 |             33 |         1.83 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[0].GenDataN[0].ele_r_reg[32][0]                                                        |               12 |             33 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[7].GenDataN[0].ele_r_reg[32][0]                                                        |               13 |             33 |         2.54 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_serdes/GenDataN.GenEleP[6].ele_wren_r_inst_n_0                                                        |                7 |             33 |         4.71 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/GenDataN.GenEleP[1].GenDataN[0].ele_r_reg[32][0]                                                        |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_serdes/GenDataN.GenEleP[5].ele_wren_r_inst_n_0                                                        |                6 |             33 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[4].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_serdes/GenDataN.GenEleP[0].ele_wren_r_inst_n_0                                                        |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[5].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[6].GenAddCh[0].GenMultOcp[0].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                6 |             33 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_serdes/GenDataN.GenEleP[1].ele_wren_r_inst_n_0                                                        |                9 |             33 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_serdes/GenDataN.GenEleP[2].ele_wren_r_inst_n_0                                                        |               11 |             33 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_mults/GenAddGrp[7].GenAddCh[0].GenMultOcp[2].u_mult_dsp_tree/GenMultPair[0].vld_pout_reg_n_0                                        |                                                                                                                                                                                     |                6 |             33 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_serdes/GenDataN.GenEleP[4].ele_wren_r_inst_n_0                                                        |                6 |             33 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_pe/u_alu_serdes/GenDataN.GenEleP[3].ele_wren_r_inst_n_0                                                        |                7 |             33 |         4.71 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/ddr_offset_end                                                                              |                                                                                                                                                                                     |               10 |             35 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_araddr[0][39]_i_2_n_0                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[0].m_axi_araddr[0][39]_i_1_n_0                                                     |               10 |             35 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_araddr[1][39]_i_2_n_0                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].m_axi_araddr[1][39]_i_1_n_0                                                     |               10 |             35 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/ddr_offset_end                                                                              |                                                                                                                                                                                     |               11 |             35 |         3.18 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/p_1_in                                                                                                                      |                                                                                                                                                                                     |                7 |             37 |         5.29 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/m_axi_hp2_awready_r                                                                                                         |                                                                                                                                                                                     |               10 |             37 |         3.70 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp0_reg/m_axi_hp0_awready_r                                                                                                         |                                                                                                                                                                                     |               10 |             37 |         3.70 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                                   |                9 |             37 |         4.11 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/m_axi_rs_awhp2_reg/p_1_in                                                                                                                      |                                                                                                                                                                                     |                6 |             37 |         6.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                |                                                                                                                                                                                     |               13 |             38 |         2.92 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/areset_d               |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/p_0_in[0]                                                                                                                      |                                                                                                                                                                                     |                9 |             43 |         4.78 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/rack                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/areset_d                                                              |                8 |             43 |         5.38 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/rd_bank_id_r                                                                                                      |                                                                                                                                                                                     |               13 |             43 |         3.31 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/so_wr_pre3_o                                                                                                                          |                                                                                                                                                                                     |                8 |             43 |         5.38 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[43]_i_1__6_n_0                                                           |                                                                                                                                                                                     |               12 |             44 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_128_191_0_2_i_1_n_0                                                  |                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_0_63_0_2_i_1__2_n_0                                                  |                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[43]_i_1_n_0                                                      |                                                                                                                                                                                     |               10 |             44 |         4.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_192_255_0_2_i_1_n_0                                                  |                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/gen_bram_dram.ram_reg_64_127_0_2_i_1__1_n_0                                                |                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[43]_i_1__0_n_0                                                   |                                                                                                                                                                                     |               10 |             44 |         4.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[43]_i_1__5_n_0                                                           |                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[2].u_bank/addr_start_am_strh_all_r[43]_i_1__1_n_0                                                   |                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_2[0]                                                                                       |                                                                                                                                                                                     |               15 |             44 |         2.93 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_1[0]                                                                                       |                                                                                                                                                                                     |               13 |             44 |         3.38 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0]_0[0]                                                                                       |                                                                                                                                                                                     |               15 |             44 |         2.93 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/en_dly_reg[0][0]                                                                                         |                                                                                                                                                                                     |               17 |             44 |         2.59 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[1].u_bank/addr_start_am_strh_all_r[43]_i_1__4_n_0                                                           |                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_addr_gen/GenAddr[0].u_bank/addr_start_am_strh_all_r[43]_i_1__3_n_0                                                           |                                                                                                                                                                                     |               12 |             44 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_addr_gen/GenAddr[3].u_bank/addr_start_am_strh_all_r[43]_i_1__2_n_0                                                   |                                                                                                                                                                                     |               11 |             44 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/start_r_d1_reg_1                                                                                                  | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ena_calc_o_reg_1                                                                       |               20 |             48 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_save_cmd_gen/dly_conf_reg[3]_0[0]                                                                        |                                                                                                                                                                                     |               12 |             49 |         4.08 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_save_cmd_gen/D[0]                                                                                        |                                                                                                                                                                                     |               15 |             49 |         3.27 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/E[0]                                                                                           |                                                                                                                                                                                     |               11 |             53 |         4.82 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[2]                                                                                            |                                                                                                                                                                                     |               23 |             53 |         2.30 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[1]                                                                                            |                                                                                                                                                                                     |               16 |             53 |         3.31 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[3]                                                                                            |                                                                                                                                                                                     |               17 |             53 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_init_ten_d2_n_r[0]                                                                                            |                                                                                                                                                                                     |               17 |             53 |         3.12 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                              |                                                                                                                                                                                     |               10 |             54 |         5.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/rack                                                                              |                                                                                                                                                                                     |               10 |             54 |         5.40 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_mac_parser/start_r_d1_reg_1                                                                                                  |                                                                                                                                                                                     |               12 |             55 |         4.58 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/p_0_in                                                                        |                                                                                                                                                                                     |               20 |             55 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/p_0_in                                                                        |                                                                                                                                                                                     |               17 |             55 |         3.24 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.s_ready_i_reg_0                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/argmax_en_reg_reg_0                                 |               11 |             56 |         5.09 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/u_save_data_split/m_axi_rs_data_in_reg/mode1.s_ready_i_reg_0                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/argmax_switch_u0/argmax_en_reg_reg_0                                 |               16 |             56 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_tready_reg[0]                                                   |                                                                                                                                                                                     |               14 |             59 |         4.21 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_tready_reg[0]                                                   |                                                                                                                                                                                     |               14 |             59 |         4.21 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/rack                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/areset_d                                                                   |               11 |             61 |         5.55 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_0                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[63]_i_2__0_n_0                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[1].img_bank_wr_reg[1]_0[0]                                    |               11 |             64 |         5.82 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].wr_block_done_reg                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].fifo_pfull_r_reg_0         |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].gen_wr_data_col4.wr_buf_data_pre2[63]_i_1_n_0                                              |                                                                                                                                                                                     |               63 |             64 |         1.02 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[63]_i_2__0_n_0                          | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[1].weights_bank_wr_reg[1]_0[0]                                |               12 |             64 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].wr_block_done_reg                                     | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].fifo_pfull_r_reg           |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].gen_wr_data_col4.wr_buf_data_pre2[63]_i_1_n_0                                              |                                                                                                                                                                                     |               61 |             64 |         1.05 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[63]_i_2_n_0                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[0].weights_bank_wr_reg[0]_0[0]                                |               14 |             64 |         4.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/i___87_n_0                                                                                      |                                                                                                                                                                                     |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[0].bias_bank_wr_reg[0]_0[0]                                   |               11 |             64 |         5.82 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[1].bias_bank_wr_reg[1]_0[0]                                   |               13 |             64 |         4.92 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/i___87_n_0                                                                                      |                                                                                                                                                                                     |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                            |                                                                                                                                                                                     |               11 |             64 |         5.82 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/m_ram/rack                                                                                            |                                                                                                                                                                                     |               11 |             64 |         5.82 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[0].u_routing/u_dly_rvalid/buf_rd_vld                                                                                       |                                                                                                                                                                                     |               24 |             64 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].augm_img_mean.load_pad/img_mean_forbid.img_wr_data[63]_i_2_n_0                             | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/dm_cfg_bridge/gen_dm_port_st_machines[0].img_bank_wr_reg[0]_0[0]                                    |               15 |             64 |         4.27 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/gen_bram_dram.ram_data_reg[33]_0                                         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/i___50_n_0                                                                                                                     |                                                                                                                                                                                     |               20 |             65 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/u_regs4/GenExecCycleValid[0].exex_start_pos_r                                                                                                           |               16 |             65 |         4.06 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/i___8_n_0                                                                                                                      |                                                                                                                                                                                     |               22 |             65 |         2.95 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/mode1.s_ready_i_reg_0                                                   |                                                                                                                                                                                     |               17 |             65 |         3.82 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/mode1.s_ready_i_reg_0                                                   |                                                                                                                                                                                     |               13 |             65 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/rack                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/areset_d                                                                   |               14 |             67 |         4.79 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_parser/u_alu_ele_parser/ins_data_ele[88]_i_1_n_0                                                                                          |                                                                                                                                                                                     |               17 |             67 |         3.94 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/rack                                                                                       | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/areset_d                                                              |               17 |             67 |         3.94 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/rack                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/areset_d                                                                   |               19 |             68 |         3.58 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[5].DX.d_r_reg[5][0]_rep_0                                                                                   |                                                                                                                                                                                     |               24 |             69 |         2.88 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/rack                                                                                  |                                                                                                                                                                                     |               12 |             72 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/rack                                                                                  |                                                                                                                                                                                     |               12 |             72 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data[74]_i_1_n_0                                                                |                                                                                                                                                                                     |               23 |             75 |         3.26 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                       |                                                                                                                                                                                     |               13 |             75 |         5.77 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d               |               17 |             77 |         4.53 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                        | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/areset_d               |               15 |             77 |         5.13 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/m_axis_tvalid_reg_0[0]                                                                         |                                                                                                                                                                                     |               31 |             78 |         2.52 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                        |                                                                                                                                                                                     |               17 |             78 |         4.59 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                        |                                                                                                                                                                                     |               14 |             78 |         5.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                            |                                                                                                                                                                                     |               27 |             78 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/rack                                        |                                                                                                                                                                                     |               27 |             79 |         2.93 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data0                                                                            |                                                                                                                                                                                     |               18 |             79 |         4.39 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_fifo_alu_wr/m_ram/rack                                                                                       |                                                                                                                                                                                     |               27 |             79 |         2.93 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[3].u_routing/GenPgN.u_axi_rs/m_axis_tvalid_reg[0]                                                                           |                                                                                                                                                                                     |               17 |             79 |         4.65 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/m_ram/rack                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/areset_d                                                                   |               18 |             80 |         4.44 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/u_ker_d_jump_dly2/wack                                                                                                         |                                                                                                                                                                                     |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram/wack                                                                              |                                                                                                                                                                                     |               10 |             80 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_ins_parser/E[0]                                                                                                                           |                                                                                                                                                                                     |               15 |             84 |         5.60 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg[0]                                                                                              | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |               21 |             85 |         4.05 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/u_dly_rvalid/wack                                                                                              |                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/u_dly_rvalid/wack_4                                                                                            |                                                                                                                                                                                     |               11 |             88 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/not_empty_reg                                               |                                                                                                                                                                                     |               19 |             96 |         5.05 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedatafifo/m_ram/wack                                                                                  |                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/not_empty_reg                                               |                                                                                                                                                                                     |               19 |             96 |         5.05 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedatafifo/m_ram/wack                                                                                  |                                                                                                                                                                                     |               12 |             96 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/gen_bram_dram.ram_reg_0_63_0_2_i_1_n_0            |                                                                                                                                                                                     |               26 |            104 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_64_127_0_2_i_1_n_0    |                                                                                                                                                                                     |               26 |            104 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_bias/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                       |                                                                                                                                                                                     |               13 |            104 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/gen_bram_dram.ram_reg_0_63_0_2_i_1_n_0            |                                                                                                                                                                                     |               26 |            104 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_img/GenLoadN.u_fifo_load_wr_img/m_ram/gen_bram_dram.ram_reg_64_127_0_2_i_1__0_n_0 |                                                                                                                                                                                     |               26 |            104 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/E[0]                                                                                                                            |                                                                                                                                                                                     |               42 |            106 |         2.52 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/m_axis_cmd_tvalid_reg[0]                                                                                                        |                                                                                                                                                                                     |               30 |            106 |         3.53 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/rack                                                                     |                                                                                                                                                                                     |               18 |            106 |         5.89 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/m_axis_tvalid_reg[0]                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/SR[0]                                                                      |               22 |            106 |         4.82 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/rack                                                                     |                                                                                                                                                                                     |               18 |            106 |         5.89 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_writer_gen[0].u_alu_writer/u_ds_din/wack                                                                                                  |                                                                                                                                                                                     |               27 |            106 |         3.93 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_wrfifo_wgt/GenLoadN.u_fifo_load_wr_img/m_ram/wack                                        |                                                                                                                                                                                     |               27 |            106 |         3.93 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/m_axis_tvalid_reg[1]                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/SR[0]                                                                      |               18 |            107 |         5.94 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/rst                                                                                                                            |               51 |            112 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/m_axis_cmd_tdata_reg[28]_1[0]                                                                                    |                                                                                                                                                                                     |               33 |            114 |         3.45 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_sctrl/instr_fifo/m_ram/rack                                                                                            |                                                                                                                                                                                     |               47 |            121 |         2.57 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/E[0]                                                                                                  |                                                                                                                                                                                     |               23 |            132 |         5.74 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_sinstr_tdata0                                                                                        |                                                                                                                                                                                     |               27 |            135 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/instr_ready_reg[0]                                                                                    | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/SR[0]                                                                      |               29 |            137 |         4.72 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/rack                                                                                            |                                                                                                                                                                                     |               50 |            139 |         2.78 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/rack                                                                                            |                                                                                                                                                                                     |               51 |            140 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/ins_tready_r_reg_0[0]                                                                                            | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |               35 |            140 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram/wack                                                                     |                                                                                                                                                                                     |               18 |            144 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram/wack                                                                     |                                                                                                                                                                                     |               18 |            144 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_cinstr_tdata0                                                                                        |                                                                                                                                                                                     |               35 |            150 |         4.29 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[1].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/not_full_reg                                                |                                                                                                                                                                                     |               19 |            152 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/data_cmd_fifo_u0/u_cmd_fifo_0/m_ram/not_full_reg                                                |                                                                                                                                                                                     |               19 |            152 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_linstr_tdata0                                                                                        |                                                                                                                                                                                     |               40 |            153 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_ele_reader/GenArFifoEna.u_arfifo/E[0]                                                                                                     |                                                                                                                                                                                     |               68 |            176 |         2.59 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/m_axis_tvalid_reg_0[0]                                                                                |                                                                                                                                                                                     |               37 |            178 |         4.81 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack_0                                                                                     |                                                                                                                                                                                     |               45 |            180 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/instr_fifo/m_ram/rack                                                                                            |                                                                                                                                                                                     |               64 |            185 |         2.89 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/m_axis_pinstr_tdata0                                                                                        |                                                                                                                                                                                     |               37 |            192 |         5.19 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_cctrl/instr_fifo/m_ram/wack                                                                                            |                                                                                                                                                                                     |               50 |            200 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_lctrl/instr_fifo/m_ram/wack                                                                                            |                                                                                                                                                                                     |               51 |            204 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_pctrl/reg_nl_type_r[0]                                                                                                 |                                                                                                                                                                                     |               54 |            207 |         3.83 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_fetch_param/cfg_en                                                                                                                      |                                                                                                                                                                                     |               60 |            239 |         3.98 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[0].u_axi_rs_buf_wctrl/state_machines[0].wr_block_done_reg                                     |                                                                                                                                                                                     |               89 |            256 |         2.88 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_scheduler_top/m_scheduler_thdl/m_distribute/instr_fifo/m_ram/wack                                                                                       |                                                                                                                                                                                     |               64 |            256 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/dm_write_ctrl/cm_buf_wctrl_augm/state_machines[1].u_axi_rs_buf_wctrl/state_machines[1].wr_block_done_reg                                     |                                                                                                                                                                                     |               83 |            256 |         3.08 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/rst_n_r_reg                                         |              117 |            259 |         2.21 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/inst_ds_fifo_0/GenSrl16E.GenSrl[1].q_reg_reg_0                                                      |              112 |            320 |         2.86 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         | design_1_i/dpuczdx8g_0/inst/GenDpu0.u_dpu0/m_dpu_top/m_alu_top/u_alu_img_reader/pool_pea_tvalid                                                                                                                |                                                                                                                                                                                     |              130 |            395 |         3.04 |
|  design_1_i/clk_wiz_0/inst/clk_out_300M         |                                                                                                                                                                                                                |                                                                                                                                                                                     |              961 |           4333 |         4.51 |
|  design_1_i/clk_wiz_0/inst/clk_out_150M         |                                                                                                                                                                                                                |                                                                                                                                                                                     |             3993 |          18026 |         4.51 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


