
LcdYEncoderyMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae48  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000067c  0800b018  0800b018  0001b018  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b694  0800b694  0002023c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b694  0800b694  0001b694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b69c  0800b69c  0002023c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b69c  0800b69c  0001b69c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b6a0  0800b6a0  0001b6a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000023c  20000000  0800b6a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004174  2000023c  0800b8e0  0002023c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200043b0  0800b8e0  000243b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e94c  00000000  00000000  0002026c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e1e  00000000  00000000  0003ebb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001858  00000000  00000000  000429d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001708  00000000  00000000  00044230  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002594b  00000000  00000000  00045938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b92b  00000000  00000000  0006b283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dee01  00000000  00000000  00086bae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001659af  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077b4  00000000  00000000  00165a04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000023c 	.word	0x2000023c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b000 	.word	0x0800b000

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000240 	.word	0x20000240
 800020c:	0800b000 	.word	0x0800b000

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96e 	b.w	8000edc <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468c      	mov	ip, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f040 8083 	bne.w	8000d2e <__udivmoddi4+0x116>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d947      	bls.n	8000cbe <__udivmoddi4+0xa6>
 8000c2e:	fab2 f282 	clz	r2, r2
 8000c32:	b142      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	f1c2 0020 	rsb	r0, r2, #32
 8000c38:	fa24 f000 	lsr.w	r0, r4, r0
 8000c3c:	4091      	lsls	r1, r2
 8000c3e:	4097      	lsls	r7, r2
 8000c40:	ea40 0c01 	orr.w	ip, r0, r1
 8000c44:	4094      	lsls	r4, r2
 8000c46:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c4a:	0c23      	lsrs	r3, r4, #16
 8000c4c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c50:	fa1f fe87 	uxth.w	lr, r7
 8000c54:	fb08 c116 	mls	r1, r8, r6, ip
 8000c58:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c60:	4299      	cmp	r1, r3
 8000c62:	d909      	bls.n	8000c78 <__udivmoddi4+0x60>
 8000c64:	18fb      	adds	r3, r7, r3
 8000c66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6a:	f080 8119 	bcs.w	8000ea0 <__udivmoddi4+0x288>
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	f240 8116 	bls.w	8000ea0 <__udivmoddi4+0x288>
 8000c74:	3e02      	subs	r6, #2
 8000c76:	443b      	add	r3, r7
 8000c78:	1a5b      	subs	r3, r3, r1
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c80:	fb08 3310 	mls	r3, r8, r0, r3
 8000c84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c88:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c8c:	45a6      	cmp	lr, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x8c>
 8000c90:	193c      	adds	r4, r7, r4
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 8105 	bcs.w	8000ea4 <__udivmoddi4+0x28c>
 8000c9a:	45a6      	cmp	lr, r4
 8000c9c:	f240 8102 	bls.w	8000ea4 <__udivmoddi4+0x28c>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ca8:	eba4 040e 	sub.w	r4, r4, lr
 8000cac:	2600      	movs	r6, #0
 8000cae:	b11d      	cbz	r5, 8000cb8 <__udivmoddi4+0xa0>
 8000cb0:	40d4      	lsrs	r4, r2
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cb8:	4631      	mov	r1, r6
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	b902      	cbnz	r2, 8000cc2 <__udivmoddi4+0xaa>
 8000cc0:	deff      	udf	#255	; 0xff
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	d150      	bne.n	8000d6c <__udivmoddi4+0x154>
 8000cca:	1bcb      	subs	r3, r1, r7
 8000ccc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd0:	fa1f f887 	uxth.w	r8, r7
 8000cd4:	2601      	movs	r6, #1
 8000cd6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cda:	0c21      	lsrs	r1, r4, #16
 8000cdc:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0xe4>
 8000cec:	1879      	adds	r1, r7, r1
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0xe2>
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	f200 80e9 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1ac9      	subs	r1, r1, r3
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d08:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x10c>
 8000d14:	193c      	adds	r4, r7, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x10a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80d9 	bhi.w	8000ed4 <__udivmoddi4+0x2bc>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e7bf      	b.n	8000cae <__udivmoddi4+0x96>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0x12e>
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	f000 80b1 	beq.w	8000e9a <__udivmoddi4+0x282>
 8000d38:	2600      	movs	r6, #0
 8000d3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3e:	4630      	mov	r0, r6
 8000d40:	4631      	mov	r1, r6
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f683 	clz	r6, r3
 8000d4a:	2e00      	cmp	r6, #0
 8000d4c:	d14a      	bne.n	8000de4 <__udivmoddi4+0x1cc>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0x140>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80b8 	bhi.w	8000ec8 <__udivmoddi4+0x2b0>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	468c      	mov	ip, r1
 8000d62:	2d00      	cmp	r5, #0
 8000d64:	d0a8      	beq.n	8000cb8 <__udivmoddi4+0xa0>
 8000d66:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d6a:	e7a5      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000d6c:	f1c2 0320 	rsb	r3, r2, #32
 8000d70:	fa20 f603 	lsr.w	r6, r0, r3
 8000d74:	4097      	lsls	r7, r2
 8000d76:	fa01 f002 	lsl.w	r0, r1, r2
 8000d7a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7e:	40d9      	lsrs	r1, r3
 8000d80:	4330      	orrs	r0, r6
 8000d82:	0c03      	lsrs	r3, r0, #16
 8000d84:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d88:	fa1f f887 	uxth.w	r8, r7
 8000d8c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb06 f108 	mul.w	r1, r6, r8
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d9e:	d909      	bls.n	8000db4 <__udivmoddi4+0x19c>
 8000da0:	18fb      	adds	r3, r7, r3
 8000da2:	f106 3cff 	add.w	ip, r6, #4294967295
 8000da6:	f080 808d 	bcs.w	8000ec4 <__udivmoddi4+0x2ac>
 8000daa:	4299      	cmp	r1, r3
 8000dac:	f240 808a 	bls.w	8000ec4 <__udivmoddi4+0x2ac>
 8000db0:	3e02      	subs	r6, #2
 8000db2:	443b      	add	r3, r7
 8000db4:	1a5b      	subs	r3, r3, r1
 8000db6:	b281      	uxth	r1, r0
 8000db8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dbc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dc0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dc4:	fb00 f308 	mul.w	r3, r0, r8
 8000dc8:	428b      	cmp	r3, r1
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x1c4>
 8000dcc:	1879      	adds	r1, r7, r1
 8000dce:	f100 3cff 	add.w	ip, r0, #4294967295
 8000dd2:	d273      	bcs.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d971      	bls.n	8000ebc <__udivmoddi4+0x2a4>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4439      	add	r1, r7
 8000ddc:	1acb      	subs	r3, r1, r3
 8000dde:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000de2:	e778      	b.n	8000cd6 <__udivmoddi4+0xbe>
 8000de4:	f1c6 0c20 	rsb	ip, r6, #32
 8000de8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dec:	fa22 f30c 	lsr.w	r3, r2, ip
 8000df0:	431c      	orrs	r4, r3
 8000df2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000df6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfa:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dfe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e02:	431f      	orrs	r7, r3
 8000e04:	0c3b      	lsrs	r3, r7, #16
 8000e06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e0a:	fa1f f884 	uxth.w	r8, r4
 8000e0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e12:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e16:	fb09 fa08 	mul.w	sl, r9, r8
 8000e1a:	458a      	cmp	sl, r1
 8000e1c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e20:	fa00 f306 	lsl.w	r3, r0, r6
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x220>
 8000e26:	1861      	adds	r1, r4, r1
 8000e28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e2c:	d248      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e2e:	458a      	cmp	sl, r1
 8000e30:	d946      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4421      	add	r1, r4
 8000e38:	eba1 010a 	sub.w	r1, r1, sl
 8000e3c:	b2bf      	uxth	r7, r7
 8000e3e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e42:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e46:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e4a:	fb00 f808 	mul.w	r8, r0, r8
 8000e4e:	45b8      	cmp	r8, r7
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x24a>
 8000e52:	19e7      	adds	r7, r4, r7
 8000e54:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e58:	d22e      	bcs.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5a:	45b8      	cmp	r8, r7
 8000e5c:	d92c      	bls.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4427      	add	r7, r4
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	eba7 0708 	sub.w	r7, r7, r8
 8000e6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6e:	454f      	cmp	r7, r9
 8000e70:	46c6      	mov	lr, r8
 8000e72:	4649      	mov	r1, r9
 8000e74:	d31a      	bcc.n	8000eac <__udivmoddi4+0x294>
 8000e76:	d017      	beq.n	8000ea8 <__udivmoddi4+0x290>
 8000e78:	b15d      	cbz	r5, 8000e92 <__udivmoddi4+0x27a>
 8000e7a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e7e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e82:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e86:	40f2      	lsrs	r2, r6
 8000e88:	ea4c 0202 	orr.w	r2, ip, r2
 8000e8c:	40f7      	lsrs	r7, r6
 8000e8e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e92:	2600      	movs	r6, #0
 8000e94:	4631      	mov	r1, r6
 8000e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e70b      	b.n	8000cb8 <__udivmoddi4+0xa0>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0x60>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6fd      	b.n	8000ca4 <__udivmoddi4+0x8c>
 8000ea8:	4543      	cmp	r3, r8
 8000eaa:	d2e5      	bcs.n	8000e78 <__udivmoddi4+0x260>
 8000eac:	ebb8 0e02 	subs.w	lr, r8, r2
 8000eb0:	eb69 0104 	sbc.w	r1, r9, r4
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7df      	b.n	8000e78 <__udivmoddi4+0x260>
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e7d2      	b.n	8000e62 <__udivmoddi4+0x24a>
 8000ebc:	4660      	mov	r0, ip
 8000ebe:	e78d      	b.n	8000ddc <__udivmoddi4+0x1c4>
 8000ec0:	4681      	mov	r9, r0
 8000ec2:	e7b9      	b.n	8000e38 <__udivmoddi4+0x220>
 8000ec4:	4666      	mov	r6, ip
 8000ec6:	e775      	b.n	8000db4 <__udivmoddi4+0x19c>
 8000ec8:	4630      	mov	r0, r6
 8000eca:	e74a      	b.n	8000d62 <__udivmoddi4+0x14a>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	4439      	add	r1, r7
 8000ed2:	e713      	b.n	8000cfc <__udivmoddi4+0xe4>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e724      	b.n	8000d24 <__udivmoddi4+0x10c>
 8000eda:	bf00      	nop

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	4a07      	ldr	r2, [pc, #28]	; (8000f0c <vApplicationGetIdleTaskMemory+0x2c>)
 8000ef0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	4a06      	ldr	r2, [pc, #24]	; (8000f10 <vApplicationGetIdleTaskMemory+0x30>)
 8000ef6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2280      	movs	r2, #128	; 0x80
 8000efc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000efe:	bf00      	nop
 8000f00:	3714      	adds	r7, #20
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	20000258 	.word	0x20000258
 8000f10:	200002ac 	.word	0x200002ac

08000f14 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000f1e:	4a38      	ldr	r2, [pc, #224]	; (8001000 <HD44780_Init+0xec>)
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000f24:	4b37      	ldr	r3, [pc, #220]	; (8001004 <HD44780_Init+0xf0>)
 8000f26:	2208      	movs	r2, #8
 8000f28:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000f2a:	4b37      	ldr	r3, [pc, #220]	; (8001008 <HD44780_Init+0xf4>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000f30:	4b33      	ldr	r3, [pc, #204]	; (8001000 <HD44780_Init+0xec>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d907      	bls.n	8000f48 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000f38:	4b33      	ldr	r3, [pc, #204]	; (8001008 <HD44780_Init+0xf4>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	f043 0308 	orr.w	r3, r3, #8
 8000f40:	b2da      	uxtb	r2, r3
 8000f42:	4b31      	ldr	r3, [pc, #196]	; (8001008 <HD44780_Init+0xf4>)
 8000f44:	701a      	strb	r2, [r3, #0]
 8000f46:	e006      	b.n	8000f56 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000f48:	4b2f      	ldr	r3, [pc, #188]	; (8001008 <HD44780_Init+0xf4>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	f043 0304 	orr.w	r3, r3, #4
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	4b2d      	ldr	r3, [pc, #180]	; (8001008 <HD44780_Init+0xf4>)
 8000f54:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000f56:	f000 f985 	bl	8001264 <DelayInit>
  HAL_Delay(50);
 8000f5a:	2032      	movs	r0, #50	; 0x32
 8000f5c:	f002 f81e 	bl	8002f9c <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000f60:	4b28      	ldr	r3, [pc, #160]	; (8001004 <HD44780_Init+0xf0>)
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	4618      	mov	r0, r3
 8000f66:	f000 f943 	bl	80011f0 <ExpanderWrite>
  HAL_Delay(1000);
 8000f6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f6e:	f002 f815 	bl	8002f9c <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000f72:	2030      	movs	r0, #48	; 0x30
 8000f74:	f000 f92b 	bl	80011ce <Write4Bits>
  DelayUS(4500);
 8000f78:	f241 1094 	movw	r0, #4500	; 0x1194
 8000f7c:	f000 f99c 	bl	80012b8 <DelayUS>

  Write4Bits(0x03 << 4);
 8000f80:	2030      	movs	r0, #48	; 0x30
 8000f82:	f000 f924 	bl	80011ce <Write4Bits>
  DelayUS(4500);
 8000f86:	f241 1094 	movw	r0, #4500	; 0x1194
 8000f8a:	f000 f995 	bl	80012b8 <DelayUS>

  Write4Bits(0x03 << 4);
 8000f8e:	2030      	movs	r0, #48	; 0x30
 8000f90:	f000 f91d 	bl	80011ce <Write4Bits>
  DelayUS(4500);
 8000f94:	f241 1094 	movw	r0, #4500	; 0x1194
 8000f98:	f000 f98e 	bl	80012b8 <DelayUS>

  Write4Bits(0x02 << 4);
 8000f9c:	2020      	movs	r0, #32
 8000f9e:	f000 f916 	bl	80011ce <Write4Bits>
  DelayUS(100);
 8000fa2:	2064      	movs	r0, #100	; 0x64
 8000fa4:	f000 f988 	bl	80012b8 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000fa8:	4b17      	ldr	r3, [pc, #92]	; (8001008 <HD44780_Init+0xf4>)
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	f043 0320 	orr.w	r3, r3, #32
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f000 f8ce 	bl	8001154 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000fb8:	4b14      	ldr	r3, [pc, #80]	; (800100c <HD44780_Init+0xf8>)
 8000fba:	2204      	movs	r2, #4
 8000fbc:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000fbe:	f000 f875 	bl	80010ac <HD44780_Display>
  HD44780_Clear();
 8000fc2:	f000 f82b 	bl	800101c <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000fc6:	4b12      	ldr	r3, [pc, #72]	; (8001010 <HD44780_Init+0xfc>)
 8000fc8:	2202      	movs	r2, #2
 8000fca:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000fcc:	4b10      	ldr	r3, [pc, #64]	; (8001010 <HD44780_Init+0xfc>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	f043 0304 	orr.w	r3, r3, #4
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f000 f8bc 	bl	8001154 <SendCommand>
  DelayUS(4500);
 8000fdc:	f241 1094 	movw	r0, #4500	; 0x1194
 8000fe0:	f000 f96a 	bl	80012b8 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000fe4:	490b      	ldr	r1, [pc, #44]	; (8001014 <HD44780_Init+0x100>)
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f000 f876 	bl	80010d8 <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000fec:	490a      	ldr	r1, [pc, #40]	; (8001018 <HD44780_Init+0x104>)
 8000fee:	2001      	movs	r0, #1
 8000ff0:	f000 f872 	bl	80010d8 <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000ff4:	f000 f81d 	bl	8001032 <HD44780_Home>
}
 8000ff8:	bf00      	nop
 8000ffa:	3708      	adds	r7, #8
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	20004236 	.word	0x20004236
 8001004:	20004238 	.word	0x20004238
 8001008:	20004234 	.word	0x20004234
 800100c:	20004237 	.word	0x20004237
 8001010:	20004235 	.word	0x20004235
 8001014:	20000000 	.word	0x20000000
 8001018:	20000008 	.word	0x20000008

0800101c <HD44780_Clear>:

void HD44780_Clear()
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8001020:	2001      	movs	r0, #1
 8001022:	f000 f897 	bl	8001154 <SendCommand>
  DelayUS(2000);
 8001026:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800102a:	f000 f945 	bl	80012b8 <DelayUS>
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}

08001032 <HD44780_Home>:

void HD44780_Home()
{
 8001032:	b580      	push	{r7, lr}
 8001034:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8001036:	2002      	movs	r0, #2
 8001038:	f000 f88c 	bl	8001154 <SendCommand>
  DelayUS(2000);
 800103c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001040:	f000 f93a 	bl	80012b8 <DelayUS>
}
 8001044:	bf00      	nop
 8001046:	bd80      	pop	{r7, pc}

08001048 <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8001048:	b590      	push	{r4, r7, lr}
 800104a:	b087      	sub	sp, #28
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	460a      	mov	r2, r1
 8001052:	71fb      	strb	r3, [r7, #7]
 8001054:	4613      	mov	r3, r2
 8001056:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8001058:	4b12      	ldr	r3, [pc, #72]	; (80010a4 <HD44780_SetCursor+0x5c>)
 800105a:	f107 0408 	add.w	r4, r7, #8
 800105e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001060:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8001064:	4b10      	ldr	r3, [pc, #64]	; (80010a8 <HD44780_SetCursor+0x60>)
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	79ba      	ldrb	r2, [r7, #6]
 800106a:	429a      	cmp	r2, r3
 800106c:	d303      	bcc.n	8001076 <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 800106e:	4b0e      	ldr	r3, [pc, #56]	; (80010a8 <HD44780_SetCursor+0x60>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	3b01      	subs	r3, #1
 8001074:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8001076:	79bb      	ldrb	r3, [r7, #6]
 8001078:	009b      	lsls	r3, r3, #2
 800107a:	f107 0218 	add.w	r2, r7, #24
 800107e:	4413      	add	r3, r2
 8001080:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8001084:	b2da      	uxtb	r2, r3
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	4413      	add	r3, r2
 800108a:	b2db      	uxtb	r3, r3
 800108c:	b25b      	sxtb	r3, r3
 800108e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001092:	b25b      	sxtb	r3, r3
 8001094:	b2db      	uxtb	r3, r3
 8001096:	4618      	mov	r0, r3
 8001098:	f000 f85c 	bl	8001154 <SendCommand>
}
 800109c:	bf00      	nop
 800109e:	371c      	adds	r7, #28
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd90      	pop	{r4, r7, pc}
 80010a4:	0800b018 	.word	0x0800b018
 80010a8:	20004236 	.word	0x20004236

080010ac <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 80010b0:	4b08      	ldr	r3, [pc, #32]	; (80010d4 <HD44780_Display+0x28>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	f043 0304 	orr.w	r3, r3, #4
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4b06      	ldr	r3, [pc, #24]	; (80010d4 <HD44780_Display+0x28>)
 80010bc:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 80010be:	4b05      	ldr	r3, [pc, #20]	; (80010d4 <HD44780_Display+0x28>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	f043 0308 	orr.w	r3, r3, #8
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	4618      	mov	r0, r3
 80010ca:	f000 f843 	bl	8001154 <SendCommand>
}
 80010ce:	bf00      	nop
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	20004237 	.word	0x20004237

080010d8 <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	6039      	str	r1, [r7, #0]
 80010e2:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 80010ec:	79fb      	ldrb	r3, [r7, #7]
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	b25b      	sxtb	r3, r3
 80010f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010f6:	b25b      	sxtb	r3, r3
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 f82a 	bl	8001154 <SendCommand>
  for (int i=0; i<8; i++)
 8001100:	2300      	movs	r3, #0
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	e009      	b.n	800111a <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	683a      	ldr	r2, [r7, #0]
 800110a:	4413      	add	r3, r2
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	4618      	mov	r0, r3
 8001110:	f000 f82e 	bl	8001170 <SendChar>
  for (int i=0; i<8; i++)
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	3301      	adds	r3, #1
 8001118:	60fb      	str	r3, [r7, #12]
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	2b07      	cmp	r3, #7
 800111e:	ddf2      	ble.n	8001106 <HD44780_CreateSpecialChar+0x2e>
  }
}
 8001120:	bf00      	nop
 8001122:	bf00      	nop
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}

0800112a <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 800112a:	b580      	push	{r7, lr}
 800112c:	b082      	sub	sp, #8
 800112e:	af00      	add	r7, sp, #0
 8001130:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8001132:	e006      	b.n	8001142 <HD44780_PrintStr+0x18>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	1c5a      	adds	r2, r3, #1
 8001138:	607a      	str	r2, [r7, #4]
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	4618      	mov	r0, r3
 800113e:	f000 f817 	bl	8001170 <SendChar>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d1f4      	bne.n	8001134 <HD44780_PrintStr+0xa>
}
 800114a:	bf00      	nop
 800114c:	bf00      	nop
 800114e:	3708      	adds	r7, #8
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f000 f812 	bl	800118c <Send>
}
 8001168:	bf00      	nop
 800116a:	3708      	adds	r7, #8
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <SendChar>:

static void SendChar(uint8_t ch)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b082      	sub	sp, #8
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	2101      	movs	r1, #1
 800117e:	4618      	mov	r0, r3
 8001180:	f000 f804 	bl	800118c <Send>
}
 8001184:	bf00      	nop
 8001186:	3708      	adds	r7, #8
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}

0800118c <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	4603      	mov	r3, r0
 8001194:	460a      	mov	r2, r1
 8001196:	71fb      	strb	r3, [r7, #7]
 8001198:	4613      	mov	r3, r2
 800119a:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	f023 030f 	bic.w	r3, r3, #15
 80011a2:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	011b      	lsls	r3, r3, #4
 80011a8:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 80011aa:	7bfa      	ldrb	r2, [r7, #15]
 80011ac:	79bb      	ldrb	r3, [r7, #6]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 f80b 	bl	80011ce <Write4Bits>
  Write4Bits((lownib)|mode);
 80011b8:	7bba      	ldrb	r2, [r7, #14]
 80011ba:	79bb      	ldrb	r3, [r7, #6]
 80011bc:	4313      	orrs	r3, r2
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	4618      	mov	r0, r3
 80011c2:	f000 f804 	bl	80011ce <Write4Bits>
}
 80011c6:	bf00      	nop
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}

080011ce <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b082      	sub	sp, #8
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	4603      	mov	r3, r0
 80011d6:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80011d8:	79fb      	ldrb	r3, [r7, #7]
 80011da:	4618      	mov	r0, r3
 80011dc:	f000 f808 	bl	80011f0 <ExpanderWrite>
  PulseEnable(value);
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	4618      	mov	r0, r3
 80011e4:	f000 f820 	bl	8001228 <PulseEnable>
}
 80011e8:	bf00      	nop
 80011ea:	3708      	adds	r7, #8
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}

080011f0 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af02      	add	r7, sp, #8
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80011fa:	4b09      	ldr	r3, [pc, #36]	; (8001220 <ExpanderWrite+0x30>)
 80011fc:	781a      	ldrb	r2, [r3, #0]
 80011fe:	79fb      	ldrb	r3, [r7, #7]
 8001200:	4313      	orrs	r3, r2
 8001202:	b2db      	uxtb	r3, r3
 8001204:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8001206:	f107 020f 	add.w	r2, r7, #15
 800120a:	230a      	movs	r3, #10
 800120c:	9300      	str	r3, [sp, #0]
 800120e:	2301      	movs	r3, #1
 8001210:	214e      	movs	r1, #78	; 0x4e
 8001212:	4804      	ldr	r0, [pc, #16]	; (8001224 <ExpanderWrite+0x34>)
 8001214:	f002 fdec 	bl	8003df0 <HAL_I2C_Master_Transmit>
}
 8001218:	bf00      	nop
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20004238 	.word	0x20004238
 8001224:	2000423c 	.word	0x2000423c

08001228 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	f043 0304 	orr.w	r3, r3, #4
 8001238:	b2db      	uxtb	r3, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ffd8 	bl	80011f0 <ExpanderWrite>
  DelayUS(20);
 8001240:	2014      	movs	r0, #20
 8001242:	f000 f839 	bl	80012b8 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8001246:	79fb      	ldrb	r3, [r7, #7]
 8001248:	f023 0304 	bic.w	r3, r3, #4
 800124c:	b2db      	uxtb	r3, r3
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff ffce 	bl	80011f0 <ExpanderWrite>
  DelayUS(20);
 8001254:	2014      	movs	r0, #20
 8001256:	f000 f82f 	bl	80012b8 <DelayUS>
}
 800125a:	bf00      	nop
 800125c:	3708      	adds	r7, #8
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
	...

08001264 <DelayInit>:

static void DelayInit(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8001268:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <DelayInit+0x4c>)
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	4a10      	ldr	r2, [pc, #64]	; (80012b0 <DelayInit+0x4c>)
 800126e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001272:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001274:	4b0e      	ldr	r3, [pc, #56]	; (80012b0 <DelayInit+0x4c>)
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	4a0d      	ldr	r2, [pc, #52]	; (80012b0 <DelayInit+0x4c>)
 800127a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800127e:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001280:	4b0c      	ldr	r3, [pc, #48]	; (80012b4 <DelayInit+0x50>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a0b      	ldr	r2, [pc, #44]	; (80012b4 <DelayInit+0x50>)
 8001286:	f023 0301 	bic.w	r3, r3, #1
 800128a:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800128c:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <DelayInit+0x50>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a08      	ldr	r2, [pc, #32]	; (80012b4 <DelayInit+0x50>)
 8001292:	f043 0301 	orr.w	r3, r3, #1
 8001296:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8001298:	4b06      	ldr	r3, [pc, #24]	; (80012b4 <DelayInit+0x50>)
 800129a:	2200      	movs	r2, #0
 800129c:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800129e:	bf00      	nop
  __ASM volatile ("NOP");
 80012a0:	bf00      	nop
  __ASM volatile ("NOP");
 80012a2:	bf00      	nop
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	e000edf0 	.word	0xe000edf0
 80012b4:	e0001000 	.word	0xe0001000

080012b8 <DelayUS>:

static void DelayUS(uint32_t us) {
 80012b8:	b480      	push	{r7}
 80012ba:	b087      	sub	sp, #28
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 80012c0:	4b0e      	ldr	r3, [pc, #56]	; (80012fc <DelayUS+0x44>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a0e      	ldr	r2, [pc, #56]	; (8001300 <DelayUS+0x48>)
 80012c6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ca:	0c9a      	lsrs	r2, r3, #18
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	fb02 f303 	mul.w	r3, r2, r3
 80012d2:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80012d4:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <DelayUS+0x4c>)
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80012da:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <DelayUS+0x4c>)
 80012dc:	685a      	ldr	r2, [r3, #4]
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	697a      	ldr	r2, [r7, #20]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d8f6      	bhi.n	80012da <DelayUS+0x22>
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	371c      	adds	r7, #28
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	2000005c 	.word	0x2000005c
 8001300:	431bde83 	.word	0x431bde83
 8001304:	e0001000 	.word	0xe0001000

08001308 <Enable_Internal_Pullups>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// --- FUNCIONES AUXILIARES ---

void Enable_Internal_Pullups(void) {
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
 8001314:	605a      	str	r2, [r3, #4]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	60da      	str	r2, [r3, #12]
 800131a:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800131c:	2300      	movs	r3, #0
 800131e:	603b      	str	r3, [r7, #0]
 8001320:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <Enable_Internal_Pullups+0x58>)
 8001322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001324:	4a0e      	ldr	r2, [pc, #56]	; (8001360 <Enable_Internal_Pullups+0x58>)
 8001326:	f043 0302 	orr.w	r3, r3, #2
 800132a:	6313      	str	r3, [r2, #48]	; 0x30
 800132c:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <Enable_Internal_Pullups+0x58>)
 800132e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001330:	f003 0302 	and.w	r3, r3, #2
 8001334:	603b      	str	r3, [r7, #0]
 8001336:	683b      	ldr	r3, [r7, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8001338:	f44f 7340 	mov.w	r3, #768	; 0x300
 800133c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800133e:	2312      	movs	r3, #18
 8001340:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001342:	2301      	movs	r3, #1
 8001344:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001346:	2303      	movs	r3, #3
 8001348:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800134a:	2304      	movs	r3, #4
 800134c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134e:	1d3b      	adds	r3, r7, #4
 8001350:	4619      	mov	r1, r3
 8001352:	4804      	ldr	r0, [pc, #16]	; (8001364 <Enable_Internal_Pullups+0x5c>)
 8001354:	f002 fa10 	bl	8003778 <HAL_GPIO_Init>
}
 8001358:	bf00      	nop
 800135a:	3718      	adds	r7, #24
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	40023800 	.word	0x40023800
 8001364:	40020400 	.word	0x40020400

08001368 <I2C_Scan>:
    osDelay(1000);
    HD44780_Clear();
    update_display();
}

void I2C_Scan(void) {
 8001368:	b5b0      	push	{r4, r5, r7, lr}
 800136a:	b09c      	sub	sp, #112	; 0x70
 800136c:	af00      	add	r7, sp, #0
    char info[] = "Escaneando bus I2C...\r\n";
 800136e:	4b2b      	ldr	r3, [pc, #172]	; (800141c <I2C_Scan+0xb4>)
 8001370:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001374:	461d      	mov	r5, r3
 8001376:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001378:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800137a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800137e:	e884 0003 	stmia.w	r4, {r0, r1}
    HAL_UART_Transmit(&huart2, (uint8_t*)info, sizeof(info) - 1, 100);
 8001382:	f107 0154 	add.w	r1, r7, #84	; 0x54
 8001386:	2364      	movs	r3, #100	; 0x64
 8001388:	2217      	movs	r2, #23
 800138a:	4825      	ldr	r0, [pc, #148]	; (8001420 <I2C_Scan+0xb8>)
 800138c:	f004 f9fd 	bl	800578a <HAL_UART_Transmit>
    HAL_StatusTypeDef res;
    for(uint16_t i = 0; i < 128; i++) {
 8001390:	2300      	movs	r3, #0
 8001392:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 8001396:	e026      	b.n	80013e6 <I2C_Scan+0x7e>
        res = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i << 1), 1, 10);
 8001398:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	b299      	uxth	r1, r3
 80013a0:	230a      	movs	r3, #10
 80013a2:	2201      	movs	r2, #1
 80013a4:	481f      	ldr	r0, [pc, #124]	; (8001424 <I2C_Scan+0xbc>)
 80013a6:	f002 fe21 	bl	8003fec <HAL_I2C_IsDeviceReady>
 80013aa:	4603      	mov	r3, r0
 80013ac:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
        if(res == HAL_OK) {
 80013b0:	f897 306d 	ldrb.w	r3, [r7, #109]	; 0x6d
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d111      	bne.n	80013dc <I2C_Scan+0x74>
            char msg[64];
            snprintf(msg, sizeof(msg), "-> Disp: 0x%02X\r\n", i);
 80013b8:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80013bc:	4638      	mov	r0, r7
 80013be:	4a1a      	ldr	r2, [pc, #104]	; (8001428 <I2C_Scan+0xc0>)
 80013c0:	2140      	movs	r1, #64	; 0x40
 80013c2:	f007 fbed 	bl	8008ba0 <sniprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80013c6:	463b      	mov	r3, r7
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7fe ff21 	bl	8000210 <strlen>
 80013ce:	4603      	mov	r3, r0
 80013d0:	b29a      	uxth	r2, r3
 80013d2:	4639      	mov	r1, r7
 80013d4:	2364      	movs	r3, #100	; 0x64
 80013d6:	4812      	ldr	r0, [pc, #72]	; (8001420 <I2C_Scan+0xb8>)
 80013d8:	f004 f9d7 	bl	800578a <HAL_UART_Transmit>
    for(uint16_t i = 0; i < 128; i++) {
 80013dc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80013e0:	3301      	adds	r3, #1
 80013e2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 80013e6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80013ea:	2b7f      	cmp	r3, #127	; 0x7f
 80013ec:	d9d4      	bls.n	8001398 <I2C_Scan+0x30>
        }
    }
    char end_info[] = "Fin del escaneo.\r\n";
 80013ee:	4b0f      	ldr	r3, [pc, #60]	; (800142c <I2C_Scan+0xc4>)
 80013f0:	f107 0440 	add.w	r4, r7, #64	; 0x40
 80013f4:	461d      	mov	r5, r3
 80013f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013fa:	682b      	ldr	r3, [r5, #0]
 80013fc:	461a      	mov	r2, r3
 80013fe:	8022      	strh	r2, [r4, #0]
 8001400:	3402      	adds	r4, #2
 8001402:	0c1b      	lsrs	r3, r3, #16
 8001404:	7023      	strb	r3, [r4, #0]
    HAL_UART_Transmit(&huart2, (uint8_t*)end_info, sizeof(end_info) - 1, 100);
 8001406:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800140a:	2364      	movs	r3, #100	; 0x64
 800140c:	2212      	movs	r2, #18
 800140e:	4804      	ldr	r0, [pc, #16]	; (8001420 <I2C_Scan+0xb8>)
 8001410:	f004 f9bb 	bl	800578a <HAL_UART_Transmit>
}
 8001414:	bf00      	nop
 8001416:	3770      	adds	r7, #112	; 0x70
 8001418:	46bd      	mov	sp, r7
 800141a:	bdb0      	pop	{r4, r5, r7, pc}
 800141c:	0800b0cc 	.word	0x0800b0cc
 8001420:	200042e0 	.word	0x200042e0
 8001424:	2000423c 	.word	0x2000423c
 8001428:	0800b0b8 	.word	0x0800b0b8
 800142c:	0800b0e4 	.word	0x0800b0e4

08001430 <Load_Config_From_Flash>:

// --- GESTIN DE MEMORIA FLASH (PERSISTENCIA) ---

void Load_Config_From_Flash(void) {
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
    IncubatorData_t *flash_data = (IncubatorData_t *)FLASH_USER_START_ADDR;
 8001436:	4b26      	ldr	r3, [pc, #152]	; (80014d0 <Load_Config_From_Flash+0xa0>)
 8001438:	607b      	str	r3, [r7, #4]

    // Chequeamos si la memoria est virgen (0xFF) o corrupta
    if (flash_data->total_days == 0xFF || flash_data->stages[0].temp_target > 100.0f) {
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	781b      	ldrb	r3, [r3, #0]
 800143e:	2bff      	cmp	r3, #255	; 0xff
 8001440:	d009      	beq.n	8001456 <Load_Config_From_Flash+0x26>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	edd3 7a05 	vldr	s15, [r3, #20]
 8001448:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80014d4 <Load_Config_From_Flash+0xa4>
 800144c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001450:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001454:	dd2e      	ble.n	80014b4 <Load_Config_From_Flash+0x84>
        // --- VALORES DE FBRICA ---
        sysData.total_days = 21;
 8001456:	4b20      	ldr	r3, [pc, #128]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 8001458:	2215      	movs	r2, #21
 800145a:	701a      	strb	r2, [r3, #0]

        // Etapa 0: Desarrollo
        snprintf(sysData.stages[0].name, 12, "DESARROLLO");
 800145c:	4a1f      	ldr	r2, [pc, #124]	; (80014dc <Load_Config_From_Flash+0xac>)
 800145e:	210c      	movs	r1, #12
 8001460:	481f      	ldr	r0, [pc, #124]	; (80014e0 <Load_Config_From_Flash+0xb0>)
 8001462:	f007 fb9d 	bl	8008ba0 <sniprintf>
        sysData.stages[0].end_day = 18;
 8001466:	4b1c      	ldr	r3, [pc, #112]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 8001468:	2212      	movs	r2, #18
 800146a:	741a      	strb	r2, [r3, #16]
        sysData.stages[0].temp_target = 37.7f;
 800146c:	4b1a      	ldr	r3, [pc, #104]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 800146e:	4a1d      	ldr	r2, [pc, #116]	; (80014e4 <Load_Config_From_Flash+0xb4>)
 8001470:	615a      	str	r2, [r3, #20]
        sysData.stages[0].hum_target = 55.0f;
 8001472:	4b19      	ldr	r3, [pc, #100]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 8001474:	4a1c      	ldr	r2, [pc, #112]	; (80014e8 <Load_Config_From_Flash+0xb8>)
 8001476:	619a      	str	r2, [r3, #24]
        sysData.stages[0].motor_on = 1;
 8001478:	4b17      	ldr	r3, [pc, #92]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 800147a:	2201      	movs	r2, #1
 800147c:	771a      	strb	r2, [r3, #28]

        // Etapa 1: Eclosin
        snprintf(sysData.stages[1].name, 12, "ECLOSION");
 800147e:	4a1b      	ldr	r2, [pc, #108]	; (80014ec <Load_Config_From_Flash+0xbc>)
 8001480:	210c      	movs	r1, #12
 8001482:	481b      	ldr	r0, [pc, #108]	; (80014f0 <Load_Config_From_Flash+0xc0>)
 8001484:	f007 fb8c 	bl	8008ba0 <sniprintf>
        sysData.stages[1].end_day = 21;
 8001488:	4b13      	ldr	r3, [pc, #76]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 800148a:	2215      	movs	r2, #21
 800148c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
        sysData.stages[1].temp_target = 37.2f;
 8001490:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 8001492:	4a18      	ldr	r2, [pc, #96]	; (80014f4 <Load_Config_From_Flash+0xc4>)
 8001494:	631a      	str	r2, [r3, #48]	; 0x30
        sysData.stages[1].hum_target = 70.0f;
 8001496:	4b10      	ldr	r3, [pc, #64]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 8001498:	4a17      	ldr	r2, [pc, #92]	; (80014f8 <Load_Config_From_Flash+0xc8>)
 800149a:	635a      	str	r2, [r3, #52]	; 0x34
        sysData.stages[1].motor_on = 0;
 800149c:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 800149e:	2200      	movs	r2, #0
 80014a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        sysData.is_running = 0;
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        sysData.saved_timestamp = 0;
 80014ac:	4b0a      	ldr	r3, [pc, #40]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	641a      	str	r2, [r3, #64]	; 0x40
 80014b2:	e004      	b.n	80014be <Load_Config_From_Flash+0x8e>
    } else {
        // Copiar datos guardados a RAM
        memcpy(&sysData, flash_data, sizeof(IncubatorData_t));
 80014b4:	224c      	movs	r2, #76	; 0x4c
 80014b6:	6879      	ldr	r1, [r7, #4]
 80014b8:	4807      	ldr	r0, [pc, #28]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 80014ba:	f006 fef1 	bl	80082a0 <memcpy>
    }
    sysData.last_boot_tick = HAL_GetTick();
 80014be:	f001 fd61 	bl	8002f84 <HAL_GetTick>
 80014c2:	4603      	mov	r3, r0
 80014c4:	4a04      	ldr	r2, [pc, #16]	; (80014d8 <Load_Config_From_Flash+0xa8>)
 80014c6:	6453      	str	r3, [r2, #68]	; 0x44
}
 80014c8:	bf00      	nop
 80014ca:	3708      	adds	r7, #8
 80014cc:	46bd      	mov	sp, r7
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	08060000 	.word	0x08060000
 80014d4:	42c80000 	.word	0x42c80000
 80014d8:	20004294 	.word	0x20004294
 80014dc:	0800b0f8 	.word	0x0800b0f8
 80014e0:	20004298 	.word	0x20004298
 80014e4:	4216cccd 	.word	0x4216cccd
 80014e8:	425c0000 	.word	0x425c0000
 80014ec:	0800b104 	.word	0x0800b104
 80014f0:	200042b4 	.word	0x200042b4
 80014f4:	4214cccd 	.word	0x4214cccd
 80014f8:	428c0000 	.word	0x428c0000

080014fc <Save_Config_To_Flash>:

void Save_Config_To_Flash(void) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08a      	sub	sp, #40	; 0x28
 8001500:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 8001502:	f001 fea5 	bl	8003250 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	603b      	str	r3, [r7, #0]

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 800150a:	2300      	movs	r3, #0
 800150c:	607b      	str	r3, [r7, #4]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800150e:	2302      	movs	r3, #2
 8001510:	617b      	str	r3, [r7, #20]
    EraseInitStruct.Sector = FLASH_SECTOR_7;
 8001512:	2307      	movs	r3, #7
 8001514:	60fb      	str	r3, [r7, #12]
    EraseInitStruct.NbSectors = 1;
 8001516:	2301      	movs	r3, #1
 8001518:	613b      	str	r3, [r7, #16]

    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK) {
 800151a:	463a      	mov	r2, r7
 800151c:	1d3b      	adds	r3, r7, #4
 800151e:	4611      	mov	r1, r2
 8001520:	4618      	mov	r0, r3
 8001522:	f002 f807 	bl	8003534 <HAL_FLASHEx_Erase>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d002      	beq.n	8001532 <Save_Config_To_Flash+0x36>
        HAL_FLASH_Lock();
 800152c:	f001 feb2 	bl	8003294 <HAL_FLASH_Lock>
 8001530:	e038      	b.n	80015a4 <Save_Config_To_Flash+0xa8>
        return;
    }

    uint32_t address = FLASH_USER_START_ADDR;
 8001532:	4b1e      	ldr	r3, [pc, #120]	; (80015ac <Save_Config_To_Flash+0xb0>)
 8001534:	627b      	str	r3, [r7, #36]	; 0x24
    uint32_t *data_ptr = (uint32_t *)&sysData;
 8001536:	4b1e      	ldr	r3, [pc, #120]	; (80015b0 <Save_Config_To_Flash+0xb4>)
 8001538:	623b      	str	r3, [r7, #32]

    // Actualizar tiempo acumulado antes de guardar
    if (sysData.is_running) {
 800153a:	4b1d      	ldr	r3, [pc, #116]	; (80015b0 <Save_Config_To_Flash+0xb4>)
 800153c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001540:	2b00      	cmp	r3, #0
 8001542:	d015      	beq.n	8001570 <Save_Config_To_Flash+0x74>
        uint32_t current_session_min = (HAL_GetTick() - sysData.last_boot_tick) / 60000;
 8001544:	f001 fd1e 	bl	8002f84 <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	4b19      	ldr	r3, [pc, #100]	; (80015b0 <Save_Config_To_Flash+0xb4>)
 800154c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	4a18      	ldr	r2, [pc, #96]	; (80015b4 <Save_Config_To_Flash+0xb8>)
 8001552:	fba2 2303 	umull	r2, r3, r2, r3
 8001556:	0b9b      	lsrs	r3, r3, #14
 8001558:	61bb      	str	r3, [r7, #24]
        sysData.saved_timestamp += current_session_min;
 800155a:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <Save_Config_To_Flash+0xb4>)
 800155c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	4413      	add	r3, r2
 8001562:	4a13      	ldr	r2, [pc, #76]	; (80015b0 <Save_Config_To_Flash+0xb4>)
 8001564:	6413      	str	r3, [r2, #64]	; 0x40
        sysData.last_boot_tick = HAL_GetTick();
 8001566:	f001 fd0d 	bl	8002f84 <HAL_GetTick>
 800156a:	4603      	mov	r3, r0
 800156c:	4a10      	ldr	r2, [pc, #64]	; (80015b0 <Save_Config_To_Flash+0xb4>)
 800156e:	6453      	str	r3, [r2, #68]	; 0x44
    }

    for (int i = 0; i < sizeof(IncubatorData_t); i += 4) {
 8001570:	2300      	movs	r3, #0
 8001572:	61fb      	str	r3, [r7, #28]
 8001574:	e011      	b.n	800159a <Save_Config_To_Flash+0x9e>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, *data_ptr);
 8001576:	6a3b      	ldr	r3, [r7, #32]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	461a      	mov	r2, r3
 800157c:	f04f 0300 	mov.w	r3, #0
 8001580:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001582:	2002      	movs	r0, #2
 8001584:	f001 fe10 	bl	80031a8 <HAL_FLASH_Program>
        address += 4;
 8001588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800158a:	3304      	adds	r3, #4
 800158c:	627b      	str	r3, [r7, #36]	; 0x24
        data_ptr++;
 800158e:	6a3b      	ldr	r3, [r7, #32]
 8001590:	3304      	adds	r3, #4
 8001592:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < sizeof(IncubatorData_t); i += 4) {
 8001594:	69fb      	ldr	r3, [r7, #28]
 8001596:	3304      	adds	r3, #4
 8001598:	61fb      	str	r3, [r7, #28]
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	2b4b      	cmp	r3, #75	; 0x4b
 800159e:	d9ea      	bls.n	8001576 <Save_Config_To_Flash+0x7a>
    }
    HAL_FLASH_Lock();
 80015a0:	f001 fe78 	bl	8003294 <HAL_FLASH_Lock>
}
 80015a4:	3728      	adds	r7, #40	; 0x28
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	08060000 	.word	0x08060000
 80015b0:	20004294 	.word	0x20004294
 80015b4:	45e7b273 	.word	0x45e7b273

080015b8 <Get_Current_Day>:

// --- LGICA DE TIEMPO ---

uint8_t Get_Current_Day(void) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
    if (!sysData.is_running) return 0;
 80015be:	4b12      	ldr	r3, [pc, #72]	; (8001608 <Get_Current_Day+0x50>)
 80015c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d101      	bne.n	80015cc <Get_Current_Day+0x14>
 80015c8:	2300      	movs	r3, #0
 80015ca:	e018      	b.n	80015fe <Get_Current_Day+0x46>
    uint32_t session_mins = (HAL_GetTick() - sysData.last_boot_tick) / 60000;
 80015cc:	f001 fcda 	bl	8002f84 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	4b0d      	ldr	r3, [pc, #52]	; (8001608 <Get_Current_Day+0x50>)
 80015d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015d6:	1ad3      	subs	r3, r2, r3
 80015d8:	4a0c      	ldr	r2, [pc, #48]	; (800160c <Get_Current_Day+0x54>)
 80015da:	fba2 2303 	umull	r2, r3, r2, r3
 80015de:	0b9b      	lsrs	r3, r3, #14
 80015e0:	60fb      	str	r3, [r7, #12]
    uint32_t total_mins = sysData.saved_timestamp + session_mins;
 80015e2:	4b09      	ldr	r3, [pc, #36]	; (8001608 <Get_Current_Day+0x50>)
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	4413      	add	r3, r2
 80015ea:	60bb      	str	r3, [r7, #8]
    uint8_t day = (total_mins / 1440) + 1; // 1440 min = 1 dia
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	095b      	lsrs	r3, r3, #5
 80015f0:	4a07      	ldr	r2, [pc, #28]	; (8001610 <Get_Current_Day+0x58>)
 80015f2:	fba2 2303 	umull	r2, r3, r2, r3
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	3301      	adds	r3, #1
 80015fa:	71fb      	strb	r3, [r7, #7]
    return day;
 80015fc:	79fb      	ldrb	r3, [r7, #7]
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	20004294 	.word	0x20004294
 800160c:	45e7b273 	.word	0x45e7b273
 8001610:	05b05b06 	.word	0x05b05b06

08001614 <Get_Active_Targets>:

void Get_Active_Targets(float *temp, float *hum, uint8_t *motor_on) {
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	60f8      	str	r0, [r7, #12]
 800161c:	60b9      	str	r1, [r7, #8]
 800161e:	607a      	str	r2, [r7, #4]
    uint8_t day = Get_Current_Day();
 8001620:	f7ff ffca 	bl	80015b8 <Get_Current_Day>
 8001624:	4603      	mov	r3, r0
 8001626:	75fb      	strb	r3, [r7, #23]
    if (day == 0) {
 8001628:	7dfb      	ldrb	r3, [r7, #23]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d10b      	bne.n	8001646 <Get_Active_Targets+0x32>
        *temp = 0; *hum = 0; *motor_on = 0;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	f04f 0200 	mov.w	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	68bb      	ldr	r3, [r7, #8]
 8001638:	f04f 0200 	mov.w	r2, #0
 800163c:	601a      	str	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	2200      	movs	r2, #0
 8001642:	701a      	strb	r2, [r3, #0]
        return;
 8001644:	e01e      	b.n	8001684 <Get_Active_Targets+0x70>
    }
    // Si estamos en etapa de desarrollo
    if (day <= sysData.stages[0].end_day) {
 8001646:	4b11      	ldr	r3, [pc, #68]	; (800168c <Get_Active_Targets+0x78>)
 8001648:	7c1b      	ldrb	r3, [r3, #16]
 800164a:	7dfa      	ldrb	r2, [r7, #23]
 800164c:	429a      	cmp	r2, r3
 800164e:	d80c      	bhi.n	800166a <Get_Active_Targets+0x56>
        *temp = sysData.stages[0].temp_target;
 8001650:	4b0e      	ldr	r3, [pc, #56]	; (800168c <Get_Active_Targets+0x78>)
 8001652:	695a      	ldr	r2, [r3, #20]
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	601a      	str	r2, [r3, #0]
        *hum = sysData.stages[0].hum_target;
 8001658:	4b0c      	ldr	r3, [pc, #48]	; (800168c <Get_Active_Targets+0x78>)
 800165a:	699a      	ldr	r2, [r3, #24]
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	601a      	str	r2, [r3, #0]
        *motor_on = sysData.stages[0].motor_on;
 8001660:	4b0a      	ldr	r3, [pc, #40]	; (800168c <Get_Active_Targets+0x78>)
 8001662:	7f1a      	ldrb	r2, [r3, #28]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	701a      	strb	r2, [r3, #0]
 8001668:	e00c      	b.n	8001684 <Get_Active_Targets+0x70>
    } else {
        // Eclosin o fin
        *temp = sysData.stages[1].temp_target;
 800166a:	4b08      	ldr	r3, [pc, #32]	; (800168c <Get_Active_Targets+0x78>)
 800166c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	601a      	str	r2, [r3, #0]
        *hum = sysData.stages[1].hum_target;
 8001672:	4b06      	ldr	r3, [pc, #24]	; (800168c <Get_Active_Targets+0x78>)
 8001674:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	601a      	str	r2, [r3, #0]
        *motor_on = sysData.stages[1].motor_on;
 800167a:	4b04      	ldr	r3, [pc, #16]	; (800168c <Get_Active_Targets+0x78>)
 800167c:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	701a      	strb	r2, [r3, #0]
    }
}
 8001684:	3718      	adds	r7, #24
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20004294 	.word	0x20004294

08001690 <toggle_output>:

// --- HARDWARE HELPERS ---
void toggle_output(int index) {
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
    if(index < 0 || index >= test_menu_size) return;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	2b00      	cmp	r3, #0
 800169c:	db32      	blt.n	8001704 <toggle_output+0x74>
 800169e:	2304      	movs	r3, #4
 80016a0:	461a      	mov	r2, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	4293      	cmp	r3, r2
 80016a6:	da2d      	bge.n	8001704 <toggle_output+0x74>
    test_outputs[index].state = !test_outputs[index].state;
 80016a8:	4a18      	ldr	r2, [pc, #96]	; (800170c <toggle_output+0x7c>)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	011b      	lsls	r3, r3, #4
 80016ae:	4413      	add	r3, r2
 80016b0:	3304      	adds	r3, #4
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	bf0c      	ite	eq
 80016b8:	2301      	moveq	r3, #1
 80016ba:	2300      	movne	r3, #0
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	4619      	mov	r1, r3
 80016c0:	4a12      	ldr	r2, [pc, #72]	; (800170c <toggle_output+0x7c>)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	011b      	lsls	r3, r3, #4
 80016c6:	4413      	add	r3, r2
 80016c8:	3304      	adds	r3, #4
 80016ca:	460a      	mov	r2, r1
 80016cc:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(test_outputs[index].port, test_outputs[index].pin,
 80016ce:	4a0f      	ldr	r2, [pc, #60]	; (800170c <toggle_output+0x7c>)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	011b      	lsls	r3, r3, #4
 80016d4:	4413      	add	r3, r2
 80016d6:	3308      	adds	r3, #8
 80016d8:	6818      	ldr	r0, [r3, #0]
 80016da:	4a0c      	ldr	r2, [pc, #48]	; (800170c <toggle_output+0x7c>)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	011b      	lsls	r3, r3, #4
 80016e0:	4413      	add	r3, r2
 80016e2:	330c      	adds	r3, #12
 80016e4:	8819      	ldrh	r1, [r3, #0]
                      test_outputs[index].state ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80016e6:	4a09      	ldr	r2, [pc, #36]	; (800170c <toggle_output+0x7c>)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	011b      	lsls	r3, r3, #4
 80016ec:	4413      	add	r3, r2
 80016ee:	3304      	adds	r3, #4
 80016f0:	781b      	ldrb	r3, [r3, #0]
    HAL_GPIO_WritePin(test_outputs[index].port, test_outputs[index].pin,
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	bf14      	ite	ne
 80016f6:	2301      	movne	r3, #1
 80016f8:	2300      	moveq	r3, #0
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	461a      	mov	r2, r3
 80016fe:	f002 f9e7 	bl	8003ad0 <HAL_GPIO_WritePin>
 8001702:	e000      	b.n	8001706 <toggle_output+0x76>
    if(index < 0 || index >= test_menu_size) return;
 8001704:	bf00      	nop
}
 8001706:	3708      	adds	r7, #8
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	20000010 	.word	0x20000010

08001710 <render_dashboard>:

// --- RENDERIZADO DASHBOARD (RPM) ---
void render_dashboard(void) {
 8001710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001712:	b08f      	sub	sp, #60	; 0x3c
 8001714:	af04      	add	r7, sp, #16
    char buffer[20];
    float target_t = 0; float target_h = 0; uint8_t mon = 0;
 8001716:	f04f 0300 	mov.w	r3, #0
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	f04f 0300 	mov.w	r3, #0
 8001720:	60bb      	str	r3, [r7, #8]
 8001722:	2300      	movs	r3, #0
 8001724:	71fb      	strb	r3, [r7, #7]

    if (sysData.is_running) {
 8001726:	4b44      	ldr	r3, [pc, #272]	; (8001838 <render_dashboard+0x128>)
 8001728:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800172c:	2b00      	cmp	r3, #0
 800172e:	d01f      	beq.n	8001770 <render_dashboard+0x60>
        Get_Active_Targets(&target_t, &target_h, &mon);
 8001730:	1dfa      	adds	r2, r7, #7
 8001732:	f107 0108 	add.w	r1, r7, #8
 8001736:	f107 030c 	add.w	r3, r7, #12
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff ff6a 	bl	8001614 <Get_Active_Targets>
        // T:37.7/37.7
        snprintf(buffer, sizeof(buffer), "T:%04.1f/%04.1f    ", current_temp, target_t);
 8001740:	4b3e      	ldr	r3, [pc, #248]	; (800183c <render_dashboard+0x12c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4618      	mov	r0, r3
 8001746:	f7fe ff1f 	bl	8000588 <__aeabi_f2d>
 800174a:	4604      	mov	r4, r0
 800174c:	460d      	mov	r5, r1
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	4618      	mov	r0, r3
 8001752:	f7fe ff19 	bl	8000588 <__aeabi_f2d>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	f107 0010 	add.w	r0, r7, #16
 800175e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001762:	e9cd 4500 	strd	r4, r5, [sp]
 8001766:	4a36      	ldr	r2, [pc, #216]	; (8001840 <render_dashboard+0x130>)
 8001768:	2114      	movs	r1, #20
 800176a:	f007 fa19 	bl	8008ba0 <sniprintf>
 800176e:	e00e      	b.n	800178e <render_dashboard+0x7e>
    } else {
        snprintf(buffer, sizeof(buffer), "T:%04.1f (PAUSA) ", current_temp);
 8001770:	4b32      	ldr	r3, [pc, #200]	; (800183c <render_dashboard+0x12c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe ff07 	bl	8000588 <__aeabi_f2d>
 800177a:	4602      	mov	r2, r0
 800177c:	460b      	mov	r3, r1
 800177e:	f107 0010 	add.w	r0, r7, #16
 8001782:	e9cd 2300 	strd	r2, r3, [sp]
 8001786:	4a2f      	ldr	r2, [pc, #188]	; (8001844 <render_dashboard+0x134>)
 8001788:	2114      	movs	r1, #20
 800178a:	f007 fa09 	bl	8008ba0 <sniprintf>
    }

    HD44780_SetCursor(0, 0);
 800178e:	2100      	movs	r1, #0
 8001790:	2000      	movs	r0, #0
 8001792:	f7ff fc59 	bl	8001048 <HD44780_SetCursor>
    HD44780_PrintStr(buffer);
 8001796:	f107 0310 	add.w	r3, r7, #16
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fcc5 	bl	800112a <HD44780_PrintStr>

    // Lnea 2
    char hum_char = ' ';
 80017a0:	2320      	movs	r3, #32
 80017a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (hum_state == HUM_STATE_DOSING) hum_char = '*';
 80017a6:	4b28      	ldr	r3, [pc, #160]	; (8001848 <render_dashboard+0x138>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d102      	bne.n	80017b4 <render_dashboard+0xa4>
 80017ae:	232a      	movs	r3, #42	; 0x2a
 80017b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (hum_state == HUM_STATE_COOLDOWN) hum_char = 'w';
 80017b4:	4b24      	ldr	r3, [pc, #144]	; (8001848 <render_dashboard+0x138>)
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d102      	bne.n	80017c2 <render_dashboard+0xb2>
 80017bc:	2377      	movs	r3, #119	; 0x77
 80017be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    if (sysData.is_running) {
 80017c2:	4b1d      	ldr	r3, [pc, #116]	; (8001838 <render_dashboard+0x128>)
 80017c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d018      	beq.n	80017fe <render_dashboard+0xee>
        snprintf(buffer, sizeof(buffer), "H:%02.0f%% %c D:%d  ", current_hum, hum_char, Get_Current_Day());
 80017cc:	4b1f      	ldr	r3, [pc, #124]	; (800184c <render_dashboard+0x13c>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7fe fed9 	bl	8000588 <__aeabi_f2d>
 80017d6:	4604      	mov	r4, r0
 80017d8:	460d      	mov	r5, r1
 80017da:	f897 6027 	ldrb.w	r6, [r7, #39]	; 0x27
 80017de:	f7ff feeb 	bl	80015b8 <Get_Current_Day>
 80017e2:	4603      	mov	r3, r0
 80017e4:	461a      	mov	r2, r3
 80017e6:	f107 0310 	add.w	r3, r7, #16
 80017ea:	9203      	str	r2, [sp, #12]
 80017ec:	9602      	str	r6, [sp, #8]
 80017ee:	e9cd 4500 	strd	r4, r5, [sp]
 80017f2:	4a17      	ldr	r2, [pc, #92]	; (8001850 <render_dashboard+0x140>)
 80017f4:	2114      	movs	r1, #20
 80017f6:	4618      	mov	r0, r3
 80017f8:	f007 f9d2 	bl	8008ba0 <sniprintf>
 80017fc:	e00e      	b.n	800181c <render_dashboard+0x10c>
    } else {
        snprintf(buffer, sizeof(buffer), "H:%02.0f%% STANDBY ", current_hum);
 80017fe:	4b13      	ldr	r3, [pc, #76]	; (800184c <render_dashboard+0x13c>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4618      	mov	r0, r3
 8001804:	f7fe fec0 	bl	8000588 <__aeabi_f2d>
 8001808:	4602      	mov	r2, r0
 800180a:	460b      	mov	r3, r1
 800180c:	f107 0010 	add.w	r0, r7, #16
 8001810:	e9cd 2300 	strd	r2, r3, [sp]
 8001814:	4a0f      	ldr	r2, [pc, #60]	; (8001854 <render_dashboard+0x144>)
 8001816:	2114      	movs	r1, #20
 8001818:	f007 f9c2 	bl	8008ba0 <sniprintf>
    }

    HD44780_SetCursor(0, 1);
 800181c:	2101      	movs	r1, #1
 800181e:	2000      	movs	r0, #0
 8001820:	f7ff fc12 	bl	8001048 <HD44780_SetCursor>
    HD44780_PrintStr(buffer);
 8001824:	f107 0310 	add.w	r3, r7, #16
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff fc7e 	bl	800112a <HD44780_PrintStr>
}
 800182e:	bf00      	nop
 8001830:	372c      	adds	r7, #44	; 0x2c
 8001832:	46bd      	mov	sp, r7
 8001834:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001836:	bf00      	nop
 8001838:	20004294 	.word	0x20004294
 800183c:	200004bc 	.word	0x200004bc
 8001840:	0800b110 	.word	0x0800b110
 8001844:	0800b124 	.word	0x0800b124
 8001848:	200004d0 	.word	0x200004d0
 800184c:	200004c0 	.word	0x200004c0
 8001850:	0800b138 	.word	0x0800b138
 8001854:	0800b150 	.word	0x0800b150

08001858 <render_menu>:

// --- RENDERIZADO MEN (Tu lgica original segura) ---
void render_menu(void) {
 8001858:	b580      	push	{r7, lr}
 800185a:	b08e      	sub	sp, #56	; 0x38
 800185c:	af02      	add	r7, sp, #8
    char line_buffer[32];
    for (int i = 0; i < LCD_ROWS; i++) {
 800185e:	2300      	movs	r3, #0
 8001860:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001862:	e038      	b.n	80018d6 <render_menu+0x7e>
        int item_index = menu_top_item + i;
 8001864:	4b20      	ldr	r3, [pc, #128]	; (80018e8 <render_menu+0x90>)
 8001866:	f993 3000 	ldrsb.w	r3, [r3]
 800186a:	461a      	mov	r2, r3
 800186c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800186e:	4413      	add	r3, r2
 8001870:	62bb      	str	r3, [r7, #40]	; 0x28
        if (item_index < menu_size) {
 8001872:	2303      	movs	r3, #3
 8001874:	461a      	mov	r2, r3
 8001876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001878:	4293      	cmp	r3, r2
 800187a:	da19      	bge.n	80018b0 <render_menu+0x58>
            char cursor = (item_index == selected_item) ? '>' : ' ';
 800187c:	4b1b      	ldr	r3, [pc, #108]	; (80018ec <render_menu+0x94>)
 800187e:	f993 3000 	ldrsb.w	r3, [r3]
 8001882:	461a      	mov	r2, r3
 8001884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001886:	4293      	cmp	r3, r2
 8001888:	d101      	bne.n	800188e <render_menu+0x36>
 800188a:	233e      	movs	r3, #62	; 0x3e
 800188c:	e000      	b.n	8001890 <render_menu+0x38>
 800188e:	2320      	movs	r3, #32
 8001890:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            // Se usa tu array de char* menu_items
            snprintf(line_buffer, sizeof(line_buffer), "%c%-15.15s", cursor, menu_items[item_index]);
 8001894:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001898:	4915      	ldr	r1, [pc, #84]	; (80018f0 <render_menu+0x98>)
 800189a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800189c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80018a0:	1d38      	adds	r0, r7, #4
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	4613      	mov	r3, r2
 80018a6:	4a13      	ldr	r2, [pc, #76]	; (80018f4 <render_menu+0x9c>)
 80018a8:	2120      	movs	r1, #32
 80018aa:	f007 f979 	bl	8008ba0 <sniprintf>
 80018ae:	e005      	b.n	80018bc <render_menu+0x64>
        } else {
            snprintf(line_buffer, sizeof(line_buffer), "%-16s", " ");
 80018b0:	1d38      	adds	r0, r7, #4
 80018b2:	4b11      	ldr	r3, [pc, #68]	; (80018f8 <render_menu+0xa0>)
 80018b4:	4a11      	ldr	r2, [pc, #68]	; (80018fc <render_menu+0xa4>)
 80018b6:	2120      	movs	r1, #32
 80018b8:	f007 f972 	bl	8008ba0 <sniprintf>
        }
        HD44780_SetCursor(0, i);
 80018bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	4619      	mov	r1, r3
 80018c2:	2000      	movs	r0, #0
 80018c4:	f7ff fbc0 	bl	8001048 <HD44780_SetCursor>
        HD44780_PrintStr(line_buffer);
 80018c8:	1d3b      	adds	r3, r7, #4
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff fc2d 	bl	800112a <HD44780_PrintStr>
    for (int i = 0; i < LCD_ROWS; i++) {
 80018d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d2:	3301      	adds	r3, #1
 80018d4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d8:	2b01      	cmp	r3, #1
 80018da:	ddc3      	ble.n	8001864 <render_menu+0xc>
        // ELIMINADO: osDelay(LCD_COMMAND_DELAY); (Causa problemas en critical section)
    }
}
 80018dc:	bf00      	nop
 80018de:	bf00      	nop
 80018e0:	3730      	adds	r7, #48	; 0x30
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	200004af 	.word	0x200004af
 80018ec:	200004ae 	.word	0x200004ae
 80018f0:	20000050 	.word	0x20000050
 80018f4:	0800b164 	.word	0x0800b164
 80018f8:	0800b170 	.word	0x0800b170
 80018fc:	0800b174 	.word	0x0800b174

08001900 <render_test_menu>:

void render_test_menu(void) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b08a      	sub	sp, #40	; 0x28
 8001904:	af02      	add	r7, sp, #8
    char line_buffer[20];
    for (int i = 0; i < LCD_ROWS; i++) {
 8001906:	2300      	movs	r3, #0
 8001908:	61fb      	str	r3, [r7, #28]
 800190a:	e045      	b.n	8001998 <render_test_menu+0x98>
        int item_index = test_top_item + i;
 800190c:	4b26      	ldr	r3, [pc, #152]	; (80019a8 <render_test_menu+0xa8>)
 800190e:	f993 3000 	ldrsb.w	r3, [r3]
 8001912:	461a      	mov	r2, r3
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	4413      	add	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        if (item_index < test_menu_size) {
 800191a:	2304      	movs	r3, #4
 800191c:	461a      	mov	r2, r3
 800191e:	69bb      	ldr	r3, [r7, #24]
 8001920:	4293      	cmp	r3, r2
 8001922:	da26      	bge.n	8001972 <render_test_menu+0x72>
            char cursor = (item_index == test_selected_item) ? '>' : ' ';
 8001924:	4b21      	ldr	r3, [pc, #132]	; (80019ac <render_test_menu+0xac>)
 8001926:	f993 3000 	ldrsb.w	r3, [r3]
 800192a:	461a      	mov	r2, r3
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	4293      	cmp	r3, r2
 8001930:	d101      	bne.n	8001936 <render_test_menu+0x36>
 8001932:	233e      	movs	r3, #62	; 0x3e
 8001934:	e000      	b.n	8001938 <render_test_menu+0x38>
 8001936:	2320      	movs	r3, #32
 8001938:	75fb      	strb	r3, [r7, #23]
            char state_char = (test_outputs[item_index].state) ? 'X' : ' ';
 800193a:	4a1d      	ldr	r2, [pc, #116]	; (80019b0 <render_test_menu+0xb0>)
 800193c:	69bb      	ldr	r3, [r7, #24]
 800193e:	011b      	lsls	r3, r3, #4
 8001940:	4413      	add	r3, r2
 8001942:	3304      	adds	r3, #4
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <render_test_menu+0x4e>
 800194a:	2358      	movs	r3, #88	; 0x58
 800194c:	e000      	b.n	8001950 <render_test_menu+0x50>
 800194e:	2320      	movs	r3, #32
 8001950:	75bb      	strb	r3, [r7, #22]
            snprintf(line_buffer, sizeof(line_buffer), "%c[%c] %-9s",
 8001952:	7df9      	ldrb	r1, [r7, #23]
 8001954:	7dbb      	ldrb	r3, [r7, #22]
 8001956:	4816      	ldr	r0, [pc, #88]	; (80019b0 <render_test_menu+0xb0>)
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	0112      	lsls	r2, r2, #4
 800195c:	4402      	add	r2, r0
 800195e:	6812      	ldr	r2, [r2, #0]
 8001960:	4638      	mov	r0, r7
 8001962:	9201      	str	r2, [sp, #4]
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	460b      	mov	r3, r1
 8001968:	4a12      	ldr	r2, [pc, #72]	; (80019b4 <render_test_menu+0xb4>)
 800196a:	2114      	movs	r1, #20
 800196c:	f007 f918 	bl	8008ba0 <sniprintf>
 8001970:	e005      	b.n	800197e <render_test_menu+0x7e>
                     cursor, state_char, test_outputs[item_index].name);
        } else {
            snprintf(line_buffer, sizeof(line_buffer), "%-16s", " ");
 8001972:	4638      	mov	r0, r7
 8001974:	4b10      	ldr	r3, [pc, #64]	; (80019b8 <render_test_menu+0xb8>)
 8001976:	4a11      	ldr	r2, [pc, #68]	; (80019bc <render_test_menu+0xbc>)
 8001978:	2114      	movs	r1, #20
 800197a:	f007 f911 	bl	8008ba0 <sniprintf>
        }
        HD44780_SetCursor(0, i);
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	b2db      	uxtb	r3, r3
 8001982:	4619      	mov	r1, r3
 8001984:	2000      	movs	r0, #0
 8001986:	f7ff fb5f 	bl	8001048 <HD44780_SetCursor>
        HD44780_PrintStr(line_buffer);
 800198a:	463b      	mov	r3, r7
 800198c:	4618      	mov	r0, r3
 800198e:	f7ff fbcc 	bl	800112a <HD44780_PrintStr>
    for (int i = 0; i < LCD_ROWS; i++) {
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3301      	adds	r3, #1
 8001996:	61fb      	str	r3, [r7, #28]
 8001998:	69fb      	ldr	r3, [r7, #28]
 800199a:	2b01      	cmp	r3, #1
 800199c:	ddb6      	ble.n	800190c <render_test_menu+0xc>
    }
}
 800199e:	bf00      	nop
 80019a0:	bf00      	nop
 80019a2:	3720      	adds	r7, #32
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	200004ad 	.word	0x200004ad
 80019ac:	200004ac 	.word	0x200004ac
 80019b0:	20000010 	.word	0x20000010
 80019b4:	0800b17c 	.word	0x0800b17c
 80019b8:	0800b170 	.word	0x0800b170
 80019bc:	0800b174 	.word	0x0800b174

080019c0 <render_config_edit>:

void render_config_edit(void) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b090      	sub	sp, #64	; 0x40
 80019c4:	af02      	add	r7, sp, #8
    char line1[20];
    char line2[20];
    StageConfig_t *stage = &sysData.stages[sysData.current_stage_idx];
 80019c6:	4b4c      	ldr	r3, [pc, #304]	; (8001af8 <render_config_edit+0x138>)
 80019c8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80019cc:	461a      	mov	r2, r3
 80019ce:	4613      	mov	r3, r2
 80019d0:	00db      	lsls	r3, r3, #3
 80019d2:	1a9b      	subs	r3, r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	4a48      	ldr	r2, [pc, #288]	; (8001af8 <render_config_edit+0x138>)
 80019d8:	4413      	add	r3, r2
 80019da:	3304      	adds	r3, #4
 80019dc:	637b      	str	r3, [r7, #52]	; 0x34

    // L1: Ttulo
    snprintf(line1, sizeof(line1), "CFG: %s", stage->name);
 80019de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019e0:	f107 0020 	add.w	r0, r7, #32
 80019e4:	4a45      	ldr	r2, [pc, #276]	; (8001afc <render_config_edit+0x13c>)
 80019e6:	2114      	movs	r1, #20
 80019e8:	f007 f8da 	bl	8008ba0 <sniprintf>

    // L2: Parmetro
    char value_str[12];
    switch(config_item) {
 80019ec:	4b44      	ldr	r3, [pc, #272]	; (8001b00 <render_config_edit+0x140>)
 80019ee:	f993 3000 	ldrsb.w	r3, [r3]
 80019f2:	2b04      	cmp	r3, #4
 80019f4:	d846      	bhi.n	8001a84 <render_config_edit+0xc4>
 80019f6:	a201      	add	r2, pc, #4	; (adr r2, 80019fc <render_config_edit+0x3c>)
 80019f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019fc:	08001a11 	.word	0x08001a11
 8001a00:	08001a21 	.word	0x08001a21
 8001a04:	08001a3f 	.word	0x08001a3f
 8001a08:	08001a5d 	.word	0x08001a5d
 8001a0c:	08001a77 	.word	0x08001a77
        case 0: snprintf(value_str, sizeof(value_str), "FinDia:%d", stage->end_day); break;
 8001a10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a12:	7b1b      	ldrb	r3, [r3, #12]
 8001a14:	4638      	mov	r0, r7
 8001a16:	4a3b      	ldr	r2, [pc, #236]	; (8001b04 <render_config_edit+0x144>)
 8001a18:	210c      	movs	r1, #12
 8001a1a:	f007 f8c1 	bl	8008ba0 <sniprintf>
 8001a1e:	e031      	b.n	8001a84 <render_config_edit+0xc4>
        case 1: snprintf(value_str, sizeof(value_str), "T:%.1f", stage->temp_target); break;
 8001a20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a22:	691b      	ldr	r3, [r3, #16]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7fe fdaf 	bl	8000588 <__aeabi_f2d>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	4638      	mov	r0, r7
 8001a30:	e9cd 2300 	strd	r2, r3, [sp]
 8001a34:	4a34      	ldr	r2, [pc, #208]	; (8001b08 <render_config_edit+0x148>)
 8001a36:	210c      	movs	r1, #12
 8001a38:	f007 f8b2 	bl	8008ba0 <sniprintf>
 8001a3c:	e022      	b.n	8001a84 <render_config_edit+0xc4>
        case 2: snprintf(value_str, sizeof(value_str), "H:%.0f%%", stage->hum_target); break;
 8001a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a40:	695b      	ldr	r3, [r3, #20]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7fe fda0 	bl	8000588 <__aeabi_f2d>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4638      	mov	r0, r7
 8001a4e:	e9cd 2300 	strd	r2, r3, [sp]
 8001a52:	4a2e      	ldr	r2, [pc, #184]	; (8001b0c <render_config_edit+0x14c>)
 8001a54:	210c      	movs	r1, #12
 8001a56:	f007 f8a3 	bl	8008ba0 <sniprintf>
 8001a5a:	e013      	b.n	8001a84 <render_config_edit+0xc4>
        case 3: snprintf(value_str, sizeof(value_str), "Mot:%s", stage->motor_on ? "ON" : "OFF"); break;
 8001a5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a5e:	7e1b      	ldrb	r3, [r3, #24]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <render_config_edit+0xa8>
 8001a64:	4b2a      	ldr	r3, [pc, #168]	; (8001b10 <render_config_edit+0x150>)
 8001a66:	e000      	b.n	8001a6a <render_config_edit+0xaa>
 8001a68:	4b2a      	ldr	r3, [pc, #168]	; (8001b14 <render_config_edit+0x154>)
 8001a6a:	4638      	mov	r0, r7
 8001a6c:	4a2a      	ldr	r2, [pc, #168]	; (8001b18 <render_config_edit+0x158>)
 8001a6e:	210c      	movs	r1, #12
 8001a70:	f007 f896 	bl	8008ba0 <sniprintf>
 8001a74:	e006      	b.n	8001a84 <render_config_edit+0xc4>
        case 4: snprintf(value_str, sizeof(value_str), "[SALIR]"); break;
 8001a76:	463b      	mov	r3, r7
 8001a78:	4a28      	ldr	r2, [pc, #160]	; (8001b1c <render_config_edit+0x15c>)
 8001a7a:	210c      	movs	r1, #12
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f007 f88f 	bl	8008ba0 <sniprintf>
 8001a82:	bf00      	nop
    }

    if (is_editing_val && config_item != 4) {
 8001a84:	4b26      	ldr	r3, [pc, #152]	; (8001b20 <render_config_edit+0x160>)
 8001a86:	f993 3000 	ldrsb.w	r3, [r3]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d00c      	beq.n	8001aa8 <render_config_edit+0xe8>
 8001a8e:	4b1c      	ldr	r3, [pc, #112]	; (8001b00 <render_config_edit+0x140>)
 8001a90:	f993 3000 	ldrsb.w	r3, [r3]
 8001a94:	2b04      	cmp	r3, #4
 8001a96:	d007      	beq.n	8001aa8 <render_config_edit+0xe8>
        snprintf(line2, sizeof(line2), "%s <ADJ>", value_str);
 8001a98:	463b      	mov	r3, r7
 8001a9a:	f107 000c 	add.w	r0, r7, #12
 8001a9e:	4a21      	ldr	r2, [pc, #132]	; (8001b24 <render_config_edit+0x164>)
 8001aa0:	2114      	movs	r1, #20
 8001aa2:	f007 f87d 	bl	8008ba0 <sniprintf>
 8001aa6:	e010      	b.n	8001aca <render_config_edit+0x10a>
    } else {
        snprintf(line2, sizeof(line2), "%c %s", (config_item == 4 ? '>' : ' '), value_str);
 8001aa8:	4b15      	ldr	r3, [pc, #84]	; (8001b00 <render_config_edit+0x140>)
 8001aaa:	f993 3000 	ldrsb.w	r3, [r3]
 8001aae:	2b04      	cmp	r3, #4
 8001ab0:	d101      	bne.n	8001ab6 <render_config_edit+0xf6>
 8001ab2:	223e      	movs	r2, #62	; 0x3e
 8001ab4:	e000      	b.n	8001ab8 <render_config_edit+0xf8>
 8001ab6:	2220      	movs	r2, #32
 8001ab8:	f107 000c 	add.w	r0, r7, #12
 8001abc:	463b      	mov	r3, r7
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	4a19      	ldr	r2, [pc, #100]	; (8001b28 <render_config_edit+0x168>)
 8001ac4:	2114      	movs	r1, #20
 8001ac6:	f007 f86b 	bl	8008ba0 <sniprintf>
    }

    HD44780_SetCursor(0, 0);
 8001aca:	2100      	movs	r1, #0
 8001acc:	2000      	movs	r0, #0
 8001ace:	f7ff fabb 	bl	8001048 <HD44780_SetCursor>
    HD44780_PrintStr(line1);
 8001ad2:	f107 0320 	add.w	r3, r7, #32
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f7ff fb27 	bl	800112a <HD44780_PrintStr>
    HD44780_SetCursor(0, 1);
 8001adc:	2101      	movs	r1, #1
 8001ade:	2000      	movs	r0, #0
 8001ae0:	f7ff fab2 	bl	8001048 <HD44780_SetCursor>
    HD44780_PrintStr(line2);
 8001ae4:	f107 030c 	add.w	r3, r7, #12
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff fb1e 	bl	800112a <HD44780_PrintStr>
}
 8001aee:	bf00      	nop
 8001af0:	3738      	adds	r7, #56	; 0x38
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	20004294 	.word	0x20004294
 8001afc:	0800b188 	.word	0x0800b188
 8001b00:	200004ba 	.word	0x200004ba
 8001b04:	0800b190 	.word	0x0800b190
 8001b08:	0800b19c 	.word	0x0800b19c
 8001b0c:	0800b1a4 	.word	0x0800b1a4
 8001b10:	0800b1b0 	.word	0x0800b1b0
 8001b14:	0800b1b4 	.word	0x0800b1b4
 8001b18:	0800b1b8 	.word	0x0800b1b8
 8001b1c:	0800b1c0 	.word	0x0800b1c0
 8001b20:	200004bb 	.word	0x200004bb
 8001b24:	0800b1c8 	.word	0x0800b1c8
 8001b28:	0800b1d4 	.word	0x0800b1d4

08001b2c <update_display>:

void update_display()
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
    taskENTER_CRITICAL();
 8001b30:	f006 f880 	bl	8007c34 <vPortEnterCritical>
    if (current_ui_mode == UI_MODE_DASHBOARD) {
 8001b34:	4b0f      	ldr	r3, [pc, #60]	; (8001b74 <update_display+0x48>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d102      	bne.n	8001b42 <update_display+0x16>
        render_dashboard();
 8001b3c:	f7ff fde8 	bl	8001710 <render_dashboard>
 8001b40:	e013      	b.n	8001b6a <update_display+0x3e>
    } else if (current_ui_mode == UI_MODE_MAIN_MENU) {
 8001b42:	4b0c      	ldr	r3, [pc, #48]	; (8001b74 <update_display+0x48>)
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d102      	bne.n	8001b50 <update_display+0x24>
        render_menu();
 8001b4a:	f7ff fe85 	bl	8001858 <render_menu>
 8001b4e:	e00c      	b.n	8001b6a <update_display+0x3e>
    } else if (current_ui_mode == UI_MODE_TEST_MENU) {
 8001b50:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <update_display+0x48>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d102      	bne.n	8001b5e <update_display+0x32>
        render_test_menu();
 8001b58:	f7ff fed2 	bl	8001900 <render_test_menu>
 8001b5c:	e005      	b.n	8001b6a <update_display+0x3e>
    } else if (current_ui_mode == UI_MODE_CONFIG_EDIT) {
 8001b5e:	4b05      	ldr	r3, [pc, #20]	; (8001b74 <update_display+0x48>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b03      	cmp	r3, #3
 8001b64:	d101      	bne.n	8001b6a <update_display+0x3e>
        render_config_edit();
 8001b66:	f7ff ff2b 	bl	80019c0 <render_config_edit>
    }
    taskEXIT_CRITICAL();
 8001b6a:	f006 f893 	bl	8007c94 <vPortExitCritical>
}
 8001b6e:	bf00      	nop
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	200004b0 	.word	0x200004b0

08001b78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b78:	b5b0      	push	{r4, r5, r7, lr}
 8001b7a:	b0a0      	sub	sp, #128	; 0x80
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 8001b7e:	f001 f9cb 	bl	8002f18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b82:	f000 f89f 	bl	8001cc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b86:	f000 f963 	bl	8001e50 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001b8a:	f000 f909 	bl	8001da0 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001b8e:	f000 f935 	bl	8001dfc <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8001b92:	2201      	movs	r2, #1
 8001b94:	2120      	movs	r1, #32
 8001b96:	483e      	ldr	r0, [pc, #248]	; (8001c90 <main+0x118>)
 8001b98:	f001 ff9a 	bl	8003ad0 <HAL_GPIO_WritePin>

  Enable_Internal_Pullups(); // Anti-ruido I2C
 8001b9c:	f7ff fbb4 	bl	8001308 <Enable_Internal_Pullups>
  I2C_Scan();                // Escaneo
 8001ba0:	f7ff fbe2 	bl	8001368 <I2C_Scan>

  // Cargar configuracin guardada
  Load_Config_From_Flash();
 8001ba4:	f7ff fc44 	bl	8001430 <Load_Config_From_Flash>

  HD44780_Init(2);
 8001ba8:	2002      	movs	r0, #2
 8001baa:	f7ff f9b3 	bl	8000f14 <HD44780_Init>
  HD44780_Clear();
 8001bae:	f7ff fa35 	bl	800101c <HD44780_Clear>

  HD44780_SetCursor(0, 0);
 8001bb2:	2100      	movs	r1, #0
 8001bb4:	2000      	movs	r0, #0
 8001bb6:	f7ff fa47 	bl	8001048 <HD44780_SetCursor>
  HD44780_PrintStr("TDII: INCUBADORA");
 8001bba:	4836      	ldr	r0, [pc, #216]	; (8001c94 <main+0x11c>)
 8001bbc:	f7ff fab5 	bl	800112a <HD44780_PrintStr>


  HAL_Delay(1000);
 8001bc0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001bc4:	f001 f9ea 	bl	8002f9c <HAL_Delay>
  HD44780_SetCursor(0, 0);
 8001bc8:	2100      	movs	r1, #0
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f7ff fa3c 	bl	8001048 <HD44780_SetCursor>
  HD44780_PrintStr("                ");
 8001bd0:	4831      	ldr	r0, [pc, #196]	; (8001c98 <main+0x120>)
 8001bd2:	f7ff faaa 	bl	800112a <HD44780_PrintStr>

  /* USER CODE BEGIN RTOS_TIMERS */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  osMessageQDef(menuQueue, 32, uint32_t);
 8001bd6:	4b31      	ldr	r3, [pc, #196]	; (8001c9c <main+0x124>)
 8001bd8:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8001bdc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001bde:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  menuQueueHandle = osMessageCreate(osMessageQ(menuQueue), NULL);
 8001be2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001be6:	2100      	movs	r1, #0
 8001be8:	4618      	mov	r0, r3
 8001bea:	f004 f928 	bl	8005e3e <osMessageCreate>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	4a2b      	ldr	r2, [pc, #172]	; (8001ca0 <main+0x128>)
 8001bf2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_QUEUES */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  osThreadDef(menuTask, StartMenuTask, osPriorityNormal, 0, 1024);
 8001bf4:	4b2b      	ldr	r3, [pc, #172]	; (8001ca4 <main+0x12c>)
 8001bf6:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001bfa:	461d      	mov	r5, r3
 8001bfc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bfe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c00:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c04:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  menuTaskHandle = osThreadCreate(osThread(menuTask), NULL);
 8001c08:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f004 f8b5 	bl	8005d7e <osThreadCreate>
 8001c14:	4603      	mov	r3, r0
 8001c16:	4a24      	ldr	r2, [pc, #144]	; (8001ca8 <main+0x130>)
 8001c18:	6013      	str	r3, [r2, #0]

  osThreadDef(debounceTask, StartDebounceTask, osPriorityIdle, 0, 128);
 8001c1a:	4b24      	ldr	r3, [pc, #144]	; (8001cac <main+0x134>)
 8001c1c:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8001c20:	461d      	mov	r5, r3
 8001c22:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c24:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c26:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  debounceTaskHandle = osThreadCreate(osThread(debounceTask), NULL);
 8001c2e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c32:	2100      	movs	r1, #0
 8001c34:	4618      	mov	r0, r3
 8001c36:	f004 f8a2 	bl	8005d7e <osThreadCreate>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	4a1c      	ldr	r2, [pc, #112]	; (8001cb0 <main+0x138>)
 8001c3e:	6013      	str	r3, [r2, #0]

  osThreadDef(MotorTask, StartMotorTask, osPriorityNormal, 0, 256);
 8001c40:	4b1c      	ldr	r3, [pc, #112]	; (8001cb4 <main+0x13c>)
 8001c42:	f107 041c 	add.w	r4, r7, #28
 8001c46:	461d      	mov	r5, r3
 8001c48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c4c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c50:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MotorTaskHandle = osThreadCreate(osThread(MotorTask), NULL);
 8001c54:	f107 031c 	add.w	r3, r7, #28
 8001c58:	2100      	movs	r1, #0
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	f004 f88f 	bl	8005d7e <osThreadCreate>
 8001c60:	4603      	mov	r3, r0
 8001c62:	4a15      	ldr	r2, [pc, #84]	; (8001cb8 <main+0x140>)
 8001c64:	6013      	str	r3, [r2, #0]

  // Nueva Tarea de Control
  osThreadDef(ControlTask, StartControlTask, osPriorityNormal, 0, 512);
 8001c66:	4b15      	ldr	r3, [pc, #84]	; (8001cbc <main+0x144>)
 8001c68:	463c      	mov	r4, r7
 8001c6a:	461d      	mov	r5, r3
 8001c6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c70:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c74:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ControlTaskHandle = osThreadCreate(osThread(ControlTask), NULL);
 8001c78:	463b      	mov	r3, r7
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f004 f87e 	bl	8005d7e <osThreadCreate>
 8001c82:	4603      	mov	r3, r0
 8001c84:	4a0e      	ldr	r2, [pc, #56]	; (8001cc0 <main+0x148>)
 8001c86:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001c88:	f004 f872 	bl	8005d70 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  while (1)
 8001c8c:	e7fe      	b.n	8001c8c <main+0x114>
 8001c8e:	bf00      	nop
 8001c90:	40020000 	.word	0x40020000
 8001c94:	0800b1dc 	.word	0x0800b1dc
 8001c98:	0800b1f0 	.word	0x0800b1f0
 8001c9c:	0800b204 	.word	0x0800b204
 8001ca0:	20004324 	.word	0x20004324
 8001ca4:	0800b214 	.word	0x0800b214
 8001ca8:	20004328 	.word	0x20004328
 8001cac:	0800b230 	.word	0x0800b230
 8001cb0:	20004330 	.word	0x20004330
 8001cb4:	0800b24c 	.word	0x0800b24c
 8001cb8:	20004290 	.word	0x20004290
 8001cbc:	0800b268 	.word	0x0800b268
 8001cc0:	2000432c 	.word	0x2000432c

08001cc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b094      	sub	sp, #80	; 0x50
 8001cc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cca:	f107 031c 	add.w	r3, r7, #28
 8001cce:	2234      	movs	r2, #52	; 0x34
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f006 faf2 	bl	80082bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cd8:	f107 0308 	add.w	r3, r7, #8
 8001cdc:	2200      	movs	r2, #0
 8001cde:	601a      	str	r2, [r3, #0]
 8001ce0:	605a      	str	r2, [r3, #4]
 8001ce2:	609a      	str	r2, [r3, #8]
 8001ce4:	60da      	str	r2, [r3, #12]
 8001ce6:	611a      	str	r2, [r3, #16]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001ce8:	2300      	movs	r3, #0
 8001cea:	607b      	str	r3, [r7, #4]
 8001cec:	4b2a      	ldr	r3, [pc, #168]	; (8001d98 <SystemClock_Config+0xd4>)
 8001cee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf0:	4a29      	ldr	r2, [pc, #164]	; (8001d98 <SystemClock_Config+0xd4>)
 8001cf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cf6:	6413      	str	r3, [r2, #64]	; 0x40
 8001cf8:	4b27      	ldr	r3, [pc, #156]	; (8001d98 <SystemClock_Config+0xd4>)
 8001cfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d00:	607b      	str	r3, [r7, #4]
 8001d02:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001d04:	2300      	movs	r3, #0
 8001d06:	603b      	str	r3, [r7, #0]
 8001d08:	4b24      	ldr	r3, [pc, #144]	; (8001d9c <SystemClock_Config+0xd8>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001d10:	4a22      	ldr	r2, [pc, #136]	; (8001d9c <SystemClock_Config+0xd8>)
 8001d12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d16:	6013      	str	r3, [r2, #0]
 8001d18:	4b20      	ldr	r3, [pc, #128]	; (8001d9c <SystemClock_Config+0xd8>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d20:	603b      	str	r3, [r7, #0]
 8001d22:	683b      	ldr	r3, [r7, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d24:	2302      	movs	r3, #2
 8001d26:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d2c:	2310      	movs	r3, #16
 8001d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d30:	2302      	movs	r3, #2
 8001d32:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d34:	2300      	movs	r3, #0
 8001d36:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001d38:	2310      	movs	r3, #16
 8001d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001d3c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001d40:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001d42:	2304      	movs	r3, #4
 8001d44:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001d46:	2302      	movs	r3, #2
 8001d48:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d4e:	f107 031c 	add.w	r3, r7, #28
 8001d52:	4618      	mov	r0, r3
 8001d54:	f002 ff80 	bl	8004c58 <HAL_RCC_OscConfig>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001d5e:	f000 fe8f 	bl	8002a80 <Error_Handler>
  }
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d62:	230f      	movs	r3, #15
 8001d64:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d66:	2302      	movs	r3, #2
 8001d68:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d72:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d74:	2300      	movs	r3, #0
 8001d76:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001d78:	f107 0308 	add.w	r3, r7, #8
 8001d7c:	2102      	movs	r1, #2
 8001d7e:	4618      	mov	r0, r3
 8001d80:	f002 fc6c 	bl	800465c <HAL_RCC_ClockConfig>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001d8a:	f000 fe79 	bl	8002a80 <Error_Handler>
  }
}
 8001d8e:	bf00      	nop
 8001d90:	3750      	adds	r7, #80	; 0x50
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	40023800 	.word	0x40023800
 8001d9c:	40007000 	.word	0x40007000

08001da0 <MX_I2C1_Init>:

static void MX_I2C1_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8001da4:	4b12      	ldr	r3, [pc, #72]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001da6:	4a13      	ldr	r2, [pc, #76]	; (8001df4 <MX_I2C1_Init+0x54>)
 8001da8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001daa:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dac:	4a12      	ldr	r2, [pc, #72]	; (8001df8 <MX_I2C1_Init+0x58>)
 8001dae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001db0:	4b0f      	ldr	r3, [pc, #60]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001db6:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dbc:	4b0c      	ldr	r3, [pc, #48]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001dc2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dc4:	4b0a      	ldr	r3, [pc, #40]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001dca:	4b09      	ldr	r3, [pc, #36]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dd0:	4b07      	ldr	r3, [pc, #28]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dd6:	4b06      	ldr	r3, [pc, #24]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ddc:	4804      	ldr	r0, [pc, #16]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dde:	f001 fec3 	bl	8003b68 <HAL_I2C_Init>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001de8:	f000 fe4a 	bl	8002a80 <Error_Handler>
  }
}
 8001dec:	bf00      	nop
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	2000423c 	.word	0x2000423c
 8001df4:	40005400 	.word	0x40005400
 8001df8:	000186a0 	.word	0x000186a0

08001dfc <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001e00:	4b11      	ldr	r3, [pc, #68]	; (8001e48 <MX_USART2_UART_Init+0x4c>)
 8001e02:	4a12      	ldr	r2, [pc, #72]	; (8001e4c <MX_USART2_UART_Init+0x50>)
 8001e04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001e06:	4b10      	ldr	r3, [pc, #64]	; (8001e48 <MX_USART2_UART_Init+0x4c>)
 8001e08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e0e:	4b0e      	ldr	r3, [pc, #56]	; (8001e48 <MX_USART2_UART_Init+0x4c>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e14:	4b0c      	ldr	r3, [pc, #48]	; (8001e48 <MX_USART2_UART_Init+0x4c>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e1a:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <MX_USART2_UART_Init+0x4c>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e20:	4b09      	ldr	r3, [pc, #36]	; (8001e48 <MX_USART2_UART_Init+0x4c>)
 8001e22:	220c      	movs	r2, #12
 8001e24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e26:	4b08      	ldr	r3, [pc, #32]	; (8001e48 <MX_USART2_UART_Init+0x4c>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e2c:	4b06      	ldr	r3, [pc, #24]	; (8001e48 <MX_USART2_UART_Init+0x4c>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e32:	4805      	ldr	r0, [pc, #20]	; (8001e48 <MX_USART2_UART_Init+0x4c>)
 8001e34:	f003 fc5c 	bl	80056f0 <HAL_UART_Init>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001e3e:	f000 fe1f 	bl	8002a80 <Error_Handler>
  }
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	200042e0 	.word	0x200042e0
 8001e4c:	40004400 	.word	0x40004400

08001e50 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b08a      	sub	sp, #40	; 0x28
 8001e54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e56:	f107 0314 	add.w	r3, r7, #20
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	601a      	str	r2, [r3, #0]
 8001e5e:	605a      	str	r2, [r3, #4]
 8001e60:	609a      	str	r2, [r3, #8]
 8001e62:	60da      	str	r2, [r3, #12]
 8001e64:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e66:	2300      	movs	r3, #0
 8001e68:	613b      	str	r3, [r7, #16]
 8001e6a:	4b5d      	ldr	r3, [pc, #372]	; (8001fe0 <MX_GPIO_Init+0x190>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6e:	4a5c      	ldr	r2, [pc, #368]	; (8001fe0 <MX_GPIO_Init+0x190>)
 8001e70:	f043 0304 	orr.w	r3, r3, #4
 8001e74:	6313      	str	r3, [r2, #48]	; 0x30
 8001e76:	4b5a      	ldr	r3, [pc, #360]	; (8001fe0 <MX_GPIO_Init+0x190>)
 8001e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7a:	f003 0304 	and.w	r3, r3, #4
 8001e7e:	613b      	str	r3, [r7, #16]
 8001e80:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e82:	2300      	movs	r3, #0
 8001e84:	60fb      	str	r3, [r7, #12]
 8001e86:	4b56      	ldr	r3, [pc, #344]	; (8001fe0 <MX_GPIO_Init+0x190>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8a:	4a55      	ldr	r2, [pc, #340]	; (8001fe0 <MX_GPIO_Init+0x190>)
 8001e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e90:	6313      	str	r3, [r2, #48]	; 0x30
 8001e92:	4b53      	ldr	r3, [pc, #332]	; (8001fe0 <MX_GPIO_Init+0x190>)
 8001e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	60bb      	str	r3, [r7, #8]
 8001ea2:	4b4f      	ldr	r3, [pc, #316]	; (8001fe0 <MX_GPIO_Init+0x190>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea6:	4a4e      	ldr	r2, [pc, #312]	; (8001fe0 <MX_GPIO_Init+0x190>)
 8001ea8:	f043 0301 	orr.w	r3, r3, #1
 8001eac:	6313      	str	r3, [r2, #48]	; 0x30
 8001eae:	4b4c      	ldr	r3, [pc, #304]	; (8001fe0 <MX_GPIO_Init+0x190>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb2:	f003 0301 	and.w	r3, r3, #1
 8001eb6:	60bb      	str	r3, [r7, #8]
 8001eb8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	607b      	str	r3, [r7, #4]
 8001ebe:	4b48      	ldr	r3, [pc, #288]	; (8001fe0 <MX_GPIO_Init+0x190>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	4a47      	ldr	r2, [pc, #284]	; (8001fe0 <MX_GPIO_Init+0x190>)
 8001ec4:	f043 0302 	orr.w	r3, r3, #2
 8001ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eca:	4b45      	ldr	r3, [pc, #276]	; (8001fe0 <MX_GPIO_Init+0x190>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	607b      	str	r3, [r7, #4]
 8001ed4:	687b      	ldr	r3, [r7, #4]

  /* Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	2120      	movs	r1, #32
 8001eda:	4842      	ldr	r0, [pc, #264]	; (8001fe4 <MX_GPIO_Init+0x194>)
 8001edc:	f001 fdf8 	bl	8003ad0 <HAL_GPIO_WritePin>

  /* Configure GPIO pin Output Level - INICIO PINES ACTUADORES */
  // Aseguramos que arranquen apagados (Low)
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ee6:	483f      	ldr	r0, [pc, #252]	; (8001fe4 <MX_GPIO_Init+0x194>)
 8001ee8:	f001 fdf2 	bl	8003ad0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8001eec:	2200      	movs	r2, #0
 8001eee:	f44f 6186 	mov.w	r1, #1072	; 0x430
 8001ef2:	483d      	ldr	r0, [pc, #244]	; (8001fe8 <MX_GPIO_Init+0x198>)
 8001ef4:	f001 fdec 	bl	8003ad0 <HAL_GPIO_WritePin>

  /* Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ef8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001efe:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001f02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001f08:	f107 0314 	add.w	r3, r7, #20
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4837      	ldr	r0, [pc, #220]	; (8001fec <MX_GPIO_Init+0x19c>)
 8001f10:	f001 fc32 	bl	8003778 <HAL_GPIO_Init>

  /* Configure GPIO pins : PA8 (COOLER) */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001f14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f22:	2300      	movs	r3, #0
 8001f24:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f26:	f107 0314 	add.w	r3, r7, #20
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	482d      	ldr	r0, [pc, #180]	; (8001fe4 <MX_GPIO_Init+0x194>)
 8001f2e:	f001 fc23 	bl	8003778 <HAL_GPIO_Init>

  /* Configure GPIO pins : PB10 (HUMID), PB4 (LUZ), PB5 (MOTOR) */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4|GPIO_PIN_5;
 8001f32:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8001f36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f38:	2301      	movs	r3, #1
 8001f3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f40:	2300      	movs	r3, #0
 8001f42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f44:	f107 0314 	add.w	r3, r7, #20
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4827      	ldr	r0, [pc, #156]	; (8001fe8 <MX_GPIO_Init+0x198>)
 8001f4c:	f001 fc14 	bl	8003778 <HAL_GPIO_Init>

  /* Configure GPIO pins : ENCODER_A_Pin ENCODER_B_Pin */
  GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8001f50:	2303      	movs	r3, #3
 8001f52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f54:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001f58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f5e:	f107 0314 	add.w	r3, r7, #20
 8001f62:	4619      	mov	r1, r3
 8001f64:	4821      	ldr	r0, [pc, #132]	; (8001fec <MX_GPIO_Init+0x19c>)
 8001f66:	f001 fc07 	bl	8003778 <HAL_GPIO_Init>

  /* Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001f6a:	2320      	movs	r3, #32
 8001f6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f72:	2300      	movs	r3, #0
 8001f74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f76:	2300      	movs	r3, #0
 8001f78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001f7a:	f107 0314 	add.w	r3, r7, #20
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4818      	ldr	r0, [pc, #96]	; (8001fe4 <MX_GPIO_Init+0x194>)
 8001f82:	f001 fbf9 	bl	8003778 <HAL_GPIO_Init>

  /* Configure GPIO pin : ENCODER_SW_Pin */
  GPIO_InitStruct.Pin = ENCODER_SW_Pin;
 8001f86:	2301      	movs	r3, #1
 8001f88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENCODER_SW_GPIO_Port, &GPIO_InitStruct);
 8001f92:	f107 0314 	add.w	r3, r7, #20
 8001f96:	4619      	mov	r1, r3
 8001f98:	4813      	ldr	r0, [pc, #76]	; (8001fe8 <MX_GPIO_Init+0x198>)
 8001f9a:	f001 fbed 	bl	8003778 <HAL_GPIO_Init>

  /* Configure GPIO pin : MOTOR_SENSOR_PIN */
  GPIO_InitStruct.Pin = MOTOR_SENSOR_PIN;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fa2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MOTOR_SENSOR_PORT, &GPIO_InitStruct);
 8001fac:	f107 0314 	add.w	r3, r7, #20
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	480c      	ldr	r0, [pc, #48]	; (8001fe4 <MX_GPIO_Init+0x194>)
 8001fb4:	f001 fbe0 	bl	8003778 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001fb8:	2200      	movs	r2, #0
 8001fba:	2100      	movs	r1, #0
 8001fbc:	2006      	movs	r0, #6
 8001fbe:	f001 f8c9 	bl	8003154 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001fc2:	2006      	movs	r0, #6
 8001fc4:	f001 f8e2 	bl	800318c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2105      	movs	r1, #5
 8001fcc:	2007      	movs	r0, #7
 8001fce:	f001 f8c1 	bl	8003154 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001fd2:	2007      	movs	r0, #7
 8001fd4:	f001 f8da 	bl	800318c <HAL_NVIC_EnableIRQ>
}
 8001fd8:	bf00      	nop
 8001fda:	3728      	adds	r7, #40	; 0x28
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40023800 	.word	0x40023800
 8001fe4:	40020000 	.word	0x40020000
 8001fe8:	40020400 	.word	0x40020400
 8001fec:	40020800 	.word	0x40020800

08001ff0 <vApplicationStackOverflowHook>:

/* USER CODE BEGIN 4 */

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
   while(1)
   {
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001ffa:	2120      	movs	r1, #32
 8001ffc:	4803      	ldr	r0, [pc, #12]	; (800200c <vApplicationStackOverflowHook+0x1c>)
 8001ffe:	f001 fd80 	bl	8003b02 <HAL_GPIO_TogglePin>
      HAL_Delay(50);
 8002002:	2032      	movs	r0, #50	; 0x32
 8002004:	f000 ffca 	bl	8002f9c <HAL_Delay>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002008:	e7f7      	b.n	8001ffa <vApplicationStackOverflowHook+0xa>
 800200a:	bf00      	nop
 800200c:	40020000 	.word	0x40020000

08002010 <HAL_GPIO_EXTI_Callback>:
   }
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002010:	b590      	push	{r4, r7, lr}
 8002012:	b089      	sub	sp, #36	; 0x24
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == MOTOR_SENSOR_PIN) {
 800201a:	88fb      	ldrh	r3, [r7, #6]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d105      	bne.n	800202c <HAL_GPIO_EXTI_Callback+0x1c>
        motor_pulse_count++;
 8002020:	4b3d      	ldr	r3, [pc, #244]	; (8002118 <HAL_GPIO_EXTI_Callback+0x108>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	3301      	adds	r3, #1
 8002026:	4a3c      	ldr	r2, [pc, #240]	; (8002118 <HAL_GPIO_EXTI_Callback+0x108>)
 8002028:	6013      	str	r3, [r2, #0]
        return;
 800202a:	e072      	b.n	8002112 <HAL_GPIO_EXTI_Callback+0x102>
    }

    if (GPIO_Pin == ENCODER_A_Pin || GPIO_Pin == ENCODER_B_Pin) {
 800202c:	88fb      	ldrh	r3, [r7, #6]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d002      	beq.n	8002038 <HAL_GPIO_EXTI_Callback+0x28>
 8002032:	88fb      	ldrh	r3, [r7, #6]
 8002034:	2b02      	cmp	r3, #2
 8002036:	d16c      	bne.n	8002112 <HAL_GPIO_EXTI_Callback+0x102>
        static uint8_t last_state = 0;
        static int8_t counter = 0;

        uint8_t state_A = HAL_GPIO_ReadPin(ENCODER_A_GPIO_Port, ENCODER_A_Pin);
 8002038:	2101      	movs	r1, #1
 800203a:	4838      	ldr	r0, [pc, #224]	; (800211c <HAL_GPIO_EXTI_Callback+0x10c>)
 800203c:	f001 fd30 	bl	8003aa0 <HAL_GPIO_ReadPin>
 8002040:	4603      	mov	r3, r0
 8002042:	77fb      	strb	r3, [r7, #31]
        uint8_t state_B = HAL_GPIO_ReadPin(ENCODER_B_GPIO_Port, ENCODER_B_Pin);
 8002044:	2102      	movs	r1, #2
 8002046:	4835      	ldr	r0, [pc, #212]	; (800211c <HAL_GPIO_EXTI_Callback+0x10c>)
 8002048:	f001 fd2a 	bl	8003aa0 <HAL_GPIO_ReadPin>
 800204c:	4603      	mov	r3, r0
 800204e:	77bb      	strb	r3, [r7, #30]
        uint8_t current_state = (state_A << 1) | state_B;
 8002050:	7ffb      	ldrb	r3, [r7, #31]
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	b25a      	sxtb	r2, r3
 8002056:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800205a:	4313      	orrs	r3, r2
 800205c:	b25b      	sxtb	r3, r3
 800205e:	777b      	strb	r3, [r7, #29]

        if (current_state == last_state) return;
 8002060:	4b2f      	ldr	r3, [pc, #188]	; (8002120 <HAL_GPIO_EXTI_Callback+0x110>)
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	7f7a      	ldrb	r2, [r7, #29]
 8002066:	429a      	cmp	r2, r3
 8002068:	d052      	beq.n	8002110 <HAL_GPIO_EXTI_Callback+0x100>

        const int8_t transition_table[16] = {
 800206a:	4b2e      	ldr	r3, [pc, #184]	; (8002124 <HAL_GPIO_EXTI_Callback+0x114>)
 800206c:	f107 0408 	add.w	r4, r7, #8
 8002070:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002072:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
             1,  0,  0, -1,
            -1,  0,  0,  1,
             0,  1, -1,  0,
        };

        int8_t transition = transition_table[(last_state << 2) | current_state];
 8002076:	4b2a      	ldr	r3, [pc, #168]	; (8002120 <HAL_GPIO_EXTI_Callback+0x110>)
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	009a      	lsls	r2, r3, #2
 800207c:	7f7b      	ldrb	r3, [r7, #29]
 800207e:	4313      	orrs	r3, r2
 8002080:	f107 0220 	add.w	r2, r7, #32
 8002084:	4413      	add	r3, r2
 8002086:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800208a:	773b      	strb	r3, [r7, #28]

        if (transition != 0) {
 800208c:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d039      	beq.n	8002108 <HAL_GPIO_EXTI_Callback+0xf8>
            counter += transition;
 8002094:	4b24      	ldr	r3, [pc, #144]	; (8002128 <HAL_GPIO_EXTI_Callback+0x118>)
 8002096:	f993 3000 	ldrsb.w	r3, [r3]
 800209a:	b2da      	uxtb	r2, r3
 800209c:	7f3b      	ldrb	r3, [r7, #28]
 800209e:	4413      	add	r3, r2
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	b25a      	sxtb	r2, r3
 80020a4:	4b20      	ldr	r3, [pc, #128]	; (8002128 <HAL_GPIO_EXTI_Callback+0x118>)
 80020a6:	701a      	strb	r2, [r3, #0]
            if (counter >= 4) {
 80020a8:	4b1f      	ldr	r3, [pc, #124]	; (8002128 <HAL_GPIO_EXTI_Callback+0x118>)
 80020aa:	f993 3000 	ldrsb.w	r3, [r3]
 80020ae:	2b03      	cmp	r3, #3
 80020b0:	dd12      	ble.n	80020d8 <HAL_GPIO_EXTI_Callback+0xc8>
                MenuEvent_t event = ENCODER_RIGHT;
 80020b2:	2300      	movs	r3, #0
 80020b4:	76bb      	strb	r3, [r7, #26]
                osMessagePut(menuQueueHandle, (uint32_t)event, 0);
 80020b6:	4b1d      	ldr	r3, [pc, #116]	; (800212c <HAL_GPIO_EXTI_Callback+0x11c>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	7eb9      	ldrb	r1, [r7, #26]
 80020bc:	2200      	movs	r2, #0
 80020be:	4618      	mov	r0, r3
 80020c0:	f003 fee6 	bl	8005e90 <osMessagePut>
                counter -= 4;
 80020c4:	4b18      	ldr	r3, [pc, #96]	; (8002128 <HAL_GPIO_EXTI_Callback+0x118>)
 80020c6:	f993 3000 	ldrsb.w	r3, [r3]
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	3b04      	subs	r3, #4
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	b25a      	sxtb	r2, r3
 80020d2:	4b15      	ldr	r3, [pc, #84]	; (8002128 <HAL_GPIO_EXTI_Callback+0x118>)
 80020d4:	701a      	strb	r2, [r3, #0]
 80020d6:	e017      	b.n	8002108 <HAL_GPIO_EXTI_Callback+0xf8>
            } else if (counter <= -4) {
 80020d8:	4b13      	ldr	r3, [pc, #76]	; (8002128 <HAL_GPIO_EXTI_Callback+0x118>)
 80020da:	f993 3000 	ldrsb.w	r3, [r3]
 80020de:	f113 0f03 	cmn.w	r3, #3
 80020e2:	da11      	bge.n	8002108 <HAL_GPIO_EXTI_Callback+0xf8>
                MenuEvent_t event = ENCODER_LEFT;
 80020e4:	2301      	movs	r3, #1
 80020e6:	76fb      	strb	r3, [r7, #27]
                osMessagePut(menuQueueHandle, (uint32_t)event, 0);
 80020e8:	4b10      	ldr	r3, [pc, #64]	; (800212c <HAL_GPIO_EXTI_Callback+0x11c>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	7ef9      	ldrb	r1, [r7, #27]
 80020ee:	2200      	movs	r2, #0
 80020f0:	4618      	mov	r0, r3
 80020f2:	f003 fecd 	bl	8005e90 <osMessagePut>
                counter += 4;
 80020f6:	4b0c      	ldr	r3, [pc, #48]	; (8002128 <HAL_GPIO_EXTI_Callback+0x118>)
 80020f8:	f993 3000 	ldrsb.w	r3, [r3]
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	3304      	adds	r3, #4
 8002100:	b2db      	uxtb	r3, r3
 8002102:	b25a      	sxtb	r2, r3
 8002104:	4b08      	ldr	r3, [pc, #32]	; (8002128 <HAL_GPIO_EXTI_Callback+0x118>)
 8002106:	701a      	strb	r2, [r3, #0]
            }
        }
        last_state = current_state;
 8002108:	4a05      	ldr	r2, [pc, #20]	; (8002120 <HAL_GPIO_EXTI_Callback+0x110>)
 800210a:	7f7b      	ldrb	r3, [r7, #29]
 800210c:	7013      	strb	r3, [r2, #0]
 800210e:	e000      	b.n	8002112 <HAL_GPIO_EXTI_Callback+0x102>
        if (current_state == last_state) return;
 8002110:	bf00      	nop
    }
}
 8002112:	3724      	adds	r7, #36	; 0x24
 8002114:	46bd      	mov	sp, r7
 8002116:	bd90      	pop	{r4, r7, pc}
 8002118:	200004b4 	.word	0x200004b4
 800211c:	40020800 	.word	0x40020800
 8002120:	200004d1 	.word	0x200004d1
 8002124:	0800b284 	.word	0x0800b284
 8002128:	200004d2 	.word	0x200004d2
 800212c:	20004324 	.word	0x20004324

08002130 <StartMenuTask>:

/* USER CODE END 4 */

/* USER CODE BEGIN Header_StartMenuTask */
void StartMenuTask(void const * argument)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b096      	sub	sp, #88	; 0x58
 8002134:	af00      	add	r7, sp, #0
 8002136:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN 5 */
    update_display();
 8002138:	f7ff fcf8 	bl	8001b2c <update_display>

    osEvent event;
    uint32_t last_draw_time = 0;
 800213c:	2300      	movs	r3, #0
 800213e:	657b      	str	r3, [r7, #84]	; 0x54
    int needs_update = 0;
 8002140:	2300      	movs	r3, #0
 8002142:	653b      	str	r3, [r7, #80]	; 0x50

    // Variables para "Update on Change" del Dashboard
    float last_disp_temp = -999.0f;
 8002144:	4bb0      	ldr	r3, [pc, #704]	; (8002408 <StartMenuTask+0x2d8>)
 8002146:	64fb      	str	r3, [r7, #76]	; 0x4c
    float last_disp_hum = -999.0f;
 8002148:	4baf      	ldr	r3, [pc, #700]	; (8002408 <StartMenuTask+0x2d8>)
 800214a:	64bb      	str	r3, [r7, #72]	; 0x48
    uint16_t last_disp_rpm = 9999;
 800214c:	f242 730f 	movw	r3, #9999	; 0x270f
 8002150:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
    HumidifierState_t last_disp_hum_state = HUM_STATE_IDLE;
 8002154:	2300      	movs	r3, #0
 8002156:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
    uint8_t last_disp_day = 255;
 800215a:	23ff      	movs	r3, #255	; 0xff
 800215c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t last_disp_is_running = 255;
 8002160:	23ff      	movs	r3, #255	; 0xff
 8002162:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

    for(;;)
    {
        // Timeout de 200ms para chequear cambios frecuentemente sin saturar I2C
        event = osMessageGet(menuQueueHandle, 200);
 8002166:	4ba9      	ldr	r3, [pc, #676]	; (800240c <StartMenuTask+0x2dc>)
 8002168:	6819      	ldr	r1, [r3, #0]
 800216a:	f107 031c 	add.w	r3, r7, #28
 800216e:	22c8      	movs	r2, #200	; 0xc8
 8002170:	4618      	mov	r0, r3
 8002172:	f003 fecd 	bl	8005f10 <osMessageGet>

        if (event.status == osEventMessage) {
 8002176:	69fb      	ldr	r3, [r7, #28]
 8002178:	2b10      	cmp	r3, #16
 800217a:	f040 8202 	bne.w	8002582 <StartMenuTask+0x452>
            MenuEvent_t initial_event = (MenuEvent_t)event.value.v;
 800217e:	6a3b      	ldr	r3, [r7, #32]
 8002180:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

            if (initial_event == BUTTON_LONG_PRESS) {
 8002184:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8002188:	2b03      	cmp	r3, #3
 800218a:	d115      	bne.n	80021b8 <StartMenuTask+0x88>
                // Volver atrs / Reset
                if (current_ui_mode == UI_MODE_TEST_MENU || current_ui_mode == UI_MODE_CONFIG_EDIT) {
 800218c:	4ba0      	ldr	r3, [pc, #640]	; (8002410 <StartMenuTask+0x2e0>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b02      	cmp	r3, #2
 8002192:	d003      	beq.n	800219c <StartMenuTask+0x6c>
 8002194:	4b9e      	ldr	r3, [pc, #632]	; (8002410 <StartMenuTask+0x2e0>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	2b03      	cmp	r3, #3
 800219a:	d103      	bne.n	80021a4 <StartMenuTask+0x74>
                    current_ui_mode = UI_MODE_MAIN_MENU;
 800219c:	4b9c      	ldr	r3, [pc, #624]	; (8002410 <StartMenuTask+0x2e0>)
 800219e:	2201      	movs	r2, #1
 80021a0:	701a      	strb	r2, [r3, #0]
 80021a2:	e006      	b.n	80021b2 <StartMenuTask+0x82>
                } else if (current_ui_mode == UI_MODE_MAIN_MENU) {
 80021a4:	4b9a      	ldr	r3, [pc, #616]	; (8002410 <StartMenuTask+0x2e0>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d102      	bne.n	80021b2 <StartMenuTask+0x82>
                    current_ui_mode = UI_MODE_DASHBOARD;
 80021ac:	4b98      	ldr	r3, [pc, #608]	; (8002410 <StartMenuTask+0x2e0>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	701a      	strb	r2, [r3, #0]
                }
                needs_update = 1;
 80021b2:	2301      	movs	r3, #1
 80021b4:	653b      	str	r3, [r7, #80]	; 0x50
                continue;
 80021b6:	e24e      	b.n	8002656 <StartMenuTask+0x526>
            }

            int8_t net_movement = 0;
 80021b8:	2300      	movs	r3, #0
 80021ba:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
            int button_pressed = 0;
 80021be:	2300      	movs	r3, #0
 80021c0:	63fb      	str	r3, [r7, #60]	; 0x3c

            if (initial_event == ENCODER_RIGHT) net_movement++;
 80021c2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d107      	bne.n	80021da <StartMenuTask+0xaa>
 80021ca:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	3301      	adds	r3, #1
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80021d8:	e011      	b.n	80021fe <StartMenuTask+0xce>
            else if (initial_event == ENCODER_LEFT) net_movement--;
 80021da:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d107      	bne.n	80021f2 <StartMenuTask+0xc2>
 80021e2:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	3b01      	subs	r3, #1
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80021f0:	e005      	b.n	80021fe <StartMenuTask+0xce>
            else if (initial_event == BUTTON_PRESS) button_pressed = 1;
 80021f2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d101      	bne.n	80021fe <StartMenuTask+0xce>
 80021fa:	2301      	movs	r3, #1
 80021fc:	63fb      	str	r3, [r7, #60]	; 0x3c

            int batch_limit = 20;
 80021fe:	2314      	movs	r3, #20
 8002200:	63bb      	str	r3, [r7, #56]	; 0x38
            while (batch_limit-- > 0 && (event = osMessageGet(menuQueueHandle, 0)).status == osEventMessage) {
 8002202:	e019      	b.n	8002238 <StartMenuTask+0x108>
                MenuEvent_t batch_evt = (MenuEvent_t)event.value.v;
 8002204:	6a3b      	ldr	r3, [r7, #32]
 8002206:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                if (batch_evt == ENCODER_RIGHT) net_movement++;
 800220a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800220e:	2b00      	cmp	r3, #0
 8002210:	d107      	bne.n	8002222 <StartMenuTask+0xf2>
 8002212:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 8002216:	b2db      	uxtb	r3, r3
 8002218:	3301      	adds	r3, #1
 800221a:	b2db      	uxtb	r3, r3
 800221c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8002220:	e00a      	b.n	8002238 <StartMenuTask+0x108>
                else if (batch_evt == ENCODER_LEFT) net_movement--;
 8002222:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8002226:	2b01      	cmp	r3, #1
 8002228:	d106      	bne.n	8002238 <StartMenuTask+0x108>
 800222a:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800222e:	b2db      	uxtb	r3, r3
 8002230:	3b01      	subs	r3, #1
 8002232:	b2db      	uxtb	r3, r3
 8002234:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
            while (batch_limit-- > 0 && (event = osMessageGet(menuQueueHandle, 0)).status == osEventMessage) {
 8002238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800223a:	1e5a      	subs	r2, r3, #1
 800223c:	63ba      	str	r2, [r7, #56]	; 0x38
 800223e:	2b00      	cmp	r3, #0
 8002240:	dd0f      	ble.n	8002262 <StartMenuTask+0x132>
 8002242:	4b72      	ldr	r3, [pc, #456]	; (800240c <StartMenuTask+0x2dc>)
 8002244:	6819      	ldr	r1, [r3, #0]
 8002246:	463b      	mov	r3, r7
 8002248:	2200      	movs	r2, #0
 800224a:	4618      	mov	r0, r3
 800224c:	f003 fe60 	bl	8005f10 <osMessageGet>
 8002250:	f107 031c 	add.w	r3, r7, #28
 8002254:	463a      	mov	r2, r7
 8002256:	ca07      	ldmia	r2, {r0, r1, r2}
 8002258:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	2b10      	cmp	r3, #16
 8002260:	d0d0      	beq.n	8002204 <StartMenuTask+0xd4>
            }

            // --- LGICA DE INTERFAZ ---

            if (current_ui_mode == UI_MODE_DASHBOARD) {
 8002262:	4b6b      	ldr	r3, [pc, #428]	; (8002410 <StartMenuTask+0x2e0>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10c      	bne.n	8002284 <StartMenuTask+0x154>
                if (button_pressed) {
 800226a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800226c:	2b00      	cmp	r3, #0
 800226e:	f000 81c3 	beq.w	80025f8 <StartMenuTask+0x4c8>
                    current_ui_mode = UI_MODE_MAIN_MENU;
 8002272:	4b67      	ldr	r3, [pc, #412]	; (8002410 <StartMenuTask+0x2e0>)
 8002274:	2201      	movs	r2, #1
 8002276:	701a      	strb	r2, [r3, #0]
                    selected_item = 0;
 8002278:	4b66      	ldr	r3, [pc, #408]	; (8002414 <StartMenuTask+0x2e4>)
 800227a:	2200      	movs	r2, #0
 800227c:	701a      	strb	r2, [r3, #0]
                    needs_update = 1;
 800227e:	2301      	movs	r3, #1
 8002280:	653b      	str	r3, [r7, #80]	; 0x50
 8002282:	e1b9      	b.n	80025f8 <StartMenuTask+0x4c8>
                }
            }
            else if (current_ui_mode == UI_MODE_MAIN_MENU) {
 8002284:	4b62      	ldr	r3, [pc, #392]	; (8002410 <StartMenuTask+0x2e0>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	2b01      	cmp	r3, #1
 800228a:	d16a      	bne.n	8002362 <StartMenuTask+0x232>
                // Navegacin Men Principal
                if (net_movement != 0) {
 800228c:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 8002290:	2b00      	cmp	r3, #0
 8002292:	d03d      	beq.n	8002310 <StartMenuTask+0x1e0>
                    int16_t new_pos = selected_item + net_movement;
 8002294:	4b5f      	ldr	r3, [pc, #380]	; (8002414 <StartMenuTask+0x2e4>)
 8002296:	f993 3000 	ldrsb.w	r3, [r3]
 800229a:	b21a      	sxth	r2, r3
 800229c:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 80022a0:	b21b      	sxth	r3, r3
 80022a2:	4413      	add	r3, r2
 80022a4:	85bb      	strh	r3, [r7, #44]	; 0x2c
                    selected_item = ((new_pos % menu_size) + menu_size) % menu_size;
 80022a6:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80022aa:	2203      	movs	r2, #3
 80022ac:	fb93 f1f2 	sdiv	r1, r3, r2
 80022b0:	fb02 f201 	mul.w	r2, r2, r1
 80022b4:	1a9b      	subs	r3, r3, r2
 80022b6:	2203      	movs	r2, #3
 80022b8:	4413      	add	r3, r2
 80022ba:	2203      	movs	r2, #3
 80022bc:	fb93 f1f2 	sdiv	r1, r3, r2
 80022c0:	fb02 f201 	mul.w	r2, r2, r1
 80022c4:	1a9b      	subs	r3, r3, r2
 80022c6:	b25a      	sxtb	r2, r3
 80022c8:	4b52      	ldr	r3, [pc, #328]	; (8002414 <StartMenuTask+0x2e4>)
 80022ca:	701a      	strb	r2, [r3, #0]

                    if (selected_item >= menu_top_item + LCD_ROWS) menu_top_item = selected_item - (LCD_ROWS - 1);
 80022cc:	4b52      	ldr	r3, [pc, #328]	; (8002418 <StartMenuTask+0x2e8>)
 80022ce:	f993 3000 	ldrsb.w	r3, [r3]
 80022d2:	3301      	adds	r3, #1
 80022d4:	4a4f      	ldr	r2, [pc, #316]	; (8002414 <StartMenuTask+0x2e4>)
 80022d6:	f992 2000 	ldrsb.w	r2, [r2]
 80022da:	4293      	cmp	r3, r2
 80022dc:	da09      	bge.n	80022f2 <StartMenuTask+0x1c2>
 80022de:	4b4d      	ldr	r3, [pc, #308]	; (8002414 <StartMenuTask+0x2e4>)
 80022e0:	f993 3000 	ldrsb.w	r3, [r3]
 80022e4:	b2db      	uxtb	r3, r3
 80022e6:	3b01      	subs	r3, #1
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	b25a      	sxtb	r2, r3
 80022ec:	4b4a      	ldr	r3, [pc, #296]	; (8002418 <StartMenuTask+0x2e8>)
 80022ee:	701a      	strb	r2, [r3, #0]
 80022f0:	e00c      	b.n	800230c <StartMenuTask+0x1dc>
                    else if (selected_item < menu_top_item) menu_top_item = selected_item;
 80022f2:	4b48      	ldr	r3, [pc, #288]	; (8002414 <StartMenuTask+0x2e4>)
 80022f4:	f993 2000 	ldrsb.w	r2, [r3]
 80022f8:	4b47      	ldr	r3, [pc, #284]	; (8002418 <StartMenuTask+0x2e8>)
 80022fa:	f993 3000 	ldrsb.w	r3, [r3]
 80022fe:	429a      	cmp	r2, r3
 8002300:	da04      	bge.n	800230c <StartMenuTask+0x1dc>
 8002302:	4b44      	ldr	r3, [pc, #272]	; (8002414 <StartMenuTask+0x2e4>)
 8002304:	f993 2000 	ldrsb.w	r2, [r3]
 8002308:	4b43      	ldr	r3, [pc, #268]	; (8002418 <StartMenuTask+0x2e8>)
 800230a:	701a      	strb	r2, [r3, #0]
                    needs_update = 1;
 800230c:	2301      	movs	r3, #1
 800230e:	653b      	str	r3, [r7, #80]	; 0x50
                }
                if (button_pressed) {
 8002310:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002312:	2b00      	cmp	r3, #0
 8002314:	f000 8170 	beq.w	80025f8 <StartMenuTask+0x4c8>
                    if (selected_item == 1) { // Configuracion
 8002318:	4b3e      	ldr	r3, [pc, #248]	; (8002414 <StartMenuTask+0x2e4>)
 800231a:	f993 3000 	ldrsb.w	r3, [r3]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d10d      	bne.n	800233e <StartMenuTask+0x20e>
                        current_ui_mode = UI_MODE_CONFIG_EDIT;
 8002322:	4b3b      	ldr	r3, [pc, #236]	; (8002410 <StartMenuTask+0x2e0>)
 8002324:	2203      	movs	r2, #3
 8002326:	701a      	strb	r2, [r3, #0]
                        sysData.current_stage_idx = 0; // Default Etapa 1
 8002328:	4b3c      	ldr	r3, [pc, #240]	; (800241c <StartMenuTask+0x2ec>)
 800232a:	2200      	movs	r2, #0
 800232c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
                        config_item = 0;
 8002330:	4b3b      	ldr	r3, [pc, #236]	; (8002420 <StartMenuTask+0x2f0>)
 8002332:	2200      	movs	r2, #0
 8002334:	701a      	strb	r2, [r3, #0]
                        is_editing_val = 0;
 8002336:	4b3b      	ldr	r3, [pc, #236]	; (8002424 <StartMenuTask+0x2f4>)
 8002338:	2200      	movs	r2, #0
 800233a:	701a      	strb	r2, [r3, #0]
 800233c:	e00e      	b.n	800235c <StartMenuTask+0x22c>
                    } else if (selected_item == 2) { // Test
 800233e:	4b35      	ldr	r3, [pc, #212]	; (8002414 <StartMenuTask+0x2e4>)
 8002340:	f993 3000 	ldrsb.w	r3, [r3]
 8002344:	2b02      	cmp	r3, #2
 8002346:	d106      	bne.n	8002356 <StartMenuTask+0x226>
                        current_ui_mode = UI_MODE_TEST_MENU;
 8002348:	4b31      	ldr	r3, [pc, #196]	; (8002410 <StartMenuTask+0x2e0>)
 800234a:	2202      	movs	r2, #2
 800234c:	701a      	strb	r2, [r3, #0]
                        test_selected_item = 0;
 800234e:	4b36      	ldr	r3, [pc, #216]	; (8002428 <StartMenuTask+0x2f8>)
 8002350:	2200      	movs	r2, #0
 8002352:	701a      	strb	r2, [r3, #0]
 8002354:	e002      	b.n	800235c <StartMenuTask+0x22c>
                    } else { // Ver Sensores (Volver)
                        current_ui_mode = UI_MODE_DASHBOARD;
 8002356:	4b2e      	ldr	r3, [pc, #184]	; (8002410 <StartMenuTask+0x2e0>)
 8002358:	2200      	movs	r2, #0
 800235a:	701a      	strb	r2, [r3, #0]
                    }
                    needs_update = 1;
 800235c:	2301      	movs	r3, #1
 800235e:	653b      	str	r3, [r7, #80]	; 0x50
 8002360:	e14a      	b.n	80025f8 <StartMenuTask+0x4c8>
                }
            }
            else if (current_ui_mode == UI_MODE_TEST_MENU) {
 8002362:	4b2b      	ldr	r3, [pc, #172]	; (8002410 <StartMenuTask+0x2e0>)
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	2b02      	cmp	r3, #2
 8002368:	d162      	bne.n	8002430 <StartMenuTask+0x300>
                // Men Test
                if (net_movement != 0) {
 800236a:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800236e:	2b00      	cmp	r3, #0
 8002370:	d03d      	beq.n	80023ee <StartMenuTask+0x2be>
                    int16_t new_pos = test_selected_item + net_movement;
 8002372:	4b2d      	ldr	r3, [pc, #180]	; (8002428 <StartMenuTask+0x2f8>)
 8002374:	f993 3000 	ldrsb.w	r3, [r3]
 8002378:	b21a      	sxth	r2, r3
 800237a:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800237e:	b21b      	sxth	r3, r3
 8002380:	4413      	add	r3, r2
 8002382:	85fb      	strh	r3, [r7, #46]	; 0x2e
                    test_selected_item = ((new_pos % test_menu_size) + test_menu_size) % test_menu_size;
 8002384:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 8002388:	2204      	movs	r2, #4
 800238a:	fb93 f1f2 	sdiv	r1, r3, r2
 800238e:	fb02 f201 	mul.w	r2, r2, r1
 8002392:	1a9b      	subs	r3, r3, r2
 8002394:	2204      	movs	r2, #4
 8002396:	4413      	add	r3, r2
 8002398:	2204      	movs	r2, #4
 800239a:	fb93 f1f2 	sdiv	r1, r3, r2
 800239e:	fb02 f201 	mul.w	r2, r2, r1
 80023a2:	1a9b      	subs	r3, r3, r2
 80023a4:	b25a      	sxtb	r2, r3
 80023a6:	4b20      	ldr	r3, [pc, #128]	; (8002428 <StartMenuTask+0x2f8>)
 80023a8:	701a      	strb	r2, [r3, #0]
                    if (test_selected_item >= test_top_item + LCD_ROWS) test_top_item = test_selected_item - (LCD_ROWS - 1);
 80023aa:	4b20      	ldr	r3, [pc, #128]	; (800242c <StartMenuTask+0x2fc>)
 80023ac:	f993 3000 	ldrsb.w	r3, [r3]
 80023b0:	3301      	adds	r3, #1
 80023b2:	4a1d      	ldr	r2, [pc, #116]	; (8002428 <StartMenuTask+0x2f8>)
 80023b4:	f992 2000 	ldrsb.w	r2, [r2]
 80023b8:	4293      	cmp	r3, r2
 80023ba:	da09      	bge.n	80023d0 <StartMenuTask+0x2a0>
 80023bc:	4b1a      	ldr	r3, [pc, #104]	; (8002428 <StartMenuTask+0x2f8>)
 80023be:	f993 3000 	ldrsb.w	r3, [r3]
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	3b01      	subs	r3, #1
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	b25a      	sxtb	r2, r3
 80023ca:	4b18      	ldr	r3, [pc, #96]	; (800242c <StartMenuTask+0x2fc>)
 80023cc:	701a      	strb	r2, [r3, #0]
 80023ce:	e00c      	b.n	80023ea <StartMenuTask+0x2ba>
                    else if (test_selected_item < test_top_item) test_top_item = test_selected_item;
 80023d0:	4b15      	ldr	r3, [pc, #84]	; (8002428 <StartMenuTask+0x2f8>)
 80023d2:	f993 2000 	ldrsb.w	r2, [r3]
 80023d6:	4b15      	ldr	r3, [pc, #84]	; (800242c <StartMenuTask+0x2fc>)
 80023d8:	f993 3000 	ldrsb.w	r3, [r3]
 80023dc:	429a      	cmp	r2, r3
 80023de:	da04      	bge.n	80023ea <StartMenuTask+0x2ba>
 80023e0:	4b11      	ldr	r3, [pc, #68]	; (8002428 <StartMenuTask+0x2f8>)
 80023e2:	f993 2000 	ldrsb.w	r2, [r3]
 80023e6:	4b11      	ldr	r3, [pc, #68]	; (800242c <StartMenuTask+0x2fc>)
 80023e8:	701a      	strb	r2, [r3, #0]
                    needs_update = 1;
 80023ea:	2301      	movs	r3, #1
 80023ec:	653b      	str	r3, [r7, #80]	; 0x50
                }
                if (button_pressed) {
 80023ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	f000 8101 	beq.w	80025f8 <StartMenuTask+0x4c8>
                    toggle_output(test_selected_item);
 80023f6:	4b0c      	ldr	r3, [pc, #48]	; (8002428 <StartMenuTask+0x2f8>)
 80023f8:	f993 3000 	ldrsb.w	r3, [r3]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff f947 	bl	8001690 <toggle_output>
                    needs_update = 1;
 8002402:	2301      	movs	r3, #1
 8002404:	653b      	str	r3, [r7, #80]	; 0x50
 8002406:	e0f7      	b.n	80025f8 <StartMenuTask+0x4c8>
 8002408:	c479c000 	.word	0xc479c000
 800240c:	20004324 	.word	0x20004324
 8002410:	200004b0 	.word	0x200004b0
 8002414:	200004ae 	.word	0x200004ae
 8002418:	200004af 	.word	0x200004af
 800241c:	20004294 	.word	0x20004294
 8002420:	200004ba 	.word	0x200004ba
 8002424:	200004bb 	.word	0x200004bb
 8002428:	200004ac 	.word	0x200004ac
 800242c:	200004ad 	.word	0x200004ad
                }
            }
            else if (current_ui_mode == UI_MODE_CONFIG_EDIT) {
 8002430:	4b89      	ldr	r3, [pc, #548]	; (8002658 <StartMenuTask+0x528>)
 8002432:	781b      	ldrb	r3, [r3, #0]
 8002434:	2b03      	cmp	r3, #3
 8002436:	f040 80df 	bne.w	80025f8 <StartMenuTask+0x4c8>
                // Editor de Configuracin
                if (button_pressed) {
 800243a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800243c:	2b00      	cmp	r3, #0
 800243e:	d017      	beq.n	8002470 <StartMenuTask+0x340>
                    if (config_item == 4) { // SALIR
 8002440:	4b86      	ldr	r3, [pc, #536]	; (800265c <StartMenuTask+0x52c>)
 8002442:	f993 3000 	ldrsb.w	r3, [r3]
 8002446:	2b04      	cmp	r3, #4
 8002448:	d105      	bne.n	8002456 <StartMenuTask+0x326>
                        Save_Config_To_Flash(); // Guardar cambios
 800244a:	f7ff f857 	bl	80014fc <Save_Config_To_Flash>
                        current_ui_mode = UI_MODE_MAIN_MENU;
 800244e:	4b82      	ldr	r3, [pc, #520]	; (8002658 <StartMenuTask+0x528>)
 8002450:	2201      	movs	r2, #1
 8002452:	701a      	strb	r2, [r3, #0]
 8002454:	e00a      	b.n	800246c <StartMenuTask+0x33c>
                    } else {
                        is_editing_val = !is_editing_val; // Toggle edicin
 8002456:	4b82      	ldr	r3, [pc, #520]	; (8002660 <StartMenuTask+0x530>)
 8002458:	f993 3000 	ldrsb.w	r3, [r3]
 800245c:	2b00      	cmp	r3, #0
 800245e:	bf0c      	ite	eq
 8002460:	2301      	moveq	r3, #1
 8002462:	2300      	movne	r3, #0
 8002464:	b2db      	uxtb	r3, r3
 8002466:	b25a      	sxtb	r2, r3
 8002468:	4b7d      	ldr	r3, [pc, #500]	; (8002660 <StartMenuTask+0x530>)
 800246a:	701a      	strb	r2, [r3, #0]
                    }
                    needs_update = 1;
 800246c:	2301      	movs	r3, #1
 800246e:	653b      	str	r3, [r7, #80]	; 0x50
                }

                if (net_movement != 0) {
 8002470:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 8002474:	2b00      	cmp	r3, #0
 8002476:	f000 80bf 	beq.w	80025f8 <StartMenuTask+0x4c8>
                    if (!is_editing_val) {
 800247a:	4b79      	ldr	r3, [pc, #484]	; (8002660 <StartMenuTask+0x530>)
 800247c:	f993 3000 	ldrsb.w	r3, [r3]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d11b      	bne.n	80024bc <StartMenuTask+0x38c>
                        config_item += net_movement;
 8002484:	4b75      	ldr	r3, [pc, #468]	; (800265c <StartMenuTask+0x52c>)
 8002486:	f993 3000 	ldrsb.w	r3, [r3]
 800248a:	b2da      	uxtb	r2, r3
 800248c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8002490:	4413      	add	r3, r2
 8002492:	b2db      	uxtb	r3, r3
 8002494:	b25a      	sxtb	r2, r3
 8002496:	4b71      	ldr	r3, [pc, #452]	; (800265c <StartMenuTask+0x52c>)
 8002498:	701a      	strb	r2, [r3, #0]
                        if (config_item < 0) config_item = 4;
 800249a:	4b70      	ldr	r3, [pc, #448]	; (800265c <StartMenuTask+0x52c>)
 800249c:	f993 3000 	ldrsb.w	r3, [r3]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	da02      	bge.n	80024aa <StartMenuTask+0x37a>
 80024a4:	4b6d      	ldr	r3, [pc, #436]	; (800265c <StartMenuTask+0x52c>)
 80024a6:	2204      	movs	r2, #4
 80024a8:	701a      	strb	r2, [r3, #0]
                        if (config_item > 4) config_item = 0;
 80024aa:	4b6c      	ldr	r3, [pc, #432]	; (800265c <StartMenuTask+0x52c>)
 80024ac:	f993 3000 	ldrsb.w	r3, [r3]
 80024b0:	2b04      	cmp	r3, #4
 80024b2:	dd63      	ble.n	800257c <StartMenuTask+0x44c>
 80024b4:	4b69      	ldr	r3, [pc, #420]	; (800265c <StartMenuTask+0x52c>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	701a      	strb	r2, [r3, #0]
 80024ba:	e05f      	b.n	800257c <StartMenuTask+0x44c>
                    } else {
                        // Modificar valores
                        StageConfig_t *st = &sysData.stages[sysData.current_stage_idx];
 80024bc:	4b69      	ldr	r3, [pc, #420]	; (8002664 <StartMenuTask+0x534>)
 80024be:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80024c2:	461a      	mov	r2, r3
 80024c4:	4613      	mov	r3, r2
 80024c6:	00db      	lsls	r3, r3, #3
 80024c8:	1a9b      	subs	r3, r3, r2
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	4a65      	ldr	r2, [pc, #404]	; (8002664 <StartMenuTask+0x534>)
 80024ce:	4413      	add	r3, r2
 80024d0:	3304      	adds	r3, #4
 80024d2:	633b      	str	r3, [r7, #48]	; 0x30
                        switch(config_item) {
 80024d4:	4b61      	ldr	r3, [pc, #388]	; (800265c <StartMenuTask+0x52c>)
 80024d6:	f993 3000 	ldrsb.w	r3, [r3]
 80024da:	2b03      	cmp	r3, #3
 80024dc:	d84e      	bhi.n	800257c <StartMenuTask+0x44c>
 80024de:	a201      	add	r2, pc, #4	; (adr r2, 80024e4 <StartMenuTask+0x3b4>)
 80024e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024e4:	080024f5 	.word	0x080024f5
 80024e8:	08002515 	.word	0x08002515
 80024ec:	0800253b 	.word	0x0800253b
 80024f0:	08002559 	.word	0x08002559
                            case 0: st->end_day += net_movement;
 80024f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024f6:	7b1a      	ldrb	r2, [r3, #12]
 80024f8:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 80024fc:	4413      	add	r3, r2
 80024fe:	b2da      	uxtb	r2, r3
 8002500:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002502:	731a      	strb	r2, [r3, #12]
                                    if(st->end_day < 1) st->end_day = 1;
 8002504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002506:	7b1b      	ldrb	r3, [r3, #12]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d134      	bne.n	8002576 <StartMenuTask+0x446>
 800250c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800250e:	2201      	movs	r2, #1
 8002510:	731a      	strb	r2, [r3, #12]
                                    break;
 8002512:	e030      	b.n	8002576 <StartMenuTask+0x446>
                            case 1: st->temp_target += (net_movement * 0.1f); break;
 8002514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002516:	ed93 7a04 	vldr	s14, [r3, #16]
 800251a:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800251e:	ee07 3a90 	vmov	s15, r3
 8002522:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002526:	eddf 6a50 	vldr	s13, [pc, #320]	; 8002668 <StartMenuTask+0x538>
 800252a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800252e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002534:	edc3 7a04 	vstr	s15, [r3, #16]
 8002538:	e020      	b.n	800257c <StartMenuTask+0x44c>
                            case 2: st->hum_target += (net_movement * 1.0f); break;
 800253a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800253c:	ed93 7a05 	vldr	s14, [r3, #20]
 8002540:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 8002544:	ee07 3a90 	vmov	s15, r3
 8002548:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800254c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002552:	edc3 7a05 	vstr	s15, [r3, #20]
 8002556:	e011      	b.n	800257c <StartMenuTask+0x44c>
                            case 3: if(net_movement!=0) st->motor_on = !st->motor_on; break;
 8002558:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800255c:	2b00      	cmp	r3, #0
 800255e:	d00c      	beq.n	800257a <StartMenuTask+0x44a>
 8002560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002562:	7e1b      	ldrb	r3, [r3, #24]
 8002564:	2b00      	cmp	r3, #0
 8002566:	bf0c      	ite	eq
 8002568:	2301      	moveq	r3, #1
 800256a:	2300      	movne	r3, #0
 800256c:	b2db      	uxtb	r3, r3
 800256e:	461a      	mov	r2, r3
 8002570:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002572:	761a      	strb	r2, [r3, #24]
 8002574:	e001      	b.n	800257a <StartMenuTask+0x44a>
                                    break;
 8002576:	bf00      	nop
 8002578:	e000      	b.n	800257c <StartMenuTask+0x44c>
                            case 3: if(net_movement!=0) st->motor_on = !st->motor_on; break;
 800257a:	bf00      	nop
                        }
                    }
                    needs_update = 1;
 800257c:	2301      	movs	r3, #1
 800257e:	653b      	str	r3, [r7, #80]	; 0x50
 8002580:	e03a      	b.n	80025f8 <StartMenuTask+0x4c8>
                }
            }
        }
        else if (event.status == osEventTimeout) {
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	2b40      	cmp	r3, #64	; 0x40
 8002586:	d137      	bne.n	80025f8 <StartMenuTask+0x4c8>
            // Chequeo inteligente de cambios
            if (current_ui_mode == UI_MODE_DASHBOARD) {
 8002588:	4b33      	ldr	r3, [pc, #204]	; (8002658 <StartMenuTask+0x528>)
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b00      	cmp	r3, #0
 800258e:	d133      	bne.n	80025f8 <StartMenuTask+0x4c8>
                // Obtenemos valores actuales para comparar
                uint8_t day = Get_Current_Day();
 8002590:	f7ff f812 	bl	80015b8 <Get_Current_Day>
 8002594:	4603      	mov	r3, r0
 8002596:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

                // Comparamos con la ltima vez que dibujamos
                if (current_temp != last_disp_temp ||
 800259a:	4b34      	ldr	r3, [pc, #208]	; (800266c <StartMenuTask+0x53c>)
 800259c:	edd3 7a00 	vldr	s15, [r3]
 80025a0:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 80025a4:	eeb4 7a67 	vcmp.f32	s14, s15
 80025a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ac:	d122      	bne.n	80025f4 <StartMenuTask+0x4c4>
                    current_hum != last_disp_hum ||
 80025ae:	4b30      	ldr	r3, [pc, #192]	; (8002670 <StartMenuTask+0x540>)
 80025b0:	edd3 7a00 	vldr	s15, [r3]
                if (current_temp != last_disp_temp ||
 80025b4:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80025b8:	eeb4 7a67 	vcmp.f32	s14, s15
 80025bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c0:	d118      	bne.n	80025f4 <StartMenuTask+0x4c4>
                    global_rpm != last_disp_rpm ||
 80025c2:	4b2c      	ldr	r3, [pc, #176]	; (8002674 <StartMenuTask+0x544>)
 80025c4:	881b      	ldrh	r3, [r3, #0]
                    current_hum != last_disp_hum ||
 80025c6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80025ca:	429a      	cmp	r2, r3
 80025cc:	d112      	bne.n	80025f4 <StartMenuTask+0x4c4>
                    hum_state != last_disp_hum_state ||
 80025ce:	4b2a      	ldr	r3, [pc, #168]	; (8002678 <StartMenuTask+0x548>)
 80025d0:	781b      	ldrb	r3, [r3, #0]
                    global_rpm != last_disp_rpm ||
 80025d2:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d10c      	bne.n	80025f4 <StartMenuTask+0x4c4>
                    hum_state != last_disp_hum_state ||
 80025da:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80025de:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d106      	bne.n	80025f4 <StartMenuTask+0x4c4>
                    day != last_disp_day ||
                    sysData.is_running != last_disp_is_running)
 80025e6:	4b1f      	ldr	r3, [pc, #124]	; (8002664 <StartMenuTask+0x534>)
 80025e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
                    day != last_disp_day ||
 80025ec:	f897 2043 	ldrb.w	r2, [r7, #67]	; 0x43
 80025f0:	429a      	cmp	r2, r3
 80025f2:	d001      	beq.n	80025f8 <StartMenuTask+0x4c8>
                {
                    needs_update = 1;
 80025f4:	2301      	movs	r3, #1
 80025f6:	653b      	str	r3, [r7, #80]	; 0x50
                }
            }
        }

        uint32_t current_time = HAL_GetTick();
 80025f8:	f000 fcc4 	bl	8002f84 <HAL_GetTick>
 80025fc:	62b8      	str	r0, [r7, #40]	; 0x28
        if (needs_update && (current_time - last_draw_time >= MIN_DRAW_INTERVAL_MS)) {
 80025fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002600:	2b00      	cmp	r3, #0
 8002602:	f43f adb0 	beq.w	8002166 <StartMenuTask+0x36>
 8002606:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002608:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800260a:	1ad3      	subs	r3, r2, r3
 800260c:	2b31      	cmp	r3, #49	; 0x31
 800260e:	f67f adaa 	bls.w	8002166 <StartMenuTask+0x36>

            // Actualizamos referencias ANTES de dibujar
            if (current_ui_mode == UI_MODE_DASHBOARD) {
 8002612:	4b11      	ldr	r3, [pc, #68]	; (8002658 <StartMenuTask+0x528>)
 8002614:	781b      	ldrb	r3, [r3, #0]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d117      	bne.n	800264a <StartMenuTask+0x51a>
                last_disp_temp = current_temp;
 800261a:	4b14      	ldr	r3, [pc, #80]	; (800266c <StartMenuTask+0x53c>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	64fb      	str	r3, [r7, #76]	; 0x4c
                last_disp_hum = current_hum;
 8002620:	4b13      	ldr	r3, [pc, #76]	; (8002670 <StartMenuTask+0x540>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	64bb      	str	r3, [r7, #72]	; 0x48
                last_disp_rpm = global_rpm;
 8002626:	4b13      	ldr	r3, [pc, #76]	; (8002674 <StartMenuTask+0x544>)
 8002628:	881b      	ldrh	r3, [r3, #0]
 800262a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
                last_disp_hum_state = hum_state;
 800262e:	4b12      	ldr	r3, [pc, #72]	; (8002678 <StartMenuTask+0x548>)
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
                last_disp_day = Get_Current_Day();
 8002636:	f7fe ffbf 	bl	80015b8 <Get_Current_Day>
 800263a:	4603      	mov	r3, r0
 800263c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
                last_disp_is_running = sysData.is_running;
 8002640:	4b08      	ldr	r3, [pc, #32]	; (8002664 <StartMenuTask+0x534>)
 8002642:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002646:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
            }

            update_display();
 800264a:	f7ff fa6f 	bl	8001b2c <update_display>
            last_draw_time = current_time;
 800264e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002650:	657b      	str	r3, [r7, #84]	; 0x54
            needs_update = 0;
 8002652:	2300      	movs	r3, #0
 8002654:	653b      	str	r3, [r7, #80]	; 0x50
    {
 8002656:	e586      	b.n	8002166 <StartMenuTask+0x36>
 8002658:	200004b0 	.word	0x200004b0
 800265c:	200004ba 	.word	0x200004ba
 8002660:	200004bb 	.word	0x200004bb
 8002664:	20004294 	.word	0x20004294
 8002668:	3dcccccd 	.word	0x3dcccccd
 800266c:	200004bc 	.word	0x200004bc
 8002670:	200004c0 	.word	0x200004c0
 8002674:	200004b8 	.word	0x200004b8
 8002678:	200004d0 	.word	0x200004d0

0800267c <StartDebounceTask>:
  /* USER CODE END 5 */
}

/* USER CODE BEGIN Header_StartDebounceTask */
void StartDebounceTask(void const * argument)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b086      	sub	sp, #24
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDebounceTask */
    uint8_t integrator = 0;
 8002684:	2300      	movs	r3, #0
 8002686:	75fb      	strb	r3, [r7, #23]
    uint8_t prev_state = 1;
 8002688:	2301      	movs	r3, #1
 800268a:	75bb      	strb	r3, [r7, #22]
    uint32_t hold_counter = 0;
 800268c:	2300      	movs	r3, #0
 800268e:	613b      	str	r3, [r7, #16]
    uint8_t long_press_sent = 0;
 8002690:	2300      	movs	r3, #0
 8002692:	73fb      	strb	r3, [r7, #15]

    for(;;)
    {
        osDelay(DEBOUNCE_POLL_RATE_MS);
 8002694:	2005      	movs	r0, #5
 8002696:	f003 fbbe 	bl	8005e16 <osDelay>
        uint8_t pin_state = HAL_GPIO_ReadPin(ENCODER_SW_GPIO_Port, ENCODER_SW_Pin);
 800269a:	2101      	movs	r1, #1
 800269c:	4828      	ldr	r0, [pc, #160]	; (8002740 <StartDebounceTask+0xc4>)
 800269e:	f001 f9ff 	bl	8003aa0 <HAL_GPIO_ReadPin>
 80026a2:	4603      	mov	r3, r0
 80026a4:	73bb      	strb	r3, [r7, #14]

        if (pin_state == GPIO_PIN_RESET) {
 80026a6:	7bbb      	ldrb	r3, [r7, #14]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d106      	bne.n	80026ba <StartDebounceTask+0x3e>
            if (integrator < DEBOUNCE_THRESHOLD) integrator++;
 80026ac:	7dfb      	ldrb	r3, [r7, #23]
 80026ae:	2b03      	cmp	r3, #3
 80026b0:	d809      	bhi.n	80026c6 <StartDebounceTask+0x4a>
 80026b2:	7dfb      	ldrb	r3, [r7, #23]
 80026b4:	3301      	adds	r3, #1
 80026b6:	75fb      	strb	r3, [r7, #23]
 80026b8:	e005      	b.n	80026c6 <StartDebounceTask+0x4a>
        } else {
            if (integrator > 0) integrator--;
 80026ba:	7dfb      	ldrb	r3, [r7, #23]
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d002      	beq.n	80026c6 <StartDebounceTask+0x4a>
 80026c0:	7dfb      	ldrb	r3, [r7, #23]
 80026c2:	3b01      	subs	r3, #1
 80026c4:	75fb      	strb	r3, [r7, #23]
        }

        if (integrator >= DEBOUNCE_THRESHOLD && prev_state == 1) {
 80026c6:	7dfb      	ldrb	r3, [r7, #23]
 80026c8:	2b03      	cmp	r3, #3
 80026ca:	d912      	bls.n	80026f2 <StartDebounceTask+0x76>
 80026cc:	7dbb      	ldrb	r3, [r7, #22]
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d10f      	bne.n	80026f2 <StartDebounceTask+0x76>
            prev_state = 0;
 80026d2:	2300      	movs	r3, #0
 80026d4:	75bb      	strb	r3, [r7, #22]
            hold_counter = 0;
 80026d6:	2300      	movs	r3, #0
 80026d8:	613b      	str	r3, [r7, #16]
            long_press_sent = 0;
 80026da:	2300      	movs	r3, #0
 80026dc:	73fb      	strb	r3, [r7, #15]
            MenuEvent_t event = BUTTON_PRESS;
 80026de:	2302      	movs	r3, #2
 80026e0:	737b      	strb	r3, [r7, #13]
            osMessagePut(menuQueueHandle, (uint32_t)event, 0);
 80026e2:	4b18      	ldr	r3, [pc, #96]	; (8002744 <StartDebounceTask+0xc8>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	7b79      	ldrb	r1, [r7, #13]
 80026e8:	2200      	movs	r2, #0
 80026ea:	4618      	mov	r0, r3
 80026ec:	f003 fbd0 	bl	8005e90 <osMessagePut>
        if (integrator >= DEBOUNCE_THRESHOLD && prev_state == 1) {
 80026f0:	e025      	b.n	800273e <StartDebounceTask+0xc2>
        }
        else if (prev_state == 0 && integrator >= DEBOUNCE_THRESHOLD) {
 80026f2:	7dbb      	ldrb	r3, [r7, #22]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d118      	bne.n	800272a <StartDebounceTask+0xae>
 80026f8:	7dfb      	ldrb	r3, [r7, #23]
 80026fa:	2b03      	cmp	r3, #3
 80026fc:	d915      	bls.n	800272a <StartDebounceTask+0xae>
            hold_counter++;
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	3301      	adds	r3, #1
 8002702:	613b      	str	r3, [r7, #16]
            if (hold_counter >= LONG_PRESS_TICKS && long_press_sent == 0) {
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800270a:	d317      	bcc.n	800273c <StartDebounceTask+0xc0>
 800270c:	7bfb      	ldrb	r3, [r7, #15]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d114      	bne.n	800273c <StartDebounceTask+0xc0>
                long_press_sent = 1;
 8002712:	2301      	movs	r3, #1
 8002714:	73fb      	strb	r3, [r7, #15]
                MenuEvent_t event = BUTTON_LONG_PRESS;
 8002716:	2303      	movs	r3, #3
 8002718:	733b      	strb	r3, [r7, #12]
                osMessagePut(menuQueueHandle, (uint32_t)event, 0);
 800271a:	4b0a      	ldr	r3, [pc, #40]	; (8002744 <StartDebounceTask+0xc8>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	7b39      	ldrb	r1, [r7, #12]
 8002720:	2200      	movs	r2, #0
 8002722:	4618      	mov	r0, r3
 8002724:	f003 fbb4 	bl	8005e90 <osMessagePut>
            if (hold_counter >= LONG_PRESS_TICKS && long_press_sent == 0) {
 8002728:	e008      	b.n	800273c <StartDebounceTask+0xc0>
            }
        }
        else if (integrator == 0 && prev_state == 0) {
 800272a:	7dfb      	ldrb	r3, [r7, #23]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d1b1      	bne.n	8002694 <StartDebounceTask+0x18>
 8002730:	7dbb      	ldrb	r3, [r7, #22]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d1ae      	bne.n	8002694 <StartDebounceTask+0x18>
            prev_state = 1;
 8002736:	2301      	movs	r3, #1
 8002738:	75bb      	strb	r3, [r7, #22]
 800273a:	e7ab      	b.n	8002694 <StartDebounceTask+0x18>
            if (hold_counter >= LONG_PRESS_TICKS && long_press_sent == 0) {
 800273c:	bf00      	nop
    {
 800273e:	e7a9      	b.n	8002694 <StartDebounceTask+0x18>
 8002740:	40020400 	.word	0x40020400
 8002744:	20004324 	.word	0x20004324

08002748 <StartMotorTask>:
  /* USER CODE END StartDebounceTask */
}

/* USER CODE BEGIN Header_StartMotorTask */
void StartMotorTask(void const * argument)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
    uint32_t pulses_snapshot = 0;
 8002750:	2300      	movs	r3, #0
 8002752:	60fb      	str	r3, [r7, #12]
    for(;;)
    {
        osDelay(MOTOR_CALC_INTERVAL_MS);
 8002754:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002758:	f003 fb5d 	bl	8005e16 <osDelay>
        taskENTER_CRITICAL();
 800275c:	f005 fa6a 	bl	8007c34 <vPortEnterCritical>
        pulses_snapshot = motor_pulse_count;
 8002760:	4b0b      	ldr	r3, [pc, #44]	; (8002790 <StartMotorTask+0x48>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	60fb      	str	r3, [r7, #12]
        motor_pulse_count = 0;
 8002766:	4b0a      	ldr	r3, [pc, #40]	; (8002790 <StartMotorTask+0x48>)
 8002768:	2200      	movs	r2, #0
 800276a:	601a      	str	r2, [r3, #0]
        taskEXIT_CRITICAL();
 800276c:	f005 fa92 	bl	8007c94 <vPortExitCritical>
        uint32_t calculated_rpm = (pulses_snapshot * 60 * 1000) / (ENCODER_SLOTS * MOTOR_CALC_INTERVAL_MS);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	f64e 2260 	movw	r2, #60000	; 0xea60
 8002776:	fb02 f303 	mul.w	r3, r2, r3
 800277a:	4a06      	ldr	r2, [pc, #24]	; (8002794 <StartMotorTask+0x4c>)
 800277c:	fba2 2303 	umull	r2, r3, r2, r3
 8002780:	0b9b      	lsrs	r3, r3, #14
 8002782:	60bb      	str	r3, [r7, #8]
        global_rpm = (uint16_t)calculated_rpm;
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	b29a      	uxth	r2, r3
 8002788:	4b03      	ldr	r3, [pc, #12]	; (8002798 <StartMotorTask+0x50>)
 800278a:	801a      	strh	r2, [r3, #0]
    {
 800278c:	e7e2      	b.n	8002754 <StartMotorTask+0xc>
 800278e:	bf00      	nop
 8002790:	200004b4 	.word	0x200004b4
 8002794:	d1b71759 	.word	0xd1b71759
 8002798:	200004b8 	.word	0x200004b8

0800279c <StartControlTask>:
    }
}

void StartControlTask(void const * argument)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b088      	sub	sp, #32
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
    // Inicio: Asegurar todo apagado
    HAL_GPIO_WritePin(test_outputs[0].port, test_outputs[0].pin, GPIO_PIN_SET);
 80027a4:	4ba2      	ldr	r3, [pc, #648]	; (8002a30 <StartControlTask+0x294>)
 80027a6:	689b      	ldr	r3, [r3, #8]
 80027a8:	4aa1      	ldr	r2, [pc, #644]	; (8002a30 <StartControlTask+0x294>)
 80027aa:	8991      	ldrh	r1, [r2, #12]
 80027ac:	2201      	movs	r2, #1
 80027ae:	4618      	mov	r0, r3
 80027b0:	f001 f98e 	bl	8003ad0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(test_outputs[1].port, test_outputs[1].pin, GPIO_PIN_SET);
 80027b4:	4b9e      	ldr	r3, [pc, #632]	; (8002a30 <StartControlTask+0x294>)
 80027b6:	699b      	ldr	r3, [r3, #24]
 80027b8:	4a9d      	ldr	r2, [pc, #628]	; (8002a30 <StartControlTask+0x294>)
 80027ba:	8b91      	ldrh	r1, [r2, #28]
 80027bc:	2201      	movs	r2, #1
 80027be:	4618      	mov	r0, r3
 80027c0:	f001 f986 	bl	8003ad0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(test_outputs[2].port, test_outputs[2].pin, GPIO_PIN_SET);
 80027c4:	4b9a      	ldr	r3, [pc, #616]	; (8002a30 <StartControlTask+0x294>)
 80027c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c8:	4a99      	ldr	r2, [pc, #612]	; (8002a30 <StartControlTask+0x294>)
 80027ca:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 80027cc:	2201      	movs	r2, #1
 80027ce:	4618      	mov	r0, r3
 80027d0:	f001 f97e 	bl	8003ad0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(test_outputs[3].port, test_outputs[3].pin, GPIO_PIN_SET);
 80027d4:	4b96      	ldr	r3, [pc, #600]	; (8002a30 <StartControlTask+0x294>)
 80027d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027d8:	4a95      	ldr	r2, [pc, #596]	; (8002a30 <StartControlTask+0x294>)
 80027da:	8f91      	ldrh	r1, [r2, #60]	; 0x3c
 80027dc:	2201      	movs	r2, #1
 80027de:	4618      	mov	r0, r3
 80027e0:	f001 f976 	bl	8003ad0 <HAL_GPIO_WritePin>


    float target_t = 0;
 80027e4:	f04f 0300 	mov.w	r3, #0
 80027e8:	613b      	str	r3, [r7, #16]
    float target_h = 0;
 80027ea:	f04f 0300 	mov.w	r3, #0
 80027ee:	60fb      	str	r3, [r7, #12]
    uint8_t motor_enabled = 0;
 80027f0:	2300      	movs	r3, #0
 80027f2:	72fb      	strb	r3, [r7, #11]
    uint32_t hum_timer_start = 0;
 80027f4:	2300      	movs	r3, #0
 80027f6:	61fb      	str	r3, [r7, #28]

    for(;;)
    {
        uint32_t now = HAL_GetTick();
 80027f8:	f000 fbc4 	bl	8002f84 <HAL_GetTick>
 80027fc:	61b8      	str	r0, [r7, #24]

        // 1. Obtener Objetivos
        Get_Active_Targets(&target_t, &target_h, &motor_enabled);
 80027fe:	f107 020b 	add.w	r2, r7, #11
 8002802:	f107 010c 	add.w	r1, r7, #12
 8002806:	f107 0310 	add.w	r3, r7, #16
 800280a:	4618      	mov	r0, r3
 800280c:	f7fe ff02 	bl	8001614 <Get_Active_Targets>

        // Si estamos pausados o en menu de edicin, no controlamos agresivamente
        if (target_t == 0) {
 8002810:	edd7 7a04 	vldr	s15, [r7, #16]
 8002814:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002818:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800281c:	d104      	bne.n	8002828 <StartControlTask+0x8c>
            osDelay(1000);
 800281e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002822:	f003 faf8 	bl	8005e16 <osDelay>
            continue;
 8002826:	e101      	b.n	8002a2c <StartControlTask+0x290>
        }

        // 2. Leer Sensor (Simulado o Real) cada 30s
        if ((now - last_dht_read_time) >= DHT_READ_INTERVAL_MS) {
 8002828:	4b82      	ldr	r3, [pc, #520]	; (8002a34 <StartControlTask+0x298>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	f247 522f 	movw	r2, #29999	; 0x752f
 8002834:	4293      	cmp	r3, r2
 8002836:	d937      	bls.n	80028a8 <StartControlTask+0x10c>
            // SIMULACION (REEMPLAZAR CON DHT11_Read)
            // Si la luz est prendida, sube temp
            if (HAL_GPIO_ReadPin(test_outputs[2].port, test_outputs[2].pin)) last_valid_temp += 0.2f;
 8002838:	4b7d      	ldr	r3, [pc, #500]	; (8002a30 <StartControlTask+0x294>)
 800283a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800283c:	4a7c      	ldr	r2, [pc, #496]	; (8002a30 <StartControlTask+0x294>)
 800283e:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8002840:	4611      	mov	r1, r2
 8002842:	4618      	mov	r0, r3
 8002844:	f001 f92c 	bl	8003aa0 <HAL_GPIO_ReadPin>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d00a      	beq.n	8002864 <StartControlTask+0xc8>
 800284e:	4b7a      	ldr	r3, [pc, #488]	; (8002a38 <StartControlTask+0x29c>)
 8002850:	edd3 7a00 	vldr	s15, [r3]
 8002854:	ed9f 7a79 	vldr	s14, [pc, #484]	; 8002a3c <StartControlTask+0x2a0>
 8002858:	ee77 7a87 	vadd.f32	s15, s15, s14
 800285c:	4b76      	ldr	r3, [pc, #472]	; (8002a38 <StartControlTask+0x29c>)
 800285e:	edc3 7a00 	vstr	s15, [r3]
 8002862:	e009      	b.n	8002878 <StartControlTask+0xdc>
            else last_valid_temp -= 0.1f;
 8002864:	4b74      	ldr	r3, [pc, #464]	; (8002a38 <StartControlTask+0x29c>)
 8002866:	edd3 7a00 	vldr	s15, [r3]
 800286a:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8002a40 <StartControlTask+0x2a4>
 800286e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002872:	4b71      	ldr	r3, [pc, #452]	; (8002a38 <StartControlTask+0x29c>)
 8002874:	edc3 7a00 	vstr	s15, [r3]
            if(last_valid_temp < 20) last_valid_temp = 20;
 8002878:	4b6f      	ldr	r3, [pc, #444]	; (8002a38 <StartControlTask+0x29c>)
 800287a:	edd3 7a00 	vldr	s15, [r3]
 800287e:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002882:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800288a:	d502      	bpl.n	8002892 <StartControlTask+0xf6>
 800288c:	4b6a      	ldr	r3, [pc, #424]	; (8002a38 <StartControlTask+0x29c>)
 800288e:	4a6d      	ldr	r2, [pc, #436]	; (8002a44 <StartControlTask+0x2a8>)
 8002890:	601a      	str	r2, [r3, #0]

            // Actualizamos globales
            current_temp = last_valid_temp;
 8002892:	4b69      	ldr	r3, [pc, #420]	; (8002a38 <StartControlTask+0x29c>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a6c      	ldr	r2, [pc, #432]	; (8002a48 <StartControlTask+0x2ac>)
 8002898:	6013      	str	r3, [r2, #0]
            current_hum = last_valid_hum;
 800289a:	4b6c      	ldr	r3, [pc, #432]	; (8002a4c <StartControlTask+0x2b0>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a6c      	ldr	r2, [pc, #432]	; (8002a50 <StartControlTask+0x2b4>)
 80028a0:	6013      	str	r3, [r2, #0]
            last_dht_read_time = now;
 80028a2:	4a64      	ldr	r2, [pc, #400]	; (8002a34 <StartControlTask+0x298>)
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	6013      	str	r3, [r2, #0]
        }

        // 3. Control Temperatura (Soft PWM / Histresis)
        float error_temp = target_t - last_valid_temp;
 80028a8:	ed97 7a04 	vldr	s14, [r7, #16]
 80028ac:	4b62      	ldr	r3, [pc, #392]	; (8002a38 <StartControlTask+0x29c>)
 80028ae:	edd3 7a00 	vldr	s15, [r3]
 80028b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028b6:	edc7 7a05 	vstr	s15, [r7, #20]

        if (error_temp > 0.5f) {
 80028ba:	edd7 7a05 	vldr	s15, [r7, #20]
 80028be:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80028c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ca:	dd10      	ble.n	80028ee <StartControlTask+0x152>
            // Fro -> Calefactor ON
            HAL_GPIO_WritePin(test_outputs[2].port, test_outputs[2].pin, GPIO_PIN_RESET);
 80028cc:	4b58      	ldr	r3, [pc, #352]	; (8002a30 <StartControlTask+0x294>)
 80028ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028d0:	4a57      	ldr	r2, [pc, #348]	; (8002a30 <StartControlTask+0x294>)
 80028d2:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 80028d4:	2200      	movs	r2, #0
 80028d6:	4618      	mov	r0, r3
 80028d8:	f001 f8fa 	bl	8003ad0 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(test_outputs[0].port, test_outputs[0].pin, GPIO_PIN_SET);
 80028dc:	4b54      	ldr	r3, [pc, #336]	; (8002a30 <StartControlTask+0x294>)
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	4a53      	ldr	r2, [pc, #332]	; (8002a30 <StartControlTask+0x294>)
 80028e2:	8991      	ldrh	r1, [r2, #12]
 80028e4:	2201      	movs	r2, #1
 80028e6:	4618      	mov	r0, r3
 80028e8:	f001 f8f2 	bl	8003ad0 <HAL_GPIO_WritePin>
 80028ec:	e050      	b.n	8002990 <StartControlTask+0x1f4>
        }
        else if (error_temp > 0.0f && error_temp <= 0.5f) {
 80028ee:	edd7 7a05 	vldr	s15, [r7, #20]
 80028f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028fa:	dd22      	ble.n	8002942 <StartControlTask+0x1a6>
 80028fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002900:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002904:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800290c:	d819      	bhi.n	8002942 <StartControlTask+0x1a6>
            // Zona PWM (15s ON / 15s OFF)
            if ((now - last_dht_read_time) < 15000) {
 800290e:	4b49      	ldr	r3, [pc, #292]	; (8002a34 <StartControlTask+0x298>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	1ad3      	subs	r3, r2, r3
 8002916:	f643 2297 	movw	r2, #14999	; 0x3a97
 800291a:	4293      	cmp	r3, r2
 800291c:	d808      	bhi.n	8002930 <StartControlTask+0x194>
                HAL_GPIO_WritePin(test_outputs[2].port, test_outputs[2].pin, GPIO_PIN_RESET);
 800291e:	4b44      	ldr	r3, [pc, #272]	; (8002a30 <StartControlTask+0x294>)
 8002920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002922:	4a43      	ldr	r2, [pc, #268]	; (8002a30 <StartControlTask+0x294>)
 8002924:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 8002926:	2200      	movs	r2, #0
 8002928:	4618      	mov	r0, r3
 800292a:	f001 f8d1 	bl	8003ad0 <HAL_GPIO_WritePin>
            if ((now - last_dht_read_time) < 15000) {
 800292e:	e02f      	b.n	8002990 <StartControlTask+0x1f4>
            } else {
                HAL_GPIO_WritePin(test_outputs[2].port, test_outputs[2].pin, GPIO_PIN_SET);
 8002930:	4b3f      	ldr	r3, [pc, #252]	; (8002a30 <StartControlTask+0x294>)
 8002932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002934:	4a3e      	ldr	r2, [pc, #248]	; (8002a30 <StartControlTask+0x294>)
 8002936:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 8002938:	2201      	movs	r2, #1
 800293a:	4618      	mov	r0, r3
 800293c:	f001 f8c8 	bl	8003ad0 <HAL_GPIO_WritePin>
            if ((now - last_dht_read_time) < 15000) {
 8002940:	e026      	b.n	8002990 <StartControlTask+0x1f4>
            }
        } else {
            // Calor -> Calefactor OFF
            HAL_GPIO_WritePin(test_outputs[2].port, test_outputs[2].pin, GPIO_PIN_SET);
 8002942:	4b3b      	ldr	r3, [pc, #236]	; (8002a30 <StartControlTask+0x294>)
 8002944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002946:	4a3a      	ldr	r2, [pc, #232]	; (8002a30 <StartControlTask+0x294>)
 8002948:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800294a:	2201      	movs	r2, #1
 800294c:	4618      	mov	r0, r3
 800294e:	f001 f8bf 	bl	8003ad0 <HAL_GPIO_WritePin>
            // Seguridad Cooler
            if (last_valid_temp > (target_t + 1.0f)) {
 8002952:	edd7 7a04 	vldr	s15, [r7, #16]
 8002956:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800295a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800295e:	4b36      	ldr	r3, [pc, #216]	; (8002a38 <StartControlTask+0x29c>)
 8002960:	edd3 7a00 	vldr	s15, [r3]
 8002964:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002968:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800296c:	d508      	bpl.n	8002980 <StartControlTask+0x1e4>
                HAL_GPIO_WritePin(test_outputs[0].port, test_outputs[0].pin, GPIO_PIN_RESET);
 800296e:	4b30      	ldr	r3, [pc, #192]	; (8002a30 <StartControlTask+0x294>)
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	4a2f      	ldr	r2, [pc, #188]	; (8002a30 <StartControlTask+0x294>)
 8002974:	8991      	ldrh	r1, [r2, #12]
 8002976:	2200      	movs	r2, #0
 8002978:	4618      	mov	r0, r3
 800297a:	f001 f8a9 	bl	8003ad0 <HAL_GPIO_WritePin>
 800297e:	e007      	b.n	8002990 <StartControlTask+0x1f4>
            } else {
                HAL_GPIO_WritePin(test_outputs[0].port, test_outputs[0].pin, GPIO_PIN_SET);
 8002980:	4b2b      	ldr	r3, [pc, #172]	; (8002a30 <StartControlTask+0x294>)
 8002982:	689b      	ldr	r3, [r3, #8]
 8002984:	4a2a      	ldr	r2, [pc, #168]	; (8002a30 <StartControlTask+0x294>)
 8002986:	8991      	ldrh	r1, [r2, #12]
 8002988:	2201      	movs	r2, #1
 800298a:	4618      	mov	r0, r3
 800298c:	f001 f8a0 	bl	8003ad0 <HAL_GPIO_WritePin>
            }
        }

        // 4. Control Humedad
        switch (hum_state) {
 8002990:	4b30      	ldr	r3, [pc, #192]	; (8002a54 <StartControlTask+0x2b8>)
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	2b02      	cmp	r3, #2
 8002996:	d038      	beq.n	8002a0a <StartControlTask+0x26e>
 8002998:	2b02      	cmp	r3, #2
 800299a:	dc43      	bgt.n	8002a24 <StartControlTask+0x288>
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <StartControlTask+0x20a>
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d01d      	beq.n	80029e0 <StartControlTask+0x244>
 80029a4:	e03e      	b.n	8002a24 <StartControlTask+0x288>
            case HUM_STATE_IDLE:
                if (last_valid_hum < (target_h - 5.0f)) {
 80029a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80029aa:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 80029ae:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80029b2:	4b26      	ldr	r3, [pc, #152]	; (8002a4c <StartControlTask+0x2b0>)
 80029b4:	edd3 7a00 	vldr	s15, [r3]
 80029b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029c0:	dc00      	bgt.n	80029c4 <StartControlTask+0x228>
                    HAL_GPIO_WritePin(test_outputs[1].port, test_outputs[1].pin, GPIO_PIN_RESET);
                    hum_timer_start = now;
                    hum_state = HUM_STATE_DOSING;
                }
                break;
 80029c2:	e02f      	b.n	8002a24 <StartControlTask+0x288>
                    HAL_GPIO_WritePin(test_outputs[1].port, test_outputs[1].pin, GPIO_PIN_RESET);
 80029c4:	4b1a      	ldr	r3, [pc, #104]	; (8002a30 <StartControlTask+0x294>)
 80029c6:	699b      	ldr	r3, [r3, #24]
 80029c8:	4a19      	ldr	r2, [pc, #100]	; (8002a30 <StartControlTask+0x294>)
 80029ca:	8b91      	ldrh	r1, [r2, #28]
 80029cc:	2200      	movs	r2, #0
 80029ce:	4618      	mov	r0, r3
 80029d0:	f001 f87e 	bl	8003ad0 <HAL_GPIO_WritePin>
                    hum_timer_start = now;
 80029d4:	69bb      	ldr	r3, [r7, #24]
 80029d6:	61fb      	str	r3, [r7, #28]
                    hum_state = HUM_STATE_DOSING;
 80029d8:	4b1e      	ldr	r3, [pc, #120]	; (8002a54 <StartControlTask+0x2b8>)
 80029da:	2201      	movs	r2, #1
 80029dc:	701a      	strb	r2, [r3, #0]
                break;
 80029de:	e021      	b.n	8002a24 <StartControlTask+0x288>
            case HUM_STATE_DOSING:
                if ((now - hum_timer_start) >= HUM_DOSE_TIME_MS) {
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	f242 720f 	movw	r2, #9999	; 0x270f
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d917      	bls.n	8002a1e <StartControlTask+0x282>
                    HAL_GPIO_WritePin(test_outputs[1].port, test_outputs[1].pin, GPIO_PIN_SET);
 80029ee:	4b10      	ldr	r3, [pc, #64]	; (8002a30 <StartControlTask+0x294>)
 80029f0:	699b      	ldr	r3, [r3, #24]
 80029f2:	4a0f      	ldr	r2, [pc, #60]	; (8002a30 <StartControlTask+0x294>)
 80029f4:	8b91      	ldrh	r1, [r2, #28]
 80029f6:	2201      	movs	r2, #1
 80029f8:	4618      	mov	r0, r3
 80029fa:	f001 f869 	bl	8003ad0 <HAL_GPIO_WritePin>
                    hum_timer_start = now;
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	61fb      	str	r3, [r7, #28]
                    hum_state = HUM_STATE_COOLDOWN;
 8002a02:	4b14      	ldr	r3, [pc, #80]	; (8002a54 <StartControlTask+0x2b8>)
 8002a04:	2202      	movs	r2, #2
 8002a06:	701a      	strb	r2, [r3, #0]
                }
                break;
 8002a08:	e009      	b.n	8002a1e <StartControlTask+0x282>
            case HUM_STATE_COOLDOWN:
                if ((now - hum_timer_start) >= HUM_COOLDOWN_TIME_MS) {
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	1ad3      	subs	r3, r2, r3
 8002a10:	4a11      	ldr	r2, [pc, #68]	; (8002a58 <StartControlTask+0x2bc>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d905      	bls.n	8002a22 <StartControlTask+0x286>
                    hum_state = HUM_STATE_IDLE;
 8002a16:	4b0f      	ldr	r3, [pc, #60]	; (8002a54 <StartControlTask+0x2b8>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	701a      	strb	r2, [r3, #0]
                }
                break;
 8002a1c:	e001      	b.n	8002a22 <StartControlTask+0x286>
                break;
 8002a1e:	bf00      	nop
 8002a20:	e000      	b.n	8002a24 <StartControlTask+0x288>
                break;
 8002a22:	bf00      	nop
        }

        osDelay(CONTROL_LOOP_MS);
 8002a24:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002a28:	f003 f9f5 	bl	8005e16 <osDelay>
    {
 8002a2c:	e6e4      	b.n	80027f8 <StartControlTask+0x5c>
 8002a2e:	bf00      	nop
 8002a30:	20000010 	.word	0x20000010
 8002a34:	200004cc 	.word	0x200004cc
 8002a38:	200004c4 	.word	0x200004c4
 8002a3c:	3e4ccccd 	.word	0x3e4ccccd
 8002a40:	3dcccccd 	.word	0x3dcccccd
 8002a44:	41a00000 	.word	0x41a00000
 8002a48:	200004bc 	.word	0x200004bc
 8002a4c:	200004c8 	.word	0x200004c8
 8002a50:	200004c0 	.word	0x200004c0
 8002a54:	200004d0 	.word	0x200004d0
 8002a58:	000493df 	.word	0x000493df

08002a5c <HAL_TIM_PeriodElapsedCallback>:
    }
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b082      	sub	sp, #8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM6) {
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a04      	ldr	r2, [pc, #16]	; (8002a7c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d101      	bne.n	8002a72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002a6e:	f000 fa75 	bl	8002f5c <HAL_IncTick>
  }
}
 8002a72:	bf00      	nop
 8002a74:	3708      	adds	r7, #8
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	40001000 	.word	0x40001000

08002a80 <Error_Handler>:

void Error_Handler(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a84:	b672      	cpsid	i
}
 8002a86:	bf00      	nop
  __disable_irq();
  while (1) { }
 8002a88:	e7fe      	b.n	8002a88 <Error_Handler+0x8>
	...

08002a8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a92:	2300      	movs	r3, #0
 8002a94:	607b      	str	r3, [r7, #4]
 8002a96:	4b12      	ldr	r3, [pc, #72]	; (8002ae0 <HAL_MspInit+0x54>)
 8002a98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9a:	4a11      	ldr	r2, [pc, #68]	; (8002ae0 <HAL_MspInit+0x54>)
 8002a9c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002aa0:	6453      	str	r3, [r2, #68]	; 0x44
 8002aa2:	4b0f      	ldr	r3, [pc, #60]	; (8002ae0 <HAL_MspInit+0x54>)
 8002aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aaa:	607b      	str	r3, [r7, #4]
 8002aac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aae:	2300      	movs	r3, #0
 8002ab0:	603b      	str	r3, [r7, #0]
 8002ab2:	4b0b      	ldr	r3, [pc, #44]	; (8002ae0 <HAL_MspInit+0x54>)
 8002ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab6:	4a0a      	ldr	r2, [pc, #40]	; (8002ae0 <HAL_MspInit+0x54>)
 8002ab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002abc:	6413      	str	r3, [r2, #64]	; 0x40
 8002abe:	4b08      	ldr	r3, [pc, #32]	; (8002ae0 <HAL_MspInit+0x54>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac6:	603b      	str	r3, [r7, #0]
 8002ac8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002aca:	2200      	movs	r2, #0
 8002acc:	210f      	movs	r1, #15
 8002ace:	f06f 0001 	mvn.w	r0, #1
 8002ad2:	f000 fb3f 	bl	8003154 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ad6:	bf00      	nop
 8002ad8:	3708      	adds	r7, #8
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	40023800 	.word	0x40023800

08002ae4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b08a      	sub	sp, #40	; 0x28
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aec:	f107 0314 	add.w	r3, r7, #20
 8002af0:	2200      	movs	r2, #0
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	605a      	str	r2, [r3, #4]
 8002af6:	609a      	str	r2, [r3, #8]
 8002af8:	60da      	str	r2, [r3, #12]
 8002afa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a19      	ldr	r2, [pc, #100]	; (8002b68 <HAL_I2C_MspInit+0x84>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d12c      	bne.n	8002b60 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b06:	2300      	movs	r3, #0
 8002b08:	613b      	str	r3, [r7, #16]
 8002b0a:	4b18      	ldr	r3, [pc, #96]	; (8002b6c <HAL_I2C_MspInit+0x88>)
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	4a17      	ldr	r2, [pc, #92]	; (8002b6c <HAL_I2C_MspInit+0x88>)
 8002b10:	f043 0302 	orr.w	r3, r3, #2
 8002b14:	6313      	str	r3, [r2, #48]	; 0x30
 8002b16:	4b15      	ldr	r3, [pc, #84]	; (8002b6c <HAL_I2C_MspInit+0x88>)
 8002b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	613b      	str	r3, [r7, #16]
 8002b20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002b22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002b26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b28:	2312      	movs	r3, #18
 8002b2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b30:	2303      	movs	r3, #3
 8002b32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002b34:	2304      	movs	r3, #4
 8002b36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b38:	f107 0314 	add.w	r3, r7, #20
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	480c      	ldr	r0, [pc, #48]	; (8002b70 <HAL_I2C_MspInit+0x8c>)
 8002b40:	f000 fe1a 	bl	8003778 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002b44:	2300      	movs	r3, #0
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	4b08      	ldr	r3, [pc, #32]	; (8002b6c <HAL_I2C_MspInit+0x88>)
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4c:	4a07      	ldr	r2, [pc, #28]	; (8002b6c <HAL_I2C_MspInit+0x88>)
 8002b4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002b52:	6413      	str	r3, [r2, #64]	; 0x40
 8002b54:	4b05      	ldr	r3, [pc, #20]	; (8002b6c <HAL_I2C_MspInit+0x88>)
 8002b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b5c:	60fb      	str	r3, [r7, #12]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002b60:	bf00      	nop
 8002b62:	3728      	adds	r7, #40	; 0x28
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	40005400 	.word	0x40005400
 8002b6c:	40023800 	.word	0x40023800
 8002b70:	40020400 	.word	0x40020400

08002b74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b08a      	sub	sp, #40	; 0x28
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b7c:	f107 0314 	add.w	r3, r7, #20
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	609a      	str	r2, [r3, #8]
 8002b88:	60da      	str	r2, [r3, #12]
 8002b8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4a19      	ldr	r2, [pc, #100]	; (8002bf8 <HAL_UART_MspInit+0x84>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d12b      	bne.n	8002bee <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b96:	2300      	movs	r3, #0
 8002b98:	613b      	str	r3, [r7, #16]
 8002b9a:	4b18      	ldr	r3, [pc, #96]	; (8002bfc <HAL_UART_MspInit+0x88>)
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9e:	4a17      	ldr	r2, [pc, #92]	; (8002bfc <HAL_UART_MspInit+0x88>)
 8002ba0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ba4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ba6:	4b15      	ldr	r3, [pc, #84]	; (8002bfc <HAL_UART_MspInit+0x88>)
 8002ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002baa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bae:	613b      	str	r3, [r7, #16]
 8002bb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	60fb      	str	r3, [r7, #12]
 8002bb6:	4b11      	ldr	r3, [pc, #68]	; (8002bfc <HAL_UART_MspInit+0x88>)
 8002bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bba:	4a10      	ldr	r2, [pc, #64]	; (8002bfc <HAL_UART_MspInit+0x88>)
 8002bbc:	f043 0301 	orr.w	r3, r3, #1
 8002bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002bc2:	4b0e      	ldr	r3, [pc, #56]	; (8002bfc <HAL_UART_MspInit+0x88>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc6:	f003 0301 	and.w	r3, r3, #1
 8002bca:	60fb      	str	r3, [r7, #12]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002bce:	230c      	movs	r3, #12
 8002bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002bde:	2307      	movs	r3, #7
 8002be0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002be2:	f107 0314 	add.w	r3, r7, #20
 8002be6:	4619      	mov	r1, r3
 8002be8:	4805      	ldr	r0, [pc, #20]	; (8002c00 <HAL_UART_MspInit+0x8c>)
 8002bea:	f000 fdc5 	bl	8003778 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002bee:	bf00      	nop
 8002bf0:	3728      	adds	r7, #40	; 0x28
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	40004400 	.word	0x40004400
 8002bfc:	40023800 	.word	0x40023800
 8002c00:	40020000 	.word	0x40020000

08002c04 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08c      	sub	sp, #48	; 0x30
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002c10:	2300      	movs	r3, #0
 8002c12:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002c14:	2200      	movs	r2, #0
 8002c16:	6879      	ldr	r1, [r7, #4]
 8002c18:	2036      	movs	r0, #54	; 0x36
 8002c1a:	f000 fa9b 	bl	8003154 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002c1e:	2036      	movs	r0, #54	; 0x36
 8002c20:	f000 fab4 	bl	800318c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002c24:	2300      	movs	r3, #0
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	4b1f      	ldr	r3, [pc, #124]	; (8002ca8 <HAL_InitTick+0xa4>)
 8002c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c2c:	4a1e      	ldr	r2, [pc, #120]	; (8002ca8 <HAL_InitTick+0xa4>)
 8002c2e:	f043 0310 	orr.w	r3, r3, #16
 8002c32:	6413      	str	r3, [r2, #64]	; 0x40
 8002c34:	4b1c      	ldr	r3, [pc, #112]	; (8002ca8 <HAL_InitTick+0xa4>)
 8002c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c38:	f003 0310 	and.w	r3, r3, #16
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002c40:	f107 0210 	add.w	r2, r7, #16
 8002c44:	f107 0314 	add.w	r3, r7, #20
 8002c48:	4611      	mov	r1, r2
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f001 fe20 	bl	8004890 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002c50:	f001 fdf6 	bl	8004840 <HAL_RCC_GetPCLK1Freq>
 8002c54:	4603      	mov	r3, r0
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c5c:	4a13      	ldr	r2, [pc, #76]	; (8002cac <HAL_InitTick+0xa8>)
 8002c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c62:	0c9b      	lsrs	r3, r3, #18
 8002c64:	3b01      	subs	r3, #1
 8002c66:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002c68:	4b11      	ldr	r3, [pc, #68]	; (8002cb0 <HAL_InitTick+0xac>)
 8002c6a:	4a12      	ldr	r2, [pc, #72]	; (8002cb4 <HAL_InitTick+0xb0>)
 8002c6c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002c6e:	4b10      	ldr	r3, [pc, #64]	; (8002cb0 <HAL_InitTick+0xac>)
 8002c70:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002c74:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002c76:	4a0e      	ldr	r2, [pc, #56]	; (8002cb0 <HAL_InitTick+0xac>)
 8002c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c7a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002c7c:	4b0c      	ldr	r3, [pc, #48]	; (8002cb0 <HAL_InitTick+0xac>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c82:	4b0b      	ldr	r3, [pc, #44]	; (8002cb0 <HAL_InitTick+0xac>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002c88:	4809      	ldr	r0, [pc, #36]	; (8002cb0 <HAL_InitTick+0xac>)
 8002c8a:	f002 fa83 	bl	8005194 <HAL_TIM_Base_Init>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d104      	bne.n	8002c9e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002c94:	4806      	ldr	r0, [pc, #24]	; (8002cb0 <HAL_InitTick+0xac>)
 8002c96:	f002 fad7 	bl	8005248 <HAL_TIM_Base_Start_IT>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	e000      	b.n	8002ca0 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3730      	adds	r7, #48	; 0x30
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	40023800 	.word	0x40023800
 8002cac:	431bde83 	.word	0x431bde83
 8002cb0:	20004334 	.word	0x20004334
 8002cb4:	40001000 	.word	0x40001000

08002cb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002cbc:	e7fe      	b.n	8002cbc <NMI_Handler+0x4>

08002cbe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cc2:	e7fe      	b.n	8002cc2 <HardFault_Handler+0x4>

08002cc4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cc8:	e7fe      	b.n	8002cc8 <MemManage_Handler+0x4>

08002cca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cca:	b480      	push	{r7}
 8002ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cce:	e7fe      	b.n	8002cce <BusFault_Handler+0x4>

08002cd0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002cd4:	e7fe      	b.n	8002cd4 <UsageFault_Handler+0x4>

08002cd6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cda:	bf00      	nop
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce2:	4770      	bx	lr

08002ce4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002ce8:	2001      	movs	r0, #1
 8002cea:	f000 ff25 	bl	8003b38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002cee:	bf00      	nop
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8002cf6:	2002      	movs	r0, #2
 8002cf8:	f000 ff1e 	bl	8003b38 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002cfc:	bf00      	nop
 8002cfe:	bd80      	pop	{r7, pc}

08002d00 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002d04:	4802      	ldr	r0, [pc, #8]	; (8002d10 <TIM6_DAC_IRQHandler+0x10>)
 8002d06:	f002 fb0f 	bl	8005328 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002d0a:	bf00      	nop
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	20004334 	.word	0x20004334

08002d14 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
	return 1;
 8002d18:	2301      	movs	r3, #1
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d22:	4770      	bx	lr

08002d24 <_kill>:

int _kill(int pid, int sig)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
 8002d2c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d2e:	f005 fa8d 	bl	800824c <__errno>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2216      	movs	r2, #22
 8002d36:	601a      	str	r2, [r3, #0]
	return -1;
 8002d38:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3708      	adds	r7, #8
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <_exit>:

void _exit (int status)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	f7ff ffe7 	bl	8002d24 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d56:	e7fe      	b.n	8002d56 <_exit+0x12>

08002d58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b086      	sub	sp, #24
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d64:	2300      	movs	r3, #0
 8002d66:	617b      	str	r3, [r7, #20]
 8002d68:	e00a      	b.n	8002d80 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002d6a:	f3af 8000 	nop.w
 8002d6e:	4601      	mov	r1, r0
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	1c5a      	adds	r2, r3, #1
 8002d74:	60ba      	str	r2, [r7, #8]
 8002d76:	b2ca      	uxtb	r2, r1
 8002d78:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	3301      	adds	r3, #1
 8002d7e:	617b      	str	r3, [r7, #20]
 8002d80:	697a      	ldr	r2, [r7, #20]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	dbf0      	blt.n	8002d6a <_read+0x12>
	}

return len;
 8002d88:	687b      	ldr	r3, [r7, #4]
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	3718      	adds	r7, #24
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}

08002d92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d92:	b580      	push	{r7, lr}
 8002d94:	b086      	sub	sp, #24
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	60f8      	str	r0, [r7, #12]
 8002d9a:	60b9      	str	r1, [r7, #8]
 8002d9c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d9e:	2300      	movs	r3, #0
 8002da0:	617b      	str	r3, [r7, #20]
 8002da2:	e009      	b.n	8002db8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	1c5a      	adds	r2, r3, #1
 8002da8:	60ba      	str	r2, [r7, #8]
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	3301      	adds	r3, #1
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	697a      	ldr	r2, [r7, #20]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	dbf1      	blt.n	8002da4 <_write+0x12>
	}
	return len;
 8002dc0:	687b      	ldr	r3, [r7, #4]
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <_close>:

int _close(int file)
{
 8002dca:	b480      	push	{r7}
 8002dcc:	b083      	sub	sp, #12
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
	return -1;
 8002dd2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr

08002de2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b083      	sub	sp, #12
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	6078      	str	r0, [r7, #4]
 8002dea:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002df2:	605a      	str	r2, [r3, #4]
	return 0;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	370c      	adds	r7, #12
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr

08002e02 <_isatty>:

int _isatty(int file)
{
 8002e02:	b480      	push	{r7}
 8002e04:	b083      	sub	sp, #12
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
	return 1;
 8002e0a:	2301      	movs	r3, #1
}
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b085      	sub	sp, #20
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	60f8      	str	r0, [r7, #12]
 8002e20:	60b9      	str	r1, [r7, #8]
 8002e22:	607a      	str	r2, [r7, #4]
	return 0;
 8002e24:	2300      	movs	r3, #0
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3714      	adds	r7, #20
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
	...

08002e34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e3c:	4a14      	ldr	r2, [pc, #80]	; (8002e90 <_sbrk+0x5c>)
 8002e3e:	4b15      	ldr	r3, [pc, #84]	; (8002e94 <_sbrk+0x60>)
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e48:	4b13      	ldr	r3, [pc, #76]	; (8002e98 <_sbrk+0x64>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d102      	bne.n	8002e56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e50:	4b11      	ldr	r3, [pc, #68]	; (8002e98 <_sbrk+0x64>)
 8002e52:	4a12      	ldr	r2, [pc, #72]	; (8002e9c <_sbrk+0x68>)
 8002e54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e56:	4b10      	ldr	r3, [pc, #64]	; (8002e98 <_sbrk+0x64>)
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	4413      	add	r3, r2
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d207      	bcs.n	8002e74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e64:	f005 f9f2 	bl	800824c <__errno>
 8002e68:	4603      	mov	r3, r0
 8002e6a:	220c      	movs	r2, #12
 8002e6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002e72:	e009      	b.n	8002e88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e74:	4b08      	ldr	r3, [pc, #32]	; (8002e98 <_sbrk+0x64>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e7a:	4b07      	ldr	r3, [pc, #28]	; (8002e98 <_sbrk+0x64>)
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4413      	add	r3, r2
 8002e82:	4a05      	ldr	r2, [pc, #20]	; (8002e98 <_sbrk+0x64>)
 8002e84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e86:	68fb      	ldr	r3, [r7, #12]
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3718      	adds	r7, #24
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	20020000 	.word	0x20020000
 8002e94:	00000400 	.word	0x00000400
 8002e98:	200004d4 	.word	0x200004d4
 8002e9c:	200043b0 	.word	0x200043b0

08002ea0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ea4:	4b06      	ldr	r3, [pc, #24]	; (8002ec0 <SystemInit+0x20>)
 8002ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002eaa:	4a05      	ldr	r2, [pc, #20]	; (8002ec0 <SystemInit+0x20>)
 8002eac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002eb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002eb4:	bf00      	nop
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	e000ed00 	.word	0xe000ed00

08002ec4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002ec4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002efc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ec8:	480d      	ldr	r0, [pc, #52]	; (8002f00 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002eca:	490e      	ldr	r1, [pc, #56]	; (8002f04 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002ecc:	4a0e      	ldr	r2, [pc, #56]	; (8002f08 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002ece:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ed0:	e002      	b.n	8002ed8 <LoopCopyDataInit>

08002ed2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ed2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ed4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ed6:	3304      	adds	r3, #4

08002ed8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ed8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002edc:	d3f9      	bcc.n	8002ed2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ede:	4a0b      	ldr	r2, [pc, #44]	; (8002f0c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002ee0:	4c0b      	ldr	r4, [pc, #44]	; (8002f10 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002ee2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ee4:	e001      	b.n	8002eea <LoopFillZerobss>

08002ee6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ee6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ee8:	3204      	adds	r2, #4

08002eea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002eea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002eec:	d3fb      	bcc.n	8002ee6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002eee:	f7ff ffd7 	bl	8002ea0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ef2:	f005 f9b1 	bl	8008258 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ef6:	f7fe fe3f 	bl	8001b78 <main>
  bx  lr    
 8002efa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002efc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f04:	2000023c 	.word	0x2000023c
  ldr r2, =_sidata
 8002f08:	0800b6a4 	.word	0x0800b6a4
  ldr r2, =_sbss
 8002f0c:	2000023c 	.word	0x2000023c
  ldr r4, =_ebss
 8002f10:	200043b0 	.word	0x200043b0

08002f14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f14:	e7fe      	b.n	8002f14 <ADC_IRQHandler>
	...

08002f18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f1c:	4b0e      	ldr	r3, [pc, #56]	; (8002f58 <HAL_Init+0x40>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a0d      	ldr	r2, [pc, #52]	; (8002f58 <HAL_Init+0x40>)
 8002f22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f28:	4b0b      	ldr	r3, [pc, #44]	; (8002f58 <HAL_Init+0x40>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a0a      	ldr	r2, [pc, #40]	; (8002f58 <HAL_Init+0x40>)
 8002f2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f34:	4b08      	ldr	r3, [pc, #32]	; (8002f58 <HAL_Init+0x40>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a07      	ldr	r2, [pc, #28]	; (8002f58 <HAL_Init+0x40>)
 8002f3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f40:	2003      	movs	r0, #3
 8002f42:	f000 f8fc 	bl	800313e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f46:	2000      	movs	r0, #0
 8002f48:	f7ff fe5c 	bl	8002c04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f4c:	f7ff fd9e 	bl	8002a8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	bd80      	pop	{r7, pc}
 8002f56:	bf00      	nop
 8002f58:	40023c00 	.word	0x40023c00

08002f5c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f60:	4b06      	ldr	r3, [pc, #24]	; (8002f7c <HAL_IncTick+0x20>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	461a      	mov	r2, r3
 8002f66:	4b06      	ldr	r3, [pc, #24]	; (8002f80 <HAL_IncTick+0x24>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	4a04      	ldr	r2, [pc, #16]	; (8002f80 <HAL_IncTick+0x24>)
 8002f6e:	6013      	str	r3, [r2, #0]
}
 8002f70:	bf00      	nop
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	20000064 	.word	0x20000064
 8002f80:	2000437c 	.word	0x2000437c

08002f84 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0
  return uwTick;
 8002f88:	4b03      	ldr	r3, [pc, #12]	; (8002f98 <HAL_GetTick+0x14>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	2000437c 	.word	0x2000437c

08002f9c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fa4:	f7ff ffee 	bl	8002f84 <HAL_GetTick>
 8002fa8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fb4:	d005      	beq.n	8002fc2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fb6:	4b0a      	ldr	r3, [pc, #40]	; (8002fe0 <HAL_Delay+0x44>)
 8002fb8:	781b      	ldrb	r3, [r3, #0]
 8002fba:	461a      	mov	r2, r3
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002fc2:	bf00      	nop
 8002fc4:	f7ff ffde 	bl	8002f84 <HAL_GetTick>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d8f7      	bhi.n	8002fc4 <HAL_Delay+0x28>
  {
  }
}
 8002fd4:	bf00      	nop
 8002fd6:	bf00      	nop
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	20000064 	.word	0x20000064

08002fe4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b085      	sub	sp, #20
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f003 0307 	and.w	r3, r3, #7
 8002ff2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ff4:	4b0c      	ldr	r3, [pc, #48]	; (8003028 <__NVIC_SetPriorityGrouping+0x44>)
 8002ff6:	68db      	ldr	r3, [r3, #12]
 8002ff8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ffa:	68ba      	ldr	r2, [r7, #8]
 8002ffc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003000:	4013      	ands	r3, r2
 8003002:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800300c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003010:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003014:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003016:	4a04      	ldr	r2, [pc, #16]	; (8003028 <__NVIC_SetPriorityGrouping+0x44>)
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	60d3      	str	r3, [r2, #12]
}
 800301c:	bf00      	nop
 800301e:	3714      	adds	r7, #20
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	e000ed00 	.word	0xe000ed00

0800302c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003030:	4b04      	ldr	r3, [pc, #16]	; (8003044 <__NVIC_GetPriorityGrouping+0x18>)
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	0a1b      	lsrs	r3, r3, #8
 8003036:	f003 0307 	and.w	r3, r3, #7
}
 800303a:	4618      	mov	r0, r3
 800303c:	46bd      	mov	sp, r7
 800303e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003042:	4770      	bx	lr
 8003044:	e000ed00 	.word	0xe000ed00

08003048 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	4603      	mov	r3, r0
 8003050:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003056:	2b00      	cmp	r3, #0
 8003058:	db0b      	blt.n	8003072 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800305a:	79fb      	ldrb	r3, [r7, #7]
 800305c:	f003 021f 	and.w	r2, r3, #31
 8003060:	4907      	ldr	r1, [pc, #28]	; (8003080 <__NVIC_EnableIRQ+0x38>)
 8003062:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003066:	095b      	lsrs	r3, r3, #5
 8003068:	2001      	movs	r0, #1
 800306a:	fa00 f202 	lsl.w	r2, r0, r2
 800306e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003072:	bf00      	nop
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	e000e100 	.word	0xe000e100

08003084 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	4603      	mov	r3, r0
 800308c:	6039      	str	r1, [r7, #0]
 800308e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003094:	2b00      	cmp	r3, #0
 8003096:	db0a      	blt.n	80030ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	b2da      	uxtb	r2, r3
 800309c:	490c      	ldr	r1, [pc, #48]	; (80030d0 <__NVIC_SetPriority+0x4c>)
 800309e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030a2:	0112      	lsls	r2, r2, #4
 80030a4:	b2d2      	uxtb	r2, r2
 80030a6:	440b      	add	r3, r1
 80030a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030ac:	e00a      	b.n	80030c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	b2da      	uxtb	r2, r3
 80030b2:	4908      	ldr	r1, [pc, #32]	; (80030d4 <__NVIC_SetPriority+0x50>)
 80030b4:	79fb      	ldrb	r3, [r7, #7]
 80030b6:	f003 030f 	and.w	r3, r3, #15
 80030ba:	3b04      	subs	r3, #4
 80030bc:	0112      	lsls	r2, r2, #4
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	440b      	add	r3, r1
 80030c2:	761a      	strb	r2, [r3, #24]
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ce:	4770      	bx	lr
 80030d0:	e000e100 	.word	0xe000e100
 80030d4:	e000ed00 	.word	0xe000ed00

080030d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d8:	b480      	push	{r7}
 80030da:	b089      	sub	sp, #36	; 0x24
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	f1c3 0307 	rsb	r3, r3, #7
 80030f2:	2b04      	cmp	r3, #4
 80030f4:	bf28      	it	cs
 80030f6:	2304      	movcs	r3, #4
 80030f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	3304      	adds	r3, #4
 80030fe:	2b06      	cmp	r3, #6
 8003100:	d902      	bls.n	8003108 <NVIC_EncodePriority+0x30>
 8003102:	69fb      	ldr	r3, [r7, #28]
 8003104:	3b03      	subs	r3, #3
 8003106:	e000      	b.n	800310a <NVIC_EncodePriority+0x32>
 8003108:	2300      	movs	r3, #0
 800310a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800310c:	f04f 32ff 	mov.w	r2, #4294967295
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	43da      	mvns	r2, r3
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	401a      	ands	r2, r3
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003120:	f04f 31ff 	mov.w	r1, #4294967295
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	fa01 f303 	lsl.w	r3, r1, r3
 800312a:	43d9      	mvns	r1, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003130:	4313      	orrs	r3, r2
         );
}
 8003132:	4618      	mov	r0, r3
 8003134:	3724      	adds	r7, #36	; 0x24
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr

0800313e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800313e:	b580      	push	{r7, lr}
 8003140:	b082      	sub	sp, #8
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f7ff ff4c 	bl	8002fe4 <__NVIC_SetPriorityGrouping>
}
 800314c:	bf00      	nop
 800314e:	3708      	adds	r7, #8
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003154:	b580      	push	{r7, lr}
 8003156:	b086      	sub	sp, #24
 8003158:	af00      	add	r7, sp, #0
 800315a:	4603      	mov	r3, r0
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	607a      	str	r2, [r7, #4]
 8003160:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003162:	2300      	movs	r3, #0
 8003164:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003166:	f7ff ff61 	bl	800302c <__NVIC_GetPriorityGrouping>
 800316a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	68b9      	ldr	r1, [r7, #8]
 8003170:	6978      	ldr	r0, [r7, #20]
 8003172:	f7ff ffb1 	bl	80030d8 <NVIC_EncodePriority>
 8003176:	4602      	mov	r2, r0
 8003178:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800317c:	4611      	mov	r1, r2
 800317e:	4618      	mov	r0, r3
 8003180:	f7ff ff80 	bl	8003084 <__NVIC_SetPriority>
}
 8003184:	bf00      	nop
 8003186:	3718      	adds	r7, #24
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}

0800318c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b082      	sub	sp, #8
 8003190:	af00      	add	r7, sp, #0
 8003192:	4603      	mov	r3, r0
 8003194:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319a:	4618      	mov	r0, r3
 800319c:	f7ff ff54 	bl	8003048 <__NVIC_EnableIRQ>
}
 80031a0:	bf00      	nop
 80031a2:	3708      	adds	r7, #8
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b086      	sub	sp, #24
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80031ba:	4b23      	ldr	r3, [pc, #140]	; (8003248 <HAL_FLASH_Program+0xa0>)
 80031bc:	7e1b      	ldrb	r3, [r3, #24]
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d101      	bne.n	80031c6 <HAL_FLASH_Program+0x1e>
 80031c2:	2302      	movs	r3, #2
 80031c4:	e03b      	b.n	800323e <HAL_FLASH_Program+0x96>
 80031c6:	4b20      	ldr	r3, [pc, #128]	; (8003248 <HAL_FLASH_Program+0xa0>)
 80031c8:	2201      	movs	r2, #1
 80031ca:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80031cc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80031d0:	f000 f870 	bl	80032b4 <FLASH_WaitForLastOperation>
 80031d4:	4603      	mov	r3, r0
 80031d6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80031d8:	7dfb      	ldrb	r3, [r7, #23]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d12b      	bne.n	8003236 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d105      	bne.n	80031f0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80031e4:	783b      	ldrb	r3, [r7, #0]
 80031e6:	4619      	mov	r1, r3
 80031e8:	68b8      	ldr	r0, [r7, #8]
 80031ea:	f000 f91b 	bl	8003424 <FLASH_Program_Byte>
 80031ee:	e016      	b.n	800321e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d105      	bne.n	8003202 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80031f6:	883b      	ldrh	r3, [r7, #0]
 80031f8:	4619      	mov	r1, r3
 80031fa:	68b8      	ldr	r0, [r7, #8]
 80031fc:	f000 f8ee 	bl	80033dc <FLASH_Program_HalfWord>
 8003200:	e00d      	b.n	800321e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2b02      	cmp	r3, #2
 8003206:	d105      	bne.n	8003214 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	4619      	mov	r1, r3
 800320c:	68b8      	ldr	r0, [r7, #8]
 800320e:	f000 f8c3 	bl	8003398 <FLASH_Program_Word>
 8003212:	e004      	b.n	800321e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003214:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003218:	68b8      	ldr	r0, [r7, #8]
 800321a:	f000 f88b 	bl	8003334 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800321e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003222:	f000 f847 	bl	80032b4 <FLASH_WaitForLastOperation>
 8003226:	4603      	mov	r3, r0
 8003228:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800322a:	4b08      	ldr	r3, [pc, #32]	; (800324c <HAL_FLASH_Program+0xa4>)
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	4a07      	ldr	r2, [pc, #28]	; (800324c <HAL_FLASH_Program+0xa4>)
 8003230:	f023 0301 	bic.w	r3, r3, #1
 8003234:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003236:	4b04      	ldr	r3, [pc, #16]	; (8003248 <HAL_FLASH_Program+0xa0>)
 8003238:	2200      	movs	r2, #0
 800323a:	761a      	strb	r2, [r3, #24]
  
  return status;
 800323c:	7dfb      	ldrb	r3, [r7, #23]
}
 800323e:	4618      	mov	r0, r3
 8003240:	3718      	adds	r7, #24
 8003242:	46bd      	mov	sp, r7
 8003244:	bd80      	pop	{r7, pc}
 8003246:	bf00      	nop
 8003248:	20004380 	.word	0x20004380
 800324c:	40023c00 	.word	0x40023c00

08003250 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003256:	2300      	movs	r3, #0
 8003258:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800325a:	4b0b      	ldr	r3, [pc, #44]	; (8003288 <HAL_FLASH_Unlock+0x38>)
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	2b00      	cmp	r3, #0
 8003260:	da0b      	bge.n	800327a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003262:	4b09      	ldr	r3, [pc, #36]	; (8003288 <HAL_FLASH_Unlock+0x38>)
 8003264:	4a09      	ldr	r2, [pc, #36]	; (800328c <HAL_FLASH_Unlock+0x3c>)
 8003266:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003268:	4b07      	ldr	r3, [pc, #28]	; (8003288 <HAL_FLASH_Unlock+0x38>)
 800326a:	4a09      	ldr	r2, [pc, #36]	; (8003290 <HAL_FLASH_Unlock+0x40>)
 800326c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800326e:	4b06      	ldr	r3, [pc, #24]	; (8003288 <HAL_FLASH_Unlock+0x38>)
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	2b00      	cmp	r3, #0
 8003274:	da01      	bge.n	800327a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800327a:	79fb      	ldrb	r3, [r7, #7]
}
 800327c:	4618      	mov	r0, r3
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr
 8003288:	40023c00 	.word	0x40023c00
 800328c:	45670123 	.word	0x45670123
 8003290:	cdef89ab 	.word	0xcdef89ab

08003294 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003298:	4b05      	ldr	r3, [pc, #20]	; (80032b0 <HAL_FLASH_Lock+0x1c>)
 800329a:	691b      	ldr	r3, [r3, #16]
 800329c:	4a04      	ldr	r2, [pc, #16]	; (80032b0 <HAL_FLASH_Lock+0x1c>)
 800329e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80032a2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 80032a4:	2300      	movs	r3, #0
}
 80032a6:	4618      	mov	r0, r3
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr
 80032b0:	40023c00 	.word	0x40023c00

080032b4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80032bc:	2300      	movs	r3, #0
 80032be:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80032c0:	4b1a      	ldr	r3, [pc, #104]	; (800332c <FLASH_WaitForLastOperation+0x78>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80032c6:	f7ff fe5d 	bl	8002f84 <HAL_GetTick>
 80032ca:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80032cc:	e010      	b.n	80032f0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032d4:	d00c      	beq.n	80032f0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d007      	beq.n	80032ec <FLASH_WaitForLastOperation+0x38>
 80032dc:	f7ff fe52 	bl	8002f84 <HAL_GetTick>
 80032e0:	4602      	mov	r2, r0
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	1ad3      	subs	r3, r2, r3
 80032e6:	687a      	ldr	r2, [r7, #4]
 80032e8:	429a      	cmp	r2, r3
 80032ea:	d201      	bcs.n	80032f0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e019      	b.n	8003324 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 80032f0:	4b0f      	ldr	r3, [pc, #60]	; (8003330 <FLASH_WaitForLastOperation+0x7c>)
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d1e8      	bne.n	80032ce <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80032fc:	4b0c      	ldr	r3, [pc, #48]	; (8003330 <FLASH_WaitForLastOperation+0x7c>)
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	f003 0301 	and.w	r3, r3, #1
 8003304:	2b00      	cmp	r3, #0
 8003306:	d002      	beq.n	800330e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003308:	4b09      	ldr	r3, [pc, #36]	; (8003330 <FLASH_WaitForLastOperation+0x7c>)
 800330a:	2201      	movs	r2, #1
 800330c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800330e:	4b08      	ldr	r3, [pc, #32]	; (8003330 <FLASH_WaitForLastOperation+0x7c>)
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800331a:	f000 f8a5 	bl	8003468 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e000      	b.n	8003324 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003322:	2300      	movs	r3, #0
  
}  
 8003324:	4618      	mov	r0, r3
 8003326:	3710      	adds	r7, #16
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	20004380 	.word	0x20004380
 8003330:	40023c00 	.word	0x40023c00

08003334 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003334:	b480      	push	{r7}
 8003336:	b085      	sub	sp, #20
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003340:	4b14      	ldr	r3, [pc, #80]	; (8003394 <FLASH_Program_DoubleWord+0x60>)
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	4a13      	ldr	r2, [pc, #76]	; (8003394 <FLASH_Program_DoubleWord+0x60>)
 8003346:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800334a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800334c:	4b11      	ldr	r3, [pc, #68]	; (8003394 <FLASH_Program_DoubleWord+0x60>)
 800334e:	691b      	ldr	r3, [r3, #16]
 8003350:	4a10      	ldr	r2, [pc, #64]	; (8003394 <FLASH_Program_DoubleWord+0x60>)
 8003352:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003356:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003358:	4b0e      	ldr	r3, [pc, #56]	; (8003394 <FLASH_Program_DoubleWord+0x60>)
 800335a:	691b      	ldr	r3, [r3, #16]
 800335c:	4a0d      	ldr	r2, [pc, #52]	; (8003394 <FLASH_Program_DoubleWord+0x60>)
 800335e:	f043 0301 	orr.w	r3, r3, #1
 8003362:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 800336a:	f3bf 8f6f 	isb	sy
}
 800336e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003370:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003374:	f04f 0200 	mov.w	r2, #0
 8003378:	f04f 0300 	mov.w	r3, #0
 800337c:	000a      	movs	r2, r1
 800337e:	2300      	movs	r3, #0
 8003380:	68f9      	ldr	r1, [r7, #12]
 8003382:	3104      	adds	r1, #4
 8003384:	4613      	mov	r3, r2
 8003386:	600b      	str	r3, [r1, #0]
}
 8003388:	bf00      	nop
 800338a:	3714      	adds	r7, #20
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr
 8003394:	40023c00 	.word	0x40023c00

08003398 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80033a2:	4b0d      	ldr	r3, [pc, #52]	; (80033d8 <FLASH_Program_Word+0x40>)
 80033a4:	691b      	ldr	r3, [r3, #16]
 80033a6:	4a0c      	ldr	r2, [pc, #48]	; (80033d8 <FLASH_Program_Word+0x40>)
 80033a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033ac:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80033ae:	4b0a      	ldr	r3, [pc, #40]	; (80033d8 <FLASH_Program_Word+0x40>)
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	4a09      	ldr	r2, [pc, #36]	; (80033d8 <FLASH_Program_Word+0x40>)
 80033b4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80033b8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80033ba:	4b07      	ldr	r3, [pc, #28]	; (80033d8 <FLASH_Program_Word+0x40>)
 80033bc:	691b      	ldr	r3, [r3, #16]
 80033be:	4a06      	ldr	r2, [pc, #24]	; (80033d8 <FLASH_Program_Word+0x40>)
 80033c0:	f043 0301 	orr.w	r3, r3, #1
 80033c4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	683a      	ldr	r2, [r7, #0]
 80033ca:	601a      	str	r2, [r3, #0]
}
 80033cc:	bf00      	nop
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr
 80033d8:	40023c00 	.word	0x40023c00

080033dc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80033dc:	b480      	push	{r7}
 80033de:	b083      	sub	sp, #12
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
 80033e4:	460b      	mov	r3, r1
 80033e6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80033e8:	4b0d      	ldr	r3, [pc, #52]	; (8003420 <FLASH_Program_HalfWord+0x44>)
 80033ea:	691b      	ldr	r3, [r3, #16]
 80033ec:	4a0c      	ldr	r2, [pc, #48]	; (8003420 <FLASH_Program_HalfWord+0x44>)
 80033ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033f2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80033f4:	4b0a      	ldr	r3, [pc, #40]	; (8003420 <FLASH_Program_HalfWord+0x44>)
 80033f6:	691b      	ldr	r3, [r3, #16]
 80033f8:	4a09      	ldr	r2, [pc, #36]	; (8003420 <FLASH_Program_HalfWord+0x44>)
 80033fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033fe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003400:	4b07      	ldr	r3, [pc, #28]	; (8003420 <FLASH_Program_HalfWord+0x44>)
 8003402:	691b      	ldr	r3, [r3, #16]
 8003404:	4a06      	ldr	r2, [pc, #24]	; (8003420 <FLASH_Program_HalfWord+0x44>)
 8003406:	f043 0301 	orr.w	r3, r3, #1
 800340a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	887a      	ldrh	r2, [r7, #2]
 8003410:	801a      	strh	r2, [r3, #0]
}
 8003412:	bf00      	nop
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	40023c00 	.word	0x40023c00

08003424 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	460b      	mov	r3, r1
 800342e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003430:	4b0c      	ldr	r3, [pc, #48]	; (8003464 <FLASH_Program_Byte+0x40>)
 8003432:	691b      	ldr	r3, [r3, #16]
 8003434:	4a0b      	ldr	r2, [pc, #44]	; (8003464 <FLASH_Program_Byte+0x40>)
 8003436:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800343a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800343c:	4b09      	ldr	r3, [pc, #36]	; (8003464 <FLASH_Program_Byte+0x40>)
 800343e:	4a09      	ldr	r2, [pc, #36]	; (8003464 <FLASH_Program_Byte+0x40>)
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003444:	4b07      	ldr	r3, [pc, #28]	; (8003464 <FLASH_Program_Byte+0x40>)
 8003446:	691b      	ldr	r3, [r3, #16]
 8003448:	4a06      	ldr	r2, [pc, #24]	; (8003464 <FLASH_Program_Byte+0x40>)
 800344a:	f043 0301 	orr.w	r3, r3, #1
 800344e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	78fa      	ldrb	r2, [r7, #3]
 8003454:	701a      	strb	r2, [r3, #0]
}
 8003456:	bf00      	nop
 8003458:	370c      	adds	r7, #12
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	40023c00 	.word	0x40023c00

08003468 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8003468:	b480      	push	{r7}
 800346a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800346c:	4b2f      	ldr	r3, [pc, #188]	; (800352c <FLASH_SetErrorCode+0xc4>)
 800346e:	68db      	ldr	r3, [r3, #12]
 8003470:	f003 0310 	and.w	r3, r3, #16
 8003474:	2b00      	cmp	r3, #0
 8003476:	d008      	beq.n	800348a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003478:	4b2d      	ldr	r3, [pc, #180]	; (8003530 <FLASH_SetErrorCode+0xc8>)
 800347a:	69db      	ldr	r3, [r3, #28]
 800347c:	f043 0310 	orr.w	r3, r3, #16
 8003480:	4a2b      	ldr	r2, [pc, #172]	; (8003530 <FLASH_SetErrorCode+0xc8>)
 8003482:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8003484:	4b29      	ldr	r3, [pc, #164]	; (800352c <FLASH_SetErrorCode+0xc4>)
 8003486:	2210      	movs	r2, #16
 8003488:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800348a:	4b28      	ldr	r3, [pc, #160]	; (800352c <FLASH_SetErrorCode+0xc4>)
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	f003 0320 	and.w	r3, r3, #32
 8003492:	2b00      	cmp	r3, #0
 8003494:	d008      	beq.n	80034a8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003496:	4b26      	ldr	r3, [pc, #152]	; (8003530 <FLASH_SetErrorCode+0xc8>)
 8003498:	69db      	ldr	r3, [r3, #28]
 800349a:	f043 0308 	orr.w	r3, r3, #8
 800349e:	4a24      	ldr	r2, [pc, #144]	; (8003530 <FLASH_SetErrorCode+0xc8>)
 80034a0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80034a2:	4b22      	ldr	r3, [pc, #136]	; (800352c <FLASH_SetErrorCode+0xc4>)
 80034a4:	2220      	movs	r2, #32
 80034a6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80034a8:	4b20      	ldr	r3, [pc, #128]	; (800352c <FLASH_SetErrorCode+0xc4>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d008      	beq.n	80034c6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80034b4:	4b1e      	ldr	r3, [pc, #120]	; (8003530 <FLASH_SetErrorCode+0xc8>)
 80034b6:	69db      	ldr	r3, [r3, #28]
 80034b8:	f043 0304 	orr.w	r3, r3, #4
 80034bc:	4a1c      	ldr	r2, [pc, #112]	; (8003530 <FLASH_SetErrorCode+0xc8>)
 80034be:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80034c0:	4b1a      	ldr	r3, [pc, #104]	; (800352c <FLASH_SetErrorCode+0xc4>)
 80034c2:	2240      	movs	r2, #64	; 0x40
 80034c4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80034c6:	4b19      	ldr	r3, [pc, #100]	; (800352c <FLASH_SetErrorCode+0xc4>)
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d008      	beq.n	80034e4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80034d2:	4b17      	ldr	r3, [pc, #92]	; (8003530 <FLASH_SetErrorCode+0xc8>)
 80034d4:	69db      	ldr	r3, [r3, #28]
 80034d6:	f043 0302 	orr.w	r3, r3, #2
 80034da:	4a15      	ldr	r2, [pc, #84]	; (8003530 <FLASH_SetErrorCode+0xc8>)
 80034dc:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80034de:	4b13      	ldr	r3, [pc, #76]	; (800352c <FLASH_SetErrorCode+0xc4>)
 80034e0:	2280      	movs	r2, #128	; 0x80
 80034e2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80034e4:	4b11      	ldr	r3, [pc, #68]	; (800352c <FLASH_SetErrorCode+0xc4>)
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d009      	beq.n	8003504 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80034f0:	4b0f      	ldr	r3, [pc, #60]	; (8003530 <FLASH_SetErrorCode+0xc8>)
 80034f2:	69db      	ldr	r3, [r3, #28]
 80034f4:	f043 0301 	orr.w	r3, r3, #1
 80034f8:	4a0d      	ldr	r2, [pc, #52]	; (8003530 <FLASH_SetErrorCode+0xc8>)
 80034fa:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80034fc:	4b0b      	ldr	r3, [pc, #44]	; (800352c <FLASH_SetErrorCode+0xc4>)
 80034fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003502:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003504:	4b09      	ldr	r3, [pc, #36]	; (800352c <FLASH_SetErrorCode+0xc4>)
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b00      	cmp	r3, #0
 800350e:	d008      	beq.n	8003522 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003510:	4b07      	ldr	r3, [pc, #28]	; (8003530 <FLASH_SetErrorCode+0xc8>)
 8003512:	69db      	ldr	r3, [r3, #28]
 8003514:	f043 0320 	orr.w	r3, r3, #32
 8003518:	4a05      	ldr	r2, [pc, #20]	; (8003530 <FLASH_SetErrorCode+0xc8>)
 800351a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800351c:	4b03      	ldr	r3, [pc, #12]	; (800352c <FLASH_SetErrorCode+0xc4>)
 800351e:	2202      	movs	r2, #2
 8003520:	60da      	str	r2, [r3, #12]
  }
}
 8003522:	bf00      	nop
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr
 800352c:	40023c00 	.word	0x40023c00
 8003530:	20004380 	.word	0x20004380

08003534 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b084      	sub	sp, #16
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800353e:	2301      	movs	r3, #1
 8003540:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8003542:	2300      	movs	r3, #0
 8003544:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003546:	4b31      	ldr	r3, [pc, #196]	; (800360c <HAL_FLASHEx_Erase+0xd8>)
 8003548:	7e1b      	ldrb	r3, [r3, #24]
 800354a:	2b01      	cmp	r3, #1
 800354c:	d101      	bne.n	8003552 <HAL_FLASHEx_Erase+0x1e>
 800354e:	2302      	movs	r3, #2
 8003550:	e058      	b.n	8003604 <HAL_FLASHEx_Erase+0xd0>
 8003552:	4b2e      	ldr	r3, [pc, #184]	; (800360c <HAL_FLASHEx_Erase+0xd8>)
 8003554:	2201      	movs	r2, #1
 8003556:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003558:	f24c 3050 	movw	r0, #50000	; 0xc350
 800355c:	f7ff feaa 	bl	80032b4 <FLASH_WaitForLastOperation>
 8003560:	4603      	mov	r3, r0
 8003562:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8003564:	7bfb      	ldrb	r3, [r7, #15]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d148      	bne.n	80035fc <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	f04f 32ff 	mov.w	r2, #4294967295
 8003570:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2b01      	cmp	r3, #1
 8003578:	d115      	bne.n	80035a6 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	b2da      	uxtb	r2, r3
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	4619      	mov	r1, r3
 8003586:	4610      	mov	r0, r2
 8003588:	f000 f844 	bl	8003614 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800358c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003590:	f7ff fe90 	bl	80032b4 <FLASH_WaitForLastOperation>
 8003594:	4603      	mov	r3, r0
 8003596:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8003598:	4b1d      	ldr	r3, [pc, #116]	; (8003610 <HAL_FLASHEx_Erase+0xdc>)
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	4a1c      	ldr	r2, [pc, #112]	; (8003610 <HAL_FLASHEx_Erase+0xdc>)
 800359e:	f023 0304 	bic.w	r3, r3, #4
 80035a2:	6113      	str	r3, [r2, #16]
 80035a4:	e028      	b.n	80035f8 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	60bb      	str	r3, [r7, #8]
 80035ac:	e01c      	b.n	80035e8 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	691b      	ldr	r3, [r3, #16]
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	4619      	mov	r1, r3
 80035b6:	68b8      	ldr	r0, [r7, #8]
 80035b8:	f000 f850 	bl	800365c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80035bc:	f24c 3050 	movw	r0, #50000	; 0xc350
 80035c0:	f7ff fe78 	bl	80032b4 <FLASH_WaitForLastOperation>
 80035c4:	4603      	mov	r3, r0
 80035c6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80035c8:	4b11      	ldr	r3, [pc, #68]	; (8003610 <HAL_FLASHEx_Erase+0xdc>)
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	4a10      	ldr	r2, [pc, #64]	; (8003610 <HAL_FLASHEx_Erase+0xdc>)
 80035ce:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80035d2:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	68ba      	ldr	r2, [r7, #8]
 80035de:	601a      	str	r2, [r3, #0]
          break;
 80035e0:	e00a      	b.n	80035f8 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	3301      	adds	r3, #1
 80035e6:	60bb      	str	r3, [r7, #8]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	68da      	ldr	r2, [r3, #12]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	4413      	add	r3, r2
 80035f2:	68ba      	ldr	r2, [r7, #8]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d3da      	bcc.n	80035ae <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80035f8:	f000 f878 	bl	80036ec <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80035fc:	4b03      	ldr	r3, [pc, #12]	; (800360c <HAL_FLASHEx_Erase+0xd8>)
 80035fe:	2200      	movs	r2, #0
 8003600:	761a      	strb	r2, [r3, #24]

  return status;
 8003602:	7bfb      	ldrb	r3, [r7, #15]
}
 8003604:	4618      	mov	r0, r3
 8003606:	3710      	adds	r7, #16
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}
 800360c:	20004380 	.word	0x20004380
 8003610:	40023c00 	.word	0x40023c00

08003614 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	4603      	mov	r3, r0
 800361c:	6039      	str	r1, [r7, #0]
 800361e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003620:	4b0d      	ldr	r3, [pc, #52]	; (8003658 <FLASH_MassErase+0x44>)
 8003622:	691b      	ldr	r3, [r3, #16]
 8003624:	4a0c      	ldr	r2, [pc, #48]	; (8003658 <FLASH_MassErase+0x44>)
 8003626:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800362a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800362c:	4b0a      	ldr	r3, [pc, #40]	; (8003658 <FLASH_MassErase+0x44>)
 800362e:	691b      	ldr	r3, [r3, #16]
 8003630:	4a09      	ldr	r2, [pc, #36]	; (8003658 <FLASH_MassErase+0x44>)
 8003632:	f043 0304 	orr.w	r3, r3, #4
 8003636:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8003638:	4b07      	ldr	r3, [pc, #28]	; (8003658 <FLASH_MassErase+0x44>)
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	79fb      	ldrb	r3, [r7, #7]
 800363e:	021b      	lsls	r3, r3, #8
 8003640:	4313      	orrs	r3, r2
 8003642:	4a05      	ldr	r2, [pc, #20]	; (8003658 <FLASH_MassErase+0x44>)
 8003644:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003648:	6113      	str	r3, [r2, #16]
}
 800364a:	bf00      	nop
 800364c:	370c      	adds	r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	40023c00 	.word	0x40023c00

0800365c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800365c:	b480      	push	{r7}
 800365e:	b085      	sub	sp, #20
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
 8003664:	460b      	mov	r3, r1
 8003666:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003668:	2300      	movs	r3, #0
 800366a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800366c:	78fb      	ldrb	r3, [r7, #3]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d102      	bne.n	8003678 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8003672:	2300      	movs	r3, #0
 8003674:	60fb      	str	r3, [r7, #12]
 8003676:	e010      	b.n	800369a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003678:	78fb      	ldrb	r3, [r7, #3]
 800367a:	2b01      	cmp	r3, #1
 800367c:	d103      	bne.n	8003686 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800367e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003682:	60fb      	str	r3, [r7, #12]
 8003684:	e009      	b.n	800369a <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8003686:	78fb      	ldrb	r3, [r7, #3]
 8003688:	2b02      	cmp	r3, #2
 800368a:	d103      	bne.n	8003694 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800368c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003690:	60fb      	str	r3, [r7, #12]
 8003692:	e002      	b.n	800369a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8003694:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003698:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800369a:	4b13      	ldr	r3, [pc, #76]	; (80036e8 <FLASH_Erase_Sector+0x8c>)
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	4a12      	ldr	r2, [pc, #72]	; (80036e8 <FLASH_Erase_Sector+0x8c>)
 80036a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036a4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80036a6:	4b10      	ldr	r3, [pc, #64]	; (80036e8 <FLASH_Erase_Sector+0x8c>)
 80036a8:	691a      	ldr	r2, [r3, #16]
 80036aa:	490f      	ldr	r1, [pc, #60]	; (80036e8 <FLASH_Erase_Sector+0x8c>)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80036b2:	4b0d      	ldr	r3, [pc, #52]	; (80036e8 <FLASH_Erase_Sector+0x8c>)
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	4a0c      	ldr	r2, [pc, #48]	; (80036e8 <FLASH_Erase_Sector+0x8c>)
 80036b8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80036bc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80036be:	4b0a      	ldr	r3, [pc, #40]	; (80036e8 <FLASH_Erase_Sector+0x8c>)
 80036c0:	691a      	ldr	r2, [r3, #16]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	00db      	lsls	r3, r3, #3
 80036c6:	4313      	orrs	r3, r2
 80036c8:	4a07      	ldr	r2, [pc, #28]	; (80036e8 <FLASH_Erase_Sector+0x8c>)
 80036ca:	f043 0302 	orr.w	r3, r3, #2
 80036ce:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80036d0:	4b05      	ldr	r3, [pc, #20]	; (80036e8 <FLASH_Erase_Sector+0x8c>)
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	4a04      	ldr	r2, [pc, #16]	; (80036e8 <FLASH_Erase_Sector+0x8c>)
 80036d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036da:	6113      	str	r3, [r2, #16]
}
 80036dc:	bf00      	nop
 80036de:	3714      	adds	r7, #20
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr
 80036e8:	40023c00 	.word	0x40023c00

080036ec <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80036f0:	4b20      	ldr	r3, [pc, #128]	; (8003774 <FLASH_FlushCaches+0x88>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d017      	beq.n	800372c <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80036fc:	4b1d      	ldr	r3, [pc, #116]	; (8003774 <FLASH_FlushCaches+0x88>)
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	4a1c      	ldr	r2, [pc, #112]	; (8003774 <FLASH_FlushCaches+0x88>)
 8003702:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003706:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003708:	4b1a      	ldr	r3, [pc, #104]	; (8003774 <FLASH_FlushCaches+0x88>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a19      	ldr	r2, [pc, #100]	; (8003774 <FLASH_FlushCaches+0x88>)
 800370e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003712:	6013      	str	r3, [r2, #0]
 8003714:	4b17      	ldr	r3, [pc, #92]	; (8003774 <FLASH_FlushCaches+0x88>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a16      	ldr	r2, [pc, #88]	; (8003774 <FLASH_FlushCaches+0x88>)
 800371a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800371e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003720:	4b14      	ldr	r3, [pc, #80]	; (8003774 <FLASH_FlushCaches+0x88>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a13      	ldr	r2, [pc, #76]	; (8003774 <FLASH_FlushCaches+0x88>)
 8003726:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800372a:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800372c:	4b11      	ldr	r3, [pc, #68]	; (8003774 <FLASH_FlushCaches+0x88>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003734:	2b00      	cmp	r3, #0
 8003736:	d017      	beq.n	8003768 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8003738:	4b0e      	ldr	r3, [pc, #56]	; (8003774 <FLASH_FlushCaches+0x88>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4a0d      	ldr	r2, [pc, #52]	; (8003774 <FLASH_FlushCaches+0x88>)
 800373e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003742:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003744:	4b0b      	ldr	r3, [pc, #44]	; (8003774 <FLASH_FlushCaches+0x88>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a0a      	ldr	r2, [pc, #40]	; (8003774 <FLASH_FlushCaches+0x88>)
 800374a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800374e:	6013      	str	r3, [r2, #0]
 8003750:	4b08      	ldr	r3, [pc, #32]	; (8003774 <FLASH_FlushCaches+0x88>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a07      	ldr	r2, [pc, #28]	; (8003774 <FLASH_FlushCaches+0x88>)
 8003756:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800375a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800375c:	4b05      	ldr	r3, [pc, #20]	; (8003774 <FLASH_FlushCaches+0x88>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a04      	ldr	r2, [pc, #16]	; (8003774 <FLASH_FlushCaches+0x88>)
 8003762:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003766:	6013      	str	r3, [r2, #0]
  }
}
 8003768:	bf00      	nop
 800376a:	46bd      	mov	sp, r7
 800376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003770:	4770      	bx	lr
 8003772:	bf00      	nop
 8003774:	40023c00 	.word	0x40023c00

08003778 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003778:	b480      	push	{r7}
 800377a:	b089      	sub	sp, #36	; 0x24
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003782:	2300      	movs	r3, #0
 8003784:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003786:	2300      	movs	r3, #0
 8003788:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800378a:	2300      	movs	r3, #0
 800378c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800378e:	2300      	movs	r3, #0
 8003790:	61fb      	str	r3, [r7, #28]
 8003792:	e165      	b.n	8003a60 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003794:	2201      	movs	r2, #1
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	fa02 f303 	lsl.w	r3, r2, r3
 800379c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	697a      	ldr	r2, [r7, #20]
 80037a4:	4013      	ands	r3, r2
 80037a6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037a8:	693a      	ldr	r2, [r7, #16]
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	f040 8154 	bne.w	8003a5a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f003 0303 	and.w	r3, r3, #3
 80037ba:	2b01      	cmp	r3, #1
 80037bc:	d005      	beq.n	80037ca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d130      	bne.n	800382c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	2203      	movs	r2, #3
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	43db      	mvns	r3, r3
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	4013      	ands	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	68da      	ldr	r2, [r3, #12]
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	005b      	lsls	r3, r3, #1
 80037ea:	fa02 f303 	lsl.w	r3, r2, r3
 80037ee:	69ba      	ldr	r2, [r7, #24]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	69ba      	ldr	r2, [r7, #24]
 80037f8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003800:	2201      	movs	r2, #1
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	fa02 f303 	lsl.w	r3, r2, r3
 8003808:	43db      	mvns	r3, r3
 800380a:	69ba      	ldr	r2, [r7, #24]
 800380c:	4013      	ands	r3, r2
 800380e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	091b      	lsrs	r3, r3, #4
 8003816:	f003 0201 	and.w	r2, r3, #1
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	fa02 f303 	lsl.w	r3, r2, r3
 8003820:	69ba      	ldr	r2, [r7, #24]
 8003822:	4313      	orrs	r3, r2
 8003824:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	69ba      	ldr	r2, [r7, #24]
 800382a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	f003 0303 	and.w	r3, r3, #3
 8003834:	2b03      	cmp	r3, #3
 8003836:	d017      	beq.n	8003868 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	68db      	ldr	r3, [r3, #12]
 800383c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800383e:	69fb      	ldr	r3, [r7, #28]
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	2203      	movs	r2, #3
 8003844:	fa02 f303 	lsl.w	r3, r2, r3
 8003848:	43db      	mvns	r3, r3
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	4013      	ands	r3, r2
 800384e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	689a      	ldr	r2, [r3, #8]
 8003854:	69fb      	ldr	r3, [r7, #28]
 8003856:	005b      	lsls	r3, r3, #1
 8003858:	fa02 f303 	lsl.w	r3, r2, r3
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	4313      	orrs	r3, r2
 8003860:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	69ba      	ldr	r2, [r7, #24]
 8003866:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f003 0303 	and.w	r3, r3, #3
 8003870:	2b02      	cmp	r3, #2
 8003872:	d123      	bne.n	80038bc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	08da      	lsrs	r2, r3, #3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	3208      	adds	r2, #8
 800387c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003880:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	f003 0307 	and.w	r3, r3, #7
 8003888:	009b      	lsls	r3, r3, #2
 800388a:	220f      	movs	r2, #15
 800388c:	fa02 f303 	lsl.w	r3, r2, r3
 8003890:	43db      	mvns	r3, r3
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	4013      	ands	r3, r2
 8003896:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	691a      	ldr	r2, [r3, #16]
 800389c:	69fb      	ldr	r3, [r7, #28]
 800389e:	f003 0307 	and.w	r3, r3, #7
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	69ba      	ldr	r2, [r7, #24]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	08da      	lsrs	r2, r3, #3
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	3208      	adds	r2, #8
 80038b6:	69b9      	ldr	r1, [r7, #24]
 80038b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	005b      	lsls	r3, r3, #1
 80038c6:	2203      	movs	r2, #3
 80038c8:	fa02 f303 	lsl.w	r3, r2, r3
 80038cc:	43db      	mvns	r3, r3
 80038ce:	69ba      	ldr	r2, [r7, #24]
 80038d0:	4013      	ands	r3, r2
 80038d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f003 0203 	and.w	r2, r3, #3
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	005b      	lsls	r3, r3, #1
 80038e0:	fa02 f303 	lsl.w	r3, r2, r3
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f000 80ae 	beq.w	8003a5a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038fe:	2300      	movs	r3, #0
 8003900:	60fb      	str	r3, [r7, #12]
 8003902:	4b5d      	ldr	r3, [pc, #372]	; (8003a78 <HAL_GPIO_Init+0x300>)
 8003904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003906:	4a5c      	ldr	r2, [pc, #368]	; (8003a78 <HAL_GPIO_Init+0x300>)
 8003908:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800390c:	6453      	str	r3, [r2, #68]	; 0x44
 800390e:	4b5a      	ldr	r3, [pc, #360]	; (8003a78 <HAL_GPIO_Init+0x300>)
 8003910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003912:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003916:	60fb      	str	r3, [r7, #12]
 8003918:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800391a:	4a58      	ldr	r2, [pc, #352]	; (8003a7c <HAL_GPIO_Init+0x304>)
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	089b      	lsrs	r3, r3, #2
 8003920:	3302      	adds	r3, #2
 8003922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003926:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	f003 0303 	and.w	r3, r3, #3
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	220f      	movs	r2, #15
 8003932:	fa02 f303 	lsl.w	r3, r2, r3
 8003936:	43db      	mvns	r3, r3
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	4013      	ands	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a4f      	ldr	r2, [pc, #316]	; (8003a80 <HAL_GPIO_Init+0x308>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d025      	beq.n	8003992 <HAL_GPIO_Init+0x21a>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a4e      	ldr	r2, [pc, #312]	; (8003a84 <HAL_GPIO_Init+0x30c>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d01f      	beq.n	800398e <HAL_GPIO_Init+0x216>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a4d      	ldr	r2, [pc, #308]	; (8003a88 <HAL_GPIO_Init+0x310>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d019      	beq.n	800398a <HAL_GPIO_Init+0x212>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a4c      	ldr	r2, [pc, #304]	; (8003a8c <HAL_GPIO_Init+0x314>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d013      	beq.n	8003986 <HAL_GPIO_Init+0x20e>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a4b      	ldr	r2, [pc, #300]	; (8003a90 <HAL_GPIO_Init+0x318>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d00d      	beq.n	8003982 <HAL_GPIO_Init+0x20a>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a4a      	ldr	r2, [pc, #296]	; (8003a94 <HAL_GPIO_Init+0x31c>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d007      	beq.n	800397e <HAL_GPIO_Init+0x206>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a49      	ldr	r2, [pc, #292]	; (8003a98 <HAL_GPIO_Init+0x320>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d101      	bne.n	800397a <HAL_GPIO_Init+0x202>
 8003976:	2306      	movs	r3, #6
 8003978:	e00c      	b.n	8003994 <HAL_GPIO_Init+0x21c>
 800397a:	2307      	movs	r3, #7
 800397c:	e00a      	b.n	8003994 <HAL_GPIO_Init+0x21c>
 800397e:	2305      	movs	r3, #5
 8003980:	e008      	b.n	8003994 <HAL_GPIO_Init+0x21c>
 8003982:	2304      	movs	r3, #4
 8003984:	e006      	b.n	8003994 <HAL_GPIO_Init+0x21c>
 8003986:	2303      	movs	r3, #3
 8003988:	e004      	b.n	8003994 <HAL_GPIO_Init+0x21c>
 800398a:	2302      	movs	r3, #2
 800398c:	e002      	b.n	8003994 <HAL_GPIO_Init+0x21c>
 800398e:	2301      	movs	r3, #1
 8003990:	e000      	b.n	8003994 <HAL_GPIO_Init+0x21c>
 8003992:	2300      	movs	r3, #0
 8003994:	69fa      	ldr	r2, [r7, #28]
 8003996:	f002 0203 	and.w	r2, r2, #3
 800399a:	0092      	lsls	r2, r2, #2
 800399c:	4093      	lsls	r3, r2
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	4313      	orrs	r3, r2
 80039a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039a4:	4935      	ldr	r1, [pc, #212]	; (8003a7c <HAL_GPIO_Init+0x304>)
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	089b      	lsrs	r3, r3, #2
 80039aa:	3302      	adds	r3, #2
 80039ac:	69ba      	ldr	r2, [r7, #24]
 80039ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039b2:	4b3a      	ldr	r3, [pc, #232]	; (8003a9c <HAL_GPIO_Init+0x324>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	43db      	mvns	r3, r3
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	4013      	ands	r3, r2
 80039c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	4313      	orrs	r3, r2
 80039d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80039d6:	4a31      	ldr	r2, [pc, #196]	; (8003a9c <HAL_GPIO_Init+0x324>)
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80039dc:	4b2f      	ldr	r3, [pc, #188]	; (8003a9c <HAL_GPIO_Init+0x324>)
 80039de:	685b      	ldr	r3, [r3, #4]
 80039e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	43db      	mvns	r3, r3
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	4013      	ands	r3, r2
 80039ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80039f8:	69ba      	ldr	r2, [r7, #24]
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a00:	4a26      	ldr	r2, [pc, #152]	; (8003a9c <HAL_GPIO_Init+0x324>)
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a06:	4b25      	ldr	r3, [pc, #148]	; (8003a9c <HAL_GPIO_Init+0x324>)
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a0c:	693b      	ldr	r3, [r7, #16]
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	4013      	ands	r3, r2
 8003a14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003a22:	69ba      	ldr	r2, [r7, #24]
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a2a:	4a1c      	ldr	r2, [pc, #112]	; (8003a9c <HAL_GPIO_Init+0x324>)
 8003a2c:	69bb      	ldr	r3, [r7, #24]
 8003a2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a30:	4b1a      	ldr	r3, [pc, #104]	; (8003a9c <HAL_GPIO_Init+0x324>)
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a36:	693b      	ldr	r3, [r7, #16]
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	69ba      	ldr	r2, [r7, #24]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d003      	beq.n	8003a54 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a54:	4a11      	ldr	r2, [pc, #68]	; (8003a9c <HAL_GPIO_Init+0x324>)
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	61fb      	str	r3, [r7, #28]
 8003a60:	69fb      	ldr	r3, [r7, #28]
 8003a62:	2b0f      	cmp	r3, #15
 8003a64:	f67f ae96 	bls.w	8003794 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a68:	bf00      	nop
 8003a6a:	bf00      	nop
 8003a6c:	3724      	adds	r7, #36	; 0x24
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	40023800 	.word	0x40023800
 8003a7c:	40013800 	.word	0x40013800
 8003a80:	40020000 	.word	0x40020000
 8003a84:	40020400 	.word	0x40020400
 8003a88:	40020800 	.word	0x40020800
 8003a8c:	40020c00 	.word	0x40020c00
 8003a90:	40021000 	.word	0x40021000
 8003a94:	40021400 	.word	0x40021400
 8003a98:	40021800 	.word	0x40021800
 8003a9c:	40013c00 	.word	0x40013c00

08003aa0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b085      	sub	sp, #20
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
 8003aa8:	460b      	mov	r3, r1
 8003aaa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	691a      	ldr	r2, [r3, #16]
 8003ab0:	887b      	ldrh	r3, [r7, #2]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d002      	beq.n	8003abe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ab8:	2301      	movs	r3, #1
 8003aba:	73fb      	strb	r3, [r7, #15]
 8003abc:	e001      	b.n	8003ac2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003ac2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3714      	adds	r7, #20
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	460b      	mov	r3, r1
 8003ada:	807b      	strh	r3, [r7, #2]
 8003adc:	4613      	mov	r3, r2
 8003ade:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003ae0:	787b      	ldrb	r3, [r7, #1]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d003      	beq.n	8003aee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ae6:	887a      	ldrh	r2, [r7, #2]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003aec:	e003      	b.n	8003af6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003aee:	887b      	ldrh	r3, [r7, #2]
 8003af0:	041a      	lsls	r2, r3, #16
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	619a      	str	r2, [r3, #24]
}
 8003af6:	bf00      	nop
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr

08003b02 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b02:	b480      	push	{r7}
 8003b04:	b085      	sub	sp, #20
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b14:	887a      	ldrh	r2, [r7, #2]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	4013      	ands	r3, r2
 8003b1a:	041a      	lsls	r2, r3, #16
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	43d9      	mvns	r1, r3
 8003b20:	887b      	ldrh	r3, [r7, #2]
 8003b22:	400b      	ands	r3, r1
 8003b24:	431a      	orrs	r2, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	619a      	str	r2, [r3, #24]
}
 8003b2a:	bf00      	nop
 8003b2c:	3714      	adds	r7, #20
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
	...

08003b38 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	4603      	mov	r3, r0
 8003b40:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b42:	4b08      	ldr	r3, [pc, #32]	; (8003b64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b44:	695a      	ldr	r2, [r3, #20]
 8003b46:	88fb      	ldrh	r3, [r7, #6]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d006      	beq.n	8003b5c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b4e:	4a05      	ldr	r2, [pc, #20]	; (8003b64 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003b50:	88fb      	ldrh	r3, [r7, #6]
 8003b52:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b54:	88fb      	ldrh	r3, [r7, #6]
 8003b56:	4618      	mov	r0, r3
 8003b58:	f7fe fa5a 	bl	8002010 <HAL_GPIO_EXTI_Callback>
  }
}
 8003b5c:	bf00      	nop
 8003b5e:	3708      	adds	r7, #8
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	40013c00 	.word	0x40013c00

08003b68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e12b      	b.n	8003dd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d106      	bne.n	8003b94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f7fe ffa8 	bl	8002ae4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2224      	movs	r2, #36	; 0x24
 8003b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 0201 	bic.w	r2, r2, #1
 8003baa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003bca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003bcc:	f000 fe38 	bl	8004840 <HAL_RCC_GetPCLK1Freq>
 8003bd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	4a81      	ldr	r2, [pc, #516]	; (8003ddc <HAL_I2C_Init+0x274>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d807      	bhi.n	8003bec <HAL_I2C_Init+0x84>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	4a80      	ldr	r2, [pc, #512]	; (8003de0 <HAL_I2C_Init+0x278>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	bf94      	ite	ls
 8003be4:	2301      	movls	r3, #1
 8003be6:	2300      	movhi	r3, #0
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	e006      	b.n	8003bfa <HAL_I2C_Init+0x92>
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	4a7d      	ldr	r2, [pc, #500]	; (8003de4 <HAL_I2C_Init+0x27c>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	bf94      	ite	ls
 8003bf4:	2301      	movls	r3, #1
 8003bf6:	2300      	movhi	r3, #0
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e0e7      	b.n	8003dd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	4a78      	ldr	r2, [pc, #480]	; (8003de8 <HAL_I2C_Init+0x280>)
 8003c06:	fba2 2303 	umull	r2, r3, r2, r3
 8003c0a:	0c9b      	lsrs	r3, r3, #18
 8003c0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6a1b      	ldr	r3, [r3, #32]
 8003c28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	4a6a      	ldr	r2, [pc, #424]	; (8003ddc <HAL_I2C_Init+0x274>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d802      	bhi.n	8003c3c <HAL_I2C_Init+0xd4>
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	3301      	adds	r3, #1
 8003c3a:	e009      	b.n	8003c50 <HAL_I2C_Init+0xe8>
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c42:	fb02 f303 	mul.w	r3, r2, r3
 8003c46:	4a69      	ldr	r2, [pc, #420]	; (8003dec <HAL_I2C_Init+0x284>)
 8003c48:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4c:	099b      	lsrs	r3, r3, #6
 8003c4e:	3301      	adds	r3, #1
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	6812      	ldr	r2, [r2, #0]
 8003c54:	430b      	orrs	r3, r1
 8003c56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	69db      	ldr	r3, [r3, #28]
 8003c5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003c62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	495c      	ldr	r1, [pc, #368]	; (8003ddc <HAL_I2C_Init+0x274>)
 8003c6c:	428b      	cmp	r3, r1
 8003c6e:	d819      	bhi.n	8003ca4 <HAL_I2C_Init+0x13c>
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	1e59      	subs	r1, r3, #1
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	005b      	lsls	r3, r3, #1
 8003c7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c7e:	1c59      	adds	r1, r3, #1
 8003c80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003c84:	400b      	ands	r3, r1
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00a      	beq.n	8003ca0 <HAL_I2C_Init+0x138>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	1e59      	subs	r1, r3, #1
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	005b      	lsls	r3, r3, #1
 8003c94:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c98:	3301      	adds	r3, #1
 8003c9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c9e:	e051      	b.n	8003d44 <HAL_I2C_Init+0x1dc>
 8003ca0:	2304      	movs	r3, #4
 8003ca2:	e04f      	b.n	8003d44 <HAL_I2C_Init+0x1dc>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d111      	bne.n	8003cd0 <HAL_I2C_Init+0x168>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	1e58      	subs	r0, r3, #1
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6859      	ldr	r1, [r3, #4]
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	440b      	add	r3, r1
 8003cba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	bf0c      	ite	eq
 8003cc8:	2301      	moveq	r3, #1
 8003cca:	2300      	movne	r3, #0
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	e012      	b.n	8003cf6 <HAL_I2C_Init+0x18e>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	1e58      	subs	r0, r3, #1
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6859      	ldr	r1, [r3, #4]
 8003cd8:	460b      	mov	r3, r1
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	0099      	lsls	r1, r3, #2
 8003ce0:	440b      	add	r3, r1
 8003ce2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	bf0c      	ite	eq
 8003cf0:	2301      	moveq	r3, #1
 8003cf2:	2300      	movne	r3, #0
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <HAL_I2C_Init+0x196>
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e022      	b.n	8003d44 <HAL_I2C_Init+0x1dc>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d10e      	bne.n	8003d24 <HAL_I2C_Init+0x1bc>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	1e58      	subs	r0, r3, #1
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6859      	ldr	r1, [r3, #4]
 8003d0e:	460b      	mov	r3, r1
 8003d10:	005b      	lsls	r3, r3, #1
 8003d12:	440b      	add	r3, r1
 8003d14:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d18:	3301      	adds	r3, #1
 8003d1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d22:	e00f      	b.n	8003d44 <HAL_I2C_Init+0x1dc>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	1e58      	subs	r0, r3, #1
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6859      	ldr	r1, [r3, #4]
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	440b      	add	r3, r1
 8003d32:	0099      	lsls	r1, r3, #2
 8003d34:	440b      	add	r3, r1
 8003d36:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d44:	6879      	ldr	r1, [r7, #4]
 8003d46:	6809      	ldr	r1, [r1, #0]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	69da      	ldr	r2, [r3, #28]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	431a      	orrs	r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	430a      	orrs	r2, r1
 8003d66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003d72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6911      	ldr	r1, [r2, #16]
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	68d2      	ldr	r2, [r2, #12]
 8003d7e:	4311      	orrs	r1, r2
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	6812      	ldr	r2, [r2, #0]
 8003d84:	430b      	orrs	r3, r1
 8003d86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	695a      	ldr	r2, [r3, #20]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	430a      	orrs	r2, r1
 8003da2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f042 0201 	orr.w	r2, r2, #1
 8003db2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2220      	movs	r2, #32
 8003dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	000186a0 	.word	0x000186a0
 8003de0:	001e847f 	.word	0x001e847f
 8003de4:	003d08ff 	.word	0x003d08ff
 8003de8:	431bde83 	.word	0x431bde83
 8003dec:	10624dd3 	.word	0x10624dd3

08003df0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b088      	sub	sp, #32
 8003df4:	af02      	add	r7, sp, #8
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	607a      	str	r2, [r7, #4]
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	460b      	mov	r3, r1
 8003dfe:	817b      	strh	r3, [r7, #10]
 8003e00:	4613      	mov	r3, r2
 8003e02:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003e04:	f7ff f8be 	bl	8002f84 <HAL_GetTick>
 8003e08:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2b20      	cmp	r3, #32
 8003e14:	f040 80e0 	bne.w	8003fd8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	9300      	str	r3, [sp, #0]
 8003e1c:	2319      	movs	r3, #25
 8003e1e:	2201      	movs	r2, #1
 8003e20:	4970      	ldr	r1, [pc, #448]	; (8003fe4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003e22:	68f8      	ldr	r0, [r7, #12]
 8003e24:	f000 fa92 	bl	800434c <I2C_WaitOnFlagUntilTimeout>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d001      	beq.n	8003e32 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003e2e:	2302      	movs	r3, #2
 8003e30:	e0d3      	b.n	8003fda <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d101      	bne.n	8003e40 <HAL_I2C_Master_Transmit+0x50>
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	e0cc      	b.n	8003fda <HAL_I2C_Master_Transmit+0x1ea>
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2201      	movs	r2, #1
 8003e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 0301 	and.w	r3, r3, #1
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d007      	beq.n	8003e66 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f042 0201 	orr.w	r2, r2, #1
 8003e64:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e74:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2221      	movs	r2, #33	; 0x21
 8003e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2210      	movs	r2, #16
 8003e82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	893a      	ldrh	r2, [r7, #8]
 8003e96:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	4a50      	ldr	r2, [pc, #320]	; (8003fe8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003ea6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003ea8:	8979      	ldrh	r1, [r7, #10]
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	6a3a      	ldr	r2, [r7, #32]
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f000 f9ca 	bl	8004248 <I2C_MasterRequestWrite>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d001      	beq.n	8003ebe <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e08d      	b.n	8003fda <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	613b      	str	r3, [r7, #16]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	695b      	ldr	r3, [r3, #20]
 8003ec8:	613b      	str	r3, [r7, #16]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	699b      	ldr	r3, [r3, #24]
 8003ed0:	613b      	str	r3, [r7, #16]
 8003ed2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003ed4:	e066      	b.n	8003fa4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ed6:	697a      	ldr	r2, [r7, #20]
 8003ed8:	6a39      	ldr	r1, [r7, #32]
 8003eda:	68f8      	ldr	r0, [r7, #12]
 8003edc:	f000 fb0c 	bl	80044f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d00d      	beq.n	8003f02 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eea:	2b04      	cmp	r3, #4
 8003eec:	d107      	bne.n	8003efe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003efc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e06b      	b.n	8003fda <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f06:	781a      	ldrb	r2, [r3, #0]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f12:	1c5a      	adds	r2, r3, #1
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f1c:	b29b      	uxth	r3, r3
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	695b      	ldr	r3, [r3, #20]
 8003f38:	f003 0304 	and.w	r3, r3, #4
 8003f3c:	2b04      	cmp	r3, #4
 8003f3e:	d11b      	bne.n	8003f78 <HAL_I2C_Master_Transmit+0x188>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d017      	beq.n	8003f78 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4c:	781a      	ldrb	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f58:	1c5a      	adds	r2, r3, #1
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f62:	b29b      	uxth	r3, r3
 8003f64:	3b01      	subs	r3, #1
 8003f66:	b29a      	uxth	r2, r3
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f70:	3b01      	subs	r3, #1
 8003f72:	b29a      	uxth	r2, r3
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f78:	697a      	ldr	r2, [r7, #20]
 8003f7a:	6a39      	ldr	r1, [r7, #32]
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	f000 fafc 	bl	800457a <I2C_WaitOnBTFFlagUntilTimeout>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d00d      	beq.n	8003fa4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f8c:	2b04      	cmp	r3, #4
 8003f8e:	d107      	bne.n	8003fa0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f9e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e01a      	b.n	8003fda <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d194      	bne.n	8003ed6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681a      	ldr	r2, [r3, #0]
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2220      	movs	r2, #32
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	e000      	b.n	8003fda <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003fd8:	2302      	movs	r3, #2
  }
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3718      	adds	r7, #24
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	00100002 	.word	0x00100002
 8003fe8:	ffff0000 	.word	0xffff0000

08003fec <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b08a      	sub	sp, #40	; 0x28
 8003ff0:	af02      	add	r7, sp, #8
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	607a      	str	r2, [r7, #4]
 8003ff6:	603b      	str	r3, [r7, #0]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003ffc:	f7fe ffc2 	bl	8002f84 <HAL_GetTick>
 8004000:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8004002:	2301      	movs	r3, #1
 8004004:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800400c:	b2db      	uxtb	r3, r3
 800400e:	2b20      	cmp	r3, #32
 8004010:	f040 8111 	bne.w	8004236 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	9300      	str	r3, [sp, #0]
 8004018:	2319      	movs	r3, #25
 800401a:	2201      	movs	r2, #1
 800401c:	4988      	ldr	r1, [pc, #544]	; (8004240 <HAL_I2C_IsDeviceReady+0x254>)
 800401e:	68f8      	ldr	r0, [r7, #12]
 8004020:	f000 f994 	bl	800434c <I2C_WaitOnFlagUntilTimeout>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d001      	beq.n	800402e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800402a:	2302      	movs	r3, #2
 800402c:	e104      	b.n	8004238 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004034:	2b01      	cmp	r3, #1
 8004036:	d101      	bne.n	800403c <HAL_I2C_IsDeviceReady+0x50>
 8004038:	2302      	movs	r3, #2
 800403a:	e0fd      	b.n	8004238 <HAL_I2C_IsDeviceReady+0x24c>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0301 	and.w	r3, r3, #1
 800404e:	2b01      	cmp	r3, #1
 8004050:	d007      	beq.n	8004062 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f042 0201 	orr.w	r2, r2, #1
 8004060:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004070:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2224      	movs	r2, #36	; 0x24
 8004076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2200      	movs	r2, #0
 800407e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	4a70      	ldr	r2, [pc, #448]	; (8004244 <HAL_I2C_IsDeviceReady+0x258>)
 8004084:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004094:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004096:	69fb      	ldr	r3, [r7, #28]
 8004098:	9300      	str	r3, [sp, #0]
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	2200      	movs	r2, #0
 800409e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	f000 f952 	bl	800434c <I2C_WaitOnFlagUntilTimeout>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d00d      	beq.n	80040ca <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040bc:	d103      	bne.n	80040c6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040c4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e0b6      	b.n	8004238 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80040ca:	897b      	ldrh	r3, [r7, #10]
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	461a      	mov	r2, r3
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80040d8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80040da:	f7fe ff53 	bl	8002f84 <HAL_GetTick>
 80040de:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	695b      	ldr	r3, [r3, #20]
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b02      	cmp	r3, #2
 80040ec:	bf0c      	ite	eq
 80040ee:	2301      	moveq	r3, #1
 80040f0:	2300      	movne	r3, #0
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	695b      	ldr	r3, [r3, #20]
 80040fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004100:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004104:	bf0c      	ite	eq
 8004106:	2301      	moveq	r3, #1
 8004108:	2300      	movne	r3, #0
 800410a:	b2db      	uxtb	r3, r3
 800410c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800410e:	e025      	b.n	800415c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004110:	f7fe ff38 	bl	8002f84 <HAL_GetTick>
 8004114:	4602      	mov	r2, r0
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	1ad3      	subs	r3, r2, r3
 800411a:	683a      	ldr	r2, [r7, #0]
 800411c:	429a      	cmp	r2, r3
 800411e:	d302      	bcc.n	8004126 <HAL_I2C_IsDeviceReady+0x13a>
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d103      	bne.n	800412e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	22a0      	movs	r2, #160	; 0xa0
 800412a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	695b      	ldr	r3, [r3, #20]
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b02      	cmp	r3, #2
 800413a:	bf0c      	ite	eq
 800413c:	2301      	moveq	r3, #1
 800413e:	2300      	movne	r3, #0
 8004140:	b2db      	uxtb	r3, r3
 8004142:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800414e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004152:	bf0c      	ite	eq
 8004154:	2301      	moveq	r3, #1
 8004156:	2300      	movne	r3, #0
 8004158:	b2db      	uxtb	r3, r3
 800415a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004162:	b2db      	uxtb	r3, r3
 8004164:	2ba0      	cmp	r3, #160	; 0xa0
 8004166:	d005      	beq.n	8004174 <HAL_I2C_IsDeviceReady+0x188>
 8004168:	7dfb      	ldrb	r3, [r7, #23]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d102      	bne.n	8004174 <HAL_I2C_IsDeviceReady+0x188>
 800416e:	7dbb      	ldrb	r3, [r7, #22]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0cd      	beq.n	8004110 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2220      	movs	r2, #32
 8004178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	695b      	ldr	r3, [r3, #20]
 8004182:	f003 0302 	and.w	r3, r3, #2
 8004186:	2b02      	cmp	r3, #2
 8004188:	d129      	bne.n	80041de <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004198:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800419a:	2300      	movs	r3, #0
 800419c:	613b      	str	r3, [r7, #16]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	613b      	str	r3, [r7, #16]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	613b      	str	r3, [r7, #16]
 80041ae:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	9300      	str	r3, [sp, #0]
 80041b4:	2319      	movs	r3, #25
 80041b6:	2201      	movs	r2, #1
 80041b8:	4921      	ldr	r1, [pc, #132]	; (8004240 <HAL_I2C_IsDeviceReady+0x254>)
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	f000 f8c6 	bl	800434c <I2C_WaitOnFlagUntilTimeout>
 80041c0:	4603      	mov	r3, r0
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d001      	beq.n	80041ca <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	e036      	b.n	8004238 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2220      	movs	r2, #32
 80041ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	2200      	movs	r2, #0
 80041d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80041da:	2300      	movs	r3, #0
 80041dc:	e02c      	b.n	8004238 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	681a      	ldr	r2, [r3, #0]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041ec:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80041f6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	9300      	str	r3, [sp, #0]
 80041fc:	2319      	movs	r3, #25
 80041fe:	2201      	movs	r2, #1
 8004200:	490f      	ldr	r1, [pc, #60]	; (8004240 <HAL_I2C_IsDeviceReady+0x254>)
 8004202:	68f8      	ldr	r0, [r7, #12]
 8004204:	f000 f8a2 	bl	800434c <I2C_WaitOnFlagUntilTimeout>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e012      	b.n	8004238 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	3301      	adds	r3, #1
 8004216:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004218:	69ba      	ldr	r2, [r7, #24]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	429a      	cmp	r2, r3
 800421e:	f4ff af32 	bcc.w	8004086 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	2220      	movs	r2, #32
 8004226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	e000      	b.n	8004238 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004236:	2302      	movs	r3, #2
  }
}
 8004238:	4618      	mov	r0, r3
 800423a:	3720      	adds	r7, #32
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	00100002 	.word	0x00100002
 8004244:	ffff0000 	.word	0xffff0000

08004248 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b088      	sub	sp, #32
 800424c:	af02      	add	r7, sp, #8
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	607a      	str	r2, [r7, #4]
 8004252:	603b      	str	r3, [r7, #0]
 8004254:	460b      	mov	r3, r1
 8004256:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800425c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	2b08      	cmp	r3, #8
 8004262:	d006      	beq.n	8004272 <I2C_MasterRequestWrite+0x2a>
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	2b01      	cmp	r3, #1
 8004268:	d003      	beq.n	8004272 <I2C_MasterRequestWrite+0x2a>
 800426a:	697b      	ldr	r3, [r7, #20]
 800426c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004270:	d108      	bne.n	8004284 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	e00b      	b.n	800429c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004288:	2b12      	cmp	r3, #18
 800428a:	d107      	bne.n	800429c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	681a      	ldr	r2, [r3, #0]
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800429a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	9300      	str	r3, [sp, #0]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80042a8:	68f8      	ldr	r0, [r7, #12]
 80042aa:	f000 f84f 	bl	800434c <I2C_WaitOnFlagUntilTimeout>
 80042ae:	4603      	mov	r3, r0
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00d      	beq.n	80042d0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042c2:	d103      	bne.n	80042cc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e035      	b.n	800433c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042d8:	d108      	bne.n	80042ec <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80042da:	897b      	ldrh	r3, [r7, #10]
 80042dc:	b2db      	uxtb	r3, r3
 80042de:	461a      	mov	r2, r3
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80042e8:	611a      	str	r2, [r3, #16]
 80042ea:	e01b      	b.n	8004324 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80042ec:	897b      	ldrh	r3, [r7, #10]
 80042ee:	11db      	asrs	r3, r3, #7
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	f003 0306 	and.w	r3, r3, #6
 80042f6:	b2db      	uxtb	r3, r3
 80042f8:	f063 030f 	orn	r3, r3, #15
 80042fc:	b2da      	uxtb	r2, r3
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	490e      	ldr	r1, [pc, #56]	; (8004344 <I2C_MasterRequestWrite+0xfc>)
 800430a:	68f8      	ldr	r0, [r7, #12]
 800430c:	f000 f875 	bl	80043fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e010      	b.n	800433c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800431a:	897b      	ldrh	r3, [r7, #10]
 800431c:	b2da      	uxtb	r2, r3
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	4907      	ldr	r1, [pc, #28]	; (8004348 <I2C_MasterRequestWrite+0x100>)
 800432a:	68f8      	ldr	r0, [r7, #12]
 800432c:	f000 f865 	bl	80043fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d001      	beq.n	800433a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e000      	b.n	800433c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800433a:	2300      	movs	r3, #0
}
 800433c:	4618      	mov	r0, r3
 800433e:	3718      	adds	r7, #24
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	00010008 	.word	0x00010008
 8004348:	00010002 	.word	0x00010002

0800434c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800434c:	b580      	push	{r7, lr}
 800434e:	b084      	sub	sp, #16
 8004350:	af00      	add	r7, sp, #0
 8004352:	60f8      	str	r0, [r7, #12]
 8004354:	60b9      	str	r1, [r7, #8]
 8004356:	603b      	str	r3, [r7, #0]
 8004358:	4613      	mov	r3, r2
 800435a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800435c:	e025      	b.n	80043aa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004364:	d021      	beq.n	80043aa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004366:	f7fe fe0d 	bl	8002f84 <HAL_GetTick>
 800436a:	4602      	mov	r2, r0
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	429a      	cmp	r2, r3
 8004374:	d302      	bcc.n	800437c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d116      	bne.n	80043aa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2220      	movs	r2, #32
 8004386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2200      	movs	r2, #0
 800438e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004396:	f043 0220 	orr.w	r2, r3, #32
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	2200      	movs	r2, #0
 80043a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e023      	b.n	80043f2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	0c1b      	lsrs	r3, r3, #16
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d10d      	bne.n	80043d0 <I2C_WaitOnFlagUntilTimeout+0x84>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	695b      	ldr	r3, [r3, #20]
 80043ba:	43da      	mvns	r2, r3
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	4013      	ands	r3, r2
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	bf0c      	ite	eq
 80043c6:	2301      	moveq	r3, #1
 80043c8:	2300      	movne	r3, #0
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	461a      	mov	r2, r3
 80043ce:	e00c      	b.n	80043ea <I2C_WaitOnFlagUntilTimeout+0x9e>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	43da      	mvns	r2, r3
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	4013      	ands	r3, r2
 80043dc:	b29b      	uxth	r3, r3
 80043de:	2b00      	cmp	r3, #0
 80043e0:	bf0c      	ite	eq
 80043e2:	2301      	moveq	r3, #1
 80043e4:	2300      	movne	r3, #0
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	461a      	mov	r2, r3
 80043ea:	79fb      	ldrb	r3, [r7, #7]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d0b6      	beq.n	800435e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3710      	adds	r7, #16
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}

080043fa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80043fa:	b580      	push	{r7, lr}
 80043fc:	b084      	sub	sp, #16
 80043fe:	af00      	add	r7, sp, #0
 8004400:	60f8      	str	r0, [r7, #12]
 8004402:	60b9      	str	r1, [r7, #8]
 8004404:	607a      	str	r2, [r7, #4]
 8004406:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004408:	e051      	b.n	80044ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	695b      	ldr	r3, [r3, #20]
 8004410:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004414:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004418:	d123      	bne.n	8004462 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004428:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004432:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2200      	movs	r2, #0
 8004438:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2220      	movs	r2, #32
 800443e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444e:	f043 0204 	orr.w	r2, r3, #4
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e046      	b.n	80044f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004468:	d021      	beq.n	80044ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800446a:	f7fe fd8b 	bl	8002f84 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	429a      	cmp	r2, r3
 8004478:	d302      	bcc.n	8004480 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d116      	bne.n	80044ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2220      	movs	r2, #32
 800448a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449a:	f043 0220 	orr.w	r2, r3, #32
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2200      	movs	r2, #0
 80044a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80044aa:	2301      	movs	r3, #1
 80044ac:	e020      	b.n	80044f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	0c1b      	lsrs	r3, r3, #16
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b01      	cmp	r3, #1
 80044b6:	d10c      	bne.n	80044d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	43da      	mvns	r2, r3
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	4013      	ands	r3, r2
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	bf14      	ite	ne
 80044ca:	2301      	movne	r3, #1
 80044cc:	2300      	moveq	r3, #0
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	e00b      	b.n	80044ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	699b      	ldr	r3, [r3, #24]
 80044d8:	43da      	mvns	r2, r3
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	4013      	ands	r3, r2
 80044de:	b29b      	uxth	r3, r3
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	bf14      	ite	ne
 80044e4:	2301      	movne	r3, #1
 80044e6:	2300      	moveq	r3, #0
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d18d      	bne.n	800440a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80044ee:	2300      	movs	r3, #0
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3710      	adds	r7, #16
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004504:	e02d      	b.n	8004562 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004506:	68f8      	ldr	r0, [r7, #12]
 8004508:	f000 f878 	bl	80045fc <I2C_IsAcknowledgeFailed>
 800450c:	4603      	mov	r3, r0
 800450e:	2b00      	cmp	r3, #0
 8004510:	d001      	beq.n	8004516 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e02d      	b.n	8004572 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004516:	68bb      	ldr	r3, [r7, #8]
 8004518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800451c:	d021      	beq.n	8004562 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800451e:	f7fe fd31 	bl	8002f84 <HAL_GetTick>
 8004522:	4602      	mov	r2, r0
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	68ba      	ldr	r2, [r7, #8]
 800452a:	429a      	cmp	r2, r3
 800452c:	d302      	bcc.n	8004534 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d116      	bne.n	8004562 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2220      	movs	r2, #32
 800453e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454e:	f043 0220 	orr.w	r2, r3, #32
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e007      	b.n	8004572 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	695b      	ldr	r3, [r3, #20]
 8004568:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800456c:	2b80      	cmp	r3, #128	; 0x80
 800456e:	d1ca      	bne.n	8004506 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3710      	adds	r7, #16
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}

0800457a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800457a:	b580      	push	{r7, lr}
 800457c:	b084      	sub	sp, #16
 800457e:	af00      	add	r7, sp, #0
 8004580:	60f8      	str	r0, [r7, #12]
 8004582:	60b9      	str	r1, [r7, #8]
 8004584:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004586:	e02d      	b.n	80045e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004588:	68f8      	ldr	r0, [r7, #12]
 800458a:	f000 f837 	bl	80045fc <I2C_IsAcknowledgeFailed>
 800458e:	4603      	mov	r3, r0
 8004590:	2b00      	cmp	r3, #0
 8004592:	d001      	beq.n	8004598 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e02d      	b.n	80045f4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800459e:	d021      	beq.n	80045e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045a0:	f7fe fcf0 	bl	8002f84 <HAL_GetTick>
 80045a4:	4602      	mov	r2, r0
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d302      	bcc.n	80045b6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d116      	bne.n	80045e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2220      	movs	r2, #32
 80045c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d0:	f043 0220 	orr.w	r2, r3, #32
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e007      	b.n	80045f4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	f003 0304 	and.w	r3, r3, #4
 80045ee:	2b04      	cmp	r3, #4
 80045f0:	d1ca      	bne.n	8004588 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045f2:	2300      	movs	r3, #0
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3710      	adds	r7, #16
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}

080045fc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b083      	sub	sp, #12
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800460e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004612:	d11b      	bne.n	800464c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800461c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2200      	movs	r2, #0
 8004622:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2220      	movs	r2, #32
 8004628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004638:	f043 0204 	orr.w	r2, r3, #4
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004648:	2301      	movs	r3, #1
 800464a:	e000      	b.n	800464e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	370c      	adds	r7, #12
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
	...

0800465c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d101      	bne.n	8004670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e0cc      	b.n	800480a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004670:	4b68      	ldr	r3, [pc, #416]	; (8004814 <HAL_RCC_ClockConfig+0x1b8>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 030f 	and.w	r3, r3, #15
 8004678:	683a      	ldr	r2, [r7, #0]
 800467a:	429a      	cmp	r2, r3
 800467c:	d90c      	bls.n	8004698 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800467e:	4b65      	ldr	r3, [pc, #404]	; (8004814 <HAL_RCC_ClockConfig+0x1b8>)
 8004680:	683a      	ldr	r2, [r7, #0]
 8004682:	b2d2      	uxtb	r2, r2
 8004684:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004686:	4b63      	ldr	r3, [pc, #396]	; (8004814 <HAL_RCC_ClockConfig+0x1b8>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 030f 	and.w	r3, r3, #15
 800468e:	683a      	ldr	r2, [r7, #0]
 8004690:	429a      	cmp	r2, r3
 8004692:	d001      	beq.n	8004698 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e0b8      	b.n	800480a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f003 0302 	and.w	r3, r3, #2
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d020      	beq.n	80046e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0304 	and.w	r3, r3, #4
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d005      	beq.n	80046bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80046b0:	4b59      	ldr	r3, [pc, #356]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	4a58      	ldr	r2, [pc, #352]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 80046b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80046ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 0308 	and.w	r3, r3, #8
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d005      	beq.n	80046d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80046c8:	4b53      	ldr	r3, [pc, #332]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 80046ca:	689b      	ldr	r3, [r3, #8]
 80046cc:	4a52      	ldr	r2, [pc, #328]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 80046ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80046d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046d4:	4b50      	ldr	r3, [pc, #320]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	494d      	ldr	r1, [pc, #308]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0301 	and.w	r3, r3, #1
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d044      	beq.n	800477c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	2b01      	cmp	r3, #1
 80046f8:	d107      	bne.n	800470a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046fa:	4b47      	ldr	r3, [pc, #284]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d119      	bne.n	800473a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004706:	2301      	movs	r3, #1
 8004708:	e07f      	b.n	800480a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2b02      	cmp	r3, #2
 8004710:	d003      	beq.n	800471a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004716:	2b03      	cmp	r3, #3
 8004718:	d107      	bne.n	800472a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800471a:	4b3f      	ldr	r3, [pc, #252]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004722:	2b00      	cmp	r3, #0
 8004724:	d109      	bne.n	800473a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e06f      	b.n	800480a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800472a:	4b3b      	ldr	r3, [pc, #236]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0302 	and.w	r3, r3, #2
 8004732:	2b00      	cmp	r3, #0
 8004734:	d101      	bne.n	800473a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e067      	b.n	800480a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800473a:	4b37      	ldr	r3, [pc, #220]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	f023 0203 	bic.w	r2, r3, #3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	4934      	ldr	r1, [pc, #208]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 8004748:	4313      	orrs	r3, r2
 800474a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800474c:	f7fe fc1a 	bl	8002f84 <HAL_GetTick>
 8004750:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004752:	e00a      	b.n	800476a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004754:	f7fe fc16 	bl	8002f84 <HAL_GetTick>
 8004758:	4602      	mov	r2, r0
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004762:	4293      	cmp	r3, r2
 8004764:	d901      	bls.n	800476a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e04f      	b.n	800480a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800476a:	4b2b      	ldr	r3, [pc, #172]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f003 020c 	and.w	r2, r3, #12
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	429a      	cmp	r2, r3
 800477a:	d1eb      	bne.n	8004754 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800477c:	4b25      	ldr	r3, [pc, #148]	; (8004814 <HAL_RCC_ClockConfig+0x1b8>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f003 030f 	and.w	r3, r3, #15
 8004784:	683a      	ldr	r2, [r7, #0]
 8004786:	429a      	cmp	r2, r3
 8004788:	d20c      	bcs.n	80047a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800478a:	4b22      	ldr	r3, [pc, #136]	; (8004814 <HAL_RCC_ClockConfig+0x1b8>)
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	b2d2      	uxtb	r2, r2
 8004790:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004792:	4b20      	ldr	r3, [pc, #128]	; (8004814 <HAL_RCC_ClockConfig+0x1b8>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f003 030f 	and.w	r3, r3, #15
 800479a:	683a      	ldr	r2, [r7, #0]
 800479c:	429a      	cmp	r2, r3
 800479e:	d001      	beq.n	80047a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e032      	b.n	800480a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 0304 	and.w	r3, r3, #4
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d008      	beq.n	80047c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047b0:	4b19      	ldr	r3, [pc, #100]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 80047b2:	689b      	ldr	r3, [r3, #8]
 80047b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	4916      	ldr	r1, [pc, #88]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 80047be:	4313      	orrs	r3, r2
 80047c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 0308 	and.w	r3, r3, #8
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d009      	beq.n	80047e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047ce:	4b12      	ldr	r3, [pc, #72]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	691b      	ldr	r3, [r3, #16]
 80047da:	00db      	lsls	r3, r3, #3
 80047dc:	490e      	ldr	r1, [pc, #56]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 80047de:	4313      	orrs	r3, r2
 80047e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80047e2:	f000 f887 	bl	80048f4 <HAL_RCC_GetSysClockFreq>
 80047e6:	4602      	mov	r2, r0
 80047e8:	4b0b      	ldr	r3, [pc, #44]	; (8004818 <HAL_RCC_ClockConfig+0x1bc>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	091b      	lsrs	r3, r3, #4
 80047ee:	f003 030f 	and.w	r3, r3, #15
 80047f2:	490a      	ldr	r1, [pc, #40]	; (800481c <HAL_RCC_ClockConfig+0x1c0>)
 80047f4:	5ccb      	ldrb	r3, [r1, r3]
 80047f6:	fa22 f303 	lsr.w	r3, r2, r3
 80047fa:	4a09      	ldr	r2, [pc, #36]	; (8004820 <HAL_RCC_ClockConfig+0x1c4>)
 80047fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80047fe:	4b09      	ldr	r3, [pc, #36]	; (8004824 <HAL_RCC_ClockConfig+0x1c8>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4618      	mov	r0, r3
 8004804:	f7fe f9fe 	bl	8002c04 <HAL_InitTick>

  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3710      	adds	r7, #16
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	40023c00 	.word	0x40023c00
 8004818:	40023800 	.word	0x40023800
 800481c:	0800b29c 	.word	0x0800b29c
 8004820:	2000005c 	.word	0x2000005c
 8004824:	20000060 	.word	0x20000060

08004828 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004828:	b480      	push	{r7}
 800482a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800482c:	4b03      	ldr	r3, [pc, #12]	; (800483c <HAL_RCC_GetHCLKFreq+0x14>)
 800482e:	681b      	ldr	r3, [r3, #0]
}
 8004830:	4618      	mov	r0, r3
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	2000005c 	.word	0x2000005c

08004840 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004844:	f7ff fff0 	bl	8004828 <HAL_RCC_GetHCLKFreq>
 8004848:	4602      	mov	r2, r0
 800484a:	4b05      	ldr	r3, [pc, #20]	; (8004860 <HAL_RCC_GetPCLK1Freq+0x20>)
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	0a9b      	lsrs	r3, r3, #10
 8004850:	f003 0307 	and.w	r3, r3, #7
 8004854:	4903      	ldr	r1, [pc, #12]	; (8004864 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004856:	5ccb      	ldrb	r3, [r1, r3]
 8004858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800485c:	4618      	mov	r0, r3
 800485e:	bd80      	pop	{r7, pc}
 8004860:	40023800 	.word	0x40023800
 8004864:	0800b2ac 	.word	0x0800b2ac

08004868 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800486c:	f7ff ffdc 	bl	8004828 <HAL_RCC_GetHCLKFreq>
 8004870:	4602      	mov	r2, r0
 8004872:	4b05      	ldr	r3, [pc, #20]	; (8004888 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	0b5b      	lsrs	r3, r3, #13
 8004878:	f003 0307 	and.w	r3, r3, #7
 800487c:	4903      	ldr	r1, [pc, #12]	; (800488c <HAL_RCC_GetPCLK2Freq+0x24>)
 800487e:	5ccb      	ldrb	r3, [r1, r3]
 8004880:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004884:	4618      	mov	r0, r3
 8004886:	bd80      	pop	{r7, pc}
 8004888:	40023800 	.word	0x40023800
 800488c:	0800b2ac 	.word	0x0800b2ac

08004890 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004890:	b480      	push	{r7}
 8004892:	b083      	sub	sp, #12
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
 8004898:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	220f      	movs	r2, #15
 800489e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80048a0:	4b12      	ldr	r3, [pc, #72]	; (80048ec <HAL_RCC_GetClockConfig+0x5c>)
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f003 0203 	and.w	r2, r3, #3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80048ac:	4b0f      	ldr	r3, [pc, #60]	; (80048ec <HAL_RCC_GetClockConfig+0x5c>)
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80048b8:	4b0c      	ldr	r3, [pc, #48]	; (80048ec <HAL_RCC_GetClockConfig+0x5c>)
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80048c4:	4b09      	ldr	r3, [pc, #36]	; (80048ec <HAL_RCC_GetClockConfig+0x5c>)
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	08db      	lsrs	r3, r3, #3
 80048ca:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80048d2:	4b07      	ldr	r3, [pc, #28]	; (80048f0 <HAL_RCC_GetClockConfig+0x60>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 020f 	and.w	r2, r3, #15
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	601a      	str	r2, [r3, #0]
}
 80048de:	bf00      	nop
 80048e0:	370c      	adds	r7, #12
 80048e2:	46bd      	mov	sp, r7
 80048e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e8:	4770      	bx	lr
 80048ea:	bf00      	nop
 80048ec:	40023800 	.word	0x40023800
 80048f0:	40023c00 	.word	0x40023c00

080048f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048f8:	b088      	sub	sp, #32
 80048fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80048fc:	2300      	movs	r3, #0
 80048fe:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8004900:	2300      	movs	r3, #0
 8004902:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8004904:	2300      	movs	r3, #0
 8004906:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8004908:	2300      	movs	r3, #0
 800490a:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 800490c:	2300      	movs	r3, #0
 800490e:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004910:	4bce      	ldr	r3, [pc, #824]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x358>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f003 030c 	and.w	r3, r3, #12
 8004918:	2b0c      	cmp	r3, #12
 800491a:	f200 818d 	bhi.w	8004c38 <HAL_RCC_GetSysClockFreq+0x344>
 800491e:	a201      	add	r2, pc, #4	; (adr r2, 8004924 <HAL_RCC_GetSysClockFreq+0x30>)
 8004920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004924:	08004959 	.word	0x08004959
 8004928:	08004c39 	.word	0x08004c39
 800492c:	08004c39 	.word	0x08004c39
 8004930:	08004c39 	.word	0x08004c39
 8004934:	0800495f 	.word	0x0800495f
 8004938:	08004c39 	.word	0x08004c39
 800493c:	08004c39 	.word	0x08004c39
 8004940:	08004c39 	.word	0x08004c39
 8004944:	08004965 	.word	0x08004965
 8004948:	08004c39 	.word	0x08004c39
 800494c:	08004c39 	.word	0x08004c39
 8004950:	08004c39 	.word	0x08004c39
 8004954:	08004ad9 	.word	0x08004ad9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004958:	4bbd      	ldr	r3, [pc, #756]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x35c>)
 800495a:	61bb      	str	r3, [r7, #24]
       break;
 800495c:	e16f      	b.n	8004c3e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800495e:	4bbd      	ldr	r3, [pc, #756]	; (8004c54 <HAL_RCC_GetSysClockFreq+0x360>)
 8004960:	61bb      	str	r3, [r7, #24]
      break;
 8004962:	e16c      	b.n	8004c3e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004964:	4bb9      	ldr	r3, [pc, #740]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x358>)
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800496c:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800496e:	4bb7      	ldr	r3, [pc, #732]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x358>)
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004976:	2b00      	cmp	r3, #0
 8004978:	d053      	beq.n	8004a22 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800497a:	4bb4      	ldr	r3, [pc, #720]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x358>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	099b      	lsrs	r3, r3, #6
 8004980:	461a      	mov	r2, r3
 8004982:	f04f 0300 	mov.w	r3, #0
 8004986:	f240 10ff 	movw	r0, #511	; 0x1ff
 800498a:	f04f 0100 	mov.w	r1, #0
 800498e:	ea02 0400 	and.w	r4, r2, r0
 8004992:	603c      	str	r4, [r7, #0]
 8004994:	400b      	ands	r3, r1
 8004996:	607b      	str	r3, [r7, #4]
 8004998:	e9d7 4500 	ldrd	r4, r5, [r7]
 800499c:	4620      	mov	r0, r4
 800499e:	4629      	mov	r1, r5
 80049a0:	f04f 0200 	mov.w	r2, #0
 80049a4:	f04f 0300 	mov.w	r3, #0
 80049a8:	014b      	lsls	r3, r1, #5
 80049aa:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80049ae:	0142      	lsls	r2, r0, #5
 80049b0:	4610      	mov	r0, r2
 80049b2:	4619      	mov	r1, r3
 80049b4:	4623      	mov	r3, r4
 80049b6:	1ac0      	subs	r0, r0, r3
 80049b8:	462b      	mov	r3, r5
 80049ba:	eb61 0103 	sbc.w	r1, r1, r3
 80049be:	f04f 0200 	mov.w	r2, #0
 80049c2:	f04f 0300 	mov.w	r3, #0
 80049c6:	018b      	lsls	r3, r1, #6
 80049c8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80049cc:	0182      	lsls	r2, r0, #6
 80049ce:	1a12      	subs	r2, r2, r0
 80049d0:	eb63 0301 	sbc.w	r3, r3, r1
 80049d4:	f04f 0000 	mov.w	r0, #0
 80049d8:	f04f 0100 	mov.w	r1, #0
 80049dc:	00d9      	lsls	r1, r3, #3
 80049de:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80049e2:	00d0      	lsls	r0, r2, #3
 80049e4:	4602      	mov	r2, r0
 80049e6:	460b      	mov	r3, r1
 80049e8:	4621      	mov	r1, r4
 80049ea:	1852      	adds	r2, r2, r1
 80049ec:	4629      	mov	r1, r5
 80049ee:	eb43 0101 	adc.w	r1, r3, r1
 80049f2:	460b      	mov	r3, r1
 80049f4:	f04f 0000 	mov.w	r0, #0
 80049f8:	f04f 0100 	mov.w	r1, #0
 80049fc:	0259      	lsls	r1, r3, #9
 80049fe:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004a02:	0250      	lsls	r0, r2, #9
 8004a04:	4602      	mov	r2, r0
 8004a06:	460b      	mov	r3, r1
 8004a08:	4610      	mov	r0, r2
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	461a      	mov	r2, r3
 8004a10:	f04f 0300 	mov.w	r3, #0
 8004a14:	f7fc f8e8 	bl	8000be8 <__aeabi_uldivmod>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	61fb      	str	r3, [r7, #28]
 8004a20:	e04c      	b.n	8004abc <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a22:	4b8a      	ldr	r3, [pc, #552]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x358>)
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	099b      	lsrs	r3, r3, #6
 8004a28:	461a      	mov	r2, r3
 8004a2a:	f04f 0300 	mov.w	r3, #0
 8004a2e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004a32:	f04f 0100 	mov.w	r1, #0
 8004a36:	ea02 0a00 	and.w	sl, r2, r0
 8004a3a:	ea03 0b01 	and.w	fp, r3, r1
 8004a3e:	4650      	mov	r0, sl
 8004a40:	4659      	mov	r1, fp
 8004a42:	f04f 0200 	mov.w	r2, #0
 8004a46:	f04f 0300 	mov.w	r3, #0
 8004a4a:	014b      	lsls	r3, r1, #5
 8004a4c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004a50:	0142      	lsls	r2, r0, #5
 8004a52:	4610      	mov	r0, r2
 8004a54:	4619      	mov	r1, r3
 8004a56:	ebb0 000a 	subs.w	r0, r0, sl
 8004a5a:	eb61 010b 	sbc.w	r1, r1, fp
 8004a5e:	f04f 0200 	mov.w	r2, #0
 8004a62:	f04f 0300 	mov.w	r3, #0
 8004a66:	018b      	lsls	r3, r1, #6
 8004a68:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004a6c:	0182      	lsls	r2, r0, #6
 8004a6e:	1a12      	subs	r2, r2, r0
 8004a70:	eb63 0301 	sbc.w	r3, r3, r1
 8004a74:	f04f 0000 	mov.w	r0, #0
 8004a78:	f04f 0100 	mov.w	r1, #0
 8004a7c:	00d9      	lsls	r1, r3, #3
 8004a7e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004a82:	00d0      	lsls	r0, r2, #3
 8004a84:	4602      	mov	r2, r0
 8004a86:	460b      	mov	r3, r1
 8004a88:	eb12 020a 	adds.w	r2, r2, sl
 8004a8c:	eb43 030b 	adc.w	r3, r3, fp
 8004a90:	f04f 0000 	mov.w	r0, #0
 8004a94:	f04f 0100 	mov.w	r1, #0
 8004a98:	0299      	lsls	r1, r3, #10
 8004a9a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004a9e:	0290      	lsls	r0, r2, #10
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	4610      	mov	r0, r2
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	461a      	mov	r2, r3
 8004aac:	f04f 0300 	mov.w	r3, #0
 8004ab0:	f7fc f89a 	bl	8000be8 <__aeabi_uldivmod>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	4613      	mov	r3, r2
 8004aba:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004abc:	4b63      	ldr	r3, [pc, #396]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x358>)
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	0c1b      	lsrs	r3, r3, #16
 8004ac2:	f003 0303 	and.w	r3, r3, #3
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	005b      	lsls	r3, r3, #1
 8004aca:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8004acc:	69fa      	ldr	r2, [r7, #28]
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad4:	61bb      	str	r3, [r7, #24]
      break;
 8004ad6:	e0b2      	b.n	8004c3e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ad8:	4b5c      	ldr	r3, [pc, #368]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x358>)
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ae0:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004ae2:	4b5a      	ldr	r3, [pc, #360]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x358>)
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d04d      	beq.n	8004b8a <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004aee:	4b57      	ldr	r3, [pc, #348]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x358>)
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	099b      	lsrs	r3, r3, #6
 8004af4:	461a      	mov	r2, r3
 8004af6:	f04f 0300 	mov.w	r3, #0
 8004afa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004afe:	f04f 0100 	mov.w	r1, #0
 8004b02:	ea02 0800 	and.w	r8, r2, r0
 8004b06:	ea03 0901 	and.w	r9, r3, r1
 8004b0a:	4640      	mov	r0, r8
 8004b0c:	4649      	mov	r1, r9
 8004b0e:	f04f 0200 	mov.w	r2, #0
 8004b12:	f04f 0300 	mov.w	r3, #0
 8004b16:	014b      	lsls	r3, r1, #5
 8004b18:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004b1c:	0142      	lsls	r2, r0, #5
 8004b1e:	4610      	mov	r0, r2
 8004b20:	4619      	mov	r1, r3
 8004b22:	ebb0 0008 	subs.w	r0, r0, r8
 8004b26:	eb61 0109 	sbc.w	r1, r1, r9
 8004b2a:	f04f 0200 	mov.w	r2, #0
 8004b2e:	f04f 0300 	mov.w	r3, #0
 8004b32:	018b      	lsls	r3, r1, #6
 8004b34:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004b38:	0182      	lsls	r2, r0, #6
 8004b3a:	1a12      	subs	r2, r2, r0
 8004b3c:	eb63 0301 	sbc.w	r3, r3, r1
 8004b40:	f04f 0000 	mov.w	r0, #0
 8004b44:	f04f 0100 	mov.w	r1, #0
 8004b48:	00d9      	lsls	r1, r3, #3
 8004b4a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b4e:	00d0      	lsls	r0, r2, #3
 8004b50:	4602      	mov	r2, r0
 8004b52:	460b      	mov	r3, r1
 8004b54:	eb12 0208 	adds.w	r2, r2, r8
 8004b58:	eb43 0309 	adc.w	r3, r3, r9
 8004b5c:	f04f 0000 	mov.w	r0, #0
 8004b60:	f04f 0100 	mov.w	r1, #0
 8004b64:	0259      	lsls	r1, r3, #9
 8004b66:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004b6a:	0250      	lsls	r0, r2, #9
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	460b      	mov	r3, r1
 8004b70:	4610      	mov	r0, r2
 8004b72:	4619      	mov	r1, r3
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	461a      	mov	r2, r3
 8004b78:	f04f 0300 	mov.w	r3, #0
 8004b7c:	f7fc f834 	bl	8000be8 <__aeabi_uldivmod>
 8004b80:	4602      	mov	r2, r0
 8004b82:	460b      	mov	r3, r1
 8004b84:	4613      	mov	r3, r2
 8004b86:	61fb      	str	r3, [r7, #28]
 8004b88:	e04a      	b.n	8004c20 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b8a:	4b30      	ldr	r3, [pc, #192]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x358>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	099b      	lsrs	r3, r3, #6
 8004b90:	461a      	mov	r2, r3
 8004b92:	f04f 0300 	mov.w	r3, #0
 8004b96:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004b9a:	f04f 0100 	mov.w	r1, #0
 8004b9e:	ea02 0400 	and.w	r4, r2, r0
 8004ba2:	ea03 0501 	and.w	r5, r3, r1
 8004ba6:	4620      	mov	r0, r4
 8004ba8:	4629      	mov	r1, r5
 8004baa:	f04f 0200 	mov.w	r2, #0
 8004bae:	f04f 0300 	mov.w	r3, #0
 8004bb2:	014b      	lsls	r3, r1, #5
 8004bb4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004bb8:	0142      	lsls	r2, r0, #5
 8004bba:	4610      	mov	r0, r2
 8004bbc:	4619      	mov	r1, r3
 8004bbe:	1b00      	subs	r0, r0, r4
 8004bc0:	eb61 0105 	sbc.w	r1, r1, r5
 8004bc4:	f04f 0200 	mov.w	r2, #0
 8004bc8:	f04f 0300 	mov.w	r3, #0
 8004bcc:	018b      	lsls	r3, r1, #6
 8004bce:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004bd2:	0182      	lsls	r2, r0, #6
 8004bd4:	1a12      	subs	r2, r2, r0
 8004bd6:	eb63 0301 	sbc.w	r3, r3, r1
 8004bda:	f04f 0000 	mov.w	r0, #0
 8004bde:	f04f 0100 	mov.w	r1, #0
 8004be2:	00d9      	lsls	r1, r3, #3
 8004be4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004be8:	00d0      	lsls	r0, r2, #3
 8004bea:	4602      	mov	r2, r0
 8004bec:	460b      	mov	r3, r1
 8004bee:	1912      	adds	r2, r2, r4
 8004bf0:	eb45 0303 	adc.w	r3, r5, r3
 8004bf4:	f04f 0000 	mov.w	r0, #0
 8004bf8:	f04f 0100 	mov.w	r1, #0
 8004bfc:	0299      	lsls	r1, r3, #10
 8004bfe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004c02:	0290      	lsls	r0, r2, #10
 8004c04:	4602      	mov	r2, r0
 8004c06:	460b      	mov	r3, r1
 8004c08:	4610      	mov	r0, r2
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	461a      	mov	r2, r3
 8004c10:	f04f 0300 	mov.w	r3, #0
 8004c14:	f7fb ffe8 	bl	8000be8 <__aeabi_uldivmod>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	4613      	mov	r3, r2
 8004c1e:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004c20:	4b0a      	ldr	r3, [pc, #40]	; (8004c4c <HAL_RCC_GetSysClockFreq+0x358>)
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	0f1b      	lsrs	r3, r3, #28
 8004c26:	f003 0307 	and.w	r3, r3, #7
 8004c2a:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8004c2c:	69fa      	ldr	r2, [r7, #28]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c34:	61bb      	str	r3, [r7, #24]
      break;
 8004c36:	e002      	b.n	8004c3e <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c38:	4b05      	ldr	r3, [pc, #20]	; (8004c50 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004c3a:	61bb      	str	r3, [r7, #24]
      break;
 8004c3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c3e:	69bb      	ldr	r3, [r7, #24]
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	3720      	adds	r7, #32
 8004c44:	46bd      	mov	sp, r7
 8004c46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004c4a:	bf00      	nop
 8004c4c:	40023800 	.word	0x40023800
 8004c50:	00f42400 	.word	0x00f42400
 8004c54:	007a1200 	.word	0x007a1200

08004c58 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b086      	sub	sp, #24
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d101      	bne.n	8004c6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e28d      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0301 	and.w	r3, r3, #1
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	f000 8083 	beq.w	8004d7e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004c78:	4b94      	ldr	r3, [pc, #592]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	f003 030c 	and.w	r3, r3, #12
 8004c80:	2b04      	cmp	r3, #4
 8004c82:	d019      	beq.n	8004cb8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004c84:	4b91      	ldr	r3, [pc, #580]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	d106      	bne.n	8004c9e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004c90:	4b8e      	ldr	r3, [pc, #568]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c9c:	d00c      	beq.n	8004cb8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c9e:	4b8b      	ldr	r3, [pc, #556]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004ca6:	2b0c      	cmp	r3, #12
 8004ca8:	d112      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004caa:	4b88      	ldr	r3, [pc, #544]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cb2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004cb6:	d10b      	bne.n	8004cd0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cb8:	4b84      	ldr	r3, [pc, #528]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d05b      	beq.n	8004d7c <HAL_RCC_OscConfig+0x124>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d157      	bne.n	8004d7c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e25a      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cd8:	d106      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x90>
 8004cda:	4b7c      	ldr	r3, [pc, #496]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a7b      	ldr	r2, [pc, #492]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004ce0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ce4:	6013      	str	r3, [r2, #0]
 8004ce6:	e01d      	b.n	8004d24 <HAL_RCC_OscConfig+0xcc>
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004cf0:	d10c      	bne.n	8004d0c <HAL_RCC_OscConfig+0xb4>
 8004cf2:	4b76      	ldr	r3, [pc, #472]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	4a75      	ldr	r2, [pc, #468]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004cf8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cfc:	6013      	str	r3, [r2, #0]
 8004cfe:	4b73      	ldr	r3, [pc, #460]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a72      	ldr	r2, [pc, #456]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004d04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d08:	6013      	str	r3, [r2, #0]
 8004d0a:	e00b      	b.n	8004d24 <HAL_RCC_OscConfig+0xcc>
 8004d0c:	4b6f      	ldr	r3, [pc, #444]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a6e      	ldr	r2, [pc, #440]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004d12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d16:	6013      	str	r3, [r2, #0]
 8004d18:	4b6c      	ldr	r3, [pc, #432]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a6b      	ldr	r2, [pc, #428]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004d1e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	685b      	ldr	r3, [r3, #4]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d013      	beq.n	8004d54 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d2c:	f7fe f92a 	bl	8002f84 <HAL_GetTick>
 8004d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d32:	e008      	b.n	8004d46 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d34:	f7fe f926 	bl	8002f84 <HAL_GetTick>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	2b64      	cmp	r3, #100	; 0x64
 8004d40:	d901      	bls.n	8004d46 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004d42:	2303      	movs	r3, #3
 8004d44:	e21f      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d46:	4b61      	ldr	r3, [pc, #388]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d0f0      	beq.n	8004d34 <HAL_RCC_OscConfig+0xdc>
 8004d52:	e014      	b.n	8004d7e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d54:	f7fe f916 	bl	8002f84 <HAL_GetTick>
 8004d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d5a:	e008      	b.n	8004d6e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004d5c:	f7fe f912 	bl	8002f84 <HAL_GetTick>
 8004d60:	4602      	mov	r2, r0
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	1ad3      	subs	r3, r2, r3
 8004d66:	2b64      	cmp	r3, #100	; 0x64
 8004d68:	d901      	bls.n	8004d6e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004d6a:	2303      	movs	r3, #3
 8004d6c:	e20b      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d6e:	4b57      	ldr	r3, [pc, #348]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d1f0      	bne.n	8004d5c <HAL_RCC_OscConfig+0x104>
 8004d7a:	e000      	b.n	8004d7e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0302 	and.w	r3, r3, #2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d06f      	beq.n	8004e6a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004d8a:	4b50      	ldr	r3, [pc, #320]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f003 030c 	and.w	r3, r3, #12
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d017      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004d96:	4b4d      	ldr	r3, [pc, #308]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004d9e:	2b08      	cmp	r3, #8
 8004da0:	d105      	bne.n	8004dae <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004da2:	4b4a      	ldr	r3, [pc, #296]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00b      	beq.n	8004dc6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dae:	4b47      	ldr	r3, [pc, #284]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004db6:	2b0c      	cmp	r3, #12
 8004db8:	d11c      	bne.n	8004df4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004dba:	4b44      	ldr	r3, [pc, #272]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d116      	bne.n	8004df4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004dc6:	4b41      	ldr	r3, [pc, #260]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d005      	beq.n	8004dde <HAL_RCC_OscConfig+0x186>
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	d001      	beq.n	8004dde <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e1d3      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dde:	4b3b      	ldr	r3, [pc, #236]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	00db      	lsls	r3, r3, #3
 8004dec:	4937      	ldr	r1, [pc, #220]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004df2:	e03a      	b.n	8004e6a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	68db      	ldr	r3, [r3, #12]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d020      	beq.n	8004e3e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004dfc:	4b34      	ldr	r3, [pc, #208]	; (8004ed0 <HAL_RCC_OscConfig+0x278>)
 8004dfe:	2201      	movs	r2, #1
 8004e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e02:	f7fe f8bf 	bl	8002f84 <HAL_GetTick>
 8004e06:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e08:	e008      	b.n	8004e1c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e0a:	f7fe f8bb 	bl	8002f84 <HAL_GetTick>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	2b02      	cmp	r3, #2
 8004e16:	d901      	bls.n	8004e1c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e1b4      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e1c:	4b2b      	ldr	r3, [pc, #172]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f003 0302 	and.w	r3, r3, #2
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d0f0      	beq.n	8004e0a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e28:	4b28      	ldr	r3, [pc, #160]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	00db      	lsls	r3, r3, #3
 8004e36:	4925      	ldr	r1, [pc, #148]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	600b      	str	r3, [r1, #0]
 8004e3c:	e015      	b.n	8004e6a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e3e:	4b24      	ldr	r3, [pc, #144]	; (8004ed0 <HAL_RCC_OscConfig+0x278>)
 8004e40:	2200      	movs	r2, #0
 8004e42:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e44:	f7fe f89e 	bl	8002f84 <HAL_GetTick>
 8004e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e4a:	e008      	b.n	8004e5e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e4c:	f7fe f89a 	bl	8002f84 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d901      	bls.n	8004e5e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	e193      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e5e:	4b1b      	ldr	r3, [pc, #108]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0302 	and.w	r3, r3, #2
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d1f0      	bne.n	8004e4c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f003 0308 	and.w	r3, r3, #8
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d036      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	695b      	ldr	r3, [r3, #20]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d016      	beq.n	8004eac <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004e7e:	4b15      	ldr	r3, [pc, #84]	; (8004ed4 <HAL_RCC_OscConfig+0x27c>)
 8004e80:	2201      	movs	r2, #1
 8004e82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e84:	f7fe f87e 	bl	8002f84 <HAL_GetTick>
 8004e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e8a:	e008      	b.n	8004e9e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e8c:	f7fe f87a 	bl	8002f84 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	2b02      	cmp	r3, #2
 8004e98:	d901      	bls.n	8004e9e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004e9a:	2303      	movs	r3, #3
 8004e9c:	e173      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e9e:	4b0b      	ldr	r3, [pc, #44]	; (8004ecc <HAL_RCC_OscConfig+0x274>)
 8004ea0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ea2:	f003 0302 	and.w	r3, r3, #2
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d0f0      	beq.n	8004e8c <HAL_RCC_OscConfig+0x234>
 8004eaa:	e01b      	b.n	8004ee4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004eac:	4b09      	ldr	r3, [pc, #36]	; (8004ed4 <HAL_RCC_OscConfig+0x27c>)
 8004eae:	2200      	movs	r2, #0
 8004eb0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eb2:	f7fe f867 	bl	8002f84 <HAL_GetTick>
 8004eb6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004eb8:	e00e      	b.n	8004ed8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004eba:	f7fe f863 	bl	8002f84 <HAL_GetTick>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	d907      	bls.n	8004ed8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e15c      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
 8004ecc:	40023800 	.word	0x40023800
 8004ed0:	42470000 	.word	0x42470000
 8004ed4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ed8:	4b8a      	ldr	r3, [pc, #552]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004eda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1ea      	bne.n	8004eba <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0304 	and.w	r3, r3, #4
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	f000 8097 	beq.w	8005020 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ef6:	4b83      	ldr	r3, [pc, #524]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10f      	bne.n	8004f22 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f02:	2300      	movs	r3, #0
 8004f04:	60bb      	str	r3, [r7, #8]
 8004f06:	4b7f      	ldr	r3, [pc, #508]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0a:	4a7e      	ldr	r2, [pc, #504]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004f0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f10:	6413      	str	r3, [r2, #64]	; 0x40
 8004f12:	4b7c      	ldr	r3, [pc, #496]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f1a:	60bb      	str	r3, [r7, #8]
 8004f1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f22:	4b79      	ldr	r3, [pc, #484]	; (8005108 <HAL_RCC_OscConfig+0x4b0>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d118      	bne.n	8004f60 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f2e:	4b76      	ldr	r3, [pc, #472]	; (8005108 <HAL_RCC_OscConfig+0x4b0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a75      	ldr	r2, [pc, #468]	; (8005108 <HAL_RCC_OscConfig+0x4b0>)
 8004f34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f3a:	f7fe f823 	bl	8002f84 <HAL_GetTick>
 8004f3e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f40:	e008      	b.n	8004f54 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f42:	f7fe f81f 	bl	8002f84 <HAL_GetTick>
 8004f46:	4602      	mov	r2, r0
 8004f48:	693b      	ldr	r3, [r7, #16]
 8004f4a:	1ad3      	subs	r3, r2, r3
 8004f4c:	2b02      	cmp	r3, #2
 8004f4e:	d901      	bls.n	8004f54 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004f50:	2303      	movs	r3, #3
 8004f52:	e118      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f54:	4b6c      	ldr	r3, [pc, #432]	; (8005108 <HAL_RCC_OscConfig+0x4b0>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d0f0      	beq.n	8004f42 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d106      	bne.n	8004f76 <HAL_RCC_OscConfig+0x31e>
 8004f68:	4b66      	ldr	r3, [pc, #408]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004f6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f6c:	4a65      	ldr	r2, [pc, #404]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004f6e:	f043 0301 	orr.w	r3, r3, #1
 8004f72:	6713      	str	r3, [r2, #112]	; 0x70
 8004f74:	e01c      	b.n	8004fb0 <HAL_RCC_OscConfig+0x358>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	2b05      	cmp	r3, #5
 8004f7c:	d10c      	bne.n	8004f98 <HAL_RCC_OscConfig+0x340>
 8004f7e:	4b61      	ldr	r3, [pc, #388]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f82:	4a60      	ldr	r2, [pc, #384]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004f84:	f043 0304 	orr.w	r3, r3, #4
 8004f88:	6713      	str	r3, [r2, #112]	; 0x70
 8004f8a:	4b5e      	ldr	r3, [pc, #376]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f8e:	4a5d      	ldr	r2, [pc, #372]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004f90:	f043 0301 	orr.w	r3, r3, #1
 8004f94:	6713      	str	r3, [r2, #112]	; 0x70
 8004f96:	e00b      	b.n	8004fb0 <HAL_RCC_OscConfig+0x358>
 8004f98:	4b5a      	ldr	r3, [pc, #360]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004f9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f9c:	4a59      	ldr	r2, [pc, #356]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004f9e:	f023 0301 	bic.w	r3, r3, #1
 8004fa2:	6713      	str	r3, [r2, #112]	; 0x70
 8004fa4:	4b57      	ldr	r3, [pc, #348]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004fa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fa8:	4a56      	ldr	r2, [pc, #344]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004faa:	f023 0304 	bic.w	r3, r3, #4
 8004fae:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d015      	beq.n	8004fe4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fb8:	f7fd ffe4 	bl	8002f84 <HAL_GetTick>
 8004fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fbe:	e00a      	b.n	8004fd6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fc0:	f7fd ffe0 	bl	8002f84 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d901      	bls.n	8004fd6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e0d7      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fd6:	4b4b      	ldr	r3, [pc, #300]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8004fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d0ee      	beq.n	8004fc0 <HAL_RCC_OscConfig+0x368>
 8004fe2:	e014      	b.n	800500e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fe4:	f7fd ffce 	bl	8002f84 <HAL_GetTick>
 8004fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004fea:	e00a      	b.n	8005002 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fec:	f7fd ffca 	bl	8002f84 <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e0c1      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005002:	4b40      	ldr	r3, [pc, #256]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8005004:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005006:	f003 0302 	and.w	r3, r3, #2
 800500a:	2b00      	cmp	r3, #0
 800500c:	d1ee      	bne.n	8004fec <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800500e:	7dfb      	ldrb	r3, [r7, #23]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d105      	bne.n	8005020 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005014:	4b3b      	ldr	r3, [pc, #236]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8005016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005018:	4a3a      	ldr	r2, [pc, #232]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 800501a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800501e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	2b00      	cmp	r3, #0
 8005026:	f000 80ad 	beq.w	8005184 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800502a:	4b36      	ldr	r3, [pc, #216]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f003 030c 	and.w	r3, r3, #12
 8005032:	2b08      	cmp	r3, #8
 8005034:	d060      	beq.n	80050f8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	699b      	ldr	r3, [r3, #24]
 800503a:	2b02      	cmp	r3, #2
 800503c:	d145      	bne.n	80050ca <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800503e:	4b33      	ldr	r3, [pc, #204]	; (800510c <HAL_RCC_OscConfig+0x4b4>)
 8005040:	2200      	movs	r2, #0
 8005042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005044:	f7fd ff9e 	bl	8002f84 <HAL_GetTick>
 8005048:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800504a:	e008      	b.n	800505e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800504c:	f7fd ff9a 	bl	8002f84 <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	2b02      	cmp	r3, #2
 8005058:	d901      	bls.n	800505e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	e093      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800505e:	4b29      	ldr	r3, [pc, #164]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d1f0      	bne.n	800504c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	69da      	ldr	r2, [r3, #28]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a1b      	ldr	r3, [r3, #32]
 8005072:	431a      	orrs	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005078:	019b      	lsls	r3, r3, #6
 800507a:	431a      	orrs	r2, r3
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005080:	085b      	lsrs	r3, r3, #1
 8005082:	3b01      	subs	r3, #1
 8005084:	041b      	lsls	r3, r3, #16
 8005086:	431a      	orrs	r2, r3
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800508c:	061b      	lsls	r3, r3, #24
 800508e:	431a      	orrs	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005094:	071b      	lsls	r3, r3, #28
 8005096:	491b      	ldr	r1, [pc, #108]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 8005098:	4313      	orrs	r3, r2
 800509a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800509c:	4b1b      	ldr	r3, [pc, #108]	; (800510c <HAL_RCC_OscConfig+0x4b4>)
 800509e:	2201      	movs	r2, #1
 80050a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a2:	f7fd ff6f 	bl	8002f84 <HAL_GetTick>
 80050a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050a8:	e008      	b.n	80050bc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050aa:	f7fd ff6b 	bl	8002f84 <HAL_GetTick>
 80050ae:	4602      	mov	r2, r0
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d901      	bls.n	80050bc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80050b8:	2303      	movs	r3, #3
 80050ba:	e064      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80050bc:	4b11      	ldr	r3, [pc, #68]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d0f0      	beq.n	80050aa <HAL_RCC_OscConfig+0x452>
 80050c8:	e05c      	b.n	8005184 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ca:	4b10      	ldr	r3, [pc, #64]	; (800510c <HAL_RCC_OscConfig+0x4b4>)
 80050cc:	2200      	movs	r2, #0
 80050ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050d0:	f7fd ff58 	bl	8002f84 <HAL_GetTick>
 80050d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050d6:	e008      	b.n	80050ea <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050d8:	f7fd ff54 	bl	8002f84 <HAL_GetTick>
 80050dc:	4602      	mov	r2, r0
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	1ad3      	subs	r3, r2, r3
 80050e2:	2b02      	cmp	r3, #2
 80050e4:	d901      	bls.n	80050ea <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80050e6:	2303      	movs	r3, #3
 80050e8:	e04d      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050ea:	4b06      	ldr	r3, [pc, #24]	; (8005104 <HAL_RCC_OscConfig+0x4ac>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d1f0      	bne.n	80050d8 <HAL_RCC_OscConfig+0x480>
 80050f6:	e045      	b.n	8005184 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d107      	bne.n	8005110 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e040      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
 8005104:	40023800 	.word	0x40023800
 8005108:	40007000 	.word	0x40007000
 800510c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005110:	4b1f      	ldr	r3, [pc, #124]	; (8005190 <HAL_RCC_OscConfig+0x538>)
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	699b      	ldr	r3, [r3, #24]
 800511a:	2b01      	cmp	r3, #1
 800511c:	d030      	beq.n	8005180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005128:	429a      	cmp	r2, r3
 800512a:	d129      	bne.n	8005180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005136:	429a      	cmp	r2, r3
 8005138:	d122      	bne.n	8005180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005140:	4013      	ands	r3, r2
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005146:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005148:	4293      	cmp	r3, r2
 800514a:	d119      	bne.n	8005180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005156:	085b      	lsrs	r3, r3, #1
 8005158:	3b01      	subs	r3, #1
 800515a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800515c:	429a      	cmp	r2, r3
 800515e:	d10f      	bne.n	8005180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800516a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800516c:	429a      	cmp	r2, r3
 800516e:	d107      	bne.n	8005180 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800517a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800517c:	429a      	cmp	r2, r3
 800517e:	d001      	beq.n	8005184 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	e000      	b.n	8005186 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005184:	2300      	movs	r3, #0
}
 8005186:	4618      	mov	r0, r3
 8005188:	3718      	adds	r7, #24
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}
 800518e:	bf00      	nop
 8005190:	40023800 	.word	0x40023800

08005194 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e041      	b.n	800522a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d106      	bne.n	80051c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 f839 	bl	8005232 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2202      	movs	r2, #2
 80051c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	3304      	adds	r3, #4
 80051d0:	4619      	mov	r1, r3
 80051d2:	4610      	mov	r0, r2
 80051d4:	f000 f9d8 	bl	8005588 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005228:	2300      	movs	r3, #0
}
 800522a:	4618      	mov	r0, r3
 800522c:	3708      	adds	r7, #8
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}

08005232 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005232:	b480      	push	{r7}
 8005234:	b083      	sub	sp, #12
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800523a:	bf00      	nop
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr
	...

08005248 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005248:	b480      	push	{r7}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005256:	b2db      	uxtb	r3, r3
 8005258:	2b01      	cmp	r3, #1
 800525a:	d001      	beq.n	8005260 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e04e      	b.n	80052fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2202      	movs	r2, #2
 8005264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68da      	ldr	r2, [r3, #12]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f042 0201 	orr.w	r2, r2, #1
 8005276:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a23      	ldr	r2, [pc, #140]	; (800530c <HAL_TIM_Base_Start_IT+0xc4>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d022      	beq.n	80052c8 <HAL_TIM_Base_Start_IT+0x80>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800528a:	d01d      	beq.n	80052c8 <HAL_TIM_Base_Start_IT+0x80>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a1f      	ldr	r2, [pc, #124]	; (8005310 <HAL_TIM_Base_Start_IT+0xc8>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d018      	beq.n	80052c8 <HAL_TIM_Base_Start_IT+0x80>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a1e      	ldr	r2, [pc, #120]	; (8005314 <HAL_TIM_Base_Start_IT+0xcc>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d013      	beq.n	80052c8 <HAL_TIM_Base_Start_IT+0x80>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a1c      	ldr	r2, [pc, #112]	; (8005318 <HAL_TIM_Base_Start_IT+0xd0>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d00e      	beq.n	80052c8 <HAL_TIM_Base_Start_IT+0x80>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a1b      	ldr	r2, [pc, #108]	; (800531c <HAL_TIM_Base_Start_IT+0xd4>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d009      	beq.n	80052c8 <HAL_TIM_Base_Start_IT+0x80>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a19      	ldr	r2, [pc, #100]	; (8005320 <HAL_TIM_Base_Start_IT+0xd8>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d004      	beq.n	80052c8 <HAL_TIM_Base_Start_IT+0x80>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a18      	ldr	r2, [pc, #96]	; (8005324 <HAL_TIM_Base_Start_IT+0xdc>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d111      	bne.n	80052ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f003 0307 	and.w	r3, r3, #7
 80052d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2b06      	cmp	r3, #6
 80052d8:	d010      	beq.n	80052fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f042 0201 	orr.w	r2, r2, #1
 80052e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052ea:	e007      	b.n	80052fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f042 0201 	orr.w	r2, r2, #1
 80052fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3714      	adds	r7, #20
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr
 800530a:	bf00      	nop
 800530c:	40010000 	.word	0x40010000
 8005310:	40000400 	.word	0x40000400
 8005314:	40000800 	.word	0x40000800
 8005318:	40000c00 	.word	0x40000c00
 800531c:	40010400 	.word	0x40010400
 8005320:	40014000 	.word	0x40014000
 8005324:	40001800 	.word	0x40001800

08005328 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005328:	b580      	push	{r7, lr}
 800532a:	b082      	sub	sp, #8
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b02      	cmp	r3, #2
 800533c:	d122      	bne.n	8005384 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	f003 0302 	and.w	r3, r3, #2
 8005348:	2b02      	cmp	r3, #2
 800534a:	d11b      	bne.n	8005384 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f06f 0202 	mvn.w	r2, #2
 8005354:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	699b      	ldr	r3, [r3, #24]
 8005362:	f003 0303 	and.w	r3, r3, #3
 8005366:	2b00      	cmp	r3, #0
 8005368:	d003      	beq.n	8005372 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800536a:	6878      	ldr	r0, [r7, #4]
 800536c:	f000 f8ee 	bl	800554c <HAL_TIM_IC_CaptureCallback>
 8005370:	e005      	b.n	800537e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 f8e0 	bl	8005538 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f000 f8f1 	bl	8005560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2200      	movs	r2, #0
 8005382:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	691b      	ldr	r3, [r3, #16]
 800538a:	f003 0304 	and.w	r3, r3, #4
 800538e:	2b04      	cmp	r3, #4
 8005390:	d122      	bne.n	80053d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f003 0304 	and.w	r3, r3, #4
 800539c:	2b04      	cmp	r3, #4
 800539e:	d11b      	bne.n	80053d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f06f 0204 	mvn.w	r2, #4
 80053a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2202      	movs	r2, #2
 80053ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	699b      	ldr	r3, [r3, #24]
 80053b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d003      	beq.n	80053c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f8c4 	bl	800554c <HAL_TIM_IC_CaptureCallback>
 80053c4:	e005      	b.n	80053d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053c6:	6878      	ldr	r0, [r7, #4]
 80053c8:	f000 f8b6 	bl	8005538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f000 f8c7 	bl	8005560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	691b      	ldr	r3, [r3, #16]
 80053de:	f003 0308 	and.w	r3, r3, #8
 80053e2:	2b08      	cmp	r3, #8
 80053e4:	d122      	bne.n	800542c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	f003 0308 	and.w	r3, r3, #8
 80053f0:	2b08      	cmp	r3, #8
 80053f2:	d11b      	bne.n	800542c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f06f 0208 	mvn.w	r2, #8
 80053fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	2204      	movs	r2, #4
 8005402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	69db      	ldr	r3, [r3, #28]
 800540a:	f003 0303 	and.w	r3, r3, #3
 800540e:	2b00      	cmp	r3, #0
 8005410:	d003      	beq.n	800541a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005412:	6878      	ldr	r0, [r7, #4]
 8005414:	f000 f89a 	bl	800554c <HAL_TIM_IC_CaptureCallback>
 8005418:	e005      	b.n	8005426 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 f88c 	bl	8005538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	f000 f89d 	bl	8005560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2200      	movs	r2, #0
 800542a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	f003 0310 	and.w	r3, r3, #16
 8005436:	2b10      	cmp	r3, #16
 8005438:	d122      	bne.n	8005480 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	68db      	ldr	r3, [r3, #12]
 8005440:	f003 0310 	and.w	r3, r3, #16
 8005444:	2b10      	cmp	r3, #16
 8005446:	d11b      	bne.n	8005480 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f06f 0210 	mvn.w	r2, #16
 8005450:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2208      	movs	r2, #8
 8005456:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	69db      	ldr	r3, [r3, #28]
 800545e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005462:	2b00      	cmp	r3, #0
 8005464:	d003      	beq.n	800546e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 f870 	bl	800554c <HAL_TIM_IC_CaptureCallback>
 800546c:	e005      	b.n	800547a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 f862 	bl	8005538 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 f873 	bl	8005560 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	f003 0301 	and.w	r3, r3, #1
 800548a:	2b01      	cmp	r3, #1
 800548c:	d10e      	bne.n	80054ac <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f003 0301 	and.w	r3, r3, #1
 8005498:	2b01      	cmp	r3, #1
 800549a:	d107      	bne.n	80054ac <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f06f 0201 	mvn.w	r2, #1
 80054a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f7fd fad8 	bl	8002a5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	691b      	ldr	r3, [r3, #16]
 80054b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054b6:	2b80      	cmp	r3, #128	; 0x80
 80054b8:	d10e      	bne.n	80054d8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054c4:	2b80      	cmp	r3, #128	; 0x80
 80054c6:	d107      	bne.n	80054d8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80054d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 f902 	bl	80056dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054e2:	2b40      	cmp	r3, #64	; 0x40
 80054e4:	d10e      	bne.n	8005504 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f0:	2b40      	cmp	r3, #64	; 0x40
 80054f2:	d107      	bne.n	8005504 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80054fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 f838 	bl	8005574 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	f003 0320 	and.w	r3, r3, #32
 800550e:	2b20      	cmp	r3, #32
 8005510:	d10e      	bne.n	8005530 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	f003 0320 	and.w	r3, r3, #32
 800551c:	2b20      	cmp	r3, #32
 800551e:	d107      	bne.n	8005530 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f06f 0220 	mvn.w	r2, #32
 8005528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 f8cc 	bl	80056c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005530:	bf00      	nop
 8005532:	3708      	adds	r7, #8
 8005534:	46bd      	mov	sp, r7
 8005536:	bd80      	pop	{r7, pc}

08005538 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005538:	b480      	push	{r7}
 800553a:	b083      	sub	sp, #12
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005540:	bf00      	nop
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800554c:	b480      	push	{r7}
 800554e:	b083      	sub	sp, #12
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005554:	bf00      	nop
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005568:	bf00      	nop
 800556a:	370c      	adds	r7, #12
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005588:	b480      	push	{r7}
 800558a:	b085      	sub	sp, #20
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
 8005590:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a40      	ldr	r2, [pc, #256]	; (800569c <TIM_Base_SetConfig+0x114>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d013      	beq.n	80055c8 <TIM_Base_SetConfig+0x40>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055a6:	d00f      	beq.n	80055c8 <TIM_Base_SetConfig+0x40>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a3d      	ldr	r2, [pc, #244]	; (80056a0 <TIM_Base_SetConfig+0x118>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d00b      	beq.n	80055c8 <TIM_Base_SetConfig+0x40>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a3c      	ldr	r2, [pc, #240]	; (80056a4 <TIM_Base_SetConfig+0x11c>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d007      	beq.n	80055c8 <TIM_Base_SetConfig+0x40>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	4a3b      	ldr	r2, [pc, #236]	; (80056a8 <TIM_Base_SetConfig+0x120>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d003      	beq.n	80055c8 <TIM_Base_SetConfig+0x40>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	4a3a      	ldr	r2, [pc, #232]	; (80056ac <TIM_Base_SetConfig+0x124>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d108      	bne.n	80055da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a2f      	ldr	r2, [pc, #188]	; (800569c <TIM_Base_SetConfig+0x114>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d02b      	beq.n	800563a <TIM_Base_SetConfig+0xb2>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055e8:	d027      	beq.n	800563a <TIM_Base_SetConfig+0xb2>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a2c      	ldr	r2, [pc, #176]	; (80056a0 <TIM_Base_SetConfig+0x118>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d023      	beq.n	800563a <TIM_Base_SetConfig+0xb2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a2b      	ldr	r2, [pc, #172]	; (80056a4 <TIM_Base_SetConfig+0x11c>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d01f      	beq.n	800563a <TIM_Base_SetConfig+0xb2>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a2a      	ldr	r2, [pc, #168]	; (80056a8 <TIM_Base_SetConfig+0x120>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d01b      	beq.n	800563a <TIM_Base_SetConfig+0xb2>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a29      	ldr	r2, [pc, #164]	; (80056ac <TIM_Base_SetConfig+0x124>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d017      	beq.n	800563a <TIM_Base_SetConfig+0xb2>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a28      	ldr	r2, [pc, #160]	; (80056b0 <TIM_Base_SetConfig+0x128>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d013      	beq.n	800563a <TIM_Base_SetConfig+0xb2>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a27      	ldr	r2, [pc, #156]	; (80056b4 <TIM_Base_SetConfig+0x12c>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d00f      	beq.n	800563a <TIM_Base_SetConfig+0xb2>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a26      	ldr	r2, [pc, #152]	; (80056b8 <TIM_Base_SetConfig+0x130>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d00b      	beq.n	800563a <TIM_Base_SetConfig+0xb2>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4a25      	ldr	r2, [pc, #148]	; (80056bc <TIM_Base_SetConfig+0x134>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d007      	beq.n	800563a <TIM_Base_SetConfig+0xb2>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a24      	ldr	r2, [pc, #144]	; (80056c0 <TIM_Base_SetConfig+0x138>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d003      	beq.n	800563a <TIM_Base_SetConfig+0xb2>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a23      	ldr	r2, [pc, #140]	; (80056c4 <TIM_Base_SetConfig+0x13c>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d108      	bne.n	800564c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005640:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	4313      	orrs	r3, r2
 800564a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	695b      	ldr	r3, [r3, #20]
 8005656:	4313      	orrs	r3, r2
 8005658:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	68fa      	ldr	r2, [r7, #12]
 800565e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	689a      	ldr	r2, [r3, #8]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4a0a      	ldr	r2, [pc, #40]	; (800569c <TIM_Base_SetConfig+0x114>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d003      	beq.n	8005680 <TIM_Base_SetConfig+0xf8>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	4a0c      	ldr	r2, [pc, #48]	; (80056ac <TIM_Base_SetConfig+0x124>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d103      	bne.n	8005688 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005680:	683b      	ldr	r3, [r7, #0]
 8005682:	691a      	ldr	r2, [r3, #16]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2201      	movs	r2, #1
 800568c:	615a      	str	r2, [r3, #20]
}
 800568e:	bf00      	nop
 8005690:	3714      	adds	r7, #20
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	40010000 	.word	0x40010000
 80056a0:	40000400 	.word	0x40000400
 80056a4:	40000800 	.word	0x40000800
 80056a8:	40000c00 	.word	0x40000c00
 80056ac:	40010400 	.word	0x40010400
 80056b0:	40014000 	.word	0x40014000
 80056b4:	40014400 	.word	0x40014400
 80056b8:	40014800 	.word	0x40014800
 80056bc:	40001800 	.word	0x40001800
 80056c0:	40001c00 	.word	0x40001c00
 80056c4:	40002000 	.word	0x40002000

080056c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80056d0:	bf00      	nop
 80056d2:	370c      	adds	r7, #12
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80056e4:	bf00      	nop
 80056e6:	370c      	adds	r7, #12
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b082      	sub	sp, #8
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d101      	bne.n	8005702 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e03f      	b.n	8005782 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005708:	b2db      	uxtb	r3, r3
 800570a:	2b00      	cmp	r3, #0
 800570c:	d106      	bne.n	800571c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2200      	movs	r2, #0
 8005712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f7fd fa2c 	bl	8002b74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2224      	movs	r2, #36	; 0x24
 8005720:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	68da      	ldr	r2, [r3, #12]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005732:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005734:	6878      	ldr	r0, [r7, #4]
 8005736:	f000 f929 	bl	800598c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	691a      	ldr	r2, [r3, #16]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005748:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	695a      	ldr	r2, [r3, #20]
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005758:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68da      	ldr	r2, [r3, #12]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005768:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2220      	movs	r2, #32
 8005774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2220      	movs	r2, #32
 800577c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005780:	2300      	movs	r3, #0
}
 8005782:	4618      	mov	r0, r3
 8005784:	3708      	adds	r7, #8
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b08a      	sub	sp, #40	; 0x28
 800578e:	af02      	add	r7, sp, #8
 8005790:	60f8      	str	r0, [r7, #12]
 8005792:	60b9      	str	r1, [r7, #8]
 8005794:	603b      	str	r3, [r7, #0]
 8005796:	4613      	mov	r3, r2
 8005798:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800579a:	2300      	movs	r3, #0
 800579c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	2b20      	cmp	r3, #32
 80057a8:	d17c      	bne.n	80058a4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d002      	beq.n	80057b6 <HAL_UART_Transmit+0x2c>
 80057b0:	88fb      	ldrh	r3, [r7, #6]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d101      	bne.n	80057ba <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e075      	b.n	80058a6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057c0:	2b01      	cmp	r3, #1
 80057c2:	d101      	bne.n	80057c8 <HAL_UART_Transmit+0x3e>
 80057c4:	2302      	movs	r3, #2
 80057c6:	e06e      	b.n	80058a6 <HAL_UART_Transmit+0x11c>
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2201      	movs	r2, #1
 80057cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2200      	movs	r2, #0
 80057d4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	2221      	movs	r2, #33	; 0x21
 80057da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057de:	f7fd fbd1 	bl	8002f84 <HAL_GetTick>
 80057e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	88fa      	ldrh	r2, [r7, #6]
 80057e8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	88fa      	ldrh	r2, [r7, #6]
 80057ee:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80057f8:	d108      	bne.n	800580c <HAL_UART_Transmit+0x82>
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d104      	bne.n	800580c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005802:	2300      	movs	r3, #0
 8005804:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	61bb      	str	r3, [r7, #24]
 800580a:	e003      	b.n	8005814 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005810:	2300      	movs	r3, #0
 8005812:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2200      	movs	r2, #0
 8005818:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800581c:	e02a      	b.n	8005874 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	9300      	str	r3, [sp, #0]
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	2200      	movs	r2, #0
 8005826:	2180      	movs	r1, #128	; 0x80
 8005828:	68f8      	ldr	r0, [r7, #12]
 800582a:	f000 f840 	bl	80058ae <UART_WaitOnFlagUntilTimeout>
 800582e:	4603      	mov	r3, r0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d001      	beq.n	8005838 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005834:	2303      	movs	r3, #3
 8005836:	e036      	b.n	80058a6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005838:	69fb      	ldr	r3, [r7, #28]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d10b      	bne.n	8005856 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	881b      	ldrh	r3, [r3, #0]
 8005842:	461a      	mov	r2, r3
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800584c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800584e:	69bb      	ldr	r3, [r7, #24]
 8005850:	3302      	adds	r3, #2
 8005852:	61bb      	str	r3, [r7, #24]
 8005854:	e007      	b.n	8005866 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	781a      	ldrb	r2, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	3301      	adds	r3, #1
 8005864:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800586a:	b29b      	uxth	r3, r3
 800586c:	3b01      	subs	r3, #1
 800586e:	b29a      	uxth	r2, r3
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005878:	b29b      	uxth	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d1cf      	bne.n	800581e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	9300      	str	r3, [sp, #0]
 8005882:	697b      	ldr	r3, [r7, #20]
 8005884:	2200      	movs	r2, #0
 8005886:	2140      	movs	r1, #64	; 0x40
 8005888:	68f8      	ldr	r0, [r7, #12]
 800588a:	f000 f810 	bl	80058ae <UART_WaitOnFlagUntilTimeout>
 800588e:	4603      	mov	r3, r0
 8005890:	2b00      	cmp	r3, #0
 8005892:	d001      	beq.n	8005898 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e006      	b.n	80058a6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2220      	movs	r2, #32
 800589c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80058a0:	2300      	movs	r3, #0
 80058a2:	e000      	b.n	80058a6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80058a4:	2302      	movs	r3, #2
  }
}
 80058a6:	4618      	mov	r0, r3
 80058a8:	3720      	adds	r7, #32
 80058aa:	46bd      	mov	sp, r7
 80058ac:	bd80      	pop	{r7, pc}

080058ae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80058ae:	b580      	push	{r7, lr}
 80058b0:	b090      	sub	sp, #64	; 0x40
 80058b2:	af00      	add	r7, sp, #0
 80058b4:	60f8      	str	r0, [r7, #12]
 80058b6:	60b9      	str	r1, [r7, #8]
 80058b8:	603b      	str	r3, [r7, #0]
 80058ba:	4613      	mov	r3, r2
 80058bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058be:	e050      	b.n	8005962 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058c6:	d04c      	beq.n	8005962 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80058c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d007      	beq.n	80058de <UART_WaitOnFlagUntilTimeout+0x30>
 80058ce:	f7fd fb59 	bl	8002f84 <HAL_GetTick>
 80058d2:	4602      	mov	r2, r0
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	1ad3      	subs	r3, r2, r3
 80058d8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80058da:	429a      	cmp	r2, r3
 80058dc:	d241      	bcs.n	8005962 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	330c      	adds	r3, #12
 80058e4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058e8:	e853 3f00 	ldrex	r3, [r3]
 80058ec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80058ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80058f4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	330c      	adds	r3, #12
 80058fc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80058fe:	637a      	str	r2, [r7, #52]	; 0x34
 8005900:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005902:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005904:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005906:	e841 2300 	strex	r3, r2, [r1]
 800590a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800590c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800590e:	2b00      	cmp	r3, #0
 8005910:	d1e5      	bne.n	80058de <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	3314      	adds	r3, #20
 8005918:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	e853 3f00 	ldrex	r3, [r3]
 8005920:	613b      	str	r3, [r7, #16]
   return(result);
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	f023 0301 	bic.w	r3, r3, #1
 8005928:	63bb      	str	r3, [r7, #56]	; 0x38
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	3314      	adds	r3, #20
 8005930:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005932:	623a      	str	r2, [r7, #32]
 8005934:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005936:	69f9      	ldr	r1, [r7, #28]
 8005938:	6a3a      	ldr	r2, [r7, #32]
 800593a:	e841 2300 	strex	r3, r2, [r1]
 800593e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d1e5      	bne.n	8005912 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2220      	movs	r2, #32
 800594a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2220      	movs	r2, #32
 8005952:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800595e:	2303      	movs	r3, #3
 8005960:	e00f      	b.n	8005982 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	4013      	ands	r3, r2
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	429a      	cmp	r2, r3
 8005970:	bf0c      	ite	eq
 8005972:	2301      	moveq	r3, #1
 8005974:	2300      	movne	r3, #0
 8005976:	b2db      	uxtb	r3, r3
 8005978:	461a      	mov	r2, r3
 800597a:	79fb      	ldrb	r3, [r7, #7]
 800597c:	429a      	cmp	r2, r3
 800597e:	d09f      	beq.n	80058c0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005980:	2300      	movs	r3, #0
}
 8005982:	4618      	mov	r0, r3
 8005984:	3740      	adds	r7, #64	; 0x40
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
	...

0800598c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800598c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005990:	b09f      	sub	sp, #124	; 0x7c
 8005992:	af00      	add	r7, sp, #0
 8005994:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005996:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	691b      	ldr	r3, [r3, #16]
 800599c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80059a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059a2:	68d9      	ldr	r1, [r3, #12]
 80059a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	ea40 0301 	orr.w	r3, r0, r1
 80059ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059b0:	689a      	ldr	r2, [r3, #8]
 80059b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	431a      	orrs	r2, r3
 80059b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ba:	695b      	ldr	r3, [r3, #20]
 80059bc:	431a      	orrs	r2, r3
 80059be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059c0:	69db      	ldr	r3, [r3, #28]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80059c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	68db      	ldr	r3, [r3, #12]
 80059cc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80059d0:	f021 010c 	bic.w	r1, r1, #12
 80059d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80059da:	430b      	orrs	r3, r1
 80059dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	695b      	ldr	r3, [r3, #20]
 80059e4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80059e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ea:	6999      	ldr	r1, [r3, #24]
 80059ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059ee:	681a      	ldr	r2, [r3, #0]
 80059f0:	ea40 0301 	orr.w	r3, r0, r1
 80059f4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80059f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80059f8:	681a      	ldr	r2, [r3, #0]
 80059fa:	4bc5      	ldr	r3, [pc, #788]	; (8005d10 <UART_SetConfig+0x384>)
 80059fc:	429a      	cmp	r2, r3
 80059fe:	d004      	beq.n	8005a0a <UART_SetConfig+0x7e>
 8005a00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	4bc3      	ldr	r3, [pc, #780]	; (8005d14 <UART_SetConfig+0x388>)
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d103      	bne.n	8005a12 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a0a:	f7fe ff2d 	bl	8004868 <HAL_RCC_GetPCLK2Freq>
 8005a0e:	6778      	str	r0, [r7, #116]	; 0x74
 8005a10:	e002      	b.n	8005a18 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a12:	f7fe ff15 	bl	8004840 <HAL_RCC_GetPCLK1Freq>
 8005a16:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a1a:	69db      	ldr	r3, [r3, #28]
 8005a1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a20:	f040 80b6 	bne.w	8005b90 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a26:	461c      	mov	r4, r3
 8005a28:	f04f 0500 	mov.w	r5, #0
 8005a2c:	4622      	mov	r2, r4
 8005a2e:	462b      	mov	r3, r5
 8005a30:	1891      	adds	r1, r2, r2
 8005a32:	6439      	str	r1, [r7, #64]	; 0x40
 8005a34:	415b      	adcs	r3, r3
 8005a36:	647b      	str	r3, [r7, #68]	; 0x44
 8005a38:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005a3c:	1912      	adds	r2, r2, r4
 8005a3e:	eb45 0303 	adc.w	r3, r5, r3
 8005a42:	f04f 0000 	mov.w	r0, #0
 8005a46:	f04f 0100 	mov.w	r1, #0
 8005a4a:	00d9      	lsls	r1, r3, #3
 8005a4c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005a50:	00d0      	lsls	r0, r2, #3
 8005a52:	4602      	mov	r2, r0
 8005a54:	460b      	mov	r3, r1
 8005a56:	1911      	adds	r1, r2, r4
 8005a58:	6639      	str	r1, [r7, #96]	; 0x60
 8005a5a:	416b      	adcs	r3, r5
 8005a5c:	667b      	str	r3, [r7, #100]	; 0x64
 8005a5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	461a      	mov	r2, r3
 8005a64:	f04f 0300 	mov.w	r3, #0
 8005a68:	1891      	adds	r1, r2, r2
 8005a6a:	63b9      	str	r1, [r7, #56]	; 0x38
 8005a6c:	415b      	adcs	r3, r3
 8005a6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005a74:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005a78:	f7fb f8b6 	bl	8000be8 <__aeabi_uldivmod>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	460b      	mov	r3, r1
 8005a80:	4ba5      	ldr	r3, [pc, #660]	; (8005d18 <UART_SetConfig+0x38c>)
 8005a82:	fba3 2302 	umull	r2, r3, r3, r2
 8005a86:	095b      	lsrs	r3, r3, #5
 8005a88:	011e      	lsls	r6, r3, #4
 8005a8a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005a8c:	461c      	mov	r4, r3
 8005a8e:	f04f 0500 	mov.w	r5, #0
 8005a92:	4622      	mov	r2, r4
 8005a94:	462b      	mov	r3, r5
 8005a96:	1891      	adds	r1, r2, r2
 8005a98:	6339      	str	r1, [r7, #48]	; 0x30
 8005a9a:	415b      	adcs	r3, r3
 8005a9c:	637b      	str	r3, [r7, #52]	; 0x34
 8005a9e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005aa2:	1912      	adds	r2, r2, r4
 8005aa4:	eb45 0303 	adc.w	r3, r5, r3
 8005aa8:	f04f 0000 	mov.w	r0, #0
 8005aac:	f04f 0100 	mov.w	r1, #0
 8005ab0:	00d9      	lsls	r1, r3, #3
 8005ab2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005ab6:	00d0      	lsls	r0, r2, #3
 8005ab8:	4602      	mov	r2, r0
 8005aba:	460b      	mov	r3, r1
 8005abc:	1911      	adds	r1, r2, r4
 8005abe:	65b9      	str	r1, [r7, #88]	; 0x58
 8005ac0:	416b      	adcs	r3, r5
 8005ac2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005ac4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	461a      	mov	r2, r3
 8005aca:	f04f 0300 	mov.w	r3, #0
 8005ace:	1891      	adds	r1, r2, r2
 8005ad0:	62b9      	str	r1, [r7, #40]	; 0x28
 8005ad2:	415b      	adcs	r3, r3
 8005ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ad6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005ada:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005ade:	f7fb f883 	bl	8000be8 <__aeabi_uldivmod>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	4b8c      	ldr	r3, [pc, #560]	; (8005d18 <UART_SetConfig+0x38c>)
 8005ae8:	fba3 1302 	umull	r1, r3, r3, r2
 8005aec:	095b      	lsrs	r3, r3, #5
 8005aee:	2164      	movs	r1, #100	; 0x64
 8005af0:	fb01 f303 	mul.w	r3, r1, r3
 8005af4:	1ad3      	subs	r3, r2, r3
 8005af6:	00db      	lsls	r3, r3, #3
 8005af8:	3332      	adds	r3, #50	; 0x32
 8005afa:	4a87      	ldr	r2, [pc, #540]	; (8005d18 <UART_SetConfig+0x38c>)
 8005afc:	fba2 2303 	umull	r2, r3, r2, r3
 8005b00:	095b      	lsrs	r3, r3, #5
 8005b02:	005b      	lsls	r3, r3, #1
 8005b04:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b08:	441e      	add	r6, r3
 8005b0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f04f 0100 	mov.w	r1, #0
 8005b12:	4602      	mov	r2, r0
 8005b14:	460b      	mov	r3, r1
 8005b16:	1894      	adds	r4, r2, r2
 8005b18:	623c      	str	r4, [r7, #32]
 8005b1a:	415b      	adcs	r3, r3
 8005b1c:	627b      	str	r3, [r7, #36]	; 0x24
 8005b1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005b22:	1812      	adds	r2, r2, r0
 8005b24:	eb41 0303 	adc.w	r3, r1, r3
 8005b28:	f04f 0400 	mov.w	r4, #0
 8005b2c:	f04f 0500 	mov.w	r5, #0
 8005b30:	00dd      	lsls	r5, r3, #3
 8005b32:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005b36:	00d4      	lsls	r4, r2, #3
 8005b38:	4622      	mov	r2, r4
 8005b3a:	462b      	mov	r3, r5
 8005b3c:	1814      	adds	r4, r2, r0
 8005b3e:	653c      	str	r4, [r7, #80]	; 0x50
 8005b40:	414b      	adcs	r3, r1
 8005b42:	657b      	str	r3, [r7, #84]	; 0x54
 8005b44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b46:	685b      	ldr	r3, [r3, #4]
 8005b48:	461a      	mov	r2, r3
 8005b4a:	f04f 0300 	mov.w	r3, #0
 8005b4e:	1891      	adds	r1, r2, r2
 8005b50:	61b9      	str	r1, [r7, #24]
 8005b52:	415b      	adcs	r3, r3
 8005b54:	61fb      	str	r3, [r7, #28]
 8005b56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005b5a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005b5e:	f7fb f843 	bl	8000be8 <__aeabi_uldivmod>
 8005b62:	4602      	mov	r2, r0
 8005b64:	460b      	mov	r3, r1
 8005b66:	4b6c      	ldr	r3, [pc, #432]	; (8005d18 <UART_SetConfig+0x38c>)
 8005b68:	fba3 1302 	umull	r1, r3, r3, r2
 8005b6c:	095b      	lsrs	r3, r3, #5
 8005b6e:	2164      	movs	r1, #100	; 0x64
 8005b70:	fb01 f303 	mul.w	r3, r1, r3
 8005b74:	1ad3      	subs	r3, r2, r3
 8005b76:	00db      	lsls	r3, r3, #3
 8005b78:	3332      	adds	r3, #50	; 0x32
 8005b7a:	4a67      	ldr	r2, [pc, #412]	; (8005d18 <UART_SetConfig+0x38c>)
 8005b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b80:	095b      	lsrs	r3, r3, #5
 8005b82:	f003 0207 	and.w	r2, r3, #7
 8005b86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4432      	add	r2, r6
 8005b8c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005b8e:	e0b9      	b.n	8005d04 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005b90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b92:	461c      	mov	r4, r3
 8005b94:	f04f 0500 	mov.w	r5, #0
 8005b98:	4622      	mov	r2, r4
 8005b9a:	462b      	mov	r3, r5
 8005b9c:	1891      	adds	r1, r2, r2
 8005b9e:	6139      	str	r1, [r7, #16]
 8005ba0:	415b      	adcs	r3, r3
 8005ba2:	617b      	str	r3, [r7, #20]
 8005ba4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005ba8:	1912      	adds	r2, r2, r4
 8005baa:	eb45 0303 	adc.w	r3, r5, r3
 8005bae:	f04f 0000 	mov.w	r0, #0
 8005bb2:	f04f 0100 	mov.w	r1, #0
 8005bb6:	00d9      	lsls	r1, r3, #3
 8005bb8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005bbc:	00d0      	lsls	r0, r2, #3
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	eb12 0804 	adds.w	r8, r2, r4
 8005bc6:	eb43 0905 	adc.w	r9, r3, r5
 8005bca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	4618      	mov	r0, r3
 8005bd0:	f04f 0100 	mov.w	r1, #0
 8005bd4:	f04f 0200 	mov.w	r2, #0
 8005bd8:	f04f 0300 	mov.w	r3, #0
 8005bdc:	008b      	lsls	r3, r1, #2
 8005bde:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005be2:	0082      	lsls	r2, r0, #2
 8005be4:	4640      	mov	r0, r8
 8005be6:	4649      	mov	r1, r9
 8005be8:	f7fa fffe 	bl	8000be8 <__aeabi_uldivmod>
 8005bec:	4602      	mov	r2, r0
 8005bee:	460b      	mov	r3, r1
 8005bf0:	4b49      	ldr	r3, [pc, #292]	; (8005d18 <UART_SetConfig+0x38c>)
 8005bf2:	fba3 2302 	umull	r2, r3, r3, r2
 8005bf6:	095b      	lsrs	r3, r3, #5
 8005bf8:	011e      	lsls	r6, r3, #4
 8005bfa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f04f 0100 	mov.w	r1, #0
 8005c02:	4602      	mov	r2, r0
 8005c04:	460b      	mov	r3, r1
 8005c06:	1894      	adds	r4, r2, r2
 8005c08:	60bc      	str	r4, [r7, #8]
 8005c0a:	415b      	adcs	r3, r3
 8005c0c:	60fb      	str	r3, [r7, #12]
 8005c0e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005c12:	1812      	adds	r2, r2, r0
 8005c14:	eb41 0303 	adc.w	r3, r1, r3
 8005c18:	f04f 0400 	mov.w	r4, #0
 8005c1c:	f04f 0500 	mov.w	r5, #0
 8005c20:	00dd      	lsls	r5, r3, #3
 8005c22:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005c26:	00d4      	lsls	r4, r2, #3
 8005c28:	4622      	mov	r2, r4
 8005c2a:	462b      	mov	r3, r5
 8005c2c:	1814      	adds	r4, r2, r0
 8005c2e:	64bc      	str	r4, [r7, #72]	; 0x48
 8005c30:	414b      	adcs	r3, r1
 8005c32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	4618      	mov	r0, r3
 8005c3a:	f04f 0100 	mov.w	r1, #0
 8005c3e:	f04f 0200 	mov.w	r2, #0
 8005c42:	f04f 0300 	mov.w	r3, #0
 8005c46:	008b      	lsls	r3, r1, #2
 8005c48:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005c4c:	0082      	lsls	r2, r0, #2
 8005c4e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005c52:	f7fa ffc9 	bl	8000be8 <__aeabi_uldivmod>
 8005c56:	4602      	mov	r2, r0
 8005c58:	460b      	mov	r3, r1
 8005c5a:	4b2f      	ldr	r3, [pc, #188]	; (8005d18 <UART_SetConfig+0x38c>)
 8005c5c:	fba3 1302 	umull	r1, r3, r3, r2
 8005c60:	095b      	lsrs	r3, r3, #5
 8005c62:	2164      	movs	r1, #100	; 0x64
 8005c64:	fb01 f303 	mul.w	r3, r1, r3
 8005c68:	1ad3      	subs	r3, r2, r3
 8005c6a:	011b      	lsls	r3, r3, #4
 8005c6c:	3332      	adds	r3, #50	; 0x32
 8005c6e:	4a2a      	ldr	r2, [pc, #168]	; (8005d18 <UART_SetConfig+0x38c>)
 8005c70:	fba2 2303 	umull	r2, r3, r2, r3
 8005c74:	095b      	lsrs	r3, r3, #5
 8005c76:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005c7a:	441e      	add	r6, r3
 8005c7c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f04f 0100 	mov.w	r1, #0
 8005c84:	4602      	mov	r2, r0
 8005c86:	460b      	mov	r3, r1
 8005c88:	1894      	adds	r4, r2, r2
 8005c8a:	603c      	str	r4, [r7, #0]
 8005c8c:	415b      	adcs	r3, r3
 8005c8e:	607b      	str	r3, [r7, #4]
 8005c90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c94:	1812      	adds	r2, r2, r0
 8005c96:	eb41 0303 	adc.w	r3, r1, r3
 8005c9a:	f04f 0400 	mov.w	r4, #0
 8005c9e:	f04f 0500 	mov.w	r5, #0
 8005ca2:	00dd      	lsls	r5, r3, #3
 8005ca4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005ca8:	00d4      	lsls	r4, r2, #3
 8005caa:	4622      	mov	r2, r4
 8005cac:	462b      	mov	r3, r5
 8005cae:	eb12 0a00 	adds.w	sl, r2, r0
 8005cb2:	eb43 0b01 	adc.w	fp, r3, r1
 8005cb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f04f 0100 	mov.w	r1, #0
 8005cc0:	f04f 0200 	mov.w	r2, #0
 8005cc4:	f04f 0300 	mov.w	r3, #0
 8005cc8:	008b      	lsls	r3, r1, #2
 8005cca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005cce:	0082      	lsls	r2, r0, #2
 8005cd0:	4650      	mov	r0, sl
 8005cd2:	4659      	mov	r1, fp
 8005cd4:	f7fa ff88 	bl	8000be8 <__aeabi_uldivmod>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	460b      	mov	r3, r1
 8005cdc:	4b0e      	ldr	r3, [pc, #56]	; (8005d18 <UART_SetConfig+0x38c>)
 8005cde:	fba3 1302 	umull	r1, r3, r3, r2
 8005ce2:	095b      	lsrs	r3, r3, #5
 8005ce4:	2164      	movs	r1, #100	; 0x64
 8005ce6:	fb01 f303 	mul.w	r3, r1, r3
 8005cea:	1ad3      	subs	r3, r2, r3
 8005cec:	011b      	lsls	r3, r3, #4
 8005cee:	3332      	adds	r3, #50	; 0x32
 8005cf0:	4a09      	ldr	r2, [pc, #36]	; (8005d18 <UART_SetConfig+0x38c>)
 8005cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8005cf6:	095b      	lsrs	r3, r3, #5
 8005cf8:	f003 020f 	and.w	r2, r3, #15
 8005cfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	4432      	add	r2, r6
 8005d02:	609a      	str	r2, [r3, #8]
}
 8005d04:	bf00      	nop
 8005d06:	377c      	adds	r7, #124	; 0x7c
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d0e:	bf00      	nop
 8005d10:	40011000 	.word	0x40011000
 8005d14:	40011400 	.word	0x40011400
 8005d18:	51eb851f 	.word	0x51eb851f

08005d1c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	4603      	mov	r3, r0
 8005d24:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005d26:	2300      	movs	r3, #0
 8005d28:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005d2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d2e:	2b84      	cmp	r3, #132	; 0x84
 8005d30:	d005      	beq.n	8005d3e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005d32:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	4413      	add	r3, r2
 8005d3a:	3303      	adds	r3, #3
 8005d3c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3714      	adds	r7, #20
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d52:	f3ef 8305 	mrs	r3, IPSR
 8005d56:	607b      	str	r3, [r7, #4]
  return(result);
 8005d58:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	bf14      	ite	ne
 8005d5e:	2301      	movne	r3, #1
 8005d60:	2300      	moveq	r3, #0
 8005d62:	b2db      	uxtb	r3, r3
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005d74:	f001 f908 	bl	8006f88 <vTaskStartScheduler>
  
  return osOK;
 8005d78:	2300      	movs	r3, #0
}
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	bd80      	pop	{r7, pc}

08005d7e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005d7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d80:	b089      	sub	sp, #36	; 0x24
 8005d82:	af04      	add	r7, sp, #16
 8005d84:	6078      	str	r0, [r7, #4]
 8005d86:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	695b      	ldr	r3, [r3, #20]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d020      	beq.n	8005dd2 <osThreadCreate+0x54>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	699b      	ldr	r3, [r3, #24]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d01c      	beq.n	8005dd2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685c      	ldr	r4, [r3, #4]
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681d      	ldr	r5, [r3, #0]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	691e      	ldr	r6, [r3, #16]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7ff ffb6 	bl	8005d1c <makeFreeRtosPriority>
 8005db0:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	695b      	ldr	r3, [r3, #20]
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dba:	9202      	str	r2, [sp, #8]
 8005dbc:	9301      	str	r3, [sp, #4]
 8005dbe:	9100      	str	r1, [sp, #0]
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	4632      	mov	r2, r6
 8005dc4:	4629      	mov	r1, r5
 8005dc6:	4620      	mov	r0, r4
 8005dc8:	f000 ff0e 	bl	8006be8 <xTaskCreateStatic>
 8005dcc:	4603      	mov	r3, r0
 8005dce:	60fb      	str	r3, [r7, #12]
 8005dd0:	e01c      	b.n	8005e0c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685c      	ldr	r4, [r3, #4]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005dde:	b29e      	uxth	r6, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7ff ff98 	bl	8005d1c <makeFreeRtosPriority>
 8005dec:	4602      	mov	r2, r0
 8005dee:	f107 030c 	add.w	r3, r7, #12
 8005df2:	9301      	str	r3, [sp, #4]
 8005df4:	9200      	str	r2, [sp, #0]
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	4632      	mov	r2, r6
 8005dfa:	4629      	mov	r1, r5
 8005dfc:	4620      	mov	r0, r4
 8005dfe:	f000 ff50 	bl	8006ca2 <xTaskCreate>
 8005e02:	4603      	mov	r3, r0
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d001      	beq.n	8005e0c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005e08:	2300      	movs	r3, #0
 8005e0a:	e000      	b.n	8005e0e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3714      	adds	r7, #20
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005e16 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b084      	sub	sp, #16
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d001      	beq.n	8005e2c <osDelay+0x16>
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	e000      	b.n	8005e2e <osDelay+0x18>
 8005e2c:	2301      	movs	r3, #1
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f001 f876 	bl	8006f20 <vTaskDelay>
  
  return osOK;
 8005e34:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005e36:	4618      	mov	r0, r3
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8005e3e:	b590      	push	{r4, r7, lr}
 8005e40:	b085      	sub	sp, #20
 8005e42:	af02      	add	r7, sp, #8
 8005e44:	6078      	str	r0, [r7, #4]
 8005e46:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	689b      	ldr	r3, [r3, #8]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d011      	beq.n	8005e74 <osMessageCreate+0x36>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d00d      	beq.n	8005e74 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6818      	ldr	r0, [r3, #0]
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6859      	ldr	r1, [r3, #4]
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	689a      	ldr	r2, [r3, #8]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	2400      	movs	r4, #0
 8005e6a:	9400      	str	r4, [sp, #0]
 8005e6c:	f000 f9e0 	bl	8006230 <xQueueGenericCreateStatic>
 8005e70:	4603      	mov	r3, r0
 8005e72:	e008      	b.n	8005e86 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6818      	ldr	r0, [r3, #0]
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	4619      	mov	r1, r3
 8005e80:	f000 fa4e 	bl	8006320 <xQueueGenericCreate>
 8005e84:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	370c      	adds	r7, #12
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	bd90      	pop	{r4, r7, pc}
	...

08005e90 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	60f8      	str	r0, [r7, #12]
 8005e98:	60b9      	str	r1, [r7, #8]
 8005e9a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8005ea4:	697b      	ldr	r3, [r7, #20]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d101      	bne.n	8005eae <osMessagePut+0x1e>
    ticks = 1;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8005eae:	f7ff ff4d 	bl	8005d4c <inHandlerMode>
 8005eb2:	4603      	mov	r3, r0
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d018      	beq.n	8005eea <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8005eb8:	f107 0210 	add.w	r2, r7, #16
 8005ebc:	f107 0108 	add.w	r1, r7, #8
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	68f8      	ldr	r0, [r7, #12]
 8005ec4:	f000 fb84 	bl	80065d0 <xQueueGenericSendFromISR>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d001      	beq.n	8005ed2 <osMessagePut+0x42>
      return osErrorOS;
 8005ece:	23ff      	movs	r3, #255	; 0xff
 8005ed0:	e018      	b.n	8005f04 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d014      	beq.n	8005f02 <osMessagePut+0x72>
 8005ed8:	4b0c      	ldr	r3, [pc, #48]	; (8005f0c <osMessagePut+0x7c>)
 8005eda:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ede:	601a      	str	r2, [r3, #0]
 8005ee0:	f3bf 8f4f 	dsb	sy
 8005ee4:	f3bf 8f6f 	isb	sy
 8005ee8:	e00b      	b.n	8005f02 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8005eea:	f107 0108 	add.w	r1, r7, #8
 8005eee:	2300      	movs	r3, #0
 8005ef0:	697a      	ldr	r2, [r7, #20]
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f000 fa6e 	bl	80063d4 <xQueueGenericSend>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b01      	cmp	r3, #1
 8005efc:	d001      	beq.n	8005f02 <osMessagePut+0x72>
      return osErrorOS;
 8005efe:	23ff      	movs	r3, #255	; 0xff
 8005f00:	e000      	b.n	8005f04 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8005f02:	2300      	movs	r3, #0
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3718      	adds	r7, #24
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	e000ed04 	.word	0xe000ed04

08005f10 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8005f10:	b590      	push	{r4, r7, lr}
 8005f12:	b08b      	sub	sp, #44	; 0x2c
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	60f8      	str	r0, [r7, #12]
 8005f18:	60b9      	str	r1, [r7, #8]
 8005f1a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8005f1c:	68bb      	ldr	r3, [r7, #8]
 8005f1e:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8005f20:	2300      	movs	r3, #0
 8005f22:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10a      	bne.n	8005f40 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8005f2a:	2380      	movs	r3, #128	; 0x80
 8005f2c:	617b      	str	r3, [r7, #20]
    return event;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	461c      	mov	r4, r3
 8005f32:	f107 0314 	add.w	r3, r7, #20
 8005f36:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005f3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005f3e:	e054      	b.n	8005fea <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8005f40:	2300      	movs	r3, #0
 8005f42:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8005f44:	2300      	movs	r3, #0
 8005f46:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f4e:	d103      	bne.n	8005f58 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8005f50:	f04f 33ff 	mov.w	r3, #4294967295
 8005f54:	627b      	str	r3, [r7, #36]	; 0x24
 8005f56:	e009      	b.n	8005f6c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d006      	beq.n	8005f6c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 8005f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d101      	bne.n	8005f6c <osMessageGet+0x5c>
      ticks = 1;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 8005f6c:	f7ff feee 	bl	8005d4c <inHandlerMode>
 8005f70:	4603      	mov	r3, r0
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d01c      	beq.n	8005fb0 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8005f76:	f107 0220 	add.w	r2, r7, #32
 8005f7a:	f107 0314 	add.w	r3, r7, #20
 8005f7e:	3304      	adds	r3, #4
 8005f80:	4619      	mov	r1, r3
 8005f82:	68b8      	ldr	r0, [r7, #8]
 8005f84:	f000 fca0 	bl	80068c8 <xQueueReceiveFromISR>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d102      	bne.n	8005f94 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8005f8e:	2310      	movs	r3, #16
 8005f90:	617b      	str	r3, [r7, #20]
 8005f92:	e001      	b.n	8005f98 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8005f94:	2300      	movs	r3, #0
 8005f96:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8005f98:	6a3b      	ldr	r3, [r7, #32]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d01d      	beq.n	8005fda <osMessageGet+0xca>
 8005f9e:	4b15      	ldr	r3, [pc, #84]	; (8005ff4 <osMessageGet+0xe4>)
 8005fa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	f3bf 8f4f 	dsb	sy
 8005faa:	f3bf 8f6f 	isb	sy
 8005fae:	e014      	b.n	8005fda <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8005fb0:	f107 0314 	add.w	r3, r7, #20
 8005fb4:	3304      	adds	r3, #4
 8005fb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005fb8:	4619      	mov	r1, r3
 8005fba:	68b8      	ldr	r0, [r7, #8]
 8005fbc:	f000 fba4 	bl	8006708 <xQueueReceive>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d102      	bne.n	8005fcc <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8005fc6:	2310      	movs	r3, #16
 8005fc8:	617b      	str	r3, [r7, #20]
 8005fca:	e006      	b.n	8005fda <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d101      	bne.n	8005fd6 <osMessageGet+0xc6>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	e000      	b.n	8005fd8 <osMessageGet+0xc8>
 8005fd6:	2340      	movs	r3, #64	; 0x40
 8005fd8:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	461c      	mov	r4, r3
 8005fde:	f107 0314 	add.w	r3, r7, #20
 8005fe2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005fe6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8005fea:	68f8      	ldr	r0, [r7, #12]
 8005fec:	372c      	adds	r7, #44	; 0x2c
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd90      	pop	{r4, r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	e000ed04 	.word	0xe000ed04

08005ff8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b083      	sub	sp, #12
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f103 0208 	add.w	r2, r3, #8
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	f04f 32ff 	mov.w	r2, #4294967295
 8006010:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f103 0208 	add.w	r2, r3, #8
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f103 0208 	add.w	r2, r3, #8
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2200      	movs	r2, #0
 800602a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006046:	bf00      	nop
 8006048:	370c      	adds	r7, #12
 800604a:	46bd      	mov	sp, r7
 800604c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006050:	4770      	bx	lr

08006052 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006052:	b480      	push	{r7}
 8006054:	b085      	sub	sp, #20
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
 800605a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	68fa      	ldr	r2, [r7, #12]
 8006066:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	689a      	ldr	r2, [r3, #8]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	683a      	ldr	r2, [r7, #0]
 8006076:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	1c5a      	adds	r2, r3, #1
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	601a      	str	r2, [r3, #0]
}
 800608e:	bf00      	nop
 8006090:	3714      	adds	r7, #20
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr

0800609a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800609a:	b480      	push	{r7}
 800609c:	b085      	sub	sp, #20
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
 80060a2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060b0:	d103      	bne.n	80060ba <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	60fb      	str	r3, [r7, #12]
 80060b8:	e00c      	b.n	80060d4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	3308      	adds	r3, #8
 80060be:	60fb      	str	r3, [r7, #12]
 80060c0:	e002      	b.n	80060c8 <vListInsert+0x2e>
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	60fb      	str	r3, [r7, #12]
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68ba      	ldr	r2, [r7, #8]
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d2f6      	bcs.n	80060c2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	683b      	ldr	r3, [r7, #0]
 80060da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	683a      	ldr	r2, [r7, #0]
 80060e2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	68fa      	ldr	r2, [r7, #12]
 80060e8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	683a      	ldr	r2, [r7, #0]
 80060ee:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	687a      	ldr	r2, [r7, #4]
 80060f4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	1c5a      	adds	r2, r3, #1
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	601a      	str	r2, [r3, #0]
}
 8006100:	bf00      	nop
 8006102:	3714      	adds	r7, #20
 8006104:	46bd      	mov	sp, r7
 8006106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610a:	4770      	bx	lr

0800610c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800610c:	b480      	push	{r7}
 800610e:	b085      	sub	sp, #20
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	691b      	ldr	r3, [r3, #16]
 8006118:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	685b      	ldr	r3, [r3, #4]
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	6892      	ldr	r2, [r2, #8]
 8006122:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	689b      	ldr	r3, [r3, #8]
 8006128:	687a      	ldr	r2, [r7, #4]
 800612a:	6852      	ldr	r2, [r2, #4]
 800612c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	687a      	ldr	r2, [r7, #4]
 8006134:	429a      	cmp	r2, r3
 8006136:	d103      	bne.n	8006140 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	689a      	ldr	r2, [r3, #8]
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2200      	movs	r2, #0
 8006144:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	1e5a      	subs	r2, r3, #1
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
}
 8006154:	4618      	mov	r0, r3
 8006156:	3714      	adds	r7, #20
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d10a      	bne.n	800618a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006178:	f383 8811 	msr	BASEPRI, r3
 800617c:	f3bf 8f6f 	isb	sy
 8006180:	f3bf 8f4f 	dsb	sy
 8006184:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006186:	bf00      	nop
 8006188:	e7fe      	b.n	8006188 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800618a:	f001 fd53 	bl	8007c34 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006196:	68f9      	ldr	r1, [r7, #12]
 8006198:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800619a:	fb01 f303 	mul.w	r3, r1, r3
 800619e:	441a      	add	r2, r3
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	2200      	movs	r2, #0
 80061a8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ba:	3b01      	subs	r3, #1
 80061bc:	68f9      	ldr	r1, [r7, #12]
 80061be:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80061c0:	fb01 f303 	mul.w	r3, r1, r3
 80061c4:	441a      	add	r2, r3
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	22ff      	movs	r2, #255	; 0xff
 80061ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	22ff      	movs	r2, #255	; 0xff
 80061d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d114      	bne.n	800620a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	691b      	ldr	r3, [r3, #16]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d01a      	beq.n	800621e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	3310      	adds	r3, #16
 80061ec:	4618      	mov	r0, r3
 80061ee:	f001 f931 	bl	8007454 <xTaskRemoveFromEventList>
 80061f2:	4603      	mov	r3, r0
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d012      	beq.n	800621e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80061f8:	4b0c      	ldr	r3, [pc, #48]	; (800622c <xQueueGenericReset+0xcc>)
 80061fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061fe:	601a      	str	r2, [r3, #0]
 8006200:	f3bf 8f4f 	dsb	sy
 8006204:	f3bf 8f6f 	isb	sy
 8006208:	e009      	b.n	800621e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	3310      	adds	r3, #16
 800620e:	4618      	mov	r0, r3
 8006210:	f7ff fef2 	bl	8005ff8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	3324      	adds	r3, #36	; 0x24
 8006218:	4618      	mov	r0, r3
 800621a:	f7ff feed 	bl	8005ff8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800621e:	f001 fd39 	bl	8007c94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006222:	2301      	movs	r3, #1
}
 8006224:	4618      	mov	r0, r3
 8006226:	3710      	adds	r7, #16
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}
 800622c:	e000ed04 	.word	0xe000ed04

08006230 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006230:	b580      	push	{r7, lr}
 8006232:	b08e      	sub	sp, #56	; 0x38
 8006234:	af02      	add	r7, sp, #8
 8006236:	60f8      	str	r0, [r7, #12]
 8006238:	60b9      	str	r1, [r7, #8]
 800623a:	607a      	str	r2, [r7, #4]
 800623c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d10a      	bne.n	800625a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006248:	f383 8811 	msr	BASEPRI, r3
 800624c:	f3bf 8f6f 	isb	sy
 8006250:	f3bf 8f4f 	dsb	sy
 8006254:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006256:	bf00      	nop
 8006258:	e7fe      	b.n	8006258 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d10a      	bne.n	8006276 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006264:	f383 8811 	msr	BASEPRI, r3
 8006268:	f3bf 8f6f 	isb	sy
 800626c:	f3bf 8f4f 	dsb	sy
 8006270:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006272:	bf00      	nop
 8006274:	e7fe      	b.n	8006274 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d002      	beq.n	8006282 <xQueueGenericCreateStatic+0x52>
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d001      	beq.n	8006286 <xQueueGenericCreateStatic+0x56>
 8006282:	2301      	movs	r3, #1
 8006284:	e000      	b.n	8006288 <xQueueGenericCreateStatic+0x58>
 8006286:	2300      	movs	r3, #0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d10a      	bne.n	80062a2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800628c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006290:	f383 8811 	msr	BASEPRI, r3
 8006294:	f3bf 8f6f 	isb	sy
 8006298:	f3bf 8f4f 	dsb	sy
 800629c:	623b      	str	r3, [r7, #32]
}
 800629e:	bf00      	nop
 80062a0:	e7fe      	b.n	80062a0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d102      	bne.n	80062ae <xQueueGenericCreateStatic+0x7e>
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d101      	bne.n	80062b2 <xQueueGenericCreateStatic+0x82>
 80062ae:	2301      	movs	r3, #1
 80062b0:	e000      	b.n	80062b4 <xQueueGenericCreateStatic+0x84>
 80062b2:	2300      	movs	r3, #0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d10a      	bne.n	80062ce <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80062b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062bc:	f383 8811 	msr	BASEPRI, r3
 80062c0:	f3bf 8f6f 	isb	sy
 80062c4:	f3bf 8f4f 	dsb	sy
 80062c8:	61fb      	str	r3, [r7, #28]
}
 80062ca:	bf00      	nop
 80062cc:	e7fe      	b.n	80062cc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80062ce:	2348      	movs	r3, #72	; 0x48
 80062d0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	2b48      	cmp	r3, #72	; 0x48
 80062d6:	d00a      	beq.n	80062ee <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80062d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062dc:	f383 8811 	msr	BASEPRI, r3
 80062e0:	f3bf 8f6f 	isb	sy
 80062e4:	f3bf 8f4f 	dsb	sy
 80062e8:	61bb      	str	r3, [r7, #24]
}
 80062ea:	bf00      	nop
 80062ec:	e7fe      	b.n	80062ec <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80062ee:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80062f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d00d      	beq.n	8006316 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80062fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062fc:	2201      	movs	r2, #1
 80062fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006302:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8006306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006308:	9300      	str	r3, [sp, #0]
 800630a:	4613      	mov	r3, r2
 800630c:	687a      	ldr	r2, [r7, #4]
 800630e:	68b9      	ldr	r1, [r7, #8]
 8006310:	68f8      	ldr	r0, [r7, #12]
 8006312:	f000 f83f 	bl	8006394 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8006318:	4618      	mov	r0, r3
 800631a:	3730      	adds	r7, #48	; 0x30
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}

08006320 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006320:	b580      	push	{r7, lr}
 8006322:	b08a      	sub	sp, #40	; 0x28
 8006324:	af02      	add	r7, sp, #8
 8006326:	60f8      	str	r0, [r7, #12]
 8006328:	60b9      	str	r1, [r7, #8]
 800632a:	4613      	mov	r3, r2
 800632c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d10a      	bne.n	800634a <xQueueGenericCreate+0x2a>
	__asm volatile
 8006334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006338:	f383 8811 	msr	BASEPRI, r3
 800633c:	f3bf 8f6f 	isb	sy
 8006340:	f3bf 8f4f 	dsb	sy
 8006344:	613b      	str	r3, [r7, #16]
}
 8006346:	bf00      	nop
 8006348:	e7fe      	b.n	8006348 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	68ba      	ldr	r2, [r7, #8]
 800634e:	fb02 f303 	mul.w	r3, r2, r3
 8006352:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006354:	69fb      	ldr	r3, [r7, #28]
 8006356:	3348      	adds	r3, #72	; 0x48
 8006358:	4618      	mov	r0, r3
 800635a:	f001 fd8d 	bl	8007e78 <pvPortMalloc>
 800635e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006360:	69bb      	ldr	r3, [r7, #24]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d011      	beq.n	800638a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800636a:	697b      	ldr	r3, [r7, #20]
 800636c:	3348      	adds	r3, #72	; 0x48
 800636e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006370:	69bb      	ldr	r3, [r7, #24]
 8006372:	2200      	movs	r2, #0
 8006374:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006378:	79fa      	ldrb	r2, [r7, #7]
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	9300      	str	r3, [sp, #0]
 800637e:	4613      	mov	r3, r2
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	68b9      	ldr	r1, [r7, #8]
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f000 f805 	bl	8006394 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800638a:	69bb      	ldr	r3, [r7, #24]
	}
 800638c:	4618      	mov	r0, r3
 800638e:	3720      	adds	r7, #32
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b084      	sub	sp, #16
 8006398:	af00      	add	r7, sp, #0
 800639a:	60f8      	str	r0, [r7, #12]
 800639c:	60b9      	str	r1, [r7, #8]
 800639e:	607a      	str	r2, [r7, #4]
 80063a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d103      	bne.n	80063b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80063a8:	69bb      	ldr	r3, [r7, #24]
 80063aa:	69ba      	ldr	r2, [r7, #24]
 80063ac:	601a      	str	r2, [r3, #0]
 80063ae:	e002      	b.n	80063b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80063b6:	69bb      	ldr	r3, [r7, #24]
 80063b8:	68fa      	ldr	r2, [r7, #12]
 80063ba:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80063bc:	69bb      	ldr	r3, [r7, #24]
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80063c2:	2101      	movs	r1, #1
 80063c4:	69b8      	ldr	r0, [r7, #24]
 80063c6:	f7ff fecb 	bl	8006160 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80063ca:	bf00      	nop
 80063cc:	3710      	adds	r7, #16
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
	...

080063d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b08e      	sub	sp, #56	; 0x38
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]
 80063e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80063e2:	2300      	movs	r3, #0
 80063e4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80063ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d10a      	bne.n	8006406 <xQueueGenericSend+0x32>
	__asm volatile
 80063f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f4:	f383 8811 	msr	BASEPRI, r3
 80063f8:	f3bf 8f6f 	isb	sy
 80063fc:	f3bf 8f4f 	dsb	sy
 8006400:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006402:	bf00      	nop
 8006404:	e7fe      	b.n	8006404 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d103      	bne.n	8006414 <xQueueGenericSend+0x40>
 800640c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800640e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006410:	2b00      	cmp	r3, #0
 8006412:	d101      	bne.n	8006418 <xQueueGenericSend+0x44>
 8006414:	2301      	movs	r3, #1
 8006416:	e000      	b.n	800641a <xQueueGenericSend+0x46>
 8006418:	2300      	movs	r3, #0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10a      	bne.n	8006434 <xQueueGenericSend+0x60>
	__asm volatile
 800641e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006422:	f383 8811 	msr	BASEPRI, r3
 8006426:	f3bf 8f6f 	isb	sy
 800642a:	f3bf 8f4f 	dsb	sy
 800642e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006430:	bf00      	nop
 8006432:	e7fe      	b.n	8006432 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	2b02      	cmp	r3, #2
 8006438:	d103      	bne.n	8006442 <xQueueGenericSend+0x6e>
 800643a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800643c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800643e:	2b01      	cmp	r3, #1
 8006440:	d101      	bne.n	8006446 <xQueueGenericSend+0x72>
 8006442:	2301      	movs	r3, #1
 8006444:	e000      	b.n	8006448 <xQueueGenericSend+0x74>
 8006446:	2300      	movs	r3, #0
 8006448:	2b00      	cmp	r3, #0
 800644a:	d10a      	bne.n	8006462 <xQueueGenericSend+0x8e>
	__asm volatile
 800644c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006450:	f383 8811 	msr	BASEPRI, r3
 8006454:	f3bf 8f6f 	isb	sy
 8006458:	f3bf 8f4f 	dsb	sy
 800645c:	623b      	str	r3, [r7, #32]
}
 800645e:	bf00      	nop
 8006460:	e7fe      	b.n	8006460 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006462:	f001 f9b3 	bl	80077cc <xTaskGetSchedulerState>
 8006466:	4603      	mov	r3, r0
 8006468:	2b00      	cmp	r3, #0
 800646a:	d102      	bne.n	8006472 <xQueueGenericSend+0x9e>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d101      	bne.n	8006476 <xQueueGenericSend+0xa2>
 8006472:	2301      	movs	r3, #1
 8006474:	e000      	b.n	8006478 <xQueueGenericSend+0xa4>
 8006476:	2300      	movs	r3, #0
 8006478:	2b00      	cmp	r3, #0
 800647a:	d10a      	bne.n	8006492 <xQueueGenericSend+0xbe>
	__asm volatile
 800647c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006480:	f383 8811 	msr	BASEPRI, r3
 8006484:	f3bf 8f6f 	isb	sy
 8006488:	f3bf 8f4f 	dsb	sy
 800648c:	61fb      	str	r3, [r7, #28]
}
 800648e:	bf00      	nop
 8006490:	e7fe      	b.n	8006490 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006492:	f001 fbcf 	bl	8007c34 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006498:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800649a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800649c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800649e:	429a      	cmp	r2, r3
 80064a0:	d302      	bcc.n	80064a8 <xQueueGenericSend+0xd4>
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	2b02      	cmp	r3, #2
 80064a6:	d129      	bne.n	80064fc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80064a8:	683a      	ldr	r2, [r7, #0]
 80064aa:	68b9      	ldr	r1, [r7, #8]
 80064ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80064ae:	f000 fa8b 	bl	80069c8 <prvCopyDataToQueue>
 80064b2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d010      	beq.n	80064de <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064be:	3324      	adds	r3, #36	; 0x24
 80064c0:	4618      	mov	r0, r3
 80064c2:	f000 ffc7 	bl	8007454 <xTaskRemoveFromEventList>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d013      	beq.n	80064f4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80064cc:	4b3f      	ldr	r3, [pc, #252]	; (80065cc <xQueueGenericSend+0x1f8>)
 80064ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064d2:	601a      	str	r2, [r3, #0]
 80064d4:	f3bf 8f4f 	dsb	sy
 80064d8:	f3bf 8f6f 	isb	sy
 80064dc:	e00a      	b.n	80064f4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80064de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d007      	beq.n	80064f4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80064e4:	4b39      	ldr	r3, [pc, #228]	; (80065cc <xQueueGenericSend+0x1f8>)
 80064e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064ea:	601a      	str	r2, [r3, #0]
 80064ec:	f3bf 8f4f 	dsb	sy
 80064f0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80064f4:	f001 fbce 	bl	8007c94 <vPortExitCritical>
				return pdPASS;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e063      	b.n	80065c4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d103      	bne.n	800650a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006502:	f001 fbc7 	bl	8007c94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006506:	2300      	movs	r3, #0
 8006508:	e05c      	b.n	80065c4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800650a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800650c:	2b00      	cmp	r3, #0
 800650e:	d106      	bne.n	800651e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006510:	f107 0314 	add.w	r3, r7, #20
 8006514:	4618      	mov	r0, r3
 8006516:	f000 ffff 	bl	8007518 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800651a:	2301      	movs	r3, #1
 800651c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800651e:	f001 fbb9 	bl	8007c94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006522:	f000 fd91 	bl	8007048 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006526:	f001 fb85 	bl	8007c34 <vPortEnterCritical>
 800652a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006530:	b25b      	sxtb	r3, r3
 8006532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006536:	d103      	bne.n	8006540 <xQueueGenericSend+0x16c>
 8006538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800653a:	2200      	movs	r2, #0
 800653c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006542:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006546:	b25b      	sxtb	r3, r3
 8006548:	f1b3 3fff 	cmp.w	r3, #4294967295
 800654c:	d103      	bne.n	8006556 <xQueueGenericSend+0x182>
 800654e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006550:	2200      	movs	r2, #0
 8006552:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006556:	f001 fb9d 	bl	8007c94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800655a:	1d3a      	adds	r2, r7, #4
 800655c:	f107 0314 	add.w	r3, r7, #20
 8006560:	4611      	mov	r1, r2
 8006562:	4618      	mov	r0, r3
 8006564:	f000 ffee 	bl	8007544 <xTaskCheckForTimeOut>
 8006568:	4603      	mov	r3, r0
 800656a:	2b00      	cmp	r3, #0
 800656c:	d124      	bne.n	80065b8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800656e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8006570:	f000 fb22 	bl	8006bb8 <prvIsQueueFull>
 8006574:	4603      	mov	r3, r0
 8006576:	2b00      	cmp	r3, #0
 8006578:	d018      	beq.n	80065ac <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800657a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800657c:	3310      	adds	r3, #16
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	4611      	mov	r1, r2
 8006582:	4618      	mov	r0, r3
 8006584:	f000 ff42 	bl	800740c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006588:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800658a:	f000 faad 	bl	8006ae8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800658e:	f000 fd69 	bl	8007064 <xTaskResumeAll>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	f47f af7c 	bne.w	8006492 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800659a:	4b0c      	ldr	r3, [pc, #48]	; (80065cc <xQueueGenericSend+0x1f8>)
 800659c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80065a0:	601a      	str	r2, [r3, #0]
 80065a2:	f3bf 8f4f 	dsb	sy
 80065a6:	f3bf 8f6f 	isb	sy
 80065aa:	e772      	b.n	8006492 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80065ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80065ae:	f000 fa9b 	bl	8006ae8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80065b2:	f000 fd57 	bl	8007064 <xTaskResumeAll>
 80065b6:	e76c      	b.n	8006492 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80065b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80065ba:	f000 fa95 	bl	8006ae8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80065be:	f000 fd51 	bl	8007064 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80065c2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3738      	adds	r7, #56	; 0x38
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	e000ed04 	.word	0xe000ed04

080065d0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b090      	sub	sp, #64	; 0x40
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	60f8      	str	r0, [r7, #12]
 80065d8:	60b9      	str	r1, [r7, #8]
 80065da:	607a      	str	r2, [r7, #4]
 80065dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80065e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d10a      	bne.n	80065fe <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80065e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065ec:	f383 8811 	msr	BASEPRI, r3
 80065f0:	f3bf 8f6f 	isb	sy
 80065f4:	f3bf 8f4f 	dsb	sy
 80065f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80065fa:	bf00      	nop
 80065fc:	e7fe      	b.n	80065fc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d103      	bne.n	800660c <xQueueGenericSendFromISR+0x3c>
 8006604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006606:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006608:	2b00      	cmp	r3, #0
 800660a:	d101      	bne.n	8006610 <xQueueGenericSendFromISR+0x40>
 800660c:	2301      	movs	r3, #1
 800660e:	e000      	b.n	8006612 <xQueueGenericSendFromISR+0x42>
 8006610:	2300      	movs	r3, #0
 8006612:	2b00      	cmp	r3, #0
 8006614:	d10a      	bne.n	800662c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8006616:	f04f 0350 	mov.w	r3, #80	; 0x50
 800661a:	f383 8811 	msr	BASEPRI, r3
 800661e:	f3bf 8f6f 	isb	sy
 8006622:	f3bf 8f4f 	dsb	sy
 8006626:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006628:	bf00      	nop
 800662a:	e7fe      	b.n	800662a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	2b02      	cmp	r3, #2
 8006630:	d103      	bne.n	800663a <xQueueGenericSendFromISR+0x6a>
 8006632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006636:	2b01      	cmp	r3, #1
 8006638:	d101      	bne.n	800663e <xQueueGenericSendFromISR+0x6e>
 800663a:	2301      	movs	r3, #1
 800663c:	e000      	b.n	8006640 <xQueueGenericSendFromISR+0x70>
 800663e:	2300      	movs	r3, #0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d10a      	bne.n	800665a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8006644:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006648:	f383 8811 	msr	BASEPRI, r3
 800664c:	f3bf 8f6f 	isb	sy
 8006650:	f3bf 8f4f 	dsb	sy
 8006654:	623b      	str	r3, [r7, #32]
}
 8006656:	bf00      	nop
 8006658:	e7fe      	b.n	8006658 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800665a:	f001 fbcd 	bl	8007df8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800665e:	f3ef 8211 	mrs	r2, BASEPRI
 8006662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006666:	f383 8811 	msr	BASEPRI, r3
 800666a:	f3bf 8f6f 	isb	sy
 800666e:	f3bf 8f4f 	dsb	sy
 8006672:	61fa      	str	r2, [r7, #28]
 8006674:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006676:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006678:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800667a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800667c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800667e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006682:	429a      	cmp	r2, r3
 8006684:	d302      	bcc.n	800668c <xQueueGenericSendFromISR+0xbc>
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	2b02      	cmp	r3, #2
 800668a:	d12f      	bne.n	80066ec <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800668c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800668e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006692:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800669a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800669c:	683a      	ldr	r2, [r7, #0]
 800669e:	68b9      	ldr	r1, [r7, #8]
 80066a0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80066a2:	f000 f991 	bl	80069c8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80066a6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80066aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066ae:	d112      	bne.n	80066d6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80066b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d016      	beq.n	80066e6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80066b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066ba:	3324      	adds	r3, #36	; 0x24
 80066bc:	4618      	mov	r0, r3
 80066be:	f000 fec9 	bl	8007454 <xTaskRemoveFromEventList>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d00e      	beq.n	80066e6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d00b      	beq.n	80066e6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2201      	movs	r2, #1
 80066d2:	601a      	str	r2, [r3, #0]
 80066d4:	e007      	b.n	80066e6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80066d6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80066da:	3301      	adds	r3, #1
 80066dc:	b2db      	uxtb	r3, r3
 80066de:	b25a      	sxtb	r2, r3
 80066e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80066e6:	2301      	movs	r3, #1
 80066e8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80066ea:	e001      	b.n	80066f0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80066ec:	2300      	movs	r3, #0
 80066ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066f2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80066fa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80066fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3740      	adds	r7, #64	; 0x40
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
	...

08006708 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b08c      	sub	sp, #48	; 0x30
 800670c:	af00      	add	r7, sp, #0
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	60b9      	str	r1, [r7, #8]
 8006712:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006714:	2300      	movs	r3, #0
 8006716:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800671c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800671e:	2b00      	cmp	r3, #0
 8006720:	d10a      	bne.n	8006738 <xQueueReceive+0x30>
	__asm volatile
 8006722:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006726:	f383 8811 	msr	BASEPRI, r3
 800672a:	f3bf 8f6f 	isb	sy
 800672e:	f3bf 8f4f 	dsb	sy
 8006732:	623b      	str	r3, [r7, #32]
}
 8006734:	bf00      	nop
 8006736:	e7fe      	b.n	8006736 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d103      	bne.n	8006746 <xQueueReceive+0x3e>
 800673e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006742:	2b00      	cmp	r3, #0
 8006744:	d101      	bne.n	800674a <xQueueReceive+0x42>
 8006746:	2301      	movs	r3, #1
 8006748:	e000      	b.n	800674c <xQueueReceive+0x44>
 800674a:	2300      	movs	r3, #0
 800674c:	2b00      	cmp	r3, #0
 800674e:	d10a      	bne.n	8006766 <xQueueReceive+0x5e>
	__asm volatile
 8006750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006754:	f383 8811 	msr	BASEPRI, r3
 8006758:	f3bf 8f6f 	isb	sy
 800675c:	f3bf 8f4f 	dsb	sy
 8006760:	61fb      	str	r3, [r7, #28]
}
 8006762:	bf00      	nop
 8006764:	e7fe      	b.n	8006764 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006766:	f001 f831 	bl	80077cc <xTaskGetSchedulerState>
 800676a:	4603      	mov	r3, r0
 800676c:	2b00      	cmp	r3, #0
 800676e:	d102      	bne.n	8006776 <xQueueReceive+0x6e>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d101      	bne.n	800677a <xQueueReceive+0x72>
 8006776:	2301      	movs	r3, #1
 8006778:	e000      	b.n	800677c <xQueueReceive+0x74>
 800677a:	2300      	movs	r3, #0
 800677c:	2b00      	cmp	r3, #0
 800677e:	d10a      	bne.n	8006796 <xQueueReceive+0x8e>
	__asm volatile
 8006780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006784:	f383 8811 	msr	BASEPRI, r3
 8006788:	f3bf 8f6f 	isb	sy
 800678c:	f3bf 8f4f 	dsb	sy
 8006790:	61bb      	str	r3, [r7, #24]
}
 8006792:	bf00      	nop
 8006794:	e7fe      	b.n	8006794 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006796:	f001 fa4d 	bl	8007c34 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800679a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800679c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800679e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80067a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d01f      	beq.n	80067e6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80067a6:	68b9      	ldr	r1, [r7, #8]
 80067a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80067aa:	f000 f977 	bl	8006a9c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80067ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067b0:	1e5a      	subs	r2, r3, #1
 80067b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80067b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b8:	691b      	ldr	r3, [r3, #16]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d00f      	beq.n	80067de <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80067be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067c0:	3310      	adds	r3, #16
 80067c2:	4618      	mov	r0, r3
 80067c4:	f000 fe46 	bl	8007454 <xTaskRemoveFromEventList>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d007      	beq.n	80067de <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80067ce:	4b3d      	ldr	r3, [pc, #244]	; (80068c4 <xQueueReceive+0x1bc>)
 80067d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80067d4:	601a      	str	r2, [r3, #0]
 80067d6:	f3bf 8f4f 	dsb	sy
 80067da:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80067de:	f001 fa59 	bl	8007c94 <vPortExitCritical>
				return pdPASS;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e069      	b.n	80068ba <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d103      	bne.n	80067f4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80067ec:	f001 fa52 	bl	8007c94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80067f0:	2300      	movs	r3, #0
 80067f2:	e062      	b.n	80068ba <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80067f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d106      	bne.n	8006808 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80067fa:	f107 0310 	add.w	r3, r7, #16
 80067fe:	4618      	mov	r0, r3
 8006800:	f000 fe8a 	bl	8007518 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006804:	2301      	movs	r3, #1
 8006806:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006808:	f001 fa44 	bl	8007c94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800680c:	f000 fc1c 	bl	8007048 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006810:	f001 fa10 	bl	8007c34 <vPortEnterCritical>
 8006814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006816:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800681a:	b25b      	sxtb	r3, r3
 800681c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006820:	d103      	bne.n	800682a <xQueueReceive+0x122>
 8006822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006824:	2200      	movs	r2, #0
 8006826:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800682a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800682c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006830:	b25b      	sxtb	r3, r3
 8006832:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006836:	d103      	bne.n	8006840 <xQueueReceive+0x138>
 8006838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800683a:	2200      	movs	r2, #0
 800683c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006840:	f001 fa28 	bl	8007c94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006844:	1d3a      	adds	r2, r7, #4
 8006846:	f107 0310 	add.w	r3, r7, #16
 800684a:	4611      	mov	r1, r2
 800684c:	4618      	mov	r0, r3
 800684e:	f000 fe79 	bl	8007544 <xTaskCheckForTimeOut>
 8006852:	4603      	mov	r3, r0
 8006854:	2b00      	cmp	r3, #0
 8006856:	d123      	bne.n	80068a0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006858:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800685a:	f000 f997 	bl	8006b8c <prvIsQueueEmpty>
 800685e:	4603      	mov	r3, r0
 8006860:	2b00      	cmp	r3, #0
 8006862:	d017      	beq.n	8006894 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006866:	3324      	adds	r3, #36	; 0x24
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	4611      	mov	r1, r2
 800686c:	4618      	mov	r0, r3
 800686e:	f000 fdcd 	bl	800740c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006872:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006874:	f000 f938 	bl	8006ae8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006878:	f000 fbf4 	bl	8007064 <xTaskResumeAll>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d189      	bne.n	8006796 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8006882:	4b10      	ldr	r3, [pc, #64]	; (80068c4 <xQueueReceive+0x1bc>)
 8006884:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006888:	601a      	str	r2, [r3, #0]
 800688a:	f3bf 8f4f 	dsb	sy
 800688e:	f3bf 8f6f 	isb	sy
 8006892:	e780      	b.n	8006796 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006894:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006896:	f000 f927 	bl	8006ae8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800689a:	f000 fbe3 	bl	8007064 <xTaskResumeAll>
 800689e:	e77a      	b.n	8006796 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80068a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068a2:	f000 f921 	bl	8006ae8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80068a6:	f000 fbdd 	bl	8007064 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80068aa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80068ac:	f000 f96e 	bl	8006b8c <prvIsQueueEmpty>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f43f af6f 	beq.w	8006796 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80068b8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3730      	adds	r7, #48	; 0x30
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}
 80068c2:	bf00      	nop
 80068c4:	e000ed04 	.word	0xe000ed04

080068c8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b08e      	sub	sp, #56	; 0x38
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80068d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d10a      	bne.n	80068f4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 80068de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068e2:	f383 8811 	msr	BASEPRI, r3
 80068e6:	f3bf 8f6f 	isb	sy
 80068ea:	f3bf 8f4f 	dsb	sy
 80068ee:	623b      	str	r3, [r7, #32]
}
 80068f0:	bf00      	nop
 80068f2:	e7fe      	b.n	80068f2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d103      	bne.n	8006902 <xQueueReceiveFromISR+0x3a>
 80068fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d101      	bne.n	8006906 <xQueueReceiveFromISR+0x3e>
 8006902:	2301      	movs	r3, #1
 8006904:	e000      	b.n	8006908 <xQueueReceiveFromISR+0x40>
 8006906:	2300      	movs	r3, #0
 8006908:	2b00      	cmp	r3, #0
 800690a:	d10a      	bne.n	8006922 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800690c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006910:	f383 8811 	msr	BASEPRI, r3
 8006914:	f3bf 8f6f 	isb	sy
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	61fb      	str	r3, [r7, #28]
}
 800691e:	bf00      	nop
 8006920:	e7fe      	b.n	8006920 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006922:	f001 fa69 	bl	8007df8 <vPortValidateInterruptPriority>
	__asm volatile
 8006926:	f3ef 8211 	mrs	r2, BASEPRI
 800692a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800692e:	f383 8811 	msr	BASEPRI, r3
 8006932:	f3bf 8f6f 	isb	sy
 8006936:	f3bf 8f4f 	dsb	sy
 800693a:	61ba      	str	r2, [r7, #24]
 800693c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800693e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006940:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006946:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800694a:	2b00      	cmp	r3, #0
 800694c:	d02f      	beq.n	80069ae <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800694e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006950:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006954:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006958:	68b9      	ldr	r1, [r7, #8]
 800695a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800695c:	f000 f89e 	bl	8006a9c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006960:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006962:	1e5a      	subs	r2, r3, #1
 8006964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006966:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006968:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800696c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006970:	d112      	bne.n	8006998 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006974:	691b      	ldr	r3, [r3, #16]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d016      	beq.n	80069a8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800697a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800697c:	3310      	adds	r3, #16
 800697e:	4618      	mov	r0, r3
 8006980:	f000 fd68 	bl	8007454 <xTaskRemoveFromEventList>
 8006984:	4603      	mov	r3, r0
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00e      	beq.n	80069a8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d00b      	beq.n	80069a8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	601a      	str	r2, [r3, #0]
 8006996:	e007      	b.n	80069a8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006998:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800699c:	3301      	adds	r3, #1
 800699e:	b2db      	uxtb	r3, r3
 80069a0:	b25a      	sxtb	r2, r3
 80069a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80069a8:	2301      	movs	r3, #1
 80069aa:	637b      	str	r3, [r7, #52]	; 0x34
 80069ac:	e001      	b.n	80069b2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 80069ae:	2300      	movs	r3, #0
 80069b0:	637b      	str	r3, [r7, #52]	; 0x34
 80069b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069b4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	f383 8811 	msr	BASEPRI, r3
}
 80069bc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80069be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3738      	adds	r7, #56	; 0x38
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b086      	sub	sp, #24
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	60b9      	str	r1, [r7, #8]
 80069d2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80069d4:	2300      	movs	r3, #0
 80069d6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069dc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d10d      	bne.n	8006a02 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d14d      	bne.n	8006a8a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	4618      	mov	r0, r3
 80069f4:	f000 ff08 	bl	8007808 <xTaskPriorityDisinherit>
 80069f8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2200      	movs	r2, #0
 80069fe:	609a      	str	r2, [r3, #8]
 8006a00:	e043      	b.n	8006a8a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d119      	bne.n	8006a3c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	6858      	ldr	r0, [r3, #4]
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a10:	461a      	mov	r2, r3
 8006a12:	68b9      	ldr	r1, [r7, #8]
 8006a14:	f001 fc44 	bl	80082a0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	685a      	ldr	r2, [r3, #4]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a20:	441a      	add	r2, r3
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	685a      	ldr	r2, [r3, #4]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d32b      	bcc.n	8006a8a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681a      	ldr	r2, [r3, #0]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	605a      	str	r2, [r3, #4]
 8006a3a:	e026      	b.n	8006a8a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	68d8      	ldr	r0, [r3, #12]
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a44:	461a      	mov	r2, r3
 8006a46:	68b9      	ldr	r1, [r7, #8]
 8006a48:	f001 fc2a 	bl	80082a0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	68da      	ldr	r2, [r3, #12]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a54:	425b      	negs	r3, r3
 8006a56:	441a      	add	r2, r3
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	68da      	ldr	r2, [r3, #12]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d207      	bcs.n	8006a78 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	689a      	ldr	r2, [r3, #8]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a70:	425b      	negs	r3, r3
 8006a72:	441a      	add	r2, r3
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d105      	bne.n	8006a8a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d002      	beq.n	8006a8a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	3b01      	subs	r3, #1
 8006a88:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	1c5a      	adds	r2, r3, #1
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8006a92:	697b      	ldr	r3, [r7, #20]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3718      	adds	r7, #24
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b082      	sub	sp, #8
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d018      	beq.n	8006ae0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	68da      	ldr	r2, [r3, #12]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ab6:	441a      	add	r2, r3
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	68da      	ldr	r2, [r3, #12]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	689b      	ldr	r3, [r3, #8]
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d303      	bcc.n	8006ad0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	68d9      	ldr	r1, [r3, #12]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ad8:	461a      	mov	r2, r3
 8006ada:	6838      	ldr	r0, [r7, #0]
 8006adc:	f001 fbe0 	bl	80082a0 <memcpy>
	}
}
 8006ae0:	bf00      	nop
 8006ae2:	3708      	adds	r7, #8
 8006ae4:	46bd      	mov	sp, r7
 8006ae6:	bd80      	pop	{r7, pc}

08006ae8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b084      	sub	sp, #16
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006af0:	f001 f8a0 	bl	8007c34 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006afa:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006afc:	e011      	b.n	8006b22 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d012      	beq.n	8006b2c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	3324      	adds	r3, #36	; 0x24
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f000 fca2 	bl	8007454 <xTaskRemoveFromEventList>
 8006b10:	4603      	mov	r3, r0
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d001      	beq.n	8006b1a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006b16:	f000 fd77 	bl	8007608 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006b1a:	7bfb      	ldrb	r3, [r7, #15]
 8006b1c:	3b01      	subs	r3, #1
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	dce9      	bgt.n	8006afe <prvUnlockQueue+0x16>
 8006b2a:	e000      	b.n	8006b2e <prvUnlockQueue+0x46>
					break;
 8006b2c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	22ff      	movs	r2, #255	; 0xff
 8006b32:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8006b36:	f001 f8ad 	bl	8007c94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006b3a:	f001 f87b 	bl	8007c34 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b44:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b46:	e011      	b.n	8006b6c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	691b      	ldr	r3, [r3, #16]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d012      	beq.n	8006b76 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	3310      	adds	r3, #16
 8006b54:	4618      	mov	r0, r3
 8006b56:	f000 fc7d 	bl	8007454 <xTaskRemoveFromEventList>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d001      	beq.n	8006b64 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006b60:	f000 fd52 	bl	8007608 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006b64:	7bbb      	ldrb	r3, [r7, #14]
 8006b66:	3b01      	subs	r3, #1
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	dce9      	bgt.n	8006b48 <prvUnlockQueue+0x60>
 8006b74:	e000      	b.n	8006b78 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006b76:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	22ff      	movs	r2, #255	; 0xff
 8006b7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8006b80:	f001 f888 	bl	8007c94 <vPortExitCritical>
}
 8006b84:	bf00      	nop
 8006b86:	3710      	adds	r7, #16
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}

08006b8c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b084      	sub	sp, #16
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006b94:	f001 f84e 	bl	8007c34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d102      	bne.n	8006ba6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	60fb      	str	r3, [r7, #12]
 8006ba4:	e001      	b.n	8006baa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006baa:	f001 f873 	bl	8007c94 <vPortExitCritical>

	return xReturn;
 8006bae:	68fb      	ldr	r3, [r7, #12]
}
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	3710      	adds	r7, #16
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bd80      	pop	{r7, pc}

08006bb8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006bc0:	f001 f838 	bl	8007c34 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	d102      	bne.n	8006bd6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006bd0:	2301      	movs	r3, #1
 8006bd2:	60fb      	str	r3, [r7, #12]
 8006bd4:	e001      	b.n	8006bda <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006bda:	f001 f85b 	bl	8007c94 <vPortExitCritical>

	return xReturn;
 8006bde:	68fb      	ldr	r3, [r7, #12]
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3710      	adds	r7, #16
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}

08006be8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b08e      	sub	sp, #56	; 0x38
 8006bec:	af04      	add	r7, sp, #16
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
 8006bf4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006bf6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10a      	bne.n	8006c12 <xTaskCreateStatic+0x2a>
	__asm volatile
 8006bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c00:	f383 8811 	msr	BASEPRI, r3
 8006c04:	f3bf 8f6f 	isb	sy
 8006c08:	f3bf 8f4f 	dsb	sy
 8006c0c:	623b      	str	r3, [r7, #32]
}
 8006c0e:	bf00      	nop
 8006c10:	e7fe      	b.n	8006c10 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d10a      	bne.n	8006c2e <xTaskCreateStatic+0x46>
	__asm volatile
 8006c18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c1c:	f383 8811 	msr	BASEPRI, r3
 8006c20:	f3bf 8f6f 	isb	sy
 8006c24:	f3bf 8f4f 	dsb	sy
 8006c28:	61fb      	str	r3, [r7, #28]
}
 8006c2a:	bf00      	nop
 8006c2c:	e7fe      	b.n	8006c2c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006c2e:	2354      	movs	r3, #84	; 0x54
 8006c30:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006c32:	693b      	ldr	r3, [r7, #16]
 8006c34:	2b54      	cmp	r3, #84	; 0x54
 8006c36:	d00a      	beq.n	8006c4e <xTaskCreateStatic+0x66>
	__asm volatile
 8006c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c3c:	f383 8811 	msr	BASEPRI, r3
 8006c40:	f3bf 8f6f 	isb	sy
 8006c44:	f3bf 8f4f 	dsb	sy
 8006c48:	61bb      	str	r3, [r7, #24]
}
 8006c4a:	bf00      	nop
 8006c4c:	e7fe      	b.n	8006c4c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006c4e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006c50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d01e      	beq.n	8006c94 <xTaskCreateStatic+0xac>
 8006c56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d01b      	beq.n	8006c94 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006c5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c5e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006c64:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c68:	2202      	movs	r2, #2
 8006c6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006c6e:	2300      	movs	r3, #0
 8006c70:	9303      	str	r3, [sp, #12]
 8006c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c74:	9302      	str	r3, [sp, #8]
 8006c76:	f107 0314 	add.w	r3, r7, #20
 8006c7a:	9301      	str	r3, [sp, #4]
 8006c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c7e:	9300      	str	r3, [sp, #0]
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	68b9      	ldr	r1, [r7, #8]
 8006c86:	68f8      	ldr	r0, [r7, #12]
 8006c88:	f000 f850 	bl	8006d2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006c8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006c8e:	f000 f8dd 	bl	8006e4c <prvAddNewTaskToReadyList>
 8006c92:	e001      	b.n	8006c98 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006c94:	2300      	movs	r3, #0
 8006c96:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006c98:	697b      	ldr	r3, [r7, #20]
	}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3728      	adds	r7, #40	; 0x28
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}

08006ca2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006ca2:	b580      	push	{r7, lr}
 8006ca4:	b08c      	sub	sp, #48	; 0x30
 8006ca6:	af04      	add	r7, sp, #16
 8006ca8:	60f8      	str	r0, [r7, #12]
 8006caa:	60b9      	str	r1, [r7, #8]
 8006cac:	603b      	str	r3, [r7, #0]
 8006cae:	4613      	mov	r3, r2
 8006cb0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006cb2:	88fb      	ldrh	r3, [r7, #6]
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f001 f8de 	bl	8007e78 <pvPortMalloc>
 8006cbc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006cbe:	697b      	ldr	r3, [r7, #20]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d00e      	beq.n	8006ce2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006cc4:	2054      	movs	r0, #84	; 0x54
 8006cc6:	f001 f8d7 	bl	8007e78 <pvPortMalloc>
 8006cca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d003      	beq.n	8006cda <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	697a      	ldr	r2, [r7, #20]
 8006cd6:	631a      	str	r2, [r3, #48]	; 0x30
 8006cd8:	e005      	b.n	8006ce6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006cda:	6978      	ldr	r0, [r7, #20]
 8006cdc:	f001 f998 	bl	8008010 <vPortFree>
 8006ce0:	e001      	b.n	8006ce6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006ce6:	69fb      	ldr	r3, [r7, #28]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d017      	beq.n	8006d1c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006cec:	69fb      	ldr	r3, [r7, #28]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006cf4:	88fa      	ldrh	r2, [r7, #6]
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	9303      	str	r3, [sp, #12]
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	9302      	str	r3, [sp, #8]
 8006cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d00:	9301      	str	r3, [sp, #4]
 8006d02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	68b9      	ldr	r1, [r7, #8]
 8006d0a:	68f8      	ldr	r0, [r7, #12]
 8006d0c:	f000 f80e 	bl	8006d2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006d10:	69f8      	ldr	r0, [r7, #28]
 8006d12:	f000 f89b 	bl	8006e4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006d16:	2301      	movs	r3, #1
 8006d18:	61bb      	str	r3, [r7, #24]
 8006d1a:	e002      	b.n	8006d22 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8006d20:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006d22:	69bb      	ldr	r3, [r7, #24]
	}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3720      	adds	r7, #32
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b088      	sub	sp, #32
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	60f8      	str	r0, [r7, #12]
 8006d34:	60b9      	str	r1, [r7, #8]
 8006d36:	607a      	str	r2, [r7, #4]
 8006d38:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d3c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	461a      	mov	r2, r3
 8006d44:	21a5      	movs	r1, #165	; 0xa5
 8006d46:	f001 fab9 	bl	80082bc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006d54:	3b01      	subs	r3, #1
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	4413      	add	r3, r2
 8006d5a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006d5c:	69bb      	ldr	r3, [r7, #24]
 8006d5e:	f023 0307 	bic.w	r3, r3, #7
 8006d62:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006d64:	69bb      	ldr	r3, [r7, #24]
 8006d66:	f003 0307 	and.w	r3, r3, #7
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d00a      	beq.n	8006d84 <prvInitialiseNewTask+0x58>
	__asm volatile
 8006d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d72:	f383 8811 	msr	BASEPRI, r3
 8006d76:	f3bf 8f6f 	isb	sy
 8006d7a:	f3bf 8f4f 	dsb	sy
 8006d7e:	617b      	str	r3, [r7, #20]
}
 8006d80:	bf00      	nop
 8006d82:	e7fe      	b.n	8006d82 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d01f      	beq.n	8006dca <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	61fb      	str	r3, [r7, #28]
 8006d8e:	e012      	b.n	8006db6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006d90:	68ba      	ldr	r2, [r7, #8]
 8006d92:	69fb      	ldr	r3, [r7, #28]
 8006d94:	4413      	add	r3, r2
 8006d96:	7819      	ldrb	r1, [r3, #0]
 8006d98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d9a:	69fb      	ldr	r3, [r7, #28]
 8006d9c:	4413      	add	r3, r2
 8006d9e:	3334      	adds	r3, #52	; 0x34
 8006da0:	460a      	mov	r2, r1
 8006da2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006da4:	68ba      	ldr	r2, [r7, #8]
 8006da6:	69fb      	ldr	r3, [r7, #28]
 8006da8:	4413      	add	r3, r2
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d006      	beq.n	8006dbe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006db0:	69fb      	ldr	r3, [r7, #28]
 8006db2:	3301      	adds	r3, #1
 8006db4:	61fb      	str	r3, [r7, #28]
 8006db6:	69fb      	ldr	r3, [r7, #28]
 8006db8:	2b0f      	cmp	r3, #15
 8006dba:	d9e9      	bls.n	8006d90 <prvInitialiseNewTask+0x64>
 8006dbc:	e000      	b.n	8006dc0 <prvInitialiseNewTask+0x94>
			{
				break;
 8006dbe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006dc8:	e003      	b.n	8006dd2 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006dca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dcc:	2200      	movs	r2, #0
 8006dce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006dd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dd4:	2b06      	cmp	r3, #6
 8006dd6:	d901      	bls.n	8006ddc <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006dd8:	2306      	movs	r3, #6
 8006dda:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006ddc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dde:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006de0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006de4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006de6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dea:	2200      	movs	r2, #0
 8006dec:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006df0:	3304      	adds	r3, #4
 8006df2:	4618      	mov	r0, r3
 8006df4:	f7ff f920 	bl	8006038 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006dfa:	3318      	adds	r3, #24
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	f7ff f91b 	bl	8006038 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006e02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e06:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e0a:	f1c3 0207 	rsb	r2, r3, #7
 8006e0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e10:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006e12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e16:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006e26:	683a      	ldr	r2, [r7, #0]
 8006e28:	68f9      	ldr	r1, [r7, #12]
 8006e2a:	69b8      	ldr	r0, [r7, #24]
 8006e2c:	f000 fdd8 	bl	80079e0 <pxPortInitialiseStack>
 8006e30:	4602      	mov	r2, r0
 8006e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e34:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d002      	beq.n	8006e42 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006e3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e42:	bf00      	nop
 8006e44:	3720      	adds	r7, #32
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}
	...

08006e4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b082      	sub	sp, #8
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006e54:	f000 feee 	bl	8007c34 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006e58:	4b2a      	ldr	r3, [pc, #168]	; (8006f04 <prvAddNewTaskToReadyList+0xb8>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	4a29      	ldr	r2, [pc, #164]	; (8006f04 <prvAddNewTaskToReadyList+0xb8>)
 8006e60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006e62:	4b29      	ldr	r3, [pc, #164]	; (8006f08 <prvAddNewTaskToReadyList+0xbc>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d109      	bne.n	8006e7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006e6a:	4a27      	ldr	r2, [pc, #156]	; (8006f08 <prvAddNewTaskToReadyList+0xbc>)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006e70:	4b24      	ldr	r3, [pc, #144]	; (8006f04 <prvAddNewTaskToReadyList+0xb8>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	2b01      	cmp	r3, #1
 8006e76:	d110      	bne.n	8006e9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006e78:	f000 fbea 	bl	8007650 <prvInitialiseTaskLists>
 8006e7c:	e00d      	b.n	8006e9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006e7e:	4b23      	ldr	r3, [pc, #140]	; (8006f0c <prvAddNewTaskToReadyList+0xc0>)
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d109      	bne.n	8006e9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006e86:	4b20      	ldr	r3, [pc, #128]	; (8006f08 <prvAddNewTaskToReadyList+0xbc>)
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e90:	429a      	cmp	r2, r3
 8006e92:	d802      	bhi.n	8006e9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006e94:	4a1c      	ldr	r2, [pc, #112]	; (8006f08 <prvAddNewTaskToReadyList+0xbc>)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006e9a:	4b1d      	ldr	r3, [pc, #116]	; (8006f10 <prvAddNewTaskToReadyList+0xc4>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	4a1b      	ldr	r2, [pc, #108]	; (8006f10 <prvAddNewTaskToReadyList+0xc4>)
 8006ea2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	409a      	lsls	r2, r3
 8006eac:	4b19      	ldr	r3, [pc, #100]	; (8006f14 <prvAddNewTaskToReadyList+0xc8>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	4a18      	ldr	r2, [pc, #96]	; (8006f14 <prvAddNewTaskToReadyList+0xc8>)
 8006eb4:	6013      	str	r3, [r2, #0]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006eba:	4613      	mov	r3, r2
 8006ebc:	009b      	lsls	r3, r3, #2
 8006ebe:	4413      	add	r3, r2
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	4a15      	ldr	r2, [pc, #84]	; (8006f18 <prvAddNewTaskToReadyList+0xcc>)
 8006ec4:	441a      	add	r2, r3
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	3304      	adds	r3, #4
 8006eca:	4619      	mov	r1, r3
 8006ecc:	4610      	mov	r0, r2
 8006ece:	f7ff f8c0 	bl	8006052 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006ed2:	f000 fedf 	bl	8007c94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006ed6:	4b0d      	ldr	r3, [pc, #52]	; (8006f0c <prvAddNewTaskToReadyList+0xc0>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00e      	beq.n	8006efc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006ede:	4b0a      	ldr	r3, [pc, #40]	; (8006f08 <prvAddNewTaskToReadyList+0xbc>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d207      	bcs.n	8006efc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006eec:	4b0b      	ldr	r3, [pc, #44]	; (8006f1c <prvAddNewTaskToReadyList+0xd0>)
 8006eee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006ef2:	601a      	str	r2, [r3, #0]
 8006ef4:	f3bf 8f4f 	dsb	sy
 8006ef8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006efc:	bf00      	nop
 8006efe:	3708      	adds	r7, #8
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}
 8006f04:	200005d8 	.word	0x200005d8
 8006f08:	200004d8 	.word	0x200004d8
 8006f0c:	200005e4 	.word	0x200005e4
 8006f10:	200005f4 	.word	0x200005f4
 8006f14:	200005e0 	.word	0x200005e0
 8006f18:	200004dc 	.word	0x200004dc
 8006f1c:	e000ed04 	.word	0xe000ed04

08006f20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b084      	sub	sp, #16
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006f28:	2300      	movs	r3, #0
 8006f2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d017      	beq.n	8006f62 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006f32:	4b13      	ldr	r3, [pc, #76]	; (8006f80 <vTaskDelay+0x60>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d00a      	beq.n	8006f50 <vTaskDelay+0x30>
	__asm volatile
 8006f3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f3e:	f383 8811 	msr	BASEPRI, r3
 8006f42:	f3bf 8f6f 	isb	sy
 8006f46:	f3bf 8f4f 	dsb	sy
 8006f4a:	60bb      	str	r3, [r7, #8]
}
 8006f4c:	bf00      	nop
 8006f4e:	e7fe      	b.n	8006f4e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006f50:	f000 f87a 	bl	8007048 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006f54:	2100      	movs	r1, #0
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 fcdc 	bl	8007914 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006f5c:	f000 f882 	bl	8007064 <xTaskResumeAll>
 8006f60:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d107      	bne.n	8006f78 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006f68:	4b06      	ldr	r3, [pc, #24]	; (8006f84 <vTaskDelay+0x64>)
 8006f6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f6e:	601a      	str	r2, [r3, #0]
 8006f70:	f3bf 8f4f 	dsb	sy
 8006f74:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006f78:	bf00      	nop
 8006f7a:	3710      	adds	r7, #16
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bd80      	pop	{r7, pc}
 8006f80:	20000600 	.word	0x20000600
 8006f84:	e000ed04 	.word	0xe000ed04

08006f88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b08a      	sub	sp, #40	; 0x28
 8006f8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006f8e:	2300      	movs	r3, #0
 8006f90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006f92:	2300      	movs	r3, #0
 8006f94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006f96:	463a      	mov	r2, r7
 8006f98:	1d39      	adds	r1, r7, #4
 8006f9a:	f107 0308 	add.w	r3, r7, #8
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f7f9 ff9e 	bl	8000ee0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006fa4:	6839      	ldr	r1, [r7, #0]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	9202      	str	r2, [sp, #8]
 8006fac:	9301      	str	r3, [sp, #4]
 8006fae:	2300      	movs	r3, #0
 8006fb0:	9300      	str	r3, [sp, #0]
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	460a      	mov	r2, r1
 8006fb6:	491e      	ldr	r1, [pc, #120]	; (8007030 <vTaskStartScheduler+0xa8>)
 8006fb8:	481e      	ldr	r0, [pc, #120]	; (8007034 <vTaskStartScheduler+0xac>)
 8006fba:	f7ff fe15 	bl	8006be8 <xTaskCreateStatic>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	4a1d      	ldr	r2, [pc, #116]	; (8007038 <vTaskStartScheduler+0xb0>)
 8006fc2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006fc4:	4b1c      	ldr	r3, [pc, #112]	; (8007038 <vTaskStartScheduler+0xb0>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d002      	beq.n	8006fd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	617b      	str	r3, [r7, #20]
 8006fd0:	e001      	b.n	8006fd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d116      	bne.n	800700a <vTaskStartScheduler+0x82>
	__asm volatile
 8006fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe0:	f383 8811 	msr	BASEPRI, r3
 8006fe4:	f3bf 8f6f 	isb	sy
 8006fe8:	f3bf 8f4f 	dsb	sy
 8006fec:	613b      	str	r3, [r7, #16]
}
 8006fee:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006ff0:	4b12      	ldr	r3, [pc, #72]	; (800703c <vTaskStartScheduler+0xb4>)
 8006ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ff6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006ff8:	4b11      	ldr	r3, [pc, #68]	; (8007040 <vTaskStartScheduler+0xb8>)
 8006ffa:	2201      	movs	r2, #1
 8006ffc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006ffe:	4b11      	ldr	r3, [pc, #68]	; (8007044 <vTaskStartScheduler+0xbc>)
 8007000:	2200      	movs	r2, #0
 8007002:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007004:	f000 fd74 	bl	8007af0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007008:	e00e      	b.n	8007028 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007010:	d10a      	bne.n	8007028 <vTaskStartScheduler+0xa0>
	__asm volatile
 8007012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007016:	f383 8811 	msr	BASEPRI, r3
 800701a:	f3bf 8f6f 	isb	sy
 800701e:	f3bf 8f4f 	dsb	sy
 8007022:	60fb      	str	r3, [r7, #12]
}
 8007024:	bf00      	nop
 8007026:	e7fe      	b.n	8007026 <vTaskStartScheduler+0x9e>
}
 8007028:	bf00      	nop
 800702a:	3718      	adds	r7, #24
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}
 8007030:	0800b294 	.word	0x0800b294
 8007034:	08007621 	.word	0x08007621
 8007038:	200005fc 	.word	0x200005fc
 800703c:	200005f8 	.word	0x200005f8
 8007040:	200005e4 	.word	0x200005e4
 8007044:	200005dc 	.word	0x200005dc

08007048 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007048:	b480      	push	{r7}
 800704a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800704c:	4b04      	ldr	r3, [pc, #16]	; (8007060 <vTaskSuspendAll+0x18>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	3301      	adds	r3, #1
 8007052:	4a03      	ldr	r2, [pc, #12]	; (8007060 <vTaskSuspendAll+0x18>)
 8007054:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007056:	bf00      	nop
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr
 8007060:	20000600 	.word	0x20000600

08007064 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b084      	sub	sp, #16
 8007068:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800706a:	2300      	movs	r3, #0
 800706c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800706e:	2300      	movs	r3, #0
 8007070:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007072:	4b41      	ldr	r3, [pc, #260]	; (8007178 <xTaskResumeAll+0x114>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d10a      	bne.n	8007090 <xTaskResumeAll+0x2c>
	__asm volatile
 800707a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800707e:	f383 8811 	msr	BASEPRI, r3
 8007082:	f3bf 8f6f 	isb	sy
 8007086:	f3bf 8f4f 	dsb	sy
 800708a:	603b      	str	r3, [r7, #0]
}
 800708c:	bf00      	nop
 800708e:	e7fe      	b.n	800708e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007090:	f000 fdd0 	bl	8007c34 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007094:	4b38      	ldr	r3, [pc, #224]	; (8007178 <xTaskResumeAll+0x114>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	3b01      	subs	r3, #1
 800709a:	4a37      	ldr	r2, [pc, #220]	; (8007178 <xTaskResumeAll+0x114>)
 800709c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800709e:	4b36      	ldr	r3, [pc, #216]	; (8007178 <xTaskResumeAll+0x114>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d161      	bne.n	800716a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80070a6:	4b35      	ldr	r3, [pc, #212]	; (800717c <xTaskResumeAll+0x118>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d05d      	beq.n	800716a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80070ae:	e02e      	b.n	800710e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070b0:	4b33      	ldr	r3, [pc, #204]	; (8007180 <xTaskResumeAll+0x11c>)
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	3318      	adds	r3, #24
 80070bc:	4618      	mov	r0, r3
 80070be:	f7ff f825 	bl	800610c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	3304      	adds	r3, #4
 80070c6:	4618      	mov	r0, r3
 80070c8:	f7ff f820 	bl	800610c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070d0:	2201      	movs	r2, #1
 80070d2:	409a      	lsls	r2, r3
 80070d4:	4b2b      	ldr	r3, [pc, #172]	; (8007184 <xTaskResumeAll+0x120>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4313      	orrs	r3, r2
 80070da:	4a2a      	ldr	r2, [pc, #168]	; (8007184 <xTaskResumeAll+0x120>)
 80070dc:	6013      	str	r3, [r2, #0]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070e2:	4613      	mov	r3, r2
 80070e4:	009b      	lsls	r3, r3, #2
 80070e6:	4413      	add	r3, r2
 80070e8:	009b      	lsls	r3, r3, #2
 80070ea:	4a27      	ldr	r2, [pc, #156]	; (8007188 <xTaskResumeAll+0x124>)
 80070ec:	441a      	add	r2, r3
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	3304      	adds	r3, #4
 80070f2:	4619      	mov	r1, r3
 80070f4:	4610      	mov	r0, r2
 80070f6:	f7fe ffac 	bl	8006052 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80070fe:	4b23      	ldr	r3, [pc, #140]	; (800718c <xTaskResumeAll+0x128>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007104:	429a      	cmp	r2, r3
 8007106:	d302      	bcc.n	800710e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007108:	4b21      	ldr	r3, [pc, #132]	; (8007190 <xTaskResumeAll+0x12c>)
 800710a:	2201      	movs	r2, #1
 800710c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800710e:	4b1c      	ldr	r3, [pc, #112]	; (8007180 <xTaskResumeAll+0x11c>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d1cc      	bne.n	80070b0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d001      	beq.n	8007120 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800711c:	f000 fb36 	bl	800778c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007120:	4b1c      	ldr	r3, [pc, #112]	; (8007194 <xTaskResumeAll+0x130>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d010      	beq.n	800714e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800712c:	f000 f836 	bl	800719c <xTaskIncrementTick>
 8007130:	4603      	mov	r3, r0
 8007132:	2b00      	cmp	r3, #0
 8007134:	d002      	beq.n	800713c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007136:	4b16      	ldr	r3, [pc, #88]	; (8007190 <xTaskResumeAll+0x12c>)
 8007138:	2201      	movs	r2, #1
 800713a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	3b01      	subs	r3, #1
 8007140:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d1f1      	bne.n	800712c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007148:	4b12      	ldr	r3, [pc, #72]	; (8007194 <xTaskResumeAll+0x130>)
 800714a:	2200      	movs	r2, #0
 800714c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800714e:	4b10      	ldr	r3, [pc, #64]	; (8007190 <xTaskResumeAll+0x12c>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d009      	beq.n	800716a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007156:	2301      	movs	r3, #1
 8007158:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800715a:	4b0f      	ldr	r3, [pc, #60]	; (8007198 <xTaskResumeAll+0x134>)
 800715c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007160:	601a      	str	r2, [r3, #0]
 8007162:	f3bf 8f4f 	dsb	sy
 8007166:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800716a:	f000 fd93 	bl	8007c94 <vPortExitCritical>

	return xAlreadyYielded;
 800716e:	68bb      	ldr	r3, [r7, #8]
}
 8007170:	4618      	mov	r0, r3
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	20000600 	.word	0x20000600
 800717c:	200005d8 	.word	0x200005d8
 8007180:	20000598 	.word	0x20000598
 8007184:	200005e0 	.word	0x200005e0
 8007188:	200004dc 	.word	0x200004dc
 800718c:	200004d8 	.word	0x200004d8
 8007190:	200005ec 	.word	0x200005ec
 8007194:	200005e8 	.word	0x200005e8
 8007198:	e000ed04 	.word	0xe000ed04

0800719c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b086      	sub	sp, #24
 80071a0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80071a2:	2300      	movs	r3, #0
 80071a4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80071a6:	4b4e      	ldr	r3, [pc, #312]	; (80072e0 <xTaskIncrementTick+0x144>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	f040 808e 	bne.w	80072cc <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80071b0:	4b4c      	ldr	r3, [pc, #304]	; (80072e4 <xTaskIncrementTick+0x148>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	3301      	adds	r3, #1
 80071b6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80071b8:	4a4a      	ldr	r2, [pc, #296]	; (80072e4 <xTaskIncrementTick+0x148>)
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80071be:	693b      	ldr	r3, [r7, #16]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d120      	bne.n	8007206 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80071c4:	4b48      	ldr	r3, [pc, #288]	; (80072e8 <xTaskIncrementTick+0x14c>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00a      	beq.n	80071e4 <xTaskIncrementTick+0x48>
	__asm volatile
 80071ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d2:	f383 8811 	msr	BASEPRI, r3
 80071d6:	f3bf 8f6f 	isb	sy
 80071da:	f3bf 8f4f 	dsb	sy
 80071de:	603b      	str	r3, [r7, #0]
}
 80071e0:	bf00      	nop
 80071e2:	e7fe      	b.n	80071e2 <xTaskIncrementTick+0x46>
 80071e4:	4b40      	ldr	r3, [pc, #256]	; (80072e8 <xTaskIncrementTick+0x14c>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	60fb      	str	r3, [r7, #12]
 80071ea:	4b40      	ldr	r3, [pc, #256]	; (80072ec <xTaskIncrementTick+0x150>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	4a3e      	ldr	r2, [pc, #248]	; (80072e8 <xTaskIncrementTick+0x14c>)
 80071f0:	6013      	str	r3, [r2, #0]
 80071f2:	4a3e      	ldr	r2, [pc, #248]	; (80072ec <xTaskIncrementTick+0x150>)
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6013      	str	r3, [r2, #0]
 80071f8:	4b3d      	ldr	r3, [pc, #244]	; (80072f0 <xTaskIncrementTick+0x154>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	3301      	adds	r3, #1
 80071fe:	4a3c      	ldr	r2, [pc, #240]	; (80072f0 <xTaskIncrementTick+0x154>)
 8007200:	6013      	str	r3, [r2, #0]
 8007202:	f000 fac3 	bl	800778c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007206:	4b3b      	ldr	r3, [pc, #236]	; (80072f4 <xTaskIncrementTick+0x158>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	693a      	ldr	r2, [r7, #16]
 800720c:	429a      	cmp	r2, r3
 800720e:	d348      	bcc.n	80072a2 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007210:	4b35      	ldr	r3, [pc, #212]	; (80072e8 <xTaskIncrementTick+0x14c>)
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d104      	bne.n	8007224 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800721a:	4b36      	ldr	r3, [pc, #216]	; (80072f4 <xTaskIncrementTick+0x158>)
 800721c:	f04f 32ff 	mov.w	r2, #4294967295
 8007220:	601a      	str	r2, [r3, #0]
					break;
 8007222:	e03e      	b.n	80072a2 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007224:	4b30      	ldr	r3, [pc, #192]	; (80072e8 <xTaskIncrementTick+0x14c>)
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	68db      	ldr	r3, [r3, #12]
 800722c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	685b      	ldr	r3, [r3, #4]
 8007232:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007234:	693a      	ldr	r2, [r7, #16]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	429a      	cmp	r2, r3
 800723a:	d203      	bcs.n	8007244 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800723c:	4a2d      	ldr	r2, [pc, #180]	; (80072f4 <xTaskIncrementTick+0x158>)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007242:	e02e      	b.n	80072a2 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	3304      	adds	r3, #4
 8007248:	4618      	mov	r0, r3
 800724a:	f7fe ff5f 	bl	800610c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800724e:	68bb      	ldr	r3, [r7, #8]
 8007250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007252:	2b00      	cmp	r3, #0
 8007254:	d004      	beq.n	8007260 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	3318      	adds	r3, #24
 800725a:	4618      	mov	r0, r3
 800725c:	f7fe ff56 	bl	800610c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007264:	2201      	movs	r2, #1
 8007266:	409a      	lsls	r2, r3
 8007268:	4b23      	ldr	r3, [pc, #140]	; (80072f8 <xTaskIncrementTick+0x15c>)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4313      	orrs	r3, r2
 800726e:	4a22      	ldr	r2, [pc, #136]	; (80072f8 <xTaskIncrementTick+0x15c>)
 8007270:	6013      	str	r3, [r2, #0]
 8007272:	68bb      	ldr	r3, [r7, #8]
 8007274:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007276:	4613      	mov	r3, r2
 8007278:	009b      	lsls	r3, r3, #2
 800727a:	4413      	add	r3, r2
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	4a1f      	ldr	r2, [pc, #124]	; (80072fc <xTaskIncrementTick+0x160>)
 8007280:	441a      	add	r2, r3
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	3304      	adds	r3, #4
 8007286:	4619      	mov	r1, r3
 8007288:	4610      	mov	r0, r2
 800728a:	f7fe fee2 	bl	8006052 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007292:	4b1b      	ldr	r3, [pc, #108]	; (8007300 <xTaskIncrementTick+0x164>)
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007298:	429a      	cmp	r2, r3
 800729a:	d3b9      	bcc.n	8007210 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800729c:	2301      	movs	r3, #1
 800729e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072a0:	e7b6      	b.n	8007210 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80072a2:	4b17      	ldr	r3, [pc, #92]	; (8007300 <xTaskIncrementTick+0x164>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072a8:	4914      	ldr	r1, [pc, #80]	; (80072fc <xTaskIncrementTick+0x160>)
 80072aa:	4613      	mov	r3, r2
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	4413      	add	r3, r2
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	440b      	add	r3, r1
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d901      	bls.n	80072be <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80072ba:	2301      	movs	r3, #1
 80072bc:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80072be:	4b11      	ldr	r3, [pc, #68]	; (8007304 <xTaskIncrementTick+0x168>)
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d007      	beq.n	80072d6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80072c6:	2301      	movs	r3, #1
 80072c8:	617b      	str	r3, [r7, #20]
 80072ca:	e004      	b.n	80072d6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80072cc:	4b0e      	ldr	r3, [pc, #56]	; (8007308 <xTaskIncrementTick+0x16c>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	3301      	adds	r3, #1
 80072d2:	4a0d      	ldr	r2, [pc, #52]	; (8007308 <xTaskIncrementTick+0x16c>)
 80072d4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80072d6:	697b      	ldr	r3, [r7, #20]
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3718      	adds	r7, #24
 80072dc:	46bd      	mov	sp, r7
 80072de:	bd80      	pop	{r7, pc}
 80072e0:	20000600 	.word	0x20000600
 80072e4:	200005dc 	.word	0x200005dc
 80072e8:	20000590 	.word	0x20000590
 80072ec:	20000594 	.word	0x20000594
 80072f0:	200005f0 	.word	0x200005f0
 80072f4:	200005f8 	.word	0x200005f8
 80072f8:	200005e0 	.word	0x200005e0
 80072fc:	200004dc 	.word	0x200004dc
 8007300:	200004d8 	.word	0x200004d8
 8007304:	200005ec 	.word	0x200005ec
 8007308:	200005e8 	.word	0x200005e8

0800730c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b088      	sub	sp, #32
 8007310:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007312:	4b39      	ldr	r3, [pc, #228]	; (80073f8 <vTaskSwitchContext+0xec>)
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d003      	beq.n	8007322 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800731a:	4b38      	ldr	r3, [pc, #224]	; (80073fc <vTaskSwitchContext+0xf0>)
 800731c:	2201      	movs	r2, #1
 800731e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007320:	e066      	b.n	80073f0 <vTaskSwitchContext+0xe4>
		xYieldPending = pdFALSE;
 8007322:	4b36      	ldr	r3, [pc, #216]	; (80073fc <vTaskSwitchContext+0xf0>)
 8007324:	2200      	movs	r2, #0
 8007326:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8007328:	4b35      	ldr	r3, [pc, #212]	; (8007400 <vTaskSwitchContext+0xf4>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800732e:	61fb      	str	r3, [r7, #28]
 8007330:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 8007334:	61bb      	str	r3, [r7, #24]
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	69ba      	ldr	r2, [r7, #24]
 800733c:	429a      	cmp	r2, r3
 800733e:	d111      	bne.n	8007364 <vTaskSwitchContext+0x58>
 8007340:	69fb      	ldr	r3, [r7, #28]
 8007342:	3304      	adds	r3, #4
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	69ba      	ldr	r2, [r7, #24]
 8007348:	429a      	cmp	r2, r3
 800734a:	d10b      	bne.n	8007364 <vTaskSwitchContext+0x58>
 800734c:	69fb      	ldr	r3, [r7, #28]
 800734e:	3308      	adds	r3, #8
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	69ba      	ldr	r2, [r7, #24]
 8007354:	429a      	cmp	r2, r3
 8007356:	d105      	bne.n	8007364 <vTaskSwitchContext+0x58>
 8007358:	69fb      	ldr	r3, [r7, #28]
 800735a:	330c      	adds	r3, #12
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	69ba      	ldr	r2, [r7, #24]
 8007360:	429a      	cmp	r2, r3
 8007362:	d008      	beq.n	8007376 <vTaskSwitchContext+0x6a>
 8007364:	4b26      	ldr	r3, [pc, #152]	; (8007400 <vTaskSwitchContext+0xf4>)
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	4b25      	ldr	r3, [pc, #148]	; (8007400 <vTaskSwitchContext+0xf4>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	3334      	adds	r3, #52	; 0x34
 800736e:	4619      	mov	r1, r3
 8007370:	4610      	mov	r0, r2
 8007372:	f7fa fe3d 	bl	8001ff0 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007376:	4b23      	ldr	r3, [pc, #140]	; (8007404 <vTaskSwitchContext+0xf8>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	fab3 f383 	clz	r3, r3
 8007382:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007384:	7afb      	ldrb	r3, [r7, #11]
 8007386:	f1c3 031f 	rsb	r3, r3, #31
 800738a:	617b      	str	r3, [r7, #20]
 800738c:	491e      	ldr	r1, [pc, #120]	; (8007408 <vTaskSwitchContext+0xfc>)
 800738e:	697a      	ldr	r2, [r7, #20]
 8007390:	4613      	mov	r3, r2
 8007392:	009b      	lsls	r3, r3, #2
 8007394:	4413      	add	r3, r2
 8007396:	009b      	lsls	r3, r3, #2
 8007398:	440b      	add	r3, r1
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d10a      	bne.n	80073b6 <vTaskSwitchContext+0xaa>
	__asm volatile
 80073a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073a4:	f383 8811 	msr	BASEPRI, r3
 80073a8:	f3bf 8f6f 	isb	sy
 80073ac:	f3bf 8f4f 	dsb	sy
 80073b0:	607b      	str	r3, [r7, #4]
}
 80073b2:	bf00      	nop
 80073b4:	e7fe      	b.n	80073b4 <vTaskSwitchContext+0xa8>
 80073b6:	697a      	ldr	r2, [r7, #20]
 80073b8:	4613      	mov	r3, r2
 80073ba:	009b      	lsls	r3, r3, #2
 80073bc:	4413      	add	r3, r2
 80073be:	009b      	lsls	r3, r3, #2
 80073c0:	4a11      	ldr	r2, [pc, #68]	; (8007408 <vTaskSwitchContext+0xfc>)
 80073c2:	4413      	add	r3, r2
 80073c4:	613b      	str	r3, [r7, #16]
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	685a      	ldr	r2, [r3, #4]
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	605a      	str	r2, [r3, #4]
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	685a      	ldr	r2, [r3, #4]
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	3308      	adds	r3, #8
 80073d8:	429a      	cmp	r2, r3
 80073da:	d104      	bne.n	80073e6 <vTaskSwitchContext+0xda>
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	685a      	ldr	r2, [r3, #4]
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	605a      	str	r2, [r3, #4]
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	685b      	ldr	r3, [r3, #4]
 80073ea:	68db      	ldr	r3, [r3, #12]
 80073ec:	4a04      	ldr	r2, [pc, #16]	; (8007400 <vTaskSwitchContext+0xf4>)
 80073ee:	6013      	str	r3, [r2, #0]
}
 80073f0:	bf00      	nop
 80073f2:	3720      	adds	r7, #32
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	20000600 	.word	0x20000600
 80073fc:	200005ec 	.word	0x200005ec
 8007400:	200004d8 	.word	0x200004d8
 8007404:	200005e0 	.word	0x200005e0
 8007408:	200004dc 	.word	0x200004dc

0800740c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d10a      	bne.n	8007432 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800741c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007420:	f383 8811 	msr	BASEPRI, r3
 8007424:	f3bf 8f6f 	isb	sy
 8007428:	f3bf 8f4f 	dsb	sy
 800742c:	60fb      	str	r3, [r7, #12]
}
 800742e:	bf00      	nop
 8007430:	e7fe      	b.n	8007430 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007432:	4b07      	ldr	r3, [pc, #28]	; (8007450 <vTaskPlaceOnEventList+0x44>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	3318      	adds	r3, #24
 8007438:	4619      	mov	r1, r3
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f7fe fe2d 	bl	800609a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007440:	2101      	movs	r1, #1
 8007442:	6838      	ldr	r0, [r7, #0]
 8007444:	f000 fa66 	bl	8007914 <prvAddCurrentTaskToDelayedList>
}
 8007448:	bf00      	nop
 800744a:	3710      	adds	r7, #16
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}
 8007450:	200004d8 	.word	0x200004d8

08007454 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	68db      	ldr	r3, [r3, #12]
 8007462:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d10a      	bne.n	8007480 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800746a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800746e:	f383 8811 	msr	BASEPRI, r3
 8007472:	f3bf 8f6f 	isb	sy
 8007476:	f3bf 8f4f 	dsb	sy
 800747a:	60fb      	str	r3, [r7, #12]
}
 800747c:	bf00      	nop
 800747e:	e7fe      	b.n	800747e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007480:	693b      	ldr	r3, [r7, #16]
 8007482:	3318      	adds	r3, #24
 8007484:	4618      	mov	r0, r3
 8007486:	f7fe fe41 	bl	800610c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800748a:	4b1d      	ldr	r3, [pc, #116]	; (8007500 <xTaskRemoveFromEventList+0xac>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d11c      	bne.n	80074cc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	3304      	adds	r3, #4
 8007496:	4618      	mov	r0, r3
 8007498:	f7fe fe38 	bl	800610c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800749c:	693b      	ldr	r3, [r7, #16]
 800749e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074a0:	2201      	movs	r2, #1
 80074a2:	409a      	lsls	r2, r3
 80074a4:	4b17      	ldr	r3, [pc, #92]	; (8007504 <xTaskRemoveFromEventList+0xb0>)
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4313      	orrs	r3, r2
 80074aa:	4a16      	ldr	r2, [pc, #88]	; (8007504 <xTaskRemoveFromEventList+0xb0>)
 80074ac:	6013      	str	r3, [r2, #0]
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074b2:	4613      	mov	r3, r2
 80074b4:	009b      	lsls	r3, r3, #2
 80074b6:	4413      	add	r3, r2
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	4a13      	ldr	r2, [pc, #76]	; (8007508 <xTaskRemoveFromEventList+0xb4>)
 80074bc:	441a      	add	r2, r3
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	3304      	adds	r3, #4
 80074c2:	4619      	mov	r1, r3
 80074c4:	4610      	mov	r0, r2
 80074c6:	f7fe fdc4 	bl	8006052 <vListInsertEnd>
 80074ca:	e005      	b.n	80074d8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	3318      	adds	r3, #24
 80074d0:	4619      	mov	r1, r3
 80074d2:	480e      	ldr	r0, [pc, #56]	; (800750c <xTaskRemoveFromEventList+0xb8>)
 80074d4:	f7fe fdbd 	bl	8006052 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074dc:	4b0c      	ldr	r3, [pc, #48]	; (8007510 <xTaskRemoveFromEventList+0xbc>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d905      	bls.n	80074f2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80074e6:	2301      	movs	r3, #1
 80074e8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80074ea:	4b0a      	ldr	r3, [pc, #40]	; (8007514 <xTaskRemoveFromEventList+0xc0>)
 80074ec:	2201      	movs	r2, #1
 80074ee:	601a      	str	r2, [r3, #0]
 80074f0:	e001      	b.n	80074f6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80074f2:	2300      	movs	r3, #0
 80074f4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80074f6:	697b      	ldr	r3, [r7, #20]
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3718      	adds	r7, #24
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}
 8007500:	20000600 	.word	0x20000600
 8007504:	200005e0 	.word	0x200005e0
 8007508:	200004dc 	.word	0x200004dc
 800750c:	20000598 	.word	0x20000598
 8007510:	200004d8 	.word	0x200004d8
 8007514:	200005ec 	.word	0x200005ec

08007518 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007518:	b480      	push	{r7}
 800751a:	b083      	sub	sp, #12
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007520:	4b06      	ldr	r3, [pc, #24]	; (800753c <vTaskInternalSetTimeOutState+0x24>)
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007528:	4b05      	ldr	r3, [pc, #20]	; (8007540 <vTaskInternalSetTimeOutState+0x28>)
 800752a:	681a      	ldr	r2, [r3, #0]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	605a      	str	r2, [r3, #4]
}
 8007530:	bf00      	nop
 8007532:	370c      	adds	r7, #12
 8007534:	46bd      	mov	sp, r7
 8007536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800753a:	4770      	bx	lr
 800753c:	200005f0 	.word	0x200005f0
 8007540:	200005dc 	.word	0x200005dc

08007544 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b088      	sub	sp, #32
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
 800754c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d10a      	bne.n	800756a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8007554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007558:	f383 8811 	msr	BASEPRI, r3
 800755c:	f3bf 8f6f 	isb	sy
 8007560:	f3bf 8f4f 	dsb	sy
 8007564:	613b      	str	r3, [r7, #16]
}
 8007566:	bf00      	nop
 8007568:	e7fe      	b.n	8007568 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d10a      	bne.n	8007586 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8007570:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007574:	f383 8811 	msr	BASEPRI, r3
 8007578:	f3bf 8f6f 	isb	sy
 800757c:	f3bf 8f4f 	dsb	sy
 8007580:	60fb      	str	r3, [r7, #12]
}
 8007582:	bf00      	nop
 8007584:	e7fe      	b.n	8007584 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8007586:	f000 fb55 	bl	8007c34 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800758a:	4b1d      	ldr	r3, [pc, #116]	; (8007600 <xTaskCheckForTimeOut+0xbc>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	69ba      	ldr	r2, [r7, #24]
 8007596:	1ad3      	subs	r3, r2, r3
 8007598:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800759a:	683b      	ldr	r3, [r7, #0]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075a2:	d102      	bne.n	80075aa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80075a4:	2300      	movs	r3, #0
 80075a6:	61fb      	str	r3, [r7, #28]
 80075a8:	e023      	b.n	80075f2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681a      	ldr	r2, [r3, #0]
 80075ae:	4b15      	ldr	r3, [pc, #84]	; (8007604 <xTaskCheckForTimeOut+0xc0>)
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	429a      	cmp	r2, r3
 80075b4:	d007      	beq.n	80075c6 <xTaskCheckForTimeOut+0x82>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	69ba      	ldr	r2, [r7, #24]
 80075bc:	429a      	cmp	r2, r3
 80075be:	d302      	bcc.n	80075c6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80075c0:	2301      	movs	r3, #1
 80075c2:	61fb      	str	r3, [r7, #28]
 80075c4:	e015      	b.n	80075f2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	697a      	ldr	r2, [r7, #20]
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d20b      	bcs.n	80075e8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	681a      	ldr	r2, [r3, #0]
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	1ad2      	subs	r2, r2, r3
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80075dc:	6878      	ldr	r0, [r7, #4]
 80075de:	f7ff ff9b 	bl	8007518 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80075e2:	2300      	movs	r3, #0
 80075e4:	61fb      	str	r3, [r7, #28]
 80075e6:	e004      	b.n	80075f2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	2200      	movs	r2, #0
 80075ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80075ee:	2301      	movs	r3, #1
 80075f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80075f2:	f000 fb4f 	bl	8007c94 <vPortExitCritical>

	return xReturn;
 80075f6:	69fb      	ldr	r3, [r7, #28]
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3720      	adds	r7, #32
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}
 8007600:	200005dc 	.word	0x200005dc
 8007604:	200005f0 	.word	0x200005f0

08007608 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007608:	b480      	push	{r7}
 800760a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800760c:	4b03      	ldr	r3, [pc, #12]	; (800761c <vTaskMissedYield+0x14>)
 800760e:	2201      	movs	r2, #1
 8007610:	601a      	str	r2, [r3, #0]
}
 8007612:	bf00      	nop
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr
 800761c:	200005ec 	.word	0x200005ec

08007620 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b082      	sub	sp, #8
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007628:	f000 f852 	bl	80076d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800762c:	4b06      	ldr	r3, [pc, #24]	; (8007648 <prvIdleTask+0x28>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	2b01      	cmp	r3, #1
 8007632:	d9f9      	bls.n	8007628 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007634:	4b05      	ldr	r3, [pc, #20]	; (800764c <prvIdleTask+0x2c>)
 8007636:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800763a:	601a      	str	r2, [r3, #0]
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007644:	e7f0      	b.n	8007628 <prvIdleTask+0x8>
 8007646:	bf00      	nop
 8007648:	200004dc 	.word	0x200004dc
 800764c:	e000ed04 	.word	0xe000ed04

08007650 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b082      	sub	sp, #8
 8007654:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007656:	2300      	movs	r3, #0
 8007658:	607b      	str	r3, [r7, #4]
 800765a:	e00c      	b.n	8007676 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	4613      	mov	r3, r2
 8007660:	009b      	lsls	r3, r3, #2
 8007662:	4413      	add	r3, r2
 8007664:	009b      	lsls	r3, r3, #2
 8007666:	4a12      	ldr	r2, [pc, #72]	; (80076b0 <prvInitialiseTaskLists+0x60>)
 8007668:	4413      	add	r3, r2
 800766a:	4618      	mov	r0, r3
 800766c:	f7fe fcc4 	bl	8005ff8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	3301      	adds	r3, #1
 8007674:	607b      	str	r3, [r7, #4]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2b06      	cmp	r3, #6
 800767a:	d9ef      	bls.n	800765c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800767c:	480d      	ldr	r0, [pc, #52]	; (80076b4 <prvInitialiseTaskLists+0x64>)
 800767e:	f7fe fcbb 	bl	8005ff8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007682:	480d      	ldr	r0, [pc, #52]	; (80076b8 <prvInitialiseTaskLists+0x68>)
 8007684:	f7fe fcb8 	bl	8005ff8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007688:	480c      	ldr	r0, [pc, #48]	; (80076bc <prvInitialiseTaskLists+0x6c>)
 800768a:	f7fe fcb5 	bl	8005ff8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800768e:	480c      	ldr	r0, [pc, #48]	; (80076c0 <prvInitialiseTaskLists+0x70>)
 8007690:	f7fe fcb2 	bl	8005ff8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007694:	480b      	ldr	r0, [pc, #44]	; (80076c4 <prvInitialiseTaskLists+0x74>)
 8007696:	f7fe fcaf 	bl	8005ff8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800769a:	4b0b      	ldr	r3, [pc, #44]	; (80076c8 <prvInitialiseTaskLists+0x78>)
 800769c:	4a05      	ldr	r2, [pc, #20]	; (80076b4 <prvInitialiseTaskLists+0x64>)
 800769e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80076a0:	4b0a      	ldr	r3, [pc, #40]	; (80076cc <prvInitialiseTaskLists+0x7c>)
 80076a2:	4a05      	ldr	r2, [pc, #20]	; (80076b8 <prvInitialiseTaskLists+0x68>)
 80076a4:	601a      	str	r2, [r3, #0]
}
 80076a6:	bf00      	nop
 80076a8:	3708      	adds	r7, #8
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	200004dc 	.word	0x200004dc
 80076b4:	20000568 	.word	0x20000568
 80076b8:	2000057c 	.word	0x2000057c
 80076bc:	20000598 	.word	0x20000598
 80076c0:	200005ac 	.word	0x200005ac
 80076c4:	200005c4 	.word	0x200005c4
 80076c8:	20000590 	.word	0x20000590
 80076cc:	20000594 	.word	0x20000594

080076d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80076d6:	e019      	b.n	800770c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80076d8:	f000 faac 	bl	8007c34 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076dc:	4b10      	ldr	r3, [pc, #64]	; (8007720 <prvCheckTasksWaitingTermination+0x50>)
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	3304      	adds	r3, #4
 80076e8:	4618      	mov	r0, r3
 80076ea:	f7fe fd0f 	bl	800610c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80076ee:	4b0d      	ldr	r3, [pc, #52]	; (8007724 <prvCheckTasksWaitingTermination+0x54>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	3b01      	subs	r3, #1
 80076f4:	4a0b      	ldr	r2, [pc, #44]	; (8007724 <prvCheckTasksWaitingTermination+0x54>)
 80076f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80076f8:	4b0b      	ldr	r3, [pc, #44]	; (8007728 <prvCheckTasksWaitingTermination+0x58>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	3b01      	subs	r3, #1
 80076fe:	4a0a      	ldr	r2, [pc, #40]	; (8007728 <prvCheckTasksWaitingTermination+0x58>)
 8007700:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007702:	f000 fac7 	bl	8007c94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f000 f810 	bl	800772c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800770c:	4b06      	ldr	r3, [pc, #24]	; (8007728 <prvCheckTasksWaitingTermination+0x58>)
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d1e1      	bne.n	80076d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007714:	bf00      	nop
 8007716:	bf00      	nop
 8007718:	3708      	adds	r7, #8
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}
 800771e:	bf00      	nop
 8007720:	200005ac 	.word	0x200005ac
 8007724:	200005d8 	.word	0x200005d8
 8007728:	200005c0 	.word	0x200005c0

0800772c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800772c:	b580      	push	{r7, lr}
 800772e:	b084      	sub	sp, #16
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800773a:	2b00      	cmp	r3, #0
 800773c:	d108      	bne.n	8007750 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007742:	4618      	mov	r0, r3
 8007744:	f000 fc64 	bl	8008010 <vPortFree>
				vPortFree( pxTCB );
 8007748:	6878      	ldr	r0, [r7, #4]
 800774a:	f000 fc61 	bl	8008010 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800774e:	e018      	b.n	8007782 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007756:	2b01      	cmp	r3, #1
 8007758:	d103      	bne.n	8007762 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 fc58 	bl	8008010 <vPortFree>
	}
 8007760:	e00f      	b.n	8007782 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007768:	2b02      	cmp	r3, #2
 800776a:	d00a      	beq.n	8007782 <prvDeleteTCB+0x56>
	__asm volatile
 800776c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007770:	f383 8811 	msr	BASEPRI, r3
 8007774:	f3bf 8f6f 	isb	sy
 8007778:	f3bf 8f4f 	dsb	sy
 800777c:	60fb      	str	r3, [r7, #12]
}
 800777e:	bf00      	nop
 8007780:	e7fe      	b.n	8007780 <prvDeleteTCB+0x54>
	}
 8007782:	bf00      	nop
 8007784:	3710      	adds	r7, #16
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
	...

0800778c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007792:	4b0c      	ldr	r3, [pc, #48]	; (80077c4 <prvResetNextTaskUnblockTime+0x38>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d104      	bne.n	80077a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800779c:	4b0a      	ldr	r3, [pc, #40]	; (80077c8 <prvResetNextTaskUnblockTime+0x3c>)
 800779e:	f04f 32ff 	mov.w	r2, #4294967295
 80077a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80077a4:	e008      	b.n	80077b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077a6:	4b07      	ldr	r3, [pc, #28]	; (80077c4 <prvResetNextTaskUnblockTime+0x38>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	68db      	ldr	r3, [r3, #12]
 80077ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	685b      	ldr	r3, [r3, #4]
 80077b4:	4a04      	ldr	r2, [pc, #16]	; (80077c8 <prvResetNextTaskUnblockTime+0x3c>)
 80077b6:	6013      	str	r3, [r2, #0]
}
 80077b8:	bf00      	nop
 80077ba:	370c      	adds	r7, #12
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr
 80077c4:	20000590 	.word	0x20000590
 80077c8:	200005f8 	.word	0x200005f8

080077cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80077d2:	4b0b      	ldr	r3, [pc, #44]	; (8007800 <xTaskGetSchedulerState+0x34>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d102      	bne.n	80077e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80077da:	2301      	movs	r3, #1
 80077dc:	607b      	str	r3, [r7, #4]
 80077de:	e008      	b.n	80077f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077e0:	4b08      	ldr	r3, [pc, #32]	; (8007804 <xTaskGetSchedulerState+0x38>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d102      	bne.n	80077ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80077e8:	2302      	movs	r3, #2
 80077ea:	607b      	str	r3, [r7, #4]
 80077ec:	e001      	b.n	80077f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80077ee:	2300      	movs	r3, #0
 80077f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80077f2:	687b      	ldr	r3, [r7, #4]
	}
 80077f4:	4618      	mov	r0, r3
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr
 8007800:	200005e4 	.word	0x200005e4
 8007804:	20000600 	.word	0x20000600

08007808 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007808:	b580      	push	{r7, lr}
 800780a:	b086      	sub	sp, #24
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007814:	2300      	movs	r3, #0
 8007816:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d06e      	beq.n	80078fc <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800781e:	4b3a      	ldr	r3, [pc, #232]	; (8007908 <xTaskPriorityDisinherit+0x100>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	693a      	ldr	r2, [r7, #16]
 8007824:	429a      	cmp	r2, r3
 8007826:	d00a      	beq.n	800783e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8007828:	f04f 0350 	mov.w	r3, #80	; 0x50
 800782c:	f383 8811 	msr	BASEPRI, r3
 8007830:	f3bf 8f6f 	isb	sy
 8007834:	f3bf 8f4f 	dsb	sy
 8007838:	60fb      	str	r3, [r7, #12]
}
 800783a:	bf00      	nop
 800783c:	e7fe      	b.n	800783c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800783e:	693b      	ldr	r3, [r7, #16]
 8007840:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007842:	2b00      	cmp	r3, #0
 8007844:	d10a      	bne.n	800785c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8007846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800784a:	f383 8811 	msr	BASEPRI, r3
 800784e:	f3bf 8f6f 	isb	sy
 8007852:	f3bf 8f4f 	dsb	sy
 8007856:	60bb      	str	r3, [r7, #8]
}
 8007858:	bf00      	nop
 800785a:	e7fe      	b.n	800785a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007860:	1e5a      	subs	r2, r3, #1
 8007862:	693b      	ldr	r3, [r7, #16]
 8007864:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800786e:	429a      	cmp	r2, r3
 8007870:	d044      	beq.n	80078fc <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007872:	693b      	ldr	r3, [r7, #16]
 8007874:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007876:	2b00      	cmp	r3, #0
 8007878:	d140      	bne.n	80078fc <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	3304      	adds	r3, #4
 800787e:	4618      	mov	r0, r3
 8007880:	f7fe fc44 	bl	800610c <uxListRemove>
 8007884:	4603      	mov	r3, r0
 8007886:	2b00      	cmp	r3, #0
 8007888:	d115      	bne.n	80078b6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800788e:	491f      	ldr	r1, [pc, #124]	; (800790c <xTaskPriorityDisinherit+0x104>)
 8007890:	4613      	mov	r3, r2
 8007892:	009b      	lsls	r3, r3, #2
 8007894:	4413      	add	r3, r2
 8007896:	009b      	lsls	r3, r3, #2
 8007898:	440b      	add	r3, r1
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d10a      	bne.n	80078b6 <xTaskPriorityDisinherit+0xae>
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078a4:	2201      	movs	r2, #1
 80078a6:	fa02 f303 	lsl.w	r3, r2, r3
 80078aa:	43da      	mvns	r2, r3
 80078ac:	4b18      	ldr	r3, [pc, #96]	; (8007910 <xTaskPriorityDisinherit+0x108>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4013      	ands	r3, r2
 80078b2:	4a17      	ldr	r2, [pc, #92]	; (8007910 <xTaskPriorityDisinherit+0x108>)
 80078b4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c2:	f1c3 0207 	rsb	r2, r3, #7
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80078ca:	693b      	ldr	r3, [r7, #16]
 80078cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ce:	2201      	movs	r2, #1
 80078d0:	409a      	lsls	r2, r3
 80078d2:	4b0f      	ldr	r3, [pc, #60]	; (8007910 <xTaskPriorityDisinherit+0x108>)
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4313      	orrs	r3, r2
 80078d8:	4a0d      	ldr	r2, [pc, #52]	; (8007910 <xTaskPriorityDisinherit+0x108>)
 80078da:	6013      	str	r3, [r2, #0]
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078e0:	4613      	mov	r3, r2
 80078e2:	009b      	lsls	r3, r3, #2
 80078e4:	4413      	add	r3, r2
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	4a08      	ldr	r2, [pc, #32]	; (800790c <xTaskPriorityDisinherit+0x104>)
 80078ea:	441a      	add	r2, r3
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	3304      	adds	r3, #4
 80078f0:	4619      	mov	r1, r3
 80078f2:	4610      	mov	r0, r2
 80078f4:	f7fe fbad 	bl	8006052 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80078f8:	2301      	movs	r3, #1
 80078fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80078fc:	697b      	ldr	r3, [r7, #20]
	}
 80078fe:	4618      	mov	r0, r3
 8007900:	3718      	adds	r7, #24
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}
 8007906:	bf00      	nop
 8007908:	200004d8 	.word	0x200004d8
 800790c:	200004dc 	.word	0x200004dc
 8007910:	200005e0 	.word	0x200005e0

08007914 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b084      	sub	sp, #16
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800791e:	4b29      	ldr	r3, [pc, #164]	; (80079c4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007924:	4b28      	ldr	r3, [pc, #160]	; (80079c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	3304      	adds	r3, #4
 800792a:	4618      	mov	r0, r3
 800792c:	f7fe fbee 	bl	800610c <uxListRemove>
 8007930:	4603      	mov	r3, r0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d10b      	bne.n	800794e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007936:	4b24      	ldr	r3, [pc, #144]	; (80079c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800793c:	2201      	movs	r2, #1
 800793e:	fa02 f303 	lsl.w	r3, r2, r3
 8007942:	43da      	mvns	r2, r3
 8007944:	4b21      	ldr	r3, [pc, #132]	; (80079cc <prvAddCurrentTaskToDelayedList+0xb8>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4013      	ands	r3, r2
 800794a:	4a20      	ldr	r2, [pc, #128]	; (80079cc <prvAddCurrentTaskToDelayedList+0xb8>)
 800794c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007954:	d10a      	bne.n	800796c <prvAddCurrentTaskToDelayedList+0x58>
 8007956:	683b      	ldr	r3, [r7, #0]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d007      	beq.n	800796c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800795c:	4b1a      	ldr	r3, [pc, #104]	; (80079c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	3304      	adds	r3, #4
 8007962:	4619      	mov	r1, r3
 8007964:	481a      	ldr	r0, [pc, #104]	; (80079d0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007966:	f7fe fb74 	bl	8006052 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800796a:	e026      	b.n	80079ba <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800796c:	68fa      	ldr	r2, [r7, #12]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	4413      	add	r3, r2
 8007972:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007974:	4b14      	ldr	r3, [pc, #80]	; (80079c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	68ba      	ldr	r2, [r7, #8]
 800797a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800797c:	68ba      	ldr	r2, [r7, #8]
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	429a      	cmp	r2, r3
 8007982:	d209      	bcs.n	8007998 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007984:	4b13      	ldr	r3, [pc, #76]	; (80079d4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	4b0f      	ldr	r3, [pc, #60]	; (80079c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	3304      	adds	r3, #4
 800798e:	4619      	mov	r1, r3
 8007990:	4610      	mov	r0, r2
 8007992:	f7fe fb82 	bl	800609a <vListInsert>
}
 8007996:	e010      	b.n	80079ba <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007998:	4b0f      	ldr	r3, [pc, #60]	; (80079d8 <prvAddCurrentTaskToDelayedList+0xc4>)
 800799a:	681a      	ldr	r2, [r3, #0]
 800799c:	4b0a      	ldr	r3, [pc, #40]	; (80079c8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	3304      	adds	r3, #4
 80079a2:	4619      	mov	r1, r3
 80079a4:	4610      	mov	r0, r2
 80079a6:	f7fe fb78 	bl	800609a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80079aa:	4b0c      	ldr	r3, [pc, #48]	; (80079dc <prvAddCurrentTaskToDelayedList+0xc8>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	68ba      	ldr	r2, [r7, #8]
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d202      	bcs.n	80079ba <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80079b4:	4a09      	ldr	r2, [pc, #36]	; (80079dc <prvAddCurrentTaskToDelayedList+0xc8>)
 80079b6:	68bb      	ldr	r3, [r7, #8]
 80079b8:	6013      	str	r3, [r2, #0]
}
 80079ba:	bf00      	nop
 80079bc:	3710      	adds	r7, #16
 80079be:	46bd      	mov	sp, r7
 80079c0:	bd80      	pop	{r7, pc}
 80079c2:	bf00      	nop
 80079c4:	200005dc 	.word	0x200005dc
 80079c8:	200004d8 	.word	0x200004d8
 80079cc:	200005e0 	.word	0x200005e0
 80079d0:	200005c4 	.word	0x200005c4
 80079d4:	20000594 	.word	0x20000594
 80079d8:	20000590 	.word	0x20000590
 80079dc:	200005f8 	.word	0x200005f8

080079e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80079e0:	b480      	push	{r7}
 80079e2:	b085      	sub	sp, #20
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	60b9      	str	r1, [r7, #8]
 80079ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	3b04      	subs	r3, #4
 80079f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80079f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	3b04      	subs	r3, #4
 80079fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	f023 0201 	bic.w	r2, r3, #1
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	3b04      	subs	r3, #4
 8007a0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007a10:	4a0c      	ldr	r2, [pc, #48]	; (8007a44 <pxPortInitialiseStack+0x64>)
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	3b14      	subs	r3, #20
 8007a1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007a1c:	687a      	ldr	r2, [r7, #4]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	3b04      	subs	r3, #4
 8007a26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f06f 0202 	mvn.w	r2, #2
 8007a2e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	3b20      	subs	r3, #32
 8007a34:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007a36:	68fb      	ldr	r3, [r7, #12]
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3714      	adds	r7, #20
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr
 8007a44:	08007a49 	.word	0x08007a49

08007a48 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007a48:	b480      	push	{r7}
 8007a4a:	b085      	sub	sp, #20
 8007a4c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007a4e:	2300      	movs	r3, #0
 8007a50:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007a52:	4b12      	ldr	r3, [pc, #72]	; (8007a9c <prvTaskExitError+0x54>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a5a:	d00a      	beq.n	8007a72 <prvTaskExitError+0x2a>
	__asm volatile
 8007a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a60:	f383 8811 	msr	BASEPRI, r3
 8007a64:	f3bf 8f6f 	isb	sy
 8007a68:	f3bf 8f4f 	dsb	sy
 8007a6c:	60fb      	str	r3, [r7, #12]
}
 8007a6e:	bf00      	nop
 8007a70:	e7fe      	b.n	8007a70 <prvTaskExitError+0x28>
	__asm volatile
 8007a72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a76:	f383 8811 	msr	BASEPRI, r3
 8007a7a:	f3bf 8f6f 	isb	sy
 8007a7e:	f3bf 8f4f 	dsb	sy
 8007a82:	60bb      	str	r3, [r7, #8]
}
 8007a84:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007a86:	bf00      	nop
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d0fc      	beq.n	8007a88 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007a8e:	bf00      	nop
 8007a90:	bf00      	nop
 8007a92:	3714      	adds	r7, #20
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr
 8007a9c:	20000068 	.word	0x20000068

08007aa0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007aa0:	4b07      	ldr	r3, [pc, #28]	; (8007ac0 <pxCurrentTCBConst2>)
 8007aa2:	6819      	ldr	r1, [r3, #0]
 8007aa4:	6808      	ldr	r0, [r1, #0]
 8007aa6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007aaa:	f380 8809 	msr	PSP, r0
 8007aae:	f3bf 8f6f 	isb	sy
 8007ab2:	f04f 0000 	mov.w	r0, #0
 8007ab6:	f380 8811 	msr	BASEPRI, r0
 8007aba:	4770      	bx	lr
 8007abc:	f3af 8000 	nop.w

08007ac0 <pxCurrentTCBConst2>:
 8007ac0:	200004d8 	.word	0x200004d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007ac4:	bf00      	nop
 8007ac6:	bf00      	nop

08007ac8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007ac8:	4808      	ldr	r0, [pc, #32]	; (8007aec <prvPortStartFirstTask+0x24>)
 8007aca:	6800      	ldr	r0, [r0, #0]
 8007acc:	6800      	ldr	r0, [r0, #0]
 8007ace:	f380 8808 	msr	MSP, r0
 8007ad2:	f04f 0000 	mov.w	r0, #0
 8007ad6:	f380 8814 	msr	CONTROL, r0
 8007ada:	b662      	cpsie	i
 8007adc:	b661      	cpsie	f
 8007ade:	f3bf 8f4f 	dsb	sy
 8007ae2:	f3bf 8f6f 	isb	sy
 8007ae6:	df00      	svc	0
 8007ae8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007aea:	bf00      	nop
 8007aec:	e000ed08 	.word	0xe000ed08

08007af0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b086      	sub	sp, #24
 8007af4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007af6:	4b46      	ldr	r3, [pc, #280]	; (8007c10 <xPortStartScheduler+0x120>)
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	4a46      	ldr	r2, [pc, #280]	; (8007c14 <xPortStartScheduler+0x124>)
 8007afc:	4293      	cmp	r3, r2
 8007afe:	d10a      	bne.n	8007b16 <xPortStartScheduler+0x26>
	__asm volatile
 8007b00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b04:	f383 8811 	msr	BASEPRI, r3
 8007b08:	f3bf 8f6f 	isb	sy
 8007b0c:	f3bf 8f4f 	dsb	sy
 8007b10:	613b      	str	r3, [r7, #16]
}
 8007b12:	bf00      	nop
 8007b14:	e7fe      	b.n	8007b14 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007b16:	4b3e      	ldr	r3, [pc, #248]	; (8007c10 <xPortStartScheduler+0x120>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a3f      	ldr	r2, [pc, #252]	; (8007c18 <xPortStartScheduler+0x128>)
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d10a      	bne.n	8007b36 <xPortStartScheduler+0x46>
	__asm volatile
 8007b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b24:	f383 8811 	msr	BASEPRI, r3
 8007b28:	f3bf 8f6f 	isb	sy
 8007b2c:	f3bf 8f4f 	dsb	sy
 8007b30:	60fb      	str	r3, [r7, #12]
}
 8007b32:	bf00      	nop
 8007b34:	e7fe      	b.n	8007b34 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007b36:	4b39      	ldr	r3, [pc, #228]	; (8007c1c <xPortStartScheduler+0x12c>)
 8007b38:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	781b      	ldrb	r3, [r3, #0]
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	22ff      	movs	r2, #255	; 0xff
 8007b46:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	781b      	ldrb	r3, [r3, #0]
 8007b4c:	b2db      	uxtb	r3, r3
 8007b4e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007b50:	78fb      	ldrb	r3, [r7, #3]
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007b58:	b2da      	uxtb	r2, r3
 8007b5a:	4b31      	ldr	r3, [pc, #196]	; (8007c20 <xPortStartScheduler+0x130>)
 8007b5c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007b5e:	4b31      	ldr	r3, [pc, #196]	; (8007c24 <xPortStartScheduler+0x134>)
 8007b60:	2207      	movs	r2, #7
 8007b62:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b64:	e009      	b.n	8007b7a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007b66:	4b2f      	ldr	r3, [pc, #188]	; (8007c24 <xPortStartScheduler+0x134>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	3b01      	subs	r3, #1
 8007b6c:	4a2d      	ldr	r2, [pc, #180]	; (8007c24 <xPortStartScheduler+0x134>)
 8007b6e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007b70:	78fb      	ldrb	r3, [r7, #3]
 8007b72:	b2db      	uxtb	r3, r3
 8007b74:	005b      	lsls	r3, r3, #1
 8007b76:	b2db      	uxtb	r3, r3
 8007b78:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007b7a:	78fb      	ldrb	r3, [r7, #3]
 8007b7c:	b2db      	uxtb	r3, r3
 8007b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b82:	2b80      	cmp	r3, #128	; 0x80
 8007b84:	d0ef      	beq.n	8007b66 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007b86:	4b27      	ldr	r3, [pc, #156]	; (8007c24 <xPortStartScheduler+0x134>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f1c3 0307 	rsb	r3, r3, #7
 8007b8e:	2b04      	cmp	r3, #4
 8007b90:	d00a      	beq.n	8007ba8 <xPortStartScheduler+0xb8>
	__asm volatile
 8007b92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b96:	f383 8811 	msr	BASEPRI, r3
 8007b9a:	f3bf 8f6f 	isb	sy
 8007b9e:	f3bf 8f4f 	dsb	sy
 8007ba2:	60bb      	str	r3, [r7, #8]
}
 8007ba4:	bf00      	nop
 8007ba6:	e7fe      	b.n	8007ba6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007ba8:	4b1e      	ldr	r3, [pc, #120]	; (8007c24 <xPortStartScheduler+0x134>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	021b      	lsls	r3, r3, #8
 8007bae:	4a1d      	ldr	r2, [pc, #116]	; (8007c24 <xPortStartScheduler+0x134>)
 8007bb0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007bb2:	4b1c      	ldr	r3, [pc, #112]	; (8007c24 <xPortStartScheduler+0x134>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007bba:	4a1a      	ldr	r2, [pc, #104]	; (8007c24 <xPortStartScheduler+0x134>)
 8007bbc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	b2da      	uxtb	r2, r3
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007bc6:	4b18      	ldr	r3, [pc, #96]	; (8007c28 <xPortStartScheduler+0x138>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a17      	ldr	r2, [pc, #92]	; (8007c28 <xPortStartScheduler+0x138>)
 8007bcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007bd0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007bd2:	4b15      	ldr	r3, [pc, #84]	; (8007c28 <xPortStartScheduler+0x138>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a14      	ldr	r2, [pc, #80]	; (8007c28 <xPortStartScheduler+0x138>)
 8007bd8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007bdc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007bde:	f000 f8dd 	bl	8007d9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007be2:	4b12      	ldr	r3, [pc, #72]	; (8007c2c <xPortStartScheduler+0x13c>)
 8007be4:	2200      	movs	r2, #0
 8007be6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007be8:	f000 f8fc 	bl	8007de4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007bec:	4b10      	ldr	r3, [pc, #64]	; (8007c30 <xPortStartScheduler+0x140>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	4a0f      	ldr	r2, [pc, #60]	; (8007c30 <xPortStartScheduler+0x140>)
 8007bf2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007bf6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007bf8:	f7ff ff66 	bl	8007ac8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007bfc:	f7ff fb86 	bl	800730c <vTaskSwitchContext>
	prvTaskExitError();
 8007c00:	f7ff ff22 	bl	8007a48 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007c04:	2300      	movs	r3, #0
}
 8007c06:	4618      	mov	r0, r3
 8007c08:	3718      	adds	r7, #24
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd80      	pop	{r7, pc}
 8007c0e:	bf00      	nop
 8007c10:	e000ed00 	.word	0xe000ed00
 8007c14:	410fc271 	.word	0x410fc271
 8007c18:	410fc270 	.word	0x410fc270
 8007c1c:	e000e400 	.word	0xe000e400
 8007c20:	20000604 	.word	0x20000604
 8007c24:	20000608 	.word	0x20000608
 8007c28:	e000ed20 	.word	0xe000ed20
 8007c2c:	20000068 	.word	0x20000068
 8007c30:	e000ef34 	.word	0xe000ef34

08007c34 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007c34:	b480      	push	{r7}
 8007c36:	b083      	sub	sp, #12
 8007c38:	af00      	add	r7, sp, #0
	__asm volatile
 8007c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c3e:	f383 8811 	msr	BASEPRI, r3
 8007c42:	f3bf 8f6f 	isb	sy
 8007c46:	f3bf 8f4f 	dsb	sy
 8007c4a:	607b      	str	r3, [r7, #4]
}
 8007c4c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007c4e:	4b0f      	ldr	r3, [pc, #60]	; (8007c8c <vPortEnterCritical+0x58>)
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	3301      	adds	r3, #1
 8007c54:	4a0d      	ldr	r2, [pc, #52]	; (8007c8c <vPortEnterCritical+0x58>)
 8007c56:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007c58:	4b0c      	ldr	r3, [pc, #48]	; (8007c8c <vPortEnterCritical+0x58>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d10f      	bne.n	8007c80 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007c60:	4b0b      	ldr	r3, [pc, #44]	; (8007c90 <vPortEnterCritical+0x5c>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	b2db      	uxtb	r3, r3
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d00a      	beq.n	8007c80 <vPortEnterCritical+0x4c>
	__asm volatile
 8007c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c6e:	f383 8811 	msr	BASEPRI, r3
 8007c72:	f3bf 8f6f 	isb	sy
 8007c76:	f3bf 8f4f 	dsb	sy
 8007c7a:	603b      	str	r3, [r7, #0]
}
 8007c7c:	bf00      	nop
 8007c7e:	e7fe      	b.n	8007c7e <vPortEnterCritical+0x4a>
	}
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr
 8007c8c:	20000068 	.word	0x20000068
 8007c90:	e000ed04 	.word	0xe000ed04

08007c94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007c94:	b480      	push	{r7}
 8007c96:	b083      	sub	sp, #12
 8007c98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007c9a:	4b12      	ldr	r3, [pc, #72]	; (8007ce4 <vPortExitCritical+0x50>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d10a      	bne.n	8007cb8 <vPortExitCritical+0x24>
	__asm volatile
 8007ca2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ca6:	f383 8811 	msr	BASEPRI, r3
 8007caa:	f3bf 8f6f 	isb	sy
 8007cae:	f3bf 8f4f 	dsb	sy
 8007cb2:	607b      	str	r3, [r7, #4]
}
 8007cb4:	bf00      	nop
 8007cb6:	e7fe      	b.n	8007cb6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007cb8:	4b0a      	ldr	r3, [pc, #40]	; (8007ce4 <vPortExitCritical+0x50>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	3b01      	subs	r3, #1
 8007cbe:	4a09      	ldr	r2, [pc, #36]	; (8007ce4 <vPortExitCritical+0x50>)
 8007cc0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007cc2:	4b08      	ldr	r3, [pc, #32]	; (8007ce4 <vPortExitCritical+0x50>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d105      	bne.n	8007cd6 <vPortExitCritical+0x42>
 8007cca:	2300      	movs	r3, #0
 8007ccc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	f383 8811 	msr	BASEPRI, r3
}
 8007cd4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007cd6:	bf00      	nop
 8007cd8:	370c      	adds	r7, #12
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	20000068 	.word	0x20000068
	...

08007cf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007cf0:	f3ef 8009 	mrs	r0, PSP
 8007cf4:	f3bf 8f6f 	isb	sy
 8007cf8:	4b15      	ldr	r3, [pc, #84]	; (8007d50 <pxCurrentTCBConst>)
 8007cfa:	681a      	ldr	r2, [r3, #0]
 8007cfc:	f01e 0f10 	tst.w	lr, #16
 8007d00:	bf08      	it	eq
 8007d02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007d06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d0a:	6010      	str	r0, [r2, #0]
 8007d0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007d10:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007d14:	f380 8811 	msr	BASEPRI, r0
 8007d18:	f3bf 8f4f 	dsb	sy
 8007d1c:	f3bf 8f6f 	isb	sy
 8007d20:	f7ff faf4 	bl	800730c <vTaskSwitchContext>
 8007d24:	f04f 0000 	mov.w	r0, #0
 8007d28:	f380 8811 	msr	BASEPRI, r0
 8007d2c:	bc09      	pop	{r0, r3}
 8007d2e:	6819      	ldr	r1, [r3, #0]
 8007d30:	6808      	ldr	r0, [r1, #0]
 8007d32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d36:	f01e 0f10 	tst.w	lr, #16
 8007d3a:	bf08      	it	eq
 8007d3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007d40:	f380 8809 	msr	PSP, r0
 8007d44:	f3bf 8f6f 	isb	sy
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop
 8007d4c:	f3af 8000 	nop.w

08007d50 <pxCurrentTCBConst>:
 8007d50:	200004d8 	.word	0x200004d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007d54:	bf00      	nop
 8007d56:	bf00      	nop

08007d58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b082      	sub	sp, #8
 8007d5c:	af00      	add	r7, sp, #0
	__asm volatile
 8007d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d62:	f383 8811 	msr	BASEPRI, r3
 8007d66:	f3bf 8f6f 	isb	sy
 8007d6a:	f3bf 8f4f 	dsb	sy
 8007d6e:	607b      	str	r3, [r7, #4]
}
 8007d70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007d72:	f7ff fa13 	bl	800719c <xTaskIncrementTick>
 8007d76:	4603      	mov	r3, r0
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d003      	beq.n	8007d84 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007d7c:	4b06      	ldr	r3, [pc, #24]	; (8007d98 <SysTick_Handler+0x40>)
 8007d7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d82:	601a      	str	r2, [r3, #0]
 8007d84:	2300      	movs	r3, #0
 8007d86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	f383 8811 	msr	BASEPRI, r3
}
 8007d8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007d90:	bf00      	nop
 8007d92:	3708      	adds	r7, #8
 8007d94:	46bd      	mov	sp, r7
 8007d96:	bd80      	pop	{r7, pc}
 8007d98:	e000ed04 	.word	0xe000ed04

08007d9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007d9c:	b480      	push	{r7}
 8007d9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007da0:	4b0b      	ldr	r3, [pc, #44]	; (8007dd0 <vPortSetupTimerInterrupt+0x34>)
 8007da2:	2200      	movs	r2, #0
 8007da4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007da6:	4b0b      	ldr	r3, [pc, #44]	; (8007dd4 <vPortSetupTimerInterrupt+0x38>)
 8007da8:	2200      	movs	r2, #0
 8007daa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007dac:	4b0a      	ldr	r3, [pc, #40]	; (8007dd8 <vPortSetupTimerInterrupt+0x3c>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a0a      	ldr	r2, [pc, #40]	; (8007ddc <vPortSetupTimerInterrupt+0x40>)
 8007db2:	fba2 2303 	umull	r2, r3, r2, r3
 8007db6:	099b      	lsrs	r3, r3, #6
 8007db8:	4a09      	ldr	r2, [pc, #36]	; (8007de0 <vPortSetupTimerInterrupt+0x44>)
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007dbe:	4b04      	ldr	r3, [pc, #16]	; (8007dd0 <vPortSetupTimerInterrupt+0x34>)
 8007dc0:	2207      	movs	r2, #7
 8007dc2:	601a      	str	r2, [r3, #0]
}
 8007dc4:	bf00      	nop
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr
 8007dce:	bf00      	nop
 8007dd0:	e000e010 	.word	0xe000e010
 8007dd4:	e000e018 	.word	0xe000e018
 8007dd8:	2000005c 	.word	0x2000005c
 8007ddc:	10624dd3 	.word	0x10624dd3
 8007de0:	e000e014 	.word	0xe000e014

08007de4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007de4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007df4 <vPortEnableVFP+0x10>
 8007de8:	6801      	ldr	r1, [r0, #0]
 8007dea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007dee:	6001      	str	r1, [r0, #0]
 8007df0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007df2:	bf00      	nop
 8007df4:	e000ed88 	.word	0xe000ed88

08007df8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007df8:	b480      	push	{r7}
 8007dfa:	b085      	sub	sp, #20
 8007dfc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007dfe:	f3ef 8305 	mrs	r3, IPSR
 8007e02:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2b0f      	cmp	r3, #15
 8007e08:	d914      	bls.n	8007e34 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007e0a:	4a17      	ldr	r2, [pc, #92]	; (8007e68 <vPortValidateInterruptPriority+0x70>)
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	4413      	add	r3, r2
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007e14:	4b15      	ldr	r3, [pc, #84]	; (8007e6c <vPortValidateInterruptPriority+0x74>)
 8007e16:	781b      	ldrb	r3, [r3, #0]
 8007e18:	7afa      	ldrb	r2, [r7, #11]
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d20a      	bcs.n	8007e34 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8007e1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e22:	f383 8811 	msr	BASEPRI, r3
 8007e26:	f3bf 8f6f 	isb	sy
 8007e2a:	f3bf 8f4f 	dsb	sy
 8007e2e:	607b      	str	r3, [r7, #4]
}
 8007e30:	bf00      	nop
 8007e32:	e7fe      	b.n	8007e32 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007e34:	4b0e      	ldr	r3, [pc, #56]	; (8007e70 <vPortValidateInterruptPriority+0x78>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8007e3c:	4b0d      	ldr	r3, [pc, #52]	; (8007e74 <vPortValidateInterruptPriority+0x7c>)
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	429a      	cmp	r2, r3
 8007e42:	d90a      	bls.n	8007e5a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e48:	f383 8811 	msr	BASEPRI, r3
 8007e4c:	f3bf 8f6f 	isb	sy
 8007e50:	f3bf 8f4f 	dsb	sy
 8007e54:	603b      	str	r3, [r7, #0]
}
 8007e56:	bf00      	nop
 8007e58:	e7fe      	b.n	8007e58 <vPortValidateInterruptPriority+0x60>
	}
 8007e5a:	bf00      	nop
 8007e5c:	3714      	adds	r7, #20
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e64:	4770      	bx	lr
 8007e66:	bf00      	nop
 8007e68:	e000e3f0 	.word	0xe000e3f0
 8007e6c:	20000604 	.word	0x20000604
 8007e70:	e000ed0c 	.word	0xe000ed0c
 8007e74:	20000608 	.word	0x20000608

08007e78 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b08a      	sub	sp, #40	; 0x28
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007e80:	2300      	movs	r3, #0
 8007e82:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007e84:	f7ff f8e0 	bl	8007048 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007e88:	4b5b      	ldr	r3, [pc, #364]	; (8007ff8 <pvPortMalloc+0x180>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d101      	bne.n	8007e94 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007e90:	f000 f920 	bl	80080d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007e94:	4b59      	ldr	r3, [pc, #356]	; (8007ffc <pvPortMalloc+0x184>)
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	4013      	ands	r3, r2
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	f040 8093 	bne.w	8007fc8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d01d      	beq.n	8007ee4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007ea8:	2208      	movs	r2, #8
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	4413      	add	r3, r2
 8007eae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	f003 0307 	and.w	r3, r3, #7
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d014      	beq.n	8007ee4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f023 0307 	bic.w	r3, r3, #7
 8007ec0:	3308      	adds	r3, #8
 8007ec2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f003 0307 	and.w	r3, r3, #7
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d00a      	beq.n	8007ee4 <pvPortMalloc+0x6c>
	__asm volatile
 8007ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ed2:	f383 8811 	msr	BASEPRI, r3
 8007ed6:	f3bf 8f6f 	isb	sy
 8007eda:	f3bf 8f4f 	dsb	sy
 8007ede:	617b      	str	r3, [r7, #20]
}
 8007ee0:	bf00      	nop
 8007ee2:	e7fe      	b.n	8007ee2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d06e      	beq.n	8007fc8 <pvPortMalloc+0x150>
 8007eea:	4b45      	ldr	r3, [pc, #276]	; (8008000 <pvPortMalloc+0x188>)
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	687a      	ldr	r2, [r7, #4]
 8007ef0:	429a      	cmp	r2, r3
 8007ef2:	d869      	bhi.n	8007fc8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007ef4:	4b43      	ldr	r3, [pc, #268]	; (8008004 <pvPortMalloc+0x18c>)
 8007ef6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007ef8:	4b42      	ldr	r3, [pc, #264]	; (8008004 <pvPortMalloc+0x18c>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007efe:	e004      	b.n	8007f0a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f02:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f0c:	685b      	ldr	r3, [r3, #4]
 8007f0e:	687a      	ldr	r2, [r7, #4]
 8007f10:	429a      	cmp	r2, r3
 8007f12:	d903      	bls.n	8007f1c <pvPortMalloc+0xa4>
 8007f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d1f1      	bne.n	8007f00 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007f1c:	4b36      	ldr	r3, [pc, #216]	; (8007ff8 <pvPortMalloc+0x180>)
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f22:	429a      	cmp	r2, r3
 8007f24:	d050      	beq.n	8007fc8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007f26:	6a3b      	ldr	r3, [r7, #32]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	2208      	movs	r2, #8
 8007f2c:	4413      	add	r3, r2
 8007f2e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f32:	681a      	ldr	r2, [r3, #0]
 8007f34:	6a3b      	ldr	r3, [r7, #32]
 8007f36:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f3a:	685a      	ldr	r2, [r3, #4]
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	1ad2      	subs	r2, r2, r3
 8007f40:	2308      	movs	r3, #8
 8007f42:	005b      	lsls	r3, r3, #1
 8007f44:	429a      	cmp	r2, r3
 8007f46:	d91f      	bls.n	8007f88 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007f48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	4413      	add	r3, r2
 8007f4e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	f003 0307 	and.w	r3, r3, #7
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00a      	beq.n	8007f70 <pvPortMalloc+0xf8>
	__asm volatile
 8007f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f5e:	f383 8811 	msr	BASEPRI, r3
 8007f62:	f3bf 8f6f 	isb	sy
 8007f66:	f3bf 8f4f 	dsb	sy
 8007f6a:	613b      	str	r3, [r7, #16]
}
 8007f6c:	bf00      	nop
 8007f6e:	e7fe      	b.n	8007f6e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f72:	685a      	ldr	r2, [r3, #4]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	1ad2      	subs	r2, r2, r3
 8007f78:	69bb      	ldr	r3, [r7, #24]
 8007f7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f7e:	687a      	ldr	r2, [r7, #4]
 8007f80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007f82:	69b8      	ldr	r0, [r7, #24]
 8007f84:	f000 f908 	bl	8008198 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007f88:	4b1d      	ldr	r3, [pc, #116]	; (8008000 <pvPortMalloc+0x188>)
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	1ad3      	subs	r3, r2, r3
 8007f92:	4a1b      	ldr	r2, [pc, #108]	; (8008000 <pvPortMalloc+0x188>)
 8007f94:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007f96:	4b1a      	ldr	r3, [pc, #104]	; (8008000 <pvPortMalloc+0x188>)
 8007f98:	681a      	ldr	r2, [r3, #0]
 8007f9a:	4b1b      	ldr	r3, [pc, #108]	; (8008008 <pvPortMalloc+0x190>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d203      	bcs.n	8007faa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007fa2:	4b17      	ldr	r3, [pc, #92]	; (8008000 <pvPortMalloc+0x188>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	4a18      	ldr	r2, [pc, #96]	; (8008008 <pvPortMalloc+0x190>)
 8007fa8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fac:	685a      	ldr	r2, [r3, #4]
 8007fae:	4b13      	ldr	r3, [pc, #76]	; (8007ffc <pvPortMalloc+0x184>)
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	431a      	orrs	r2, r3
 8007fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fb6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fba:	2200      	movs	r2, #0
 8007fbc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007fbe:	4b13      	ldr	r3, [pc, #76]	; (800800c <pvPortMalloc+0x194>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	4a11      	ldr	r2, [pc, #68]	; (800800c <pvPortMalloc+0x194>)
 8007fc6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007fc8:	f7ff f84c 	bl	8007064 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007fcc:	69fb      	ldr	r3, [r7, #28]
 8007fce:	f003 0307 	and.w	r3, r3, #7
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d00a      	beq.n	8007fec <pvPortMalloc+0x174>
	__asm volatile
 8007fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fda:	f383 8811 	msr	BASEPRI, r3
 8007fde:	f3bf 8f6f 	isb	sy
 8007fe2:	f3bf 8f4f 	dsb	sy
 8007fe6:	60fb      	str	r3, [r7, #12]
}
 8007fe8:	bf00      	nop
 8007fea:	e7fe      	b.n	8007fea <pvPortMalloc+0x172>
	return pvReturn;
 8007fec:	69fb      	ldr	r3, [r7, #28]
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	3728      	adds	r7, #40	; 0x28
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	20004214 	.word	0x20004214
 8007ffc:	20004228 	.word	0x20004228
 8008000:	20004218 	.word	0x20004218
 8008004:	2000420c 	.word	0x2000420c
 8008008:	2000421c 	.word	0x2000421c
 800800c:	20004220 	.word	0x20004220

08008010 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b086      	sub	sp, #24
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d04d      	beq.n	80080be <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008022:	2308      	movs	r3, #8
 8008024:	425b      	negs	r3, r3
 8008026:	697a      	ldr	r2, [r7, #20]
 8008028:	4413      	add	r3, r2
 800802a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	685a      	ldr	r2, [r3, #4]
 8008034:	4b24      	ldr	r3, [pc, #144]	; (80080c8 <vPortFree+0xb8>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4013      	ands	r3, r2
 800803a:	2b00      	cmp	r3, #0
 800803c:	d10a      	bne.n	8008054 <vPortFree+0x44>
	__asm volatile
 800803e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008042:	f383 8811 	msr	BASEPRI, r3
 8008046:	f3bf 8f6f 	isb	sy
 800804a:	f3bf 8f4f 	dsb	sy
 800804e:	60fb      	str	r3, [r7, #12]
}
 8008050:	bf00      	nop
 8008052:	e7fe      	b.n	8008052 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00a      	beq.n	8008072 <vPortFree+0x62>
	__asm volatile
 800805c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008060:	f383 8811 	msr	BASEPRI, r3
 8008064:	f3bf 8f6f 	isb	sy
 8008068:	f3bf 8f4f 	dsb	sy
 800806c:	60bb      	str	r3, [r7, #8]
}
 800806e:	bf00      	nop
 8008070:	e7fe      	b.n	8008070 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	685a      	ldr	r2, [r3, #4]
 8008076:	4b14      	ldr	r3, [pc, #80]	; (80080c8 <vPortFree+0xb8>)
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4013      	ands	r3, r2
 800807c:	2b00      	cmp	r3, #0
 800807e:	d01e      	beq.n	80080be <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008080:	693b      	ldr	r3, [r7, #16]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d11a      	bne.n	80080be <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008088:	693b      	ldr	r3, [r7, #16]
 800808a:	685a      	ldr	r2, [r3, #4]
 800808c:	4b0e      	ldr	r3, [pc, #56]	; (80080c8 <vPortFree+0xb8>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	43db      	mvns	r3, r3
 8008092:	401a      	ands	r2, r3
 8008094:	693b      	ldr	r3, [r7, #16]
 8008096:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008098:	f7fe ffd6 	bl	8007048 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800809c:	693b      	ldr	r3, [r7, #16]
 800809e:	685a      	ldr	r2, [r3, #4]
 80080a0:	4b0a      	ldr	r3, [pc, #40]	; (80080cc <vPortFree+0xbc>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4413      	add	r3, r2
 80080a6:	4a09      	ldr	r2, [pc, #36]	; (80080cc <vPortFree+0xbc>)
 80080a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80080aa:	6938      	ldr	r0, [r7, #16]
 80080ac:	f000 f874 	bl	8008198 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80080b0:	4b07      	ldr	r3, [pc, #28]	; (80080d0 <vPortFree+0xc0>)
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	3301      	adds	r3, #1
 80080b6:	4a06      	ldr	r2, [pc, #24]	; (80080d0 <vPortFree+0xc0>)
 80080b8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80080ba:	f7fe ffd3 	bl	8007064 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80080be:	bf00      	nop
 80080c0:	3718      	adds	r7, #24
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}
 80080c6:	bf00      	nop
 80080c8:	20004228 	.word	0x20004228
 80080cc:	20004218 	.word	0x20004218
 80080d0:	20004224 	.word	0x20004224

080080d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80080d4:	b480      	push	{r7}
 80080d6:	b085      	sub	sp, #20
 80080d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80080da:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80080de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80080e0:	4b27      	ldr	r3, [pc, #156]	; (8008180 <prvHeapInit+0xac>)
 80080e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f003 0307 	and.w	r3, r3, #7
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00c      	beq.n	8008108 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	3307      	adds	r3, #7
 80080f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f023 0307 	bic.w	r3, r3, #7
 80080fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80080fc:	68ba      	ldr	r2, [r7, #8]
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	1ad3      	subs	r3, r2, r3
 8008102:	4a1f      	ldr	r2, [pc, #124]	; (8008180 <prvHeapInit+0xac>)
 8008104:	4413      	add	r3, r2
 8008106:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800810c:	4a1d      	ldr	r2, [pc, #116]	; (8008184 <prvHeapInit+0xb0>)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008112:	4b1c      	ldr	r3, [pc, #112]	; (8008184 <prvHeapInit+0xb0>)
 8008114:	2200      	movs	r2, #0
 8008116:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	68ba      	ldr	r2, [r7, #8]
 800811c:	4413      	add	r3, r2
 800811e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008120:	2208      	movs	r2, #8
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	1a9b      	subs	r3, r3, r2
 8008126:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f023 0307 	bic.w	r3, r3, #7
 800812e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	4a15      	ldr	r2, [pc, #84]	; (8008188 <prvHeapInit+0xb4>)
 8008134:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008136:	4b14      	ldr	r3, [pc, #80]	; (8008188 <prvHeapInit+0xb4>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	2200      	movs	r2, #0
 800813c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800813e:	4b12      	ldr	r3, [pc, #72]	; (8008188 <prvHeapInit+0xb4>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	2200      	movs	r2, #0
 8008144:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	68fa      	ldr	r2, [r7, #12]
 800814e:	1ad2      	subs	r2, r2, r3
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008154:	4b0c      	ldr	r3, [pc, #48]	; (8008188 <prvHeapInit+0xb4>)
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	685b      	ldr	r3, [r3, #4]
 8008160:	4a0a      	ldr	r2, [pc, #40]	; (800818c <prvHeapInit+0xb8>)
 8008162:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008164:	683b      	ldr	r3, [r7, #0]
 8008166:	685b      	ldr	r3, [r3, #4]
 8008168:	4a09      	ldr	r2, [pc, #36]	; (8008190 <prvHeapInit+0xbc>)
 800816a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800816c:	4b09      	ldr	r3, [pc, #36]	; (8008194 <prvHeapInit+0xc0>)
 800816e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008172:	601a      	str	r2, [r3, #0]
}
 8008174:	bf00      	nop
 8008176:	3714      	adds	r7, #20
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr
 8008180:	2000060c 	.word	0x2000060c
 8008184:	2000420c 	.word	0x2000420c
 8008188:	20004214 	.word	0x20004214
 800818c:	2000421c 	.word	0x2000421c
 8008190:	20004218 	.word	0x20004218
 8008194:	20004228 	.word	0x20004228

08008198 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008198:	b480      	push	{r7}
 800819a:	b085      	sub	sp, #20
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80081a0:	4b28      	ldr	r3, [pc, #160]	; (8008244 <prvInsertBlockIntoFreeList+0xac>)
 80081a2:	60fb      	str	r3, [r7, #12]
 80081a4:	e002      	b.n	80081ac <prvInsertBlockIntoFreeList+0x14>
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	60fb      	str	r3, [r7, #12]
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d8f7      	bhi.n	80081a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	68ba      	ldr	r2, [r7, #8]
 80081c0:	4413      	add	r3, r2
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d108      	bne.n	80081da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	685a      	ldr	r2, [r3, #4]
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	441a      	add	r2, r3
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	685b      	ldr	r3, [r3, #4]
 80081e2:	68ba      	ldr	r2, [r7, #8]
 80081e4:	441a      	add	r2, r3
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	429a      	cmp	r2, r3
 80081ec:	d118      	bne.n	8008220 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	681a      	ldr	r2, [r3, #0]
 80081f2:	4b15      	ldr	r3, [pc, #84]	; (8008248 <prvInsertBlockIntoFreeList+0xb0>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d00d      	beq.n	8008216 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	685a      	ldr	r2, [r3, #4]
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	441a      	add	r2, r3
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	681a      	ldr	r2, [r3, #0]
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	601a      	str	r2, [r3, #0]
 8008214:	e008      	b.n	8008228 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008216:	4b0c      	ldr	r3, [pc, #48]	; (8008248 <prvInsertBlockIntoFreeList+0xb0>)
 8008218:	681a      	ldr	r2, [r3, #0]
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	601a      	str	r2, [r3, #0]
 800821e:	e003      	b.n	8008228 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	681a      	ldr	r2, [r3, #0]
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008228:	68fa      	ldr	r2, [r7, #12]
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	429a      	cmp	r2, r3
 800822e:	d002      	beq.n	8008236 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	687a      	ldr	r2, [r7, #4]
 8008234:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008236:	bf00      	nop
 8008238:	3714      	adds	r7, #20
 800823a:	46bd      	mov	sp, r7
 800823c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008240:	4770      	bx	lr
 8008242:	bf00      	nop
 8008244:	2000420c 	.word	0x2000420c
 8008248:	20004214 	.word	0x20004214

0800824c <__errno>:
 800824c:	4b01      	ldr	r3, [pc, #4]	; (8008254 <__errno+0x8>)
 800824e:	6818      	ldr	r0, [r3, #0]
 8008250:	4770      	bx	lr
 8008252:	bf00      	nop
 8008254:	2000006c 	.word	0x2000006c

08008258 <__libc_init_array>:
 8008258:	b570      	push	{r4, r5, r6, lr}
 800825a:	4d0d      	ldr	r5, [pc, #52]	; (8008290 <__libc_init_array+0x38>)
 800825c:	4c0d      	ldr	r4, [pc, #52]	; (8008294 <__libc_init_array+0x3c>)
 800825e:	1b64      	subs	r4, r4, r5
 8008260:	10a4      	asrs	r4, r4, #2
 8008262:	2600      	movs	r6, #0
 8008264:	42a6      	cmp	r6, r4
 8008266:	d109      	bne.n	800827c <__libc_init_array+0x24>
 8008268:	4d0b      	ldr	r5, [pc, #44]	; (8008298 <__libc_init_array+0x40>)
 800826a:	4c0c      	ldr	r4, [pc, #48]	; (800829c <__libc_init_array+0x44>)
 800826c:	f002 fec8 	bl	800b000 <_init>
 8008270:	1b64      	subs	r4, r4, r5
 8008272:	10a4      	asrs	r4, r4, #2
 8008274:	2600      	movs	r6, #0
 8008276:	42a6      	cmp	r6, r4
 8008278:	d105      	bne.n	8008286 <__libc_init_array+0x2e>
 800827a:	bd70      	pop	{r4, r5, r6, pc}
 800827c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008280:	4798      	blx	r3
 8008282:	3601      	adds	r6, #1
 8008284:	e7ee      	b.n	8008264 <__libc_init_array+0xc>
 8008286:	f855 3b04 	ldr.w	r3, [r5], #4
 800828a:	4798      	blx	r3
 800828c:	3601      	adds	r6, #1
 800828e:	e7f2      	b.n	8008276 <__libc_init_array+0x1e>
 8008290:	0800b69c 	.word	0x0800b69c
 8008294:	0800b69c 	.word	0x0800b69c
 8008298:	0800b69c 	.word	0x0800b69c
 800829c:	0800b6a0 	.word	0x0800b6a0

080082a0 <memcpy>:
 80082a0:	440a      	add	r2, r1
 80082a2:	4291      	cmp	r1, r2
 80082a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80082a8:	d100      	bne.n	80082ac <memcpy+0xc>
 80082aa:	4770      	bx	lr
 80082ac:	b510      	push	{r4, lr}
 80082ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80082b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80082b6:	4291      	cmp	r1, r2
 80082b8:	d1f9      	bne.n	80082ae <memcpy+0xe>
 80082ba:	bd10      	pop	{r4, pc}

080082bc <memset>:
 80082bc:	4402      	add	r2, r0
 80082be:	4603      	mov	r3, r0
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d100      	bne.n	80082c6 <memset+0xa>
 80082c4:	4770      	bx	lr
 80082c6:	f803 1b01 	strb.w	r1, [r3], #1
 80082ca:	e7f9      	b.n	80082c0 <memset+0x4>

080082cc <__cvt>:
 80082cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80082d0:	ec55 4b10 	vmov	r4, r5, d0
 80082d4:	2d00      	cmp	r5, #0
 80082d6:	460e      	mov	r6, r1
 80082d8:	4619      	mov	r1, r3
 80082da:	462b      	mov	r3, r5
 80082dc:	bfbb      	ittet	lt
 80082de:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80082e2:	461d      	movlt	r5, r3
 80082e4:	2300      	movge	r3, #0
 80082e6:	232d      	movlt	r3, #45	; 0x2d
 80082e8:	700b      	strb	r3, [r1, #0]
 80082ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082ec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80082f0:	4691      	mov	r9, r2
 80082f2:	f023 0820 	bic.w	r8, r3, #32
 80082f6:	bfbc      	itt	lt
 80082f8:	4622      	movlt	r2, r4
 80082fa:	4614      	movlt	r4, r2
 80082fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008300:	d005      	beq.n	800830e <__cvt+0x42>
 8008302:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008306:	d100      	bne.n	800830a <__cvt+0x3e>
 8008308:	3601      	adds	r6, #1
 800830a:	2102      	movs	r1, #2
 800830c:	e000      	b.n	8008310 <__cvt+0x44>
 800830e:	2103      	movs	r1, #3
 8008310:	ab03      	add	r3, sp, #12
 8008312:	9301      	str	r3, [sp, #4]
 8008314:	ab02      	add	r3, sp, #8
 8008316:	9300      	str	r3, [sp, #0]
 8008318:	ec45 4b10 	vmov	d0, r4, r5
 800831c:	4653      	mov	r3, sl
 800831e:	4632      	mov	r2, r6
 8008320:	f000 fcfe 	bl	8008d20 <_dtoa_r>
 8008324:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008328:	4607      	mov	r7, r0
 800832a:	d102      	bne.n	8008332 <__cvt+0x66>
 800832c:	f019 0f01 	tst.w	r9, #1
 8008330:	d022      	beq.n	8008378 <__cvt+0xac>
 8008332:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008336:	eb07 0906 	add.w	r9, r7, r6
 800833a:	d110      	bne.n	800835e <__cvt+0x92>
 800833c:	783b      	ldrb	r3, [r7, #0]
 800833e:	2b30      	cmp	r3, #48	; 0x30
 8008340:	d10a      	bne.n	8008358 <__cvt+0x8c>
 8008342:	2200      	movs	r2, #0
 8008344:	2300      	movs	r3, #0
 8008346:	4620      	mov	r0, r4
 8008348:	4629      	mov	r1, r5
 800834a:	f7f8 fbdd 	bl	8000b08 <__aeabi_dcmpeq>
 800834e:	b918      	cbnz	r0, 8008358 <__cvt+0x8c>
 8008350:	f1c6 0601 	rsb	r6, r6, #1
 8008354:	f8ca 6000 	str.w	r6, [sl]
 8008358:	f8da 3000 	ldr.w	r3, [sl]
 800835c:	4499      	add	r9, r3
 800835e:	2200      	movs	r2, #0
 8008360:	2300      	movs	r3, #0
 8008362:	4620      	mov	r0, r4
 8008364:	4629      	mov	r1, r5
 8008366:	f7f8 fbcf 	bl	8000b08 <__aeabi_dcmpeq>
 800836a:	b108      	cbz	r0, 8008370 <__cvt+0xa4>
 800836c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008370:	2230      	movs	r2, #48	; 0x30
 8008372:	9b03      	ldr	r3, [sp, #12]
 8008374:	454b      	cmp	r3, r9
 8008376:	d307      	bcc.n	8008388 <__cvt+0xbc>
 8008378:	9b03      	ldr	r3, [sp, #12]
 800837a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800837c:	1bdb      	subs	r3, r3, r7
 800837e:	4638      	mov	r0, r7
 8008380:	6013      	str	r3, [r2, #0]
 8008382:	b004      	add	sp, #16
 8008384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008388:	1c59      	adds	r1, r3, #1
 800838a:	9103      	str	r1, [sp, #12]
 800838c:	701a      	strb	r2, [r3, #0]
 800838e:	e7f0      	b.n	8008372 <__cvt+0xa6>

08008390 <__exponent>:
 8008390:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008392:	4603      	mov	r3, r0
 8008394:	2900      	cmp	r1, #0
 8008396:	bfb8      	it	lt
 8008398:	4249      	neglt	r1, r1
 800839a:	f803 2b02 	strb.w	r2, [r3], #2
 800839e:	bfb4      	ite	lt
 80083a0:	222d      	movlt	r2, #45	; 0x2d
 80083a2:	222b      	movge	r2, #43	; 0x2b
 80083a4:	2909      	cmp	r1, #9
 80083a6:	7042      	strb	r2, [r0, #1]
 80083a8:	dd2a      	ble.n	8008400 <__exponent+0x70>
 80083aa:	f10d 0407 	add.w	r4, sp, #7
 80083ae:	46a4      	mov	ip, r4
 80083b0:	270a      	movs	r7, #10
 80083b2:	46a6      	mov	lr, r4
 80083b4:	460a      	mov	r2, r1
 80083b6:	fb91 f6f7 	sdiv	r6, r1, r7
 80083ba:	fb07 1516 	mls	r5, r7, r6, r1
 80083be:	3530      	adds	r5, #48	; 0x30
 80083c0:	2a63      	cmp	r2, #99	; 0x63
 80083c2:	f104 34ff 	add.w	r4, r4, #4294967295
 80083c6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80083ca:	4631      	mov	r1, r6
 80083cc:	dcf1      	bgt.n	80083b2 <__exponent+0x22>
 80083ce:	3130      	adds	r1, #48	; 0x30
 80083d0:	f1ae 0502 	sub.w	r5, lr, #2
 80083d4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80083d8:	1c44      	adds	r4, r0, #1
 80083da:	4629      	mov	r1, r5
 80083dc:	4561      	cmp	r1, ip
 80083de:	d30a      	bcc.n	80083f6 <__exponent+0x66>
 80083e0:	f10d 0209 	add.w	r2, sp, #9
 80083e4:	eba2 020e 	sub.w	r2, r2, lr
 80083e8:	4565      	cmp	r5, ip
 80083ea:	bf88      	it	hi
 80083ec:	2200      	movhi	r2, #0
 80083ee:	4413      	add	r3, r2
 80083f0:	1a18      	subs	r0, r3, r0
 80083f2:	b003      	add	sp, #12
 80083f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80083f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083fa:	f804 2f01 	strb.w	r2, [r4, #1]!
 80083fe:	e7ed      	b.n	80083dc <__exponent+0x4c>
 8008400:	2330      	movs	r3, #48	; 0x30
 8008402:	3130      	adds	r1, #48	; 0x30
 8008404:	7083      	strb	r3, [r0, #2]
 8008406:	70c1      	strb	r1, [r0, #3]
 8008408:	1d03      	adds	r3, r0, #4
 800840a:	e7f1      	b.n	80083f0 <__exponent+0x60>

0800840c <_printf_float>:
 800840c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008410:	ed2d 8b02 	vpush	{d8}
 8008414:	b08d      	sub	sp, #52	; 0x34
 8008416:	460c      	mov	r4, r1
 8008418:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800841c:	4616      	mov	r6, r2
 800841e:	461f      	mov	r7, r3
 8008420:	4605      	mov	r5, r0
 8008422:	f001 fa69 	bl	80098f8 <_localeconv_r>
 8008426:	f8d0 a000 	ldr.w	sl, [r0]
 800842a:	4650      	mov	r0, sl
 800842c:	f7f7 fef0 	bl	8000210 <strlen>
 8008430:	2300      	movs	r3, #0
 8008432:	930a      	str	r3, [sp, #40]	; 0x28
 8008434:	6823      	ldr	r3, [r4, #0]
 8008436:	9305      	str	r3, [sp, #20]
 8008438:	f8d8 3000 	ldr.w	r3, [r8]
 800843c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008440:	3307      	adds	r3, #7
 8008442:	f023 0307 	bic.w	r3, r3, #7
 8008446:	f103 0208 	add.w	r2, r3, #8
 800844a:	f8c8 2000 	str.w	r2, [r8]
 800844e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008452:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008456:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800845a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800845e:	9307      	str	r3, [sp, #28]
 8008460:	f8cd 8018 	str.w	r8, [sp, #24]
 8008464:	ee08 0a10 	vmov	s16, r0
 8008468:	4b9f      	ldr	r3, [pc, #636]	; (80086e8 <_printf_float+0x2dc>)
 800846a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800846e:	f04f 32ff 	mov.w	r2, #4294967295
 8008472:	f7f8 fb7b 	bl	8000b6c <__aeabi_dcmpun>
 8008476:	bb88      	cbnz	r0, 80084dc <_printf_float+0xd0>
 8008478:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800847c:	4b9a      	ldr	r3, [pc, #616]	; (80086e8 <_printf_float+0x2dc>)
 800847e:	f04f 32ff 	mov.w	r2, #4294967295
 8008482:	f7f8 fb55 	bl	8000b30 <__aeabi_dcmple>
 8008486:	bb48      	cbnz	r0, 80084dc <_printf_float+0xd0>
 8008488:	2200      	movs	r2, #0
 800848a:	2300      	movs	r3, #0
 800848c:	4640      	mov	r0, r8
 800848e:	4649      	mov	r1, r9
 8008490:	f7f8 fb44 	bl	8000b1c <__aeabi_dcmplt>
 8008494:	b110      	cbz	r0, 800849c <_printf_float+0x90>
 8008496:	232d      	movs	r3, #45	; 0x2d
 8008498:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800849c:	4b93      	ldr	r3, [pc, #588]	; (80086ec <_printf_float+0x2e0>)
 800849e:	4894      	ldr	r0, [pc, #592]	; (80086f0 <_printf_float+0x2e4>)
 80084a0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80084a4:	bf94      	ite	ls
 80084a6:	4698      	movls	r8, r3
 80084a8:	4680      	movhi	r8, r0
 80084aa:	2303      	movs	r3, #3
 80084ac:	6123      	str	r3, [r4, #16]
 80084ae:	9b05      	ldr	r3, [sp, #20]
 80084b0:	f023 0204 	bic.w	r2, r3, #4
 80084b4:	6022      	str	r2, [r4, #0]
 80084b6:	f04f 0900 	mov.w	r9, #0
 80084ba:	9700      	str	r7, [sp, #0]
 80084bc:	4633      	mov	r3, r6
 80084be:	aa0b      	add	r2, sp, #44	; 0x2c
 80084c0:	4621      	mov	r1, r4
 80084c2:	4628      	mov	r0, r5
 80084c4:	f000 f9d8 	bl	8008878 <_printf_common>
 80084c8:	3001      	adds	r0, #1
 80084ca:	f040 8090 	bne.w	80085ee <_printf_float+0x1e2>
 80084ce:	f04f 30ff 	mov.w	r0, #4294967295
 80084d2:	b00d      	add	sp, #52	; 0x34
 80084d4:	ecbd 8b02 	vpop	{d8}
 80084d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084dc:	4642      	mov	r2, r8
 80084de:	464b      	mov	r3, r9
 80084e0:	4640      	mov	r0, r8
 80084e2:	4649      	mov	r1, r9
 80084e4:	f7f8 fb42 	bl	8000b6c <__aeabi_dcmpun>
 80084e8:	b140      	cbz	r0, 80084fc <_printf_float+0xf0>
 80084ea:	464b      	mov	r3, r9
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	bfbc      	itt	lt
 80084f0:	232d      	movlt	r3, #45	; 0x2d
 80084f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80084f6:	487f      	ldr	r0, [pc, #508]	; (80086f4 <_printf_float+0x2e8>)
 80084f8:	4b7f      	ldr	r3, [pc, #508]	; (80086f8 <_printf_float+0x2ec>)
 80084fa:	e7d1      	b.n	80084a0 <_printf_float+0x94>
 80084fc:	6863      	ldr	r3, [r4, #4]
 80084fe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008502:	9206      	str	r2, [sp, #24]
 8008504:	1c5a      	adds	r2, r3, #1
 8008506:	d13f      	bne.n	8008588 <_printf_float+0x17c>
 8008508:	2306      	movs	r3, #6
 800850a:	6063      	str	r3, [r4, #4]
 800850c:	9b05      	ldr	r3, [sp, #20]
 800850e:	6861      	ldr	r1, [r4, #4]
 8008510:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008514:	2300      	movs	r3, #0
 8008516:	9303      	str	r3, [sp, #12]
 8008518:	ab0a      	add	r3, sp, #40	; 0x28
 800851a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800851e:	ab09      	add	r3, sp, #36	; 0x24
 8008520:	ec49 8b10 	vmov	d0, r8, r9
 8008524:	9300      	str	r3, [sp, #0]
 8008526:	6022      	str	r2, [r4, #0]
 8008528:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800852c:	4628      	mov	r0, r5
 800852e:	f7ff fecd 	bl	80082cc <__cvt>
 8008532:	9b06      	ldr	r3, [sp, #24]
 8008534:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008536:	2b47      	cmp	r3, #71	; 0x47
 8008538:	4680      	mov	r8, r0
 800853a:	d108      	bne.n	800854e <_printf_float+0x142>
 800853c:	1cc8      	adds	r0, r1, #3
 800853e:	db02      	blt.n	8008546 <_printf_float+0x13a>
 8008540:	6863      	ldr	r3, [r4, #4]
 8008542:	4299      	cmp	r1, r3
 8008544:	dd41      	ble.n	80085ca <_printf_float+0x1be>
 8008546:	f1ab 0b02 	sub.w	fp, fp, #2
 800854a:	fa5f fb8b 	uxtb.w	fp, fp
 800854e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008552:	d820      	bhi.n	8008596 <_printf_float+0x18a>
 8008554:	3901      	subs	r1, #1
 8008556:	465a      	mov	r2, fp
 8008558:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800855c:	9109      	str	r1, [sp, #36]	; 0x24
 800855e:	f7ff ff17 	bl	8008390 <__exponent>
 8008562:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008564:	1813      	adds	r3, r2, r0
 8008566:	2a01      	cmp	r2, #1
 8008568:	4681      	mov	r9, r0
 800856a:	6123      	str	r3, [r4, #16]
 800856c:	dc02      	bgt.n	8008574 <_printf_float+0x168>
 800856e:	6822      	ldr	r2, [r4, #0]
 8008570:	07d2      	lsls	r2, r2, #31
 8008572:	d501      	bpl.n	8008578 <_printf_float+0x16c>
 8008574:	3301      	adds	r3, #1
 8008576:	6123      	str	r3, [r4, #16]
 8008578:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800857c:	2b00      	cmp	r3, #0
 800857e:	d09c      	beq.n	80084ba <_printf_float+0xae>
 8008580:	232d      	movs	r3, #45	; 0x2d
 8008582:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008586:	e798      	b.n	80084ba <_printf_float+0xae>
 8008588:	9a06      	ldr	r2, [sp, #24]
 800858a:	2a47      	cmp	r2, #71	; 0x47
 800858c:	d1be      	bne.n	800850c <_printf_float+0x100>
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1bc      	bne.n	800850c <_printf_float+0x100>
 8008592:	2301      	movs	r3, #1
 8008594:	e7b9      	b.n	800850a <_printf_float+0xfe>
 8008596:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800859a:	d118      	bne.n	80085ce <_printf_float+0x1c2>
 800859c:	2900      	cmp	r1, #0
 800859e:	6863      	ldr	r3, [r4, #4]
 80085a0:	dd0b      	ble.n	80085ba <_printf_float+0x1ae>
 80085a2:	6121      	str	r1, [r4, #16]
 80085a4:	b913      	cbnz	r3, 80085ac <_printf_float+0x1a0>
 80085a6:	6822      	ldr	r2, [r4, #0]
 80085a8:	07d0      	lsls	r0, r2, #31
 80085aa:	d502      	bpl.n	80085b2 <_printf_float+0x1a6>
 80085ac:	3301      	adds	r3, #1
 80085ae:	440b      	add	r3, r1
 80085b0:	6123      	str	r3, [r4, #16]
 80085b2:	65a1      	str	r1, [r4, #88]	; 0x58
 80085b4:	f04f 0900 	mov.w	r9, #0
 80085b8:	e7de      	b.n	8008578 <_printf_float+0x16c>
 80085ba:	b913      	cbnz	r3, 80085c2 <_printf_float+0x1b6>
 80085bc:	6822      	ldr	r2, [r4, #0]
 80085be:	07d2      	lsls	r2, r2, #31
 80085c0:	d501      	bpl.n	80085c6 <_printf_float+0x1ba>
 80085c2:	3302      	adds	r3, #2
 80085c4:	e7f4      	b.n	80085b0 <_printf_float+0x1a4>
 80085c6:	2301      	movs	r3, #1
 80085c8:	e7f2      	b.n	80085b0 <_printf_float+0x1a4>
 80085ca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80085ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085d0:	4299      	cmp	r1, r3
 80085d2:	db05      	blt.n	80085e0 <_printf_float+0x1d4>
 80085d4:	6823      	ldr	r3, [r4, #0]
 80085d6:	6121      	str	r1, [r4, #16]
 80085d8:	07d8      	lsls	r0, r3, #31
 80085da:	d5ea      	bpl.n	80085b2 <_printf_float+0x1a6>
 80085dc:	1c4b      	adds	r3, r1, #1
 80085de:	e7e7      	b.n	80085b0 <_printf_float+0x1a4>
 80085e0:	2900      	cmp	r1, #0
 80085e2:	bfd4      	ite	le
 80085e4:	f1c1 0202 	rsble	r2, r1, #2
 80085e8:	2201      	movgt	r2, #1
 80085ea:	4413      	add	r3, r2
 80085ec:	e7e0      	b.n	80085b0 <_printf_float+0x1a4>
 80085ee:	6823      	ldr	r3, [r4, #0]
 80085f0:	055a      	lsls	r2, r3, #21
 80085f2:	d407      	bmi.n	8008604 <_printf_float+0x1f8>
 80085f4:	6923      	ldr	r3, [r4, #16]
 80085f6:	4642      	mov	r2, r8
 80085f8:	4631      	mov	r1, r6
 80085fa:	4628      	mov	r0, r5
 80085fc:	47b8      	blx	r7
 80085fe:	3001      	adds	r0, #1
 8008600:	d12c      	bne.n	800865c <_printf_float+0x250>
 8008602:	e764      	b.n	80084ce <_printf_float+0xc2>
 8008604:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008608:	f240 80e0 	bls.w	80087cc <_printf_float+0x3c0>
 800860c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008610:	2200      	movs	r2, #0
 8008612:	2300      	movs	r3, #0
 8008614:	f7f8 fa78 	bl	8000b08 <__aeabi_dcmpeq>
 8008618:	2800      	cmp	r0, #0
 800861a:	d034      	beq.n	8008686 <_printf_float+0x27a>
 800861c:	4a37      	ldr	r2, [pc, #220]	; (80086fc <_printf_float+0x2f0>)
 800861e:	2301      	movs	r3, #1
 8008620:	4631      	mov	r1, r6
 8008622:	4628      	mov	r0, r5
 8008624:	47b8      	blx	r7
 8008626:	3001      	adds	r0, #1
 8008628:	f43f af51 	beq.w	80084ce <_printf_float+0xc2>
 800862c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008630:	429a      	cmp	r2, r3
 8008632:	db02      	blt.n	800863a <_printf_float+0x22e>
 8008634:	6823      	ldr	r3, [r4, #0]
 8008636:	07d8      	lsls	r0, r3, #31
 8008638:	d510      	bpl.n	800865c <_printf_float+0x250>
 800863a:	ee18 3a10 	vmov	r3, s16
 800863e:	4652      	mov	r2, sl
 8008640:	4631      	mov	r1, r6
 8008642:	4628      	mov	r0, r5
 8008644:	47b8      	blx	r7
 8008646:	3001      	adds	r0, #1
 8008648:	f43f af41 	beq.w	80084ce <_printf_float+0xc2>
 800864c:	f04f 0800 	mov.w	r8, #0
 8008650:	f104 091a 	add.w	r9, r4, #26
 8008654:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008656:	3b01      	subs	r3, #1
 8008658:	4543      	cmp	r3, r8
 800865a:	dc09      	bgt.n	8008670 <_printf_float+0x264>
 800865c:	6823      	ldr	r3, [r4, #0]
 800865e:	079b      	lsls	r3, r3, #30
 8008660:	f100 8105 	bmi.w	800886e <_printf_float+0x462>
 8008664:	68e0      	ldr	r0, [r4, #12]
 8008666:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008668:	4298      	cmp	r0, r3
 800866a:	bfb8      	it	lt
 800866c:	4618      	movlt	r0, r3
 800866e:	e730      	b.n	80084d2 <_printf_float+0xc6>
 8008670:	2301      	movs	r3, #1
 8008672:	464a      	mov	r2, r9
 8008674:	4631      	mov	r1, r6
 8008676:	4628      	mov	r0, r5
 8008678:	47b8      	blx	r7
 800867a:	3001      	adds	r0, #1
 800867c:	f43f af27 	beq.w	80084ce <_printf_float+0xc2>
 8008680:	f108 0801 	add.w	r8, r8, #1
 8008684:	e7e6      	b.n	8008654 <_printf_float+0x248>
 8008686:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008688:	2b00      	cmp	r3, #0
 800868a:	dc39      	bgt.n	8008700 <_printf_float+0x2f4>
 800868c:	4a1b      	ldr	r2, [pc, #108]	; (80086fc <_printf_float+0x2f0>)
 800868e:	2301      	movs	r3, #1
 8008690:	4631      	mov	r1, r6
 8008692:	4628      	mov	r0, r5
 8008694:	47b8      	blx	r7
 8008696:	3001      	adds	r0, #1
 8008698:	f43f af19 	beq.w	80084ce <_printf_float+0xc2>
 800869c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80086a0:	4313      	orrs	r3, r2
 80086a2:	d102      	bne.n	80086aa <_printf_float+0x29e>
 80086a4:	6823      	ldr	r3, [r4, #0]
 80086a6:	07d9      	lsls	r1, r3, #31
 80086a8:	d5d8      	bpl.n	800865c <_printf_float+0x250>
 80086aa:	ee18 3a10 	vmov	r3, s16
 80086ae:	4652      	mov	r2, sl
 80086b0:	4631      	mov	r1, r6
 80086b2:	4628      	mov	r0, r5
 80086b4:	47b8      	blx	r7
 80086b6:	3001      	adds	r0, #1
 80086b8:	f43f af09 	beq.w	80084ce <_printf_float+0xc2>
 80086bc:	f04f 0900 	mov.w	r9, #0
 80086c0:	f104 0a1a 	add.w	sl, r4, #26
 80086c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086c6:	425b      	negs	r3, r3
 80086c8:	454b      	cmp	r3, r9
 80086ca:	dc01      	bgt.n	80086d0 <_printf_float+0x2c4>
 80086cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086ce:	e792      	b.n	80085f6 <_printf_float+0x1ea>
 80086d0:	2301      	movs	r3, #1
 80086d2:	4652      	mov	r2, sl
 80086d4:	4631      	mov	r1, r6
 80086d6:	4628      	mov	r0, r5
 80086d8:	47b8      	blx	r7
 80086da:	3001      	adds	r0, #1
 80086dc:	f43f aef7 	beq.w	80084ce <_printf_float+0xc2>
 80086e0:	f109 0901 	add.w	r9, r9, #1
 80086e4:	e7ee      	b.n	80086c4 <_printf_float+0x2b8>
 80086e6:	bf00      	nop
 80086e8:	7fefffff 	.word	0x7fefffff
 80086ec:	0800b2b8 	.word	0x0800b2b8
 80086f0:	0800b2bc 	.word	0x0800b2bc
 80086f4:	0800b2c4 	.word	0x0800b2c4
 80086f8:	0800b2c0 	.word	0x0800b2c0
 80086fc:	0800b2c8 	.word	0x0800b2c8
 8008700:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008702:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008704:	429a      	cmp	r2, r3
 8008706:	bfa8      	it	ge
 8008708:	461a      	movge	r2, r3
 800870a:	2a00      	cmp	r2, #0
 800870c:	4691      	mov	r9, r2
 800870e:	dc37      	bgt.n	8008780 <_printf_float+0x374>
 8008710:	f04f 0b00 	mov.w	fp, #0
 8008714:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008718:	f104 021a 	add.w	r2, r4, #26
 800871c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800871e:	9305      	str	r3, [sp, #20]
 8008720:	eba3 0309 	sub.w	r3, r3, r9
 8008724:	455b      	cmp	r3, fp
 8008726:	dc33      	bgt.n	8008790 <_printf_float+0x384>
 8008728:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800872c:	429a      	cmp	r2, r3
 800872e:	db3b      	blt.n	80087a8 <_printf_float+0x39c>
 8008730:	6823      	ldr	r3, [r4, #0]
 8008732:	07da      	lsls	r2, r3, #31
 8008734:	d438      	bmi.n	80087a8 <_printf_float+0x39c>
 8008736:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008738:	9b05      	ldr	r3, [sp, #20]
 800873a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800873c:	1ad3      	subs	r3, r2, r3
 800873e:	eba2 0901 	sub.w	r9, r2, r1
 8008742:	4599      	cmp	r9, r3
 8008744:	bfa8      	it	ge
 8008746:	4699      	movge	r9, r3
 8008748:	f1b9 0f00 	cmp.w	r9, #0
 800874c:	dc35      	bgt.n	80087ba <_printf_float+0x3ae>
 800874e:	f04f 0800 	mov.w	r8, #0
 8008752:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008756:	f104 0a1a 	add.w	sl, r4, #26
 800875a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800875e:	1a9b      	subs	r3, r3, r2
 8008760:	eba3 0309 	sub.w	r3, r3, r9
 8008764:	4543      	cmp	r3, r8
 8008766:	f77f af79 	ble.w	800865c <_printf_float+0x250>
 800876a:	2301      	movs	r3, #1
 800876c:	4652      	mov	r2, sl
 800876e:	4631      	mov	r1, r6
 8008770:	4628      	mov	r0, r5
 8008772:	47b8      	blx	r7
 8008774:	3001      	adds	r0, #1
 8008776:	f43f aeaa 	beq.w	80084ce <_printf_float+0xc2>
 800877a:	f108 0801 	add.w	r8, r8, #1
 800877e:	e7ec      	b.n	800875a <_printf_float+0x34e>
 8008780:	4613      	mov	r3, r2
 8008782:	4631      	mov	r1, r6
 8008784:	4642      	mov	r2, r8
 8008786:	4628      	mov	r0, r5
 8008788:	47b8      	blx	r7
 800878a:	3001      	adds	r0, #1
 800878c:	d1c0      	bne.n	8008710 <_printf_float+0x304>
 800878e:	e69e      	b.n	80084ce <_printf_float+0xc2>
 8008790:	2301      	movs	r3, #1
 8008792:	4631      	mov	r1, r6
 8008794:	4628      	mov	r0, r5
 8008796:	9205      	str	r2, [sp, #20]
 8008798:	47b8      	blx	r7
 800879a:	3001      	adds	r0, #1
 800879c:	f43f ae97 	beq.w	80084ce <_printf_float+0xc2>
 80087a0:	9a05      	ldr	r2, [sp, #20]
 80087a2:	f10b 0b01 	add.w	fp, fp, #1
 80087a6:	e7b9      	b.n	800871c <_printf_float+0x310>
 80087a8:	ee18 3a10 	vmov	r3, s16
 80087ac:	4652      	mov	r2, sl
 80087ae:	4631      	mov	r1, r6
 80087b0:	4628      	mov	r0, r5
 80087b2:	47b8      	blx	r7
 80087b4:	3001      	adds	r0, #1
 80087b6:	d1be      	bne.n	8008736 <_printf_float+0x32a>
 80087b8:	e689      	b.n	80084ce <_printf_float+0xc2>
 80087ba:	9a05      	ldr	r2, [sp, #20]
 80087bc:	464b      	mov	r3, r9
 80087be:	4442      	add	r2, r8
 80087c0:	4631      	mov	r1, r6
 80087c2:	4628      	mov	r0, r5
 80087c4:	47b8      	blx	r7
 80087c6:	3001      	adds	r0, #1
 80087c8:	d1c1      	bne.n	800874e <_printf_float+0x342>
 80087ca:	e680      	b.n	80084ce <_printf_float+0xc2>
 80087cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80087ce:	2a01      	cmp	r2, #1
 80087d0:	dc01      	bgt.n	80087d6 <_printf_float+0x3ca>
 80087d2:	07db      	lsls	r3, r3, #31
 80087d4:	d538      	bpl.n	8008848 <_printf_float+0x43c>
 80087d6:	2301      	movs	r3, #1
 80087d8:	4642      	mov	r2, r8
 80087da:	4631      	mov	r1, r6
 80087dc:	4628      	mov	r0, r5
 80087de:	47b8      	blx	r7
 80087e0:	3001      	adds	r0, #1
 80087e2:	f43f ae74 	beq.w	80084ce <_printf_float+0xc2>
 80087e6:	ee18 3a10 	vmov	r3, s16
 80087ea:	4652      	mov	r2, sl
 80087ec:	4631      	mov	r1, r6
 80087ee:	4628      	mov	r0, r5
 80087f0:	47b8      	blx	r7
 80087f2:	3001      	adds	r0, #1
 80087f4:	f43f ae6b 	beq.w	80084ce <_printf_float+0xc2>
 80087f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80087fc:	2200      	movs	r2, #0
 80087fe:	2300      	movs	r3, #0
 8008800:	f7f8 f982 	bl	8000b08 <__aeabi_dcmpeq>
 8008804:	b9d8      	cbnz	r0, 800883e <_printf_float+0x432>
 8008806:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008808:	f108 0201 	add.w	r2, r8, #1
 800880c:	3b01      	subs	r3, #1
 800880e:	4631      	mov	r1, r6
 8008810:	4628      	mov	r0, r5
 8008812:	47b8      	blx	r7
 8008814:	3001      	adds	r0, #1
 8008816:	d10e      	bne.n	8008836 <_printf_float+0x42a>
 8008818:	e659      	b.n	80084ce <_printf_float+0xc2>
 800881a:	2301      	movs	r3, #1
 800881c:	4652      	mov	r2, sl
 800881e:	4631      	mov	r1, r6
 8008820:	4628      	mov	r0, r5
 8008822:	47b8      	blx	r7
 8008824:	3001      	adds	r0, #1
 8008826:	f43f ae52 	beq.w	80084ce <_printf_float+0xc2>
 800882a:	f108 0801 	add.w	r8, r8, #1
 800882e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008830:	3b01      	subs	r3, #1
 8008832:	4543      	cmp	r3, r8
 8008834:	dcf1      	bgt.n	800881a <_printf_float+0x40e>
 8008836:	464b      	mov	r3, r9
 8008838:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800883c:	e6dc      	b.n	80085f8 <_printf_float+0x1ec>
 800883e:	f04f 0800 	mov.w	r8, #0
 8008842:	f104 0a1a 	add.w	sl, r4, #26
 8008846:	e7f2      	b.n	800882e <_printf_float+0x422>
 8008848:	2301      	movs	r3, #1
 800884a:	4642      	mov	r2, r8
 800884c:	e7df      	b.n	800880e <_printf_float+0x402>
 800884e:	2301      	movs	r3, #1
 8008850:	464a      	mov	r2, r9
 8008852:	4631      	mov	r1, r6
 8008854:	4628      	mov	r0, r5
 8008856:	47b8      	blx	r7
 8008858:	3001      	adds	r0, #1
 800885a:	f43f ae38 	beq.w	80084ce <_printf_float+0xc2>
 800885e:	f108 0801 	add.w	r8, r8, #1
 8008862:	68e3      	ldr	r3, [r4, #12]
 8008864:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008866:	1a5b      	subs	r3, r3, r1
 8008868:	4543      	cmp	r3, r8
 800886a:	dcf0      	bgt.n	800884e <_printf_float+0x442>
 800886c:	e6fa      	b.n	8008664 <_printf_float+0x258>
 800886e:	f04f 0800 	mov.w	r8, #0
 8008872:	f104 0919 	add.w	r9, r4, #25
 8008876:	e7f4      	b.n	8008862 <_printf_float+0x456>

08008878 <_printf_common>:
 8008878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800887c:	4616      	mov	r6, r2
 800887e:	4699      	mov	r9, r3
 8008880:	688a      	ldr	r2, [r1, #8]
 8008882:	690b      	ldr	r3, [r1, #16]
 8008884:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008888:	4293      	cmp	r3, r2
 800888a:	bfb8      	it	lt
 800888c:	4613      	movlt	r3, r2
 800888e:	6033      	str	r3, [r6, #0]
 8008890:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008894:	4607      	mov	r7, r0
 8008896:	460c      	mov	r4, r1
 8008898:	b10a      	cbz	r2, 800889e <_printf_common+0x26>
 800889a:	3301      	adds	r3, #1
 800889c:	6033      	str	r3, [r6, #0]
 800889e:	6823      	ldr	r3, [r4, #0]
 80088a0:	0699      	lsls	r1, r3, #26
 80088a2:	bf42      	ittt	mi
 80088a4:	6833      	ldrmi	r3, [r6, #0]
 80088a6:	3302      	addmi	r3, #2
 80088a8:	6033      	strmi	r3, [r6, #0]
 80088aa:	6825      	ldr	r5, [r4, #0]
 80088ac:	f015 0506 	ands.w	r5, r5, #6
 80088b0:	d106      	bne.n	80088c0 <_printf_common+0x48>
 80088b2:	f104 0a19 	add.w	sl, r4, #25
 80088b6:	68e3      	ldr	r3, [r4, #12]
 80088b8:	6832      	ldr	r2, [r6, #0]
 80088ba:	1a9b      	subs	r3, r3, r2
 80088bc:	42ab      	cmp	r3, r5
 80088be:	dc26      	bgt.n	800890e <_printf_common+0x96>
 80088c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80088c4:	1e13      	subs	r3, r2, #0
 80088c6:	6822      	ldr	r2, [r4, #0]
 80088c8:	bf18      	it	ne
 80088ca:	2301      	movne	r3, #1
 80088cc:	0692      	lsls	r2, r2, #26
 80088ce:	d42b      	bmi.n	8008928 <_printf_common+0xb0>
 80088d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80088d4:	4649      	mov	r1, r9
 80088d6:	4638      	mov	r0, r7
 80088d8:	47c0      	blx	r8
 80088da:	3001      	adds	r0, #1
 80088dc:	d01e      	beq.n	800891c <_printf_common+0xa4>
 80088de:	6823      	ldr	r3, [r4, #0]
 80088e0:	68e5      	ldr	r5, [r4, #12]
 80088e2:	6832      	ldr	r2, [r6, #0]
 80088e4:	f003 0306 	and.w	r3, r3, #6
 80088e8:	2b04      	cmp	r3, #4
 80088ea:	bf08      	it	eq
 80088ec:	1aad      	subeq	r5, r5, r2
 80088ee:	68a3      	ldr	r3, [r4, #8]
 80088f0:	6922      	ldr	r2, [r4, #16]
 80088f2:	bf0c      	ite	eq
 80088f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80088f8:	2500      	movne	r5, #0
 80088fa:	4293      	cmp	r3, r2
 80088fc:	bfc4      	itt	gt
 80088fe:	1a9b      	subgt	r3, r3, r2
 8008900:	18ed      	addgt	r5, r5, r3
 8008902:	2600      	movs	r6, #0
 8008904:	341a      	adds	r4, #26
 8008906:	42b5      	cmp	r5, r6
 8008908:	d11a      	bne.n	8008940 <_printf_common+0xc8>
 800890a:	2000      	movs	r0, #0
 800890c:	e008      	b.n	8008920 <_printf_common+0xa8>
 800890e:	2301      	movs	r3, #1
 8008910:	4652      	mov	r2, sl
 8008912:	4649      	mov	r1, r9
 8008914:	4638      	mov	r0, r7
 8008916:	47c0      	blx	r8
 8008918:	3001      	adds	r0, #1
 800891a:	d103      	bne.n	8008924 <_printf_common+0xac>
 800891c:	f04f 30ff 	mov.w	r0, #4294967295
 8008920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008924:	3501      	adds	r5, #1
 8008926:	e7c6      	b.n	80088b6 <_printf_common+0x3e>
 8008928:	18e1      	adds	r1, r4, r3
 800892a:	1c5a      	adds	r2, r3, #1
 800892c:	2030      	movs	r0, #48	; 0x30
 800892e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008932:	4422      	add	r2, r4
 8008934:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008938:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800893c:	3302      	adds	r3, #2
 800893e:	e7c7      	b.n	80088d0 <_printf_common+0x58>
 8008940:	2301      	movs	r3, #1
 8008942:	4622      	mov	r2, r4
 8008944:	4649      	mov	r1, r9
 8008946:	4638      	mov	r0, r7
 8008948:	47c0      	blx	r8
 800894a:	3001      	adds	r0, #1
 800894c:	d0e6      	beq.n	800891c <_printf_common+0xa4>
 800894e:	3601      	adds	r6, #1
 8008950:	e7d9      	b.n	8008906 <_printf_common+0x8e>
	...

08008954 <_printf_i>:
 8008954:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008958:	460c      	mov	r4, r1
 800895a:	4691      	mov	r9, r2
 800895c:	7e27      	ldrb	r7, [r4, #24]
 800895e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008960:	2f78      	cmp	r7, #120	; 0x78
 8008962:	4680      	mov	r8, r0
 8008964:	469a      	mov	sl, r3
 8008966:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800896a:	d807      	bhi.n	800897c <_printf_i+0x28>
 800896c:	2f62      	cmp	r7, #98	; 0x62
 800896e:	d80a      	bhi.n	8008986 <_printf_i+0x32>
 8008970:	2f00      	cmp	r7, #0
 8008972:	f000 80d8 	beq.w	8008b26 <_printf_i+0x1d2>
 8008976:	2f58      	cmp	r7, #88	; 0x58
 8008978:	f000 80a3 	beq.w	8008ac2 <_printf_i+0x16e>
 800897c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8008980:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008984:	e03a      	b.n	80089fc <_printf_i+0xa8>
 8008986:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800898a:	2b15      	cmp	r3, #21
 800898c:	d8f6      	bhi.n	800897c <_printf_i+0x28>
 800898e:	a001      	add	r0, pc, #4	; (adr r0, 8008994 <_printf_i+0x40>)
 8008990:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008994:	080089ed 	.word	0x080089ed
 8008998:	08008a01 	.word	0x08008a01
 800899c:	0800897d 	.word	0x0800897d
 80089a0:	0800897d 	.word	0x0800897d
 80089a4:	0800897d 	.word	0x0800897d
 80089a8:	0800897d 	.word	0x0800897d
 80089ac:	08008a01 	.word	0x08008a01
 80089b0:	0800897d 	.word	0x0800897d
 80089b4:	0800897d 	.word	0x0800897d
 80089b8:	0800897d 	.word	0x0800897d
 80089bc:	0800897d 	.word	0x0800897d
 80089c0:	08008b0d 	.word	0x08008b0d
 80089c4:	08008a31 	.word	0x08008a31
 80089c8:	08008aef 	.word	0x08008aef
 80089cc:	0800897d 	.word	0x0800897d
 80089d0:	0800897d 	.word	0x0800897d
 80089d4:	08008b2f 	.word	0x08008b2f
 80089d8:	0800897d 	.word	0x0800897d
 80089dc:	08008a31 	.word	0x08008a31
 80089e0:	0800897d 	.word	0x0800897d
 80089e4:	0800897d 	.word	0x0800897d
 80089e8:	08008af7 	.word	0x08008af7
 80089ec:	680b      	ldr	r3, [r1, #0]
 80089ee:	1d1a      	adds	r2, r3, #4
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	600a      	str	r2, [r1, #0]
 80089f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80089f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80089fc:	2301      	movs	r3, #1
 80089fe:	e0a3      	b.n	8008b48 <_printf_i+0x1f4>
 8008a00:	6825      	ldr	r5, [r4, #0]
 8008a02:	6808      	ldr	r0, [r1, #0]
 8008a04:	062e      	lsls	r6, r5, #24
 8008a06:	f100 0304 	add.w	r3, r0, #4
 8008a0a:	d50a      	bpl.n	8008a22 <_printf_i+0xce>
 8008a0c:	6805      	ldr	r5, [r0, #0]
 8008a0e:	600b      	str	r3, [r1, #0]
 8008a10:	2d00      	cmp	r5, #0
 8008a12:	da03      	bge.n	8008a1c <_printf_i+0xc8>
 8008a14:	232d      	movs	r3, #45	; 0x2d
 8008a16:	426d      	negs	r5, r5
 8008a18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a1c:	485e      	ldr	r0, [pc, #376]	; (8008b98 <_printf_i+0x244>)
 8008a1e:	230a      	movs	r3, #10
 8008a20:	e019      	b.n	8008a56 <_printf_i+0x102>
 8008a22:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008a26:	6805      	ldr	r5, [r0, #0]
 8008a28:	600b      	str	r3, [r1, #0]
 8008a2a:	bf18      	it	ne
 8008a2c:	b22d      	sxthne	r5, r5
 8008a2e:	e7ef      	b.n	8008a10 <_printf_i+0xbc>
 8008a30:	680b      	ldr	r3, [r1, #0]
 8008a32:	6825      	ldr	r5, [r4, #0]
 8008a34:	1d18      	adds	r0, r3, #4
 8008a36:	6008      	str	r0, [r1, #0]
 8008a38:	0628      	lsls	r0, r5, #24
 8008a3a:	d501      	bpl.n	8008a40 <_printf_i+0xec>
 8008a3c:	681d      	ldr	r5, [r3, #0]
 8008a3e:	e002      	b.n	8008a46 <_printf_i+0xf2>
 8008a40:	0669      	lsls	r1, r5, #25
 8008a42:	d5fb      	bpl.n	8008a3c <_printf_i+0xe8>
 8008a44:	881d      	ldrh	r5, [r3, #0]
 8008a46:	4854      	ldr	r0, [pc, #336]	; (8008b98 <_printf_i+0x244>)
 8008a48:	2f6f      	cmp	r7, #111	; 0x6f
 8008a4a:	bf0c      	ite	eq
 8008a4c:	2308      	moveq	r3, #8
 8008a4e:	230a      	movne	r3, #10
 8008a50:	2100      	movs	r1, #0
 8008a52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a56:	6866      	ldr	r6, [r4, #4]
 8008a58:	60a6      	str	r6, [r4, #8]
 8008a5a:	2e00      	cmp	r6, #0
 8008a5c:	bfa2      	ittt	ge
 8008a5e:	6821      	ldrge	r1, [r4, #0]
 8008a60:	f021 0104 	bicge.w	r1, r1, #4
 8008a64:	6021      	strge	r1, [r4, #0]
 8008a66:	b90d      	cbnz	r5, 8008a6c <_printf_i+0x118>
 8008a68:	2e00      	cmp	r6, #0
 8008a6a:	d04d      	beq.n	8008b08 <_printf_i+0x1b4>
 8008a6c:	4616      	mov	r6, r2
 8008a6e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008a72:	fb03 5711 	mls	r7, r3, r1, r5
 8008a76:	5dc7      	ldrb	r7, [r0, r7]
 8008a78:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008a7c:	462f      	mov	r7, r5
 8008a7e:	42bb      	cmp	r3, r7
 8008a80:	460d      	mov	r5, r1
 8008a82:	d9f4      	bls.n	8008a6e <_printf_i+0x11a>
 8008a84:	2b08      	cmp	r3, #8
 8008a86:	d10b      	bne.n	8008aa0 <_printf_i+0x14c>
 8008a88:	6823      	ldr	r3, [r4, #0]
 8008a8a:	07df      	lsls	r7, r3, #31
 8008a8c:	d508      	bpl.n	8008aa0 <_printf_i+0x14c>
 8008a8e:	6923      	ldr	r3, [r4, #16]
 8008a90:	6861      	ldr	r1, [r4, #4]
 8008a92:	4299      	cmp	r1, r3
 8008a94:	bfde      	ittt	le
 8008a96:	2330      	movle	r3, #48	; 0x30
 8008a98:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008a9c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008aa0:	1b92      	subs	r2, r2, r6
 8008aa2:	6122      	str	r2, [r4, #16]
 8008aa4:	f8cd a000 	str.w	sl, [sp]
 8008aa8:	464b      	mov	r3, r9
 8008aaa:	aa03      	add	r2, sp, #12
 8008aac:	4621      	mov	r1, r4
 8008aae:	4640      	mov	r0, r8
 8008ab0:	f7ff fee2 	bl	8008878 <_printf_common>
 8008ab4:	3001      	adds	r0, #1
 8008ab6:	d14c      	bne.n	8008b52 <_printf_i+0x1fe>
 8008ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8008abc:	b004      	add	sp, #16
 8008abe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ac2:	4835      	ldr	r0, [pc, #212]	; (8008b98 <_printf_i+0x244>)
 8008ac4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008ac8:	6823      	ldr	r3, [r4, #0]
 8008aca:	680e      	ldr	r6, [r1, #0]
 8008acc:	061f      	lsls	r7, r3, #24
 8008ace:	f856 5b04 	ldr.w	r5, [r6], #4
 8008ad2:	600e      	str	r6, [r1, #0]
 8008ad4:	d514      	bpl.n	8008b00 <_printf_i+0x1ac>
 8008ad6:	07d9      	lsls	r1, r3, #31
 8008ad8:	bf44      	itt	mi
 8008ada:	f043 0320 	orrmi.w	r3, r3, #32
 8008ade:	6023      	strmi	r3, [r4, #0]
 8008ae0:	b91d      	cbnz	r5, 8008aea <_printf_i+0x196>
 8008ae2:	6823      	ldr	r3, [r4, #0]
 8008ae4:	f023 0320 	bic.w	r3, r3, #32
 8008ae8:	6023      	str	r3, [r4, #0]
 8008aea:	2310      	movs	r3, #16
 8008aec:	e7b0      	b.n	8008a50 <_printf_i+0xfc>
 8008aee:	6823      	ldr	r3, [r4, #0]
 8008af0:	f043 0320 	orr.w	r3, r3, #32
 8008af4:	6023      	str	r3, [r4, #0]
 8008af6:	2378      	movs	r3, #120	; 0x78
 8008af8:	4828      	ldr	r0, [pc, #160]	; (8008b9c <_printf_i+0x248>)
 8008afa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008afe:	e7e3      	b.n	8008ac8 <_printf_i+0x174>
 8008b00:	065e      	lsls	r6, r3, #25
 8008b02:	bf48      	it	mi
 8008b04:	b2ad      	uxthmi	r5, r5
 8008b06:	e7e6      	b.n	8008ad6 <_printf_i+0x182>
 8008b08:	4616      	mov	r6, r2
 8008b0a:	e7bb      	b.n	8008a84 <_printf_i+0x130>
 8008b0c:	680b      	ldr	r3, [r1, #0]
 8008b0e:	6826      	ldr	r6, [r4, #0]
 8008b10:	6960      	ldr	r0, [r4, #20]
 8008b12:	1d1d      	adds	r5, r3, #4
 8008b14:	600d      	str	r5, [r1, #0]
 8008b16:	0635      	lsls	r5, r6, #24
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	d501      	bpl.n	8008b20 <_printf_i+0x1cc>
 8008b1c:	6018      	str	r0, [r3, #0]
 8008b1e:	e002      	b.n	8008b26 <_printf_i+0x1d2>
 8008b20:	0671      	lsls	r1, r6, #25
 8008b22:	d5fb      	bpl.n	8008b1c <_printf_i+0x1c8>
 8008b24:	8018      	strh	r0, [r3, #0]
 8008b26:	2300      	movs	r3, #0
 8008b28:	6123      	str	r3, [r4, #16]
 8008b2a:	4616      	mov	r6, r2
 8008b2c:	e7ba      	b.n	8008aa4 <_printf_i+0x150>
 8008b2e:	680b      	ldr	r3, [r1, #0]
 8008b30:	1d1a      	adds	r2, r3, #4
 8008b32:	600a      	str	r2, [r1, #0]
 8008b34:	681e      	ldr	r6, [r3, #0]
 8008b36:	6862      	ldr	r2, [r4, #4]
 8008b38:	2100      	movs	r1, #0
 8008b3a:	4630      	mov	r0, r6
 8008b3c:	f7f7 fb70 	bl	8000220 <memchr>
 8008b40:	b108      	cbz	r0, 8008b46 <_printf_i+0x1f2>
 8008b42:	1b80      	subs	r0, r0, r6
 8008b44:	6060      	str	r0, [r4, #4]
 8008b46:	6863      	ldr	r3, [r4, #4]
 8008b48:	6123      	str	r3, [r4, #16]
 8008b4a:	2300      	movs	r3, #0
 8008b4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b50:	e7a8      	b.n	8008aa4 <_printf_i+0x150>
 8008b52:	6923      	ldr	r3, [r4, #16]
 8008b54:	4632      	mov	r2, r6
 8008b56:	4649      	mov	r1, r9
 8008b58:	4640      	mov	r0, r8
 8008b5a:	47d0      	blx	sl
 8008b5c:	3001      	adds	r0, #1
 8008b5e:	d0ab      	beq.n	8008ab8 <_printf_i+0x164>
 8008b60:	6823      	ldr	r3, [r4, #0]
 8008b62:	079b      	lsls	r3, r3, #30
 8008b64:	d413      	bmi.n	8008b8e <_printf_i+0x23a>
 8008b66:	68e0      	ldr	r0, [r4, #12]
 8008b68:	9b03      	ldr	r3, [sp, #12]
 8008b6a:	4298      	cmp	r0, r3
 8008b6c:	bfb8      	it	lt
 8008b6e:	4618      	movlt	r0, r3
 8008b70:	e7a4      	b.n	8008abc <_printf_i+0x168>
 8008b72:	2301      	movs	r3, #1
 8008b74:	4632      	mov	r2, r6
 8008b76:	4649      	mov	r1, r9
 8008b78:	4640      	mov	r0, r8
 8008b7a:	47d0      	blx	sl
 8008b7c:	3001      	adds	r0, #1
 8008b7e:	d09b      	beq.n	8008ab8 <_printf_i+0x164>
 8008b80:	3501      	adds	r5, #1
 8008b82:	68e3      	ldr	r3, [r4, #12]
 8008b84:	9903      	ldr	r1, [sp, #12]
 8008b86:	1a5b      	subs	r3, r3, r1
 8008b88:	42ab      	cmp	r3, r5
 8008b8a:	dcf2      	bgt.n	8008b72 <_printf_i+0x21e>
 8008b8c:	e7eb      	b.n	8008b66 <_printf_i+0x212>
 8008b8e:	2500      	movs	r5, #0
 8008b90:	f104 0619 	add.w	r6, r4, #25
 8008b94:	e7f5      	b.n	8008b82 <_printf_i+0x22e>
 8008b96:	bf00      	nop
 8008b98:	0800b2ca 	.word	0x0800b2ca
 8008b9c:	0800b2db 	.word	0x0800b2db

08008ba0 <sniprintf>:
 8008ba0:	b40c      	push	{r2, r3}
 8008ba2:	b530      	push	{r4, r5, lr}
 8008ba4:	4b17      	ldr	r3, [pc, #92]	; (8008c04 <sniprintf+0x64>)
 8008ba6:	1e0c      	subs	r4, r1, #0
 8008ba8:	681d      	ldr	r5, [r3, #0]
 8008baa:	b09d      	sub	sp, #116	; 0x74
 8008bac:	da08      	bge.n	8008bc0 <sniprintf+0x20>
 8008bae:	238b      	movs	r3, #139	; 0x8b
 8008bb0:	602b      	str	r3, [r5, #0]
 8008bb2:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb6:	b01d      	add	sp, #116	; 0x74
 8008bb8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008bbc:	b002      	add	sp, #8
 8008bbe:	4770      	bx	lr
 8008bc0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008bc4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008bc8:	bf14      	ite	ne
 8008bca:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008bce:	4623      	moveq	r3, r4
 8008bd0:	9304      	str	r3, [sp, #16]
 8008bd2:	9307      	str	r3, [sp, #28]
 8008bd4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008bd8:	9002      	str	r0, [sp, #8]
 8008bda:	9006      	str	r0, [sp, #24]
 8008bdc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008be0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008be2:	ab21      	add	r3, sp, #132	; 0x84
 8008be4:	a902      	add	r1, sp, #8
 8008be6:	4628      	mov	r0, r5
 8008be8:	9301      	str	r3, [sp, #4]
 8008bea:	f001 fb25 	bl	800a238 <_svfiprintf_r>
 8008bee:	1c43      	adds	r3, r0, #1
 8008bf0:	bfbc      	itt	lt
 8008bf2:	238b      	movlt	r3, #139	; 0x8b
 8008bf4:	602b      	strlt	r3, [r5, #0]
 8008bf6:	2c00      	cmp	r4, #0
 8008bf8:	d0dd      	beq.n	8008bb6 <sniprintf+0x16>
 8008bfa:	9b02      	ldr	r3, [sp, #8]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	701a      	strb	r2, [r3, #0]
 8008c00:	e7d9      	b.n	8008bb6 <sniprintf+0x16>
 8008c02:	bf00      	nop
 8008c04:	2000006c 	.word	0x2000006c

08008c08 <quorem>:
 8008c08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c0c:	6903      	ldr	r3, [r0, #16]
 8008c0e:	690c      	ldr	r4, [r1, #16]
 8008c10:	42a3      	cmp	r3, r4
 8008c12:	4607      	mov	r7, r0
 8008c14:	f2c0 8081 	blt.w	8008d1a <quorem+0x112>
 8008c18:	3c01      	subs	r4, #1
 8008c1a:	f101 0814 	add.w	r8, r1, #20
 8008c1e:	f100 0514 	add.w	r5, r0, #20
 8008c22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c26:	9301      	str	r3, [sp, #4]
 8008c28:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c30:	3301      	adds	r3, #1
 8008c32:	429a      	cmp	r2, r3
 8008c34:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008c38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c3c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c40:	d331      	bcc.n	8008ca6 <quorem+0x9e>
 8008c42:	f04f 0e00 	mov.w	lr, #0
 8008c46:	4640      	mov	r0, r8
 8008c48:	46ac      	mov	ip, r5
 8008c4a:	46f2      	mov	sl, lr
 8008c4c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008c50:	b293      	uxth	r3, r2
 8008c52:	fb06 e303 	mla	r3, r6, r3, lr
 8008c56:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008c5a:	b29b      	uxth	r3, r3
 8008c5c:	ebaa 0303 	sub.w	r3, sl, r3
 8008c60:	0c12      	lsrs	r2, r2, #16
 8008c62:	f8dc a000 	ldr.w	sl, [ip]
 8008c66:	fb06 e202 	mla	r2, r6, r2, lr
 8008c6a:	fa13 f38a 	uxtah	r3, r3, sl
 8008c6e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008c72:	fa1f fa82 	uxth.w	sl, r2
 8008c76:	f8dc 2000 	ldr.w	r2, [ip]
 8008c7a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008c7e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008c82:	b29b      	uxth	r3, r3
 8008c84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c88:	4581      	cmp	r9, r0
 8008c8a:	f84c 3b04 	str.w	r3, [ip], #4
 8008c8e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008c92:	d2db      	bcs.n	8008c4c <quorem+0x44>
 8008c94:	f855 300b 	ldr.w	r3, [r5, fp]
 8008c98:	b92b      	cbnz	r3, 8008ca6 <quorem+0x9e>
 8008c9a:	9b01      	ldr	r3, [sp, #4]
 8008c9c:	3b04      	subs	r3, #4
 8008c9e:	429d      	cmp	r5, r3
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	d32e      	bcc.n	8008d02 <quorem+0xfa>
 8008ca4:	613c      	str	r4, [r7, #16]
 8008ca6:	4638      	mov	r0, r7
 8008ca8:	f001 f8b0 	bl	8009e0c <__mcmp>
 8008cac:	2800      	cmp	r0, #0
 8008cae:	db24      	blt.n	8008cfa <quorem+0xf2>
 8008cb0:	3601      	adds	r6, #1
 8008cb2:	4628      	mov	r0, r5
 8008cb4:	f04f 0c00 	mov.w	ip, #0
 8008cb8:	f858 2b04 	ldr.w	r2, [r8], #4
 8008cbc:	f8d0 e000 	ldr.w	lr, [r0]
 8008cc0:	b293      	uxth	r3, r2
 8008cc2:	ebac 0303 	sub.w	r3, ip, r3
 8008cc6:	0c12      	lsrs	r2, r2, #16
 8008cc8:	fa13 f38e 	uxtah	r3, r3, lr
 8008ccc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008cd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008cd4:	b29b      	uxth	r3, r3
 8008cd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cda:	45c1      	cmp	r9, r8
 8008cdc:	f840 3b04 	str.w	r3, [r0], #4
 8008ce0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008ce4:	d2e8      	bcs.n	8008cb8 <quorem+0xb0>
 8008ce6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008cee:	b922      	cbnz	r2, 8008cfa <quorem+0xf2>
 8008cf0:	3b04      	subs	r3, #4
 8008cf2:	429d      	cmp	r5, r3
 8008cf4:	461a      	mov	r2, r3
 8008cf6:	d30a      	bcc.n	8008d0e <quorem+0x106>
 8008cf8:	613c      	str	r4, [r7, #16]
 8008cfa:	4630      	mov	r0, r6
 8008cfc:	b003      	add	sp, #12
 8008cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d02:	6812      	ldr	r2, [r2, #0]
 8008d04:	3b04      	subs	r3, #4
 8008d06:	2a00      	cmp	r2, #0
 8008d08:	d1cc      	bne.n	8008ca4 <quorem+0x9c>
 8008d0a:	3c01      	subs	r4, #1
 8008d0c:	e7c7      	b.n	8008c9e <quorem+0x96>
 8008d0e:	6812      	ldr	r2, [r2, #0]
 8008d10:	3b04      	subs	r3, #4
 8008d12:	2a00      	cmp	r2, #0
 8008d14:	d1f0      	bne.n	8008cf8 <quorem+0xf0>
 8008d16:	3c01      	subs	r4, #1
 8008d18:	e7eb      	b.n	8008cf2 <quorem+0xea>
 8008d1a:	2000      	movs	r0, #0
 8008d1c:	e7ee      	b.n	8008cfc <quorem+0xf4>
	...

08008d20 <_dtoa_r>:
 8008d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d24:	ed2d 8b02 	vpush	{d8}
 8008d28:	ec57 6b10 	vmov	r6, r7, d0
 8008d2c:	b095      	sub	sp, #84	; 0x54
 8008d2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008d30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008d34:	9105      	str	r1, [sp, #20]
 8008d36:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008d3a:	4604      	mov	r4, r0
 8008d3c:	9209      	str	r2, [sp, #36]	; 0x24
 8008d3e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008d40:	b975      	cbnz	r5, 8008d60 <_dtoa_r+0x40>
 8008d42:	2010      	movs	r0, #16
 8008d44:	f000 fddc 	bl	8009900 <malloc>
 8008d48:	4602      	mov	r2, r0
 8008d4a:	6260      	str	r0, [r4, #36]	; 0x24
 8008d4c:	b920      	cbnz	r0, 8008d58 <_dtoa_r+0x38>
 8008d4e:	4bb2      	ldr	r3, [pc, #712]	; (8009018 <_dtoa_r+0x2f8>)
 8008d50:	21ea      	movs	r1, #234	; 0xea
 8008d52:	48b2      	ldr	r0, [pc, #712]	; (800901c <_dtoa_r+0x2fc>)
 8008d54:	f001 fb80 	bl	800a458 <__assert_func>
 8008d58:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008d5c:	6005      	str	r5, [r0, #0]
 8008d5e:	60c5      	str	r5, [r0, #12]
 8008d60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d62:	6819      	ldr	r1, [r3, #0]
 8008d64:	b151      	cbz	r1, 8008d7c <_dtoa_r+0x5c>
 8008d66:	685a      	ldr	r2, [r3, #4]
 8008d68:	604a      	str	r2, [r1, #4]
 8008d6a:	2301      	movs	r3, #1
 8008d6c:	4093      	lsls	r3, r2
 8008d6e:	608b      	str	r3, [r1, #8]
 8008d70:	4620      	mov	r0, r4
 8008d72:	f000 fe0d 	bl	8009990 <_Bfree>
 8008d76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d78:	2200      	movs	r2, #0
 8008d7a:	601a      	str	r2, [r3, #0]
 8008d7c:	1e3b      	subs	r3, r7, #0
 8008d7e:	bfb9      	ittee	lt
 8008d80:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008d84:	9303      	strlt	r3, [sp, #12]
 8008d86:	2300      	movge	r3, #0
 8008d88:	f8c8 3000 	strge.w	r3, [r8]
 8008d8c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008d90:	4ba3      	ldr	r3, [pc, #652]	; (8009020 <_dtoa_r+0x300>)
 8008d92:	bfbc      	itt	lt
 8008d94:	2201      	movlt	r2, #1
 8008d96:	f8c8 2000 	strlt.w	r2, [r8]
 8008d9a:	ea33 0309 	bics.w	r3, r3, r9
 8008d9e:	d11b      	bne.n	8008dd8 <_dtoa_r+0xb8>
 8008da0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008da2:	f242 730f 	movw	r3, #9999	; 0x270f
 8008da6:	6013      	str	r3, [r2, #0]
 8008da8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008dac:	4333      	orrs	r3, r6
 8008dae:	f000 857a 	beq.w	80098a6 <_dtoa_r+0xb86>
 8008db2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008db4:	b963      	cbnz	r3, 8008dd0 <_dtoa_r+0xb0>
 8008db6:	4b9b      	ldr	r3, [pc, #620]	; (8009024 <_dtoa_r+0x304>)
 8008db8:	e024      	b.n	8008e04 <_dtoa_r+0xe4>
 8008dba:	4b9b      	ldr	r3, [pc, #620]	; (8009028 <_dtoa_r+0x308>)
 8008dbc:	9300      	str	r3, [sp, #0]
 8008dbe:	3308      	adds	r3, #8
 8008dc0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008dc2:	6013      	str	r3, [r2, #0]
 8008dc4:	9800      	ldr	r0, [sp, #0]
 8008dc6:	b015      	add	sp, #84	; 0x54
 8008dc8:	ecbd 8b02 	vpop	{d8}
 8008dcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dd0:	4b94      	ldr	r3, [pc, #592]	; (8009024 <_dtoa_r+0x304>)
 8008dd2:	9300      	str	r3, [sp, #0]
 8008dd4:	3303      	adds	r3, #3
 8008dd6:	e7f3      	b.n	8008dc0 <_dtoa_r+0xa0>
 8008dd8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	ec51 0b17 	vmov	r0, r1, d7
 8008de2:	2300      	movs	r3, #0
 8008de4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008de8:	f7f7 fe8e 	bl	8000b08 <__aeabi_dcmpeq>
 8008dec:	4680      	mov	r8, r0
 8008dee:	b158      	cbz	r0, 8008e08 <_dtoa_r+0xe8>
 8008df0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008df2:	2301      	movs	r3, #1
 8008df4:	6013      	str	r3, [r2, #0]
 8008df6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	f000 8551 	beq.w	80098a0 <_dtoa_r+0xb80>
 8008dfe:	488b      	ldr	r0, [pc, #556]	; (800902c <_dtoa_r+0x30c>)
 8008e00:	6018      	str	r0, [r3, #0]
 8008e02:	1e43      	subs	r3, r0, #1
 8008e04:	9300      	str	r3, [sp, #0]
 8008e06:	e7dd      	b.n	8008dc4 <_dtoa_r+0xa4>
 8008e08:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008e0c:	aa12      	add	r2, sp, #72	; 0x48
 8008e0e:	a913      	add	r1, sp, #76	; 0x4c
 8008e10:	4620      	mov	r0, r4
 8008e12:	f001 f89f 	bl	8009f54 <__d2b>
 8008e16:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008e1a:	4683      	mov	fp, r0
 8008e1c:	2d00      	cmp	r5, #0
 8008e1e:	d07c      	beq.n	8008f1a <_dtoa_r+0x1fa>
 8008e20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e22:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8008e26:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e2a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008e2e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008e32:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008e36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008e3a:	4b7d      	ldr	r3, [pc, #500]	; (8009030 <_dtoa_r+0x310>)
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	4630      	mov	r0, r6
 8008e40:	4639      	mov	r1, r7
 8008e42:	f7f7 fa41 	bl	80002c8 <__aeabi_dsub>
 8008e46:	a36e      	add	r3, pc, #440	; (adr r3, 8009000 <_dtoa_r+0x2e0>)
 8008e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e4c:	f7f7 fbf4 	bl	8000638 <__aeabi_dmul>
 8008e50:	a36d      	add	r3, pc, #436	; (adr r3, 8009008 <_dtoa_r+0x2e8>)
 8008e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e56:	f7f7 fa39 	bl	80002cc <__adddf3>
 8008e5a:	4606      	mov	r6, r0
 8008e5c:	4628      	mov	r0, r5
 8008e5e:	460f      	mov	r7, r1
 8008e60:	f7f7 fb80 	bl	8000564 <__aeabi_i2d>
 8008e64:	a36a      	add	r3, pc, #424	; (adr r3, 8009010 <_dtoa_r+0x2f0>)
 8008e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e6a:	f7f7 fbe5 	bl	8000638 <__aeabi_dmul>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	460b      	mov	r3, r1
 8008e72:	4630      	mov	r0, r6
 8008e74:	4639      	mov	r1, r7
 8008e76:	f7f7 fa29 	bl	80002cc <__adddf3>
 8008e7a:	4606      	mov	r6, r0
 8008e7c:	460f      	mov	r7, r1
 8008e7e:	f7f7 fe8b 	bl	8000b98 <__aeabi_d2iz>
 8008e82:	2200      	movs	r2, #0
 8008e84:	4682      	mov	sl, r0
 8008e86:	2300      	movs	r3, #0
 8008e88:	4630      	mov	r0, r6
 8008e8a:	4639      	mov	r1, r7
 8008e8c:	f7f7 fe46 	bl	8000b1c <__aeabi_dcmplt>
 8008e90:	b148      	cbz	r0, 8008ea6 <_dtoa_r+0x186>
 8008e92:	4650      	mov	r0, sl
 8008e94:	f7f7 fb66 	bl	8000564 <__aeabi_i2d>
 8008e98:	4632      	mov	r2, r6
 8008e9a:	463b      	mov	r3, r7
 8008e9c:	f7f7 fe34 	bl	8000b08 <__aeabi_dcmpeq>
 8008ea0:	b908      	cbnz	r0, 8008ea6 <_dtoa_r+0x186>
 8008ea2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ea6:	f1ba 0f16 	cmp.w	sl, #22
 8008eaa:	d854      	bhi.n	8008f56 <_dtoa_r+0x236>
 8008eac:	4b61      	ldr	r3, [pc, #388]	; (8009034 <_dtoa_r+0x314>)
 8008eae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008eba:	f7f7 fe2f 	bl	8000b1c <__aeabi_dcmplt>
 8008ebe:	2800      	cmp	r0, #0
 8008ec0:	d04b      	beq.n	8008f5a <_dtoa_r+0x23a>
 8008ec2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	930e      	str	r3, [sp, #56]	; 0x38
 8008eca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008ecc:	1b5d      	subs	r5, r3, r5
 8008ece:	1e6b      	subs	r3, r5, #1
 8008ed0:	9304      	str	r3, [sp, #16]
 8008ed2:	bf43      	ittte	mi
 8008ed4:	2300      	movmi	r3, #0
 8008ed6:	f1c5 0801 	rsbmi	r8, r5, #1
 8008eda:	9304      	strmi	r3, [sp, #16]
 8008edc:	f04f 0800 	movpl.w	r8, #0
 8008ee0:	f1ba 0f00 	cmp.w	sl, #0
 8008ee4:	db3b      	blt.n	8008f5e <_dtoa_r+0x23e>
 8008ee6:	9b04      	ldr	r3, [sp, #16]
 8008ee8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008eec:	4453      	add	r3, sl
 8008eee:	9304      	str	r3, [sp, #16]
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	9306      	str	r3, [sp, #24]
 8008ef4:	9b05      	ldr	r3, [sp, #20]
 8008ef6:	2b09      	cmp	r3, #9
 8008ef8:	d869      	bhi.n	8008fce <_dtoa_r+0x2ae>
 8008efa:	2b05      	cmp	r3, #5
 8008efc:	bfc4      	itt	gt
 8008efe:	3b04      	subgt	r3, #4
 8008f00:	9305      	strgt	r3, [sp, #20]
 8008f02:	9b05      	ldr	r3, [sp, #20]
 8008f04:	f1a3 0302 	sub.w	r3, r3, #2
 8008f08:	bfcc      	ite	gt
 8008f0a:	2500      	movgt	r5, #0
 8008f0c:	2501      	movle	r5, #1
 8008f0e:	2b03      	cmp	r3, #3
 8008f10:	d869      	bhi.n	8008fe6 <_dtoa_r+0x2c6>
 8008f12:	e8df f003 	tbb	[pc, r3]
 8008f16:	4e2c      	.short	0x4e2c
 8008f18:	5a4c      	.short	0x5a4c
 8008f1a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008f1e:	441d      	add	r5, r3
 8008f20:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008f24:	2b20      	cmp	r3, #32
 8008f26:	bfc1      	itttt	gt
 8008f28:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008f2c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008f30:	fa09 f303 	lslgt.w	r3, r9, r3
 8008f34:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008f38:	bfda      	itte	le
 8008f3a:	f1c3 0320 	rsble	r3, r3, #32
 8008f3e:	fa06 f003 	lslle.w	r0, r6, r3
 8008f42:	4318      	orrgt	r0, r3
 8008f44:	f7f7 fafe 	bl	8000544 <__aeabi_ui2d>
 8008f48:	2301      	movs	r3, #1
 8008f4a:	4606      	mov	r6, r0
 8008f4c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008f50:	3d01      	subs	r5, #1
 8008f52:	9310      	str	r3, [sp, #64]	; 0x40
 8008f54:	e771      	b.n	8008e3a <_dtoa_r+0x11a>
 8008f56:	2301      	movs	r3, #1
 8008f58:	e7b6      	b.n	8008ec8 <_dtoa_r+0x1a8>
 8008f5a:	900e      	str	r0, [sp, #56]	; 0x38
 8008f5c:	e7b5      	b.n	8008eca <_dtoa_r+0x1aa>
 8008f5e:	f1ca 0300 	rsb	r3, sl, #0
 8008f62:	9306      	str	r3, [sp, #24]
 8008f64:	2300      	movs	r3, #0
 8008f66:	eba8 080a 	sub.w	r8, r8, sl
 8008f6a:	930d      	str	r3, [sp, #52]	; 0x34
 8008f6c:	e7c2      	b.n	8008ef4 <_dtoa_r+0x1d4>
 8008f6e:	2300      	movs	r3, #0
 8008f70:	9308      	str	r3, [sp, #32]
 8008f72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	dc39      	bgt.n	8008fec <_dtoa_r+0x2cc>
 8008f78:	f04f 0901 	mov.w	r9, #1
 8008f7c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008f80:	464b      	mov	r3, r9
 8008f82:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008f86:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008f88:	2200      	movs	r2, #0
 8008f8a:	6042      	str	r2, [r0, #4]
 8008f8c:	2204      	movs	r2, #4
 8008f8e:	f102 0614 	add.w	r6, r2, #20
 8008f92:	429e      	cmp	r6, r3
 8008f94:	6841      	ldr	r1, [r0, #4]
 8008f96:	d92f      	bls.n	8008ff8 <_dtoa_r+0x2d8>
 8008f98:	4620      	mov	r0, r4
 8008f9a:	f000 fcb9 	bl	8009910 <_Balloc>
 8008f9e:	9000      	str	r0, [sp, #0]
 8008fa0:	2800      	cmp	r0, #0
 8008fa2:	d14b      	bne.n	800903c <_dtoa_r+0x31c>
 8008fa4:	4b24      	ldr	r3, [pc, #144]	; (8009038 <_dtoa_r+0x318>)
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008fac:	e6d1      	b.n	8008d52 <_dtoa_r+0x32>
 8008fae:	2301      	movs	r3, #1
 8008fb0:	e7de      	b.n	8008f70 <_dtoa_r+0x250>
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	9308      	str	r3, [sp, #32]
 8008fb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fb8:	eb0a 0903 	add.w	r9, sl, r3
 8008fbc:	f109 0301 	add.w	r3, r9, #1
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	9301      	str	r3, [sp, #4]
 8008fc4:	bfb8      	it	lt
 8008fc6:	2301      	movlt	r3, #1
 8008fc8:	e7dd      	b.n	8008f86 <_dtoa_r+0x266>
 8008fca:	2301      	movs	r3, #1
 8008fcc:	e7f2      	b.n	8008fb4 <_dtoa_r+0x294>
 8008fce:	2501      	movs	r5, #1
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	9305      	str	r3, [sp, #20]
 8008fd4:	9508      	str	r5, [sp, #32]
 8008fd6:	f04f 39ff 	mov.w	r9, #4294967295
 8008fda:	2200      	movs	r2, #0
 8008fdc:	f8cd 9004 	str.w	r9, [sp, #4]
 8008fe0:	2312      	movs	r3, #18
 8008fe2:	9209      	str	r2, [sp, #36]	; 0x24
 8008fe4:	e7cf      	b.n	8008f86 <_dtoa_r+0x266>
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	9308      	str	r3, [sp, #32]
 8008fea:	e7f4      	b.n	8008fd6 <_dtoa_r+0x2b6>
 8008fec:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008ff0:	f8cd 9004 	str.w	r9, [sp, #4]
 8008ff4:	464b      	mov	r3, r9
 8008ff6:	e7c6      	b.n	8008f86 <_dtoa_r+0x266>
 8008ff8:	3101      	adds	r1, #1
 8008ffa:	6041      	str	r1, [r0, #4]
 8008ffc:	0052      	lsls	r2, r2, #1
 8008ffe:	e7c6      	b.n	8008f8e <_dtoa_r+0x26e>
 8009000:	636f4361 	.word	0x636f4361
 8009004:	3fd287a7 	.word	0x3fd287a7
 8009008:	8b60c8b3 	.word	0x8b60c8b3
 800900c:	3fc68a28 	.word	0x3fc68a28
 8009010:	509f79fb 	.word	0x509f79fb
 8009014:	3fd34413 	.word	0x3fd34413
 8009018:	0800b2f9 	.word	0x0800b2f9
 800901c:	0800b310 	.word	0x0800b310
 8009020:	7ff00000 	.word	0x7ff00000
 8009024:	0800b2f5 	.word	0x0800b2f5
 8009028:	0800b2ec 	.word	0x0800b2ec
 800902c:	0800b2c9 	.word	0x0800b2c9
 8009030:	3ff80000 	.word	0x3ff80000
 8009034:	0800b408 	.word	0x0800b408
 8009038:	0800b36f 	.word	0x0800b36f
 800903c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800903e:	9a00      	ldr	r2, [sp, #0]
 8009040:	601a      	str	r2, [r3, #0]
 8009042:	9b01      	ldr	r3, [sp, #4]
 8009044:	2b0e      	cmp	r3, #14
 8009046:	f200 80ad 	bhi.w	80091a4 <_dtoa_r+0x484>
 800904a:	2d00      	cmp	r5, #0
 800904c:	f000 80aa 	beq.w	80091a4 <_dtoa_r+0x484>
 8009050:	f1ba 0f00 	cmp.w	sl, #0
 8009054:	dd36      	ble.n	80090c4 <_dtoa_r+0x3a4>
 8009056:	4ac3      	ldr	r2, [pc, #780]	; (8009364 <_dtoa_r+0x644>)
 8009058:	f00a 030f 	and.w	r3, sl, #15
 800905c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009060:	ed93 7b00 	vldr	d7, [r3]
 8009064:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8009068:	ea4f 172a 	mov.w	r7, sl, asr #4
 800906c:	eeb0 8a47 	vmov.f32	s16, s14
 8009070:	eef0 8a67 	vmov.f32	s17, s15
 8009074:	d016      	beq.n	80090a4 <_dtoa_r+0x384>
 8009076:	4bbc      	ldr	r3, [pc, #752]	; (8009368 <_dtoa_r+0x648>)
 8009078:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800907c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009080:	f7f7 fc04 	bl	800088c <__aeabi_ddiv>
 8009084:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009088:	f007 070f 	and.w	r7, r7, #15
 800908c:	2503      	movs	r5, #3
 800908e:	4eb6      	ldr	r6, [pc, #728]	; (8009368 <_dtoa_r+0x648>)
 8009090:	b957      	cbnz	r7, 80090a8 <_dtoa_r+0x388>
 8009092:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009096:	ec53 2b18 	vmov	r2, r3, d8
 800909a:	f7f7 fbf7 	bl	800088c <__aeabi_ddiv>
 800909e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090a2:	e029      	b.n	80090f8 <_dtoa_r+0x3d8>
 80090a4:	2502      	movs	r5, #2
 80090a6:	e7f2      	b.n	800908e <_dtoa_r+0x36e>
 80090a8:	07f9      	lsls	r1, r7, #31
 80090aa:	d508      	bpl.n	80090be <_dtoa_r+0x39e>
 80090ac:	ec51 0b18 	vmov	r0, r1, d8
 80090b0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80090b4:	f7f7 fac0 	bl	8000638 <__aeabi_dmul>
 80090b8:	ec41 0b18 	vmov	d8, r0, r1
 80090bc:	3501      	adds	r5, #1
 80090be:	107f      	asrs	r7, r7, #1
 80090c0:	3608      	adds	r6, #8
 80090c2:	e7e5      	b.n	8009090 <_dtoa_r+0x370>
 80090c4:	f000 80a6 	beq.w	8009214 <_dtoa_r+0x4f4>
 80090c8:	f1ca 0600 	rsb	r6, sl, #0
 80090cc:	4ba5      	ldr	r3, [pc, #660]	; (8009364 <_dtoa_r+0x644>)
 80090ce:	4fa6      	ldr	r7, [pc, #664]	; (8009368 <_dtoa_r+0x648>)
 80090d0:	f006 020f 	and.w	r2, r6, #15
 80090d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80090e0:	f7f7 faaa 	bl	8000638 <__aeabi_dmul>
 80090e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80090e8:	1136      	asrs	r6, r6, #4
 80090ea:	2300      	movs	r3, #0
 80090ec:	2502      	movs	r5, #2
 80090ee:	2e00      	cmp	r6, #0
 80090f0:	f040 8085 	bne.w	80091fe <_dtoa_r+0x4de>
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d1d2      	bne.n	800909e <_dtoa_r+0x37e>
 80090f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	f000 808c 	beq.w	8009218 <_dtoa_r+0x4f8>
 8009100:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009104:	4b99      	ldr	r3, [pc, #612]	; (800936c <_dtoa_r+0x64c>)
 8009106:	2200      	movs	r2, #0
 8009108:	4630      	mov	r0, r6
 800910a:	4639      	mov	r1, r7
 800910c:	f7f7 fd06 	bl	8000b1c <__aeabi_dcmplt>
 8009110:	2800      	cmp	r0, #0
 8009112:	f000 8081 	beq.w	8009218 <_dtoa_r+0x4f8>
 8009116:	9b01      	ldr	r3, [sp, #4]
 8009118:	2b00      	cmp	r3, #0
 800911a:	d07d      	beq.n	8009218 <_dtoa_r+0x4f8>
 800911c:	f1b9 0f00 	cmp.w	r9, #0
 8009120:	dd3c      	ble.n	800919c <_dtoa_r+0x47c>
 8009122:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009126:	9307      	str	r3, [sp, #28]
 8009128:	2200      	movs	r2, #0
 800912a:	4b91      	ldr	r3, [pc, #580]	; (8009370 <_dtoa_r+0x650>)
 800912c:	4630      	mov	r0, r6
 800912e:	4639      	mov	r1, r7
 8009130:	f7f7 fa82 	bl	8000638 <__aeabi_dmul>
 8009134:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009138:	3501      	adds	r5, #1
 800913a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800913e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009142:	4628      	mov	r0, r5
 8009144:	f7f7 fa0e 	bl	8000564 <__aeabi_i2d>
 8009148:	4632      	mov	r2, r6
 800914a:	463b      	mov	r3, r7
 800914c:	f7f7 fa74 	bl	8000638 <__aeabi_dmul>
 8009150:	4b88      	ldr	r3, [pc, #544]	; (8009374 <_dtoa_r+0x654>)
 8009152:	2200      	movs	r2, #0
 8009154:	f7f7 f8ba 	bl	80002cc <__adddf3>
 8009158:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800915c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009160:	9303      	str	r3, [sp, #12]
 8009162:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009164:	2b00      	cmp	r3, #0
 8009166:	d15c      	bne.n	8009222 <_dtoa_r+0x502>
 8009168:	4b83      	ldr	r3, [pc, #524]	; (8009378 <_dtoa_r+0x658>)
 800916a:	2200      	movs	r2, #0
 800916c:	4630      	mov	r0, r6
 800916e:	4639      	mov	r1, r7
 8009170:	f7f7 f8aa 	bl	80002c8 <__aeabi_dsub>
 8009174:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009178:	4606      	mov	r6, r0
 800917a:	460f      	mov	r7, r1
 800917c:	f7f7 fcec 	bl	8000b58 <__aeabi_dcmpgt>
 8009180:	2800      	cmp	r0, #0
 8009182:	f040 8296 	bne.w	80096b2 <_dtoa_r+0x992>
 8009186:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800918a:	4630      	mov	r0, r6
 800918c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009190:	4639      	mov	r1, r7
 8009192:	f7f7 fcc3 	bl	8000b1c <__aeabi_dcmplt>
 8009196:	2800      	cmp	r0, #0
 8009198:	f040 8288 	bne.w	80096ac <_dtoa_r+0x98c>
 800919c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80091a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	f2c0 8158 	blt.w	800945c <_dtoa_r+0x73c>
 80091ac:	f1ba 0f0e 	cmp.w	sl, #14
 80091b0:	f300 8154 	bgt.w	800945c <_dtoa_r+0x73c>
 80091b4:	4b6b      	ldr	r3, [pc, #428]	; (8009364 <_dtoa_r+0x644>)
 80091b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80091ba:	e9d3 8900 	ldrd	r8, r9, [r3]
 80091be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	f280 80e3 	bge.w	800938c <_dtoa_r+0x66c>
 80091c6:	9b01      	ldr	r3, [sp, #4]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	f300 80df 	bgt.w	800938c <_dtoa_r+0x66c>
 80091ce:	f040 826d 	bne.w	80096ac <_dtoa_r+0x98c>
 80091d2:	4b69      	ldr	r3, [pc, #420]	; (8009378 <_dtoa_r+0x658>)
 80091d4:	2200      	movs	r2, #0
 80091d6:	4640      	mov	r0, r8
 80091d8:	4649      	mov	r1, r9
 80091da:	f7f7 fa2d 	bl	8000638 <__aeabi_dmul>
 80091de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80091e2:	f7f7 fcaf 	bl	8000b44 <__aeabi_dcmpge>
 80091e6:	9e01      	ldr	r6, [sp, #4]
 80091e8:	4637      	mov	r7, r6
 80091ea:	2800      	cmp	r0, #0
 80091ec:	f040 8243 	bne.w	8009676 <_dtoa_r+0x956>
 80091f0:	9d00      	ldr	r5, [sp, #0]
 80091f2:	2331      	movs	r3, #49	; 0x31
 80091f4:	f805 3b01 	strb.w	r3, [r5], #1
 80091f8:	f10a 0a01 	add.w	sl, sl, #1
 80091fc:	e23f      	b.n	800967e <_dtoa_r+0x95e>
 80091fe:	07f2      	lsls	r2, r6, #31
 8009200:	d505      	bpl.n	800920e <_dtoa_r+0x4ee>
 8009202:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009206:	f7f7 fa17 	bl	8000638 <__aeabi_dmul>
 800920a:	3501      	adds	r5, #1
 800920c:	2301      	movs	r3, #1
 800920e:	1076      	asrs	r6, r6, #1
 8009210:	3708      	adds	r7, #8
 8009212:	e76c      	b.n	80090ee <_dtoa_r+0x3ce>
 8009214:	2502      	movs	r5, #2
 8009216:	e76f      	b.n	80090f8 <_dtoa_r+0x3d8>
 8009218:	9b01      	ldr	r3, [sp, #4]
 800921a:	f8cd a01c 	str.w	sl, [sp, #28]
 800921e:	930c      	str	r3, [sp, #48]	; 0x30
 8009220:	e78d      	b.n	800913e <_dtoa_r+0x41e>
 8009222:	9900      	ldr	r1, [sp, #0]
 8009224:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009226:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009228:	4b4e      	ldr	r3, [pc, #312]	; (8009364 <_dtoa_r+0x644>)
 800922a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800922e:	4401      	add	r1, r0
 8009230:	9102      	str	r1, [sp, #8]
 8009232:	9908      	ldr	r1, [sp, #32]
 8009234:	eeb0 8a47 	vmov.f32	s16, s14
 8009238:	eef0 8a67 	vmov.f32	s17, s15
 800923c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009240:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009244:	2900      	cmp	r1, #0
 8009246:	d045      	beq.n	80092d4 <_dtoa_r+0x5b4>
 8009248:	494c      	ldr	r1, [pc, #304]	; (800937c <_dtoa_r+0x65c>)
 800924a:	2000      	movs	r0, #0
 800924c:	f7f7 fb1e 	bl	800088c <__aeabi_ddiv>
 8009250:	ec53 2b18 	vmov	r2, r3, d8
 8009254:	f7f7 f838 	bl	80002c8 <__aeabi_dsub>
 8009258:	9d00      	ldr	r5, [sp, #0]
 800925a:	ec41 0b18 	vmov	d8, r0, r1
 800925e:	4639      	mov	r1, r7
 8009260:	4630      	mov	r0, r6
 8009262:	f7f7 fc99 	bl	8000b98 <__aeabi_d2iz>
 8009266:	900c      	str	r0, [sp, #48]	; 0x30
 8009268:	f7f7 f97c 	bl	8000564 <__aeabi_i2d>
 800926c:	4602      	mov	r2, r0
 800926e:	460b      	mov	r3, r1
 8009270:	4630      	mov	r0, r6
 8009272:	4639      	mov	r1, r7
 8009274:	f7f7 f828 	bl	80002c8 <__aeabi_dsub>
 8009278:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800927a:	3330      	adds	r3, #48	; 0x30
 800927c:	f805 3b01 	strb.w	r3, [r5], #1
 8009280:	ec53 2b18 	vmov	r2, r3, d8
 8009284:	4606      	mov	r6, r0
 8009286:	460f      	mov	r7, r1
 8009288:	f7f7 fc48 	bl	8000b1c <__aeabi_dcmplt>
 800928c:	2800      	cmp	r0, #0
 800928e:	d165      	bne.n	800935c <_dtoa_r+0x63c>
 8009290:	4632      	mov	r2, r6
 8009292:	463b      	mov	r3, r7
 8009294:	4935      	ldr	r1, [pc, #212]	; (800936c <_dtoa_r+0x64c>)
 8009296:	2000      	movs	r0, #0
 8009298:	f7f7 f816 	bl	80002c8 <__aeabi_dsub>
 800929c:	ec53 2b18 	vmov	r2, r3, d8
 80092a0:	f7f7 fc3c 	bl	8000b1c <__aeabi_dcmplt>
 80092a4:	2800      	cmp	r0, #0
 80092a6:	f040 80b9 	bne.w	800941c <_dtoa_r+0x6fc>
 80092aa:	9b02      	ldr	r3, [sp, #8]
 80092ac:	429d      	cmp	r5, r3
 80092ae:	f43f af75 	beq.w	800919c <_dtoa_r+0x47c>
 80092b2:	4b2f      	ldr	r3, [pc, #188]	; (8009370 <_dtoa_r+0x650>)
 80092b4:	ec51 0b18 	vmov	r0, r1, d8
 80092b8:	2200      	movs	r2, #0
 80092ba:	f7f7 f9bd 	bl	8000638 <__aeabi_dmul>
 80092be:	4b2c      	ldr	r3, [pc, #176]	; (8009370 <_dtoa_r+0x650>)
 80092c0:	ec41 0b18 	vmov	d8, r0, r1
 80092c4:	2200      	movs	r2, #0
 80092c6:	4630      	mov	r0, r6
 80092c8:	4639      	mov	r1, r7
 80092ca:	f7f7 f9b5 	bl	8000638 <__aeabi_dmul>
 80092ce:	4606      	mov	r6, r0
 80092d0:	460f      	mov	r7, r1
 80092d2:	e7c4      	b.n	800925e <_dtoa_r+0x53e>
 80092d4:	ec51 0b17 	vmov	r0, r1, d7
 80092d8:	f7f7 f9ae 	bl	8000638 <__aeabi_dmul>
 80092dc:	9b02      	ldr	r3, [sp, #8]
 80092de:	9d00      	ldr	r5, [sp, #0]
 80092e0:	930c      	str	r3, [sp, #48]	; 0x30
 80092e2:	ec41 0b18 	vmov	d8, r0, r1
 80092e6:	4639      	mov	r1, r7
 80092e8:	4630      	mov	r0, r6
 80092ea:	f7f7 fc55 	bl	8000b98 <__aeabi_d2iz>
 80092ee:	9011      	str	r0, [sp, #68]	; 0x44
 80092f0:	f7f7 f938 	bl	8000564 <__aeabi_i2d>
 80092f4:	4602      	mov	r2, r0
 80092f6:	460b      	mov	r3, r1
 80092f8:	4630      	mov	r0, r6
 80092fa:	4639      	mov	r1, r7
 80092fc:	f7f6 ffe4 	bl	80002c8 <__aeabi_dsub>
 8009300:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009302:	3330      	adds	r3, #48	; 0x30
 8009304:	f805 3b01 	strb.w	r3, [r5], #1
 8009308:	9b02      	ldr	r3, [sp, #8]
 800930a:	429d      	cmp	r5, r3
 800930c:	4606      	mov	r6, r0
 800930e:	460f      	mov	r7, r1
 8009310:	f04f 0200 	mov.w	r2, #0
 8009314:	d134      	bne.n	8009380 <_dtoa_r+0x660>
 8009316:	4b19      	ldr	r3, [pc, #100]	; (800937c <_dtoa_r+0x65c>)
 8009318:	ec51 0b18 	vmov	r0, r1, d8
 800931c:	f7f6 ffd6 	bl	80002cc <__adddf3>
 8009320:	4602      	mov	r2, r0
 8009322:	460b      	mov	r3, r1
 8009324:	4630      	mov	r0, r6
 8009326:	4639      	mov	r1, r7
 8009328:	f7f7 fc16 	bl	8000b58 <__aeabi_dcmpgt>
 800932c:	2800      	cmp	r0, #0
 800932e:	d175      	bne.n	800941c <_dtoa_r+0x6fc>
 8009330:	ec53 2b18 	vmov	r2, r3, d8
 8009334:	4911      	ldr	r1, [pc, #68]	; (800937c <_dtoa_r+0x65c>)
 8009336:	2000      	movs	r0, #0
 8009338:	f7f6 ffc6 	bl	80002c8 <__aeabi_dsub>
 800933c:	4602      	mov	r2, r0
 800933e:	460b      	mov	r3, r1
 8009340:	4630      	mov	r0, r6
 8009342:	4639      	mov	r1, r7
 8009344:	f7f7 fbea 	bl	8000b1c <__aeabi_dcmplt>
 8009348:	2800      	cmp	r0, #0
 800934a:	f43f af27 	beq.w	800919c <_dtoa_r+0x47c>
 800934e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009350:	1e6b      	subs	r3, r5, #1
 8009352:	930c      	str	r3, [sp, #48]	; 0x30
 8009354:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009358:	2b30      	cmp	r3, #48	; 0x30
 800935a:	d0f8      	beq.n	800934e <_dtoa_r+0x62e>
 800935c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8009360:	e04a      	b.n	80093f8 <_dtoa_r+0x6d8>
 8009362:	bf00      	nop
 8009364:	0800b408 	.word	0x0800b408
 8009368:	0800b3e0 	.word	0x0800b3e0
 800936c:	3ff00000 	.word	0x3ff00000
 8009370:	40240000 	.word	0x40240000
 8009374:	401c0000 	.word	0x401c0000
 8009378:	40140000 	.word	0x40140000
 800937c:	3fe00000 	.word	0x3fe00000
 8009380:	4baf      	ldr	r3, [pc, #700]	; (8009640 <_dtoa_r+0x920>)
 8009382:	f7f7 f959 	bl	8000638 <__aeabi_dmul>
 8009386:	4606      	mov	r6, r0
 8009388:	460f      	mov	r7, r1
 800938a:	e7ac      	b.n	80092e6 <_dtoa_r+0x5c6>
 800938c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8009390:	9d00      	ldr	r5, [sp, #0]
 8009392:	4642      	mov	r2, r8
 8009394:	464b      	mov	r3, r9
 8009396:	4630      	mov	r0, r6
 8009398:	4639      	mov	r1, r7
 800939a:	f7f7 fa77 	bl	800088c <__aeabi_ddiv>
 800939e:	f7f7 fbfb 	bl	8000b98 <__aeabi_d2iz>
 80093a2:	9002      	str	r0, [sp, #8]
 80093a4:	f7f7 f8de 	bl	8000564 <__aeabi_i2d>
 80093a8:	4642      	mov	r2, r8
 80093aa:	464b      	mov	r3, r9
 80093ac:	f7f7 f944 	bl	8000638 <__aeabi_dmul>
 80093b0:	4602      	mov	r2, r0
 80093b2:	460b      	mov	r3, r1
 80093b4:	4630      	mov	r0, r6
 80093b6:	4639      	mov	r1, r7
 80093b8:	f7f6 ff86 	bl	80002c8 <__aeabi_dsub>
 80093bc:	9e02      	ldr	r6, [sp, #8]
 80093be:	9f01      	ldr	r7, [sp, #4]
 80093c0:	3630      	adds	r6, #48	; 0x30
 80093c2:	f805 6b01 	strb.w	r6, [r5], #1
 80093c6:	9e00      	ldr	r6, [sp, #0]
 80093c8:	1bae      	subs	r6, r5, r6
 80093ca:	42b7      	cmp	r7, r6
 80093cc:	4602      	mov	r2, r0
 80093ce:	460b      	mov	r3, r1
 80093d0:	d137      	bne.n	8009442 <_dtoa_r+0x722>
 80093d2:	f7f6 ff7b 	bl	80002cc <__adddf3>
 80093d6:	4642      	mov	r2, r8
 80093d8:	464b      	mov	r3, r9
 80093da:	4606      	mov	r6, r0
 80093dc:	460f      	mov	r7, r1
 80093de:	f7f7 fbbb 	bl	8000b58 <__aeabi_dcmpgt>
 80093e2:	b9c8      	cbnz	r0, 8009418 <_dtoa_r+0x6f8>
 80093e4:	4642      	mov	r2, r8
 80093e6:	464b      	mov	r3, r9
 80093e8:	4630      	mov	r0, r6
 80093ea:	4639      	mov	r1, r7
 80093ec:	f7f7 fb8c 	bl	8000b08 <__aeabi_dcmpeq>
 80093f0:	b110      	cbz	r0, 80093f8 <_dtoa_r+0x6d8>
 80093f2:	9b02      	ldr	r3, [sp, #8]
 80093f4:	07d9      	lsls	r1, r3, #31
 80093f6:	d40f      	bmi.n	8009418 <_dtoa_r+0x6f8>
 80093f8:	4620      	mov	r0, r4
 80093fa:	4659      	mov	r1, fp
 80093fc:	f000 fac8 	bl	8009990 <_Bfree>
 8009400:	2300      	movs	r3, #0
 8009402:	702b      	strb	r3, [r5, #0]
 8009404:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009406:	f10a 0001 	add.w	r0, sl, #1
 800940a:	6018      	str	r0, [r3, #0]
 800940c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800940e:	2b00      	cmp	r3, #0
 8009410:	f43f acd8 	beq.w	8008dc4 <_dtoa_r+0xa4>
 8009414:	601d      	str	r5, [r3, #0]
 8009416:	e4d5      	b.n	8008dc4 <_dtoa_r+0xa4>
 8009418:	f8cd a01c 	str.w	sl, [sp, #28]
 800941c:	462b      	mov	r3, r5
 800941e:	461d      	mov	r5, r3
 8009420:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009424:	2a39      	cmp	r2, #57	; 0x39
 8009426:	d108      	bne.n	800943a <_dtoa_r+0x71a>
 8009428:	9a00      	ldr	r2, [sp, #0]
 800942a:	429a      	cmp	r2, r3
 800942c:	d1f7      	bne.n	800941e <_dtoa_r+0x6fe>
 800942e:	9a07      	ldr	r2, [sp, #28]
 8009430:	9900      	ldr	r1, [sp, #0]
 8009432:	3201      	adds	r2, #1
 8009434:	9207      	str	r2, [sp, #28]
 8009436:	2230      	movs	r2, #48	; 0x30
 8009438:	700a      	strb	r2, [r1, #0]
 800943a:	781a      	ldrb	r2, [r3, #0]
 800943c:	3201      	adds	r2, #1
 800943e:	701a      	strb	r2, [r3, #0]
 8009440:	e78c      	b.n	800935c <_dtoa_r+0x63c>
 8009442:	4b7f      	ldr	r3, [pc, #508]	; (8009640 <_dtoa_r+0x920>)
 8009444:	2200      	movs	r2, #0
 8009446:	f7f7 f8f7 	bl	8000638 <__aeabi_dmul>
 800944a:	2200      	movs	r2, #0
 800944c:	2300      	movs	r3, #0
 800944e:	4606      	mov	r6, r0
 8009450:	460f      	mov	r7, r1
 8009452:	f7f7 fb59 	bl	8000b08 <__aeabi_dcmpeq>
 8009456:	2800      	cmp	r0, #0
 8009458:	d09b      	beq.n	8009392 <_dtoa_r+0x672>
 800945a:	e7cd      	b.n	80093f8 <_dtoa_r+0x6d8>
 800945c:	9a08      	ldr	r2, [sp, #32]
 800945e:	2a00      	cmp	r2, #0
 8009460:	f000 80c4 	beq.w	80095ec <_dtoa_r+0x8cc>
 8009464:	9a05      	ldr	r2, [sp, #20]
 8009466:	2a01      	cmp	r2, #1
 8009468:	f300 80a8 	bgt.w	80095bc <_dtoa_r+0x89c>
 800946c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800946e:	2a00      	cmp	r2, #0
 8009470:	f000 80a0 	beq.w	80095b4 <_dtoa_r+0x894>
 8009474:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009478:	9e06      	ldr	r6, [sp, #24]
 800947a:	4645      	mov	r5, r8
 800947c:	9a04      	ldr	r2, [sp, #16]
 800947e:	2101      	movs	r1, #1
 8009480:	441a      	add	r2, r3
 8009482:	4620      	mov	r0, r4
 8009484:	4498      	add	r8, r3
 8009486:	9204      	str	r2, [sp, #16]
 8009488:	f000 fb3e 	bl	8009b08 <__i2b>
 800948c:	4607      	mov	r7, r0
 800948e:	2d00      	cmp	r5, #0
 8009490:	dd0b      	ble.n	80094aa <_dtoa_r+0x78a>
 8009492:	9b04      	ldr	r3, [sp, #16]
 8009494:	2b00      	cmp	r3, #0
 8009496:	dd08      	ble.n	80094aa <_dtoa_r+0x78a>
 8009498:	42ab      	cmp	r3, r5
 800949a:	9a04      	ldr	r2, [sp, #16]
 800949c:	bfa8      	it	ge
 800949e:	462b      	movge	r3, r5
 80094a0:	eba8 0803 	sub.w	r8, r8, r3
 80094a4:	1aed      	subs	r5, r5, r3
 80094a6:	1ad3      	subs	r3, r2, r3
 80094a8:	9304      	str	r3, [sp, #16]
 80094aa:	9b06      	ldr	r3, [sp, #24]
 80094ac:	b1fb      	cbz	r3, 80094ee <_dtoa_r+0x7ce>
 80094ae:	9b08      	ldr	r3, [sp, #32]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	f000 809f 	beq.w	80095f4 <_dtoa_r+0x8d4>
 80094b6:	2e00      	cmp	r6, #0
 80094b8:	dd11      	ble.n	80094de <_dtoa_r+0x7be>
 80094ba:	4639      	mov	r1, r7
 80094bc:	4632      	mov	r2, r6
 80094be:	4620      	mov	r0, r4
 80094c0:	f000 fbde 	bl	8009c80 <__pow5mult>
 80094c4:	465a      	mov	r2, fp
 80094c6:	4601      	mov	r1, r0
 80094c8:	4607      	mov	r7, r0
 80094ca:	4620      	mov	r0, r4
 80094cc:	f000 fb32 	bl	8009b34 <__multiply>
 80094d0:	4659      	mov	r1, fp
 80094d2:	9007      	str	r0, [sp, #28]
 80094d4:	4620      	mov	r0, r4
 80094d6:	f000 fa5b 	bl	8009990 <_Bfree>
 80094da:	9b07      	ldr	r3, [sp, #28]
 80094dc:	469b      	mov	fp, r3
 80094de:	9b06      	ldr	r3, [sp, #24]
 80094e0:	1b9a      	subs	r2, r3, r6
 80094e2:	d004      	beq.n	80094ee <_dtoa_r+0x7ce>
 80094e4:	4659      	mov	r1, fp
 80094e6:	4620      	mov	r0, r4
 80094e8:	f000 fbca 	bl	8009c80 <__pow5mult>
 80094ec:	4683      	mov	fp, r0
 80094ee:	2101      	movs	r1, #1
 80094f0:	4620      	mov	r0, r4
 80094f2:	f000 fb09 	bl	8009b08 <__i2b>
 80094f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	4606      	mov	r6, r0
 80094fc:	dd7c      	ble.n	80095f8 <_dtoa_r+0x8d8>
 80094fe:	461a      	mov	r2, r3
 8009500:	4601      	mov	r1, r0
 8009502:	4620      	mov	r0, r4
 8009504:	f000 fbbc 	bl	8009c80 <__pow5mult>
 8009508:	9b05      	ldr	r3, [sp, #20]
 800950a:	2b01      	cmp	r3, #1
 800950c:	4606      	mov	r6, r0
 800950e:	dd76      	ble.n	80095fe <_dtoa_r+0x8de>
 8009510:	2300      	movs	r3, #0
 8009512:	9306      	str	r3, [sp, #24]
 8009514:	6933      	ldr	r3, [r6, #16]
 8009516:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800951a:	6918      	ldr	r0, [r3, #16]
 800951c:	f000 faa4 	bl	8009a68 <__hi0bits>
 8009520:	f1c0 0020 	rsb	r0, r0, #32
 8009524:	9b04      	ldr	r3, [sp, #16]
 8009526:	4418      	add	r0, r3
 8009528:	f010 001f 	ands.w	r0, r0, #31
 800952c:	f000 8086 	beq.w	800963c <_dtoa_r+0x91c>
 8009530:	f1c0 0320 	rsb	r3, r0, #32
 8009534:	2b04      	cmp	r3, #4
 8009536:	dd7f      	ble.n	8009638 <_dtoa_r+0x918>
 8009538:	f1c0 001c 	rsb	r0, r0, #28
 800953c:	9b04      	ldr	r3, [sp, #16]
 800953e:	4403      	add	r3, r0
 8009540:	4480      	add	r8, r0
 8009542:	4405      	add	r5, r0
 8009544:	9304      	str	r3, [sp, #16]
 8009546:	f1b8 0f00 	cmp.w	r8, #0
 800954a:	dd05      	ble.n	8009558 <_dtoa_r+0x838>
 800954c:	4659      	mov	r1, fp
 800954e:	4642      	mov	r2, r8
 8009550:	4620      	mov	r0, r4
 8009552:	f000 fbef 	bl	8009d34 <__lshift>
 8009556:	4683      	mov	fp, r0
 8009558:	9b04      	ldr	r3, [sp, #16]
 800955a:	2b00      	cmp	r3, #0
 800955c:	dd05      	ble.n	800956a <_dtoa_r+0x84a>
 800955e:	4631      	mov	r1, r6
 8009560:	461a      	mov	r2, r3
 8009562:	4620      	mov	r0, r4
 8009564:	f000 fbe6 	bl	8009d34 <__lshift>
 8009568:	4606      	mov	r6, r0
 800956a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800956c:	2b00      	cmp	r3, #0
 800956e:	d069      	beq.n	8009644 <_dtoa_r+0x924>
 8009570:	4631      	mov	r1, r6
 8009572:	4658      	mov	r0, fp
 8009574:	f000 fc4a 	bl	8009e0c <__mcmp>
 8009578:	2800      	cmp	r0, #0
 800957a:	da63      	bge.n	8009644 <_dtoa_r+0x924>
 800957c:	2300      	movs	r3, #0
 800957e:	4659      	mov	r1, fp
 8009580:	220a      	movs	r2, #10
 8009582:	4620      	mov	r0, r4
 8009584:	f000 fa26 	bl	80099d4 <__multadd>
 8009588:	9b08      	ldr	r3, [sp, #32]
 800958a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800958e:	4683      	mov	fp, r0
 8009590:	2b00      	cmp	r3, #0
 8009592:	f000 818f 	beq.w	80098b4 <_dtoa_r+0xb94>
 8009596:	4639      	mov	r1, r7
 8009598:	2300      	movs	r3, #0
 800959a:	220a      	movs	r2, #10
 800959c:	4620      	mov	r0, r4
 800959e:	f000 fa19 	bl	80099d4 <__multadd>
 80095a2:	f1b9 0f00 	cmp.w	r9, #0
 80095a6:	4607      	mov	r7, r0
 80095a8:	f300 808e 	bgt.w	80096c8 <_dtoa_r+0x9a8>
 80095ac:	9b05      	ldr	r3, [sp, #20]
 80095ae:	2b02      	cmp	r3, #2
 80095b0:	dc50      	bgt.n	8009654 <_dtoa_r+0x934>
 80095b2:	e089      	b.n	80096c8 <_dtoa_r+0x9a8>
 80095b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80095b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80095ba:	e75d      	b.n	8009478 <_dtoa_r+0x758>
 80095bc:	9b01      	ldr	r3, [sp, #4]
 80095be:	1e5e      	subs	r6, r3, #1
 80095c0:	9b06      	ldr	r3, [sp, #24]
 80095c2:	42b3      	cmp	r3, r6
 80095c4:	bfbf      	itttt	lt
 80095c6:	9b06      	ldrlt	r3, [sp, #24]
 80095c8:	9606      	strlt	r6, [sp, #24]
 80095ca:	1af2      	sublt	r2, r6, r3
 80095cc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80095ce:	bfb6      	itet	lt
 80095d0:	189b      	addlt	r3, r3, r2
 80095d2:	1b9e      	subge	r6, r3, r6
 80095d4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80095d6:	9b01      	ldr	r3, [sp, #4]
 80095d8:	bfb8      	it	lt
 80095da:	2600      	movlt	r6, #0
 80095dc:	2b00      	cmp	r3, #0
 80095de:	bfb5      	itete	lt
 80095e0:	eba8 0503 	sublt.w	r5, r8, r3
 80095e4:	9b01      	ldrge	r3, [sp, #4]
 80095e6:	2300      	movlt	r3, #0
 80095e8:	4645      	movge	r5, r8
 80095ea:	e747      	b.n	800947c <_dtoa_r+0x75c>
 80095ec:	9e06      	ldr	r6, [sp, #24]
 80095ee:	9f08      	ldr	r7, [sp, #32]
 80095f0:	4645      	mov	r5, r8
 80095f2:	e74c      	b.n	800948e <_dtoa_r+0x76e>
 80095f4:	9a06      	ldr	r2, [sp, #24]
 80095f6:	e775      	b.n	80094e4 <_dtoa_r+0x7c4>
 80095f8:	9b05      	ldr	r3, [sp, #20]
 80095fa:	2b01      	cmp	r3, #1
 80095fc:	dc18      	bgt.n	8009630 <_dtoa_r+0x910>
 80095fe:	9b02      	ldr	r3, [sp, #8]
 8009600:	b9b3      	cbnz	r3, 8009630 <_dtoa_r+0x910>
 8009602:	9b03      	ldr	r3, [sp, #12]
 8009604:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009608:	b9a3      	cbnz	r3, 8009634 <_dtoa_r+0x914>
 800960a:	9b03      	ldr	r3, [sp, #12]
 800960c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009610:	0d1b      	lsrs	r3, r3, #20
 8009612:	051b      	lsls	r3, r3, #20
 8009614:	b12b      	cbz	r3, 8009622 <_dtoa_r+0x902>
 8009616:	9b04      	ldr	r3, [sp, #16]
 8009618:	3301      	adds	r3, #1
 800961a:	9304      	str	r3, [sp, #16]
 800961c:	f108 0801 	add.w	r8, r8, #1
 8009620:	2301      	movs	r3, #1
 8009622:	9306      	str	r3, [sp, #24]
 8009624:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009626:	2b00      	cmp	r3, #0
 8009628:	f47f af74 	bne.w	8009514 <_dtoa_r+0x7f4>
 800962c:	2001      	movs	r0, #1
 800962e:	e779      	b.n	8009524 <_dtoa_r+0x804>
 8009630:	2300      	movs	r3, #0
 8009632:	e7f6      	b.n	8009622 <_dtoa_r+0x902>
 8009634:	9b02      	ldr	r3, [sp, #8]
 8009636:	e7f4      	b.n	8009622 <_dtoa_r+0x902>
 8009638:	d085      	beq.n	8009546 <_dtoa_r+0x826>
 800963a:	4618      	mov	r0, r3
 800963c:	301c      	adds	r0, #28
 800963e:	e77d      	b.n	800953c <_dtoa_r+0x81c>
 8009640:	40240000 	.word	0x40240000
 8009644:	9b01      	ldr	r3, [sp, #4]
 8009646:	2b00      	cmp	r3, #0
 8009648:	dc38      	bgt.n	80096bc <_dtoa_r+0x99c>
 800964a:	9b05      	ldr	r3, [sp, #20]
 800964c:	2b02      	cmp	r3, #2
 800964e:	dd35      	ble.n	80096bc <_dtoa_r+0x99c>
 8009650:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8009654:	f1b9 0f00 	cmp.w	r9, #0
 8009658:	d10d      	bne.n	8009676 <_dtoa_r+0x956>
 800965a:	4631      	mov	r1, r6
 800965c:	464b      	mov	r3, r9
 800965e:	2205      	movs	r2, #5
 8009660:	4620      	mov	r0, r4
 8009662:	f000 f9b7 	bl	80099d4 <__multadd>
 8009666:	4601      	mov	r1, r0
 8009668:	4606      	mov	r6, r0
 800966a:	4658      	mov	r0, fp
 800966c:	f000 fbce 	bl	8009e0c <__mcmp>
 8009670:	2800      	cmp	r0, #0
 8009672:	f73f adbd 	bgt.w	80091f0 <_dtoa_r+0x4d0>
 8009676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009678:	9d00      	ldr	r5, [sp, #0]
 800967a:	ea6f 0a03 	mvn.w	sl, r3
 800967e:	f04f 0800 	mov.w	r8, #0
 8009682:	4631      	mov	r1, r6
 8009684:	4620      	mov	r0, r4
 8009686:	f000 f983 	bl	8009990 <_Bfree>
 800968a:	2f00      	cmp	r7, #0
 800968c:	f43f aeb4 	beq.w	80093f8 <_dtoa_r+0x6d8>
 8009690:	f1b8 0f00 	cmp.w	r8, #0
 8009694:	d005      	beq.n	80096a2 <_dtoa_r+0x982>
 8009696:	45b8      	cmp	r8, r7
 8009698:	d003      	beq.n	80096a2 <_dtoa_r+0x982>
 800969a:	4641      	mov	r1, r8
 800969c:	4620      	mov	r0, r4
 800969e:	f000 f977 	bl	8009990 <_Bfree>
 80096a2:	4639      	mov	r1, r7
 80096a4:	4620      	mov	r0, r4
 80096a6:	f000 f973 	bl	8009990 <_Bfree>
 80096aa:	e6a5      	b.n	80093f8 <_dtoa_r+0x6d8>
 80096ac:	2600      	movs	r6, #0
 80096ae:	4637      	mov	r7, r6
 80096b0:	e7e1      	b.n	8009676 <_dtoa_r+0x956>
 80096b2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80096b4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80096b8:	4637      	mov	r7, r6
 80096ba:	e599      	b.n	80091f0 <_dtoa_r+0x4d0>
 80096bc:	9b08      	ldr	r3, [sp, #32]
 80096be:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	f000 80fd 	beq.w	80098c2 <_dtoa_r+0xba2>
 80096c8:	2d00      	cmp	r5, #0
 80096ca:	dd05      	ble.n	80096d8 <_dtoa_r+0x9b8>
 80096cc:	4639      	mov	r1, r7
 80096ce:	462a      	mov	r2, r5
 80096d0:	4620      	mov	r0, r4
 80096d2:	f000 fb2f 	bl	8009d34 <__lshift>
 80096d6:	4607      	mov	r7, r0
 80096d8:	9b06      	ldr	r3, [sp, #24]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d05c      	beq.n	8009798 <_dtoa_r+0xa78>
 80096de:	6879      	ldr	r1, [r7, #4]
 80096e0:	4620      	mov	r0, r4
 80096e2:	f000 f915 	bl	8009910 <_Balloc>
 80096e6:	4605      	mov	r5, r0
 80096e8:	b928      	cbnz	r0, 80096f6 <_dtoa_r+0x9d6>
 80096ea:	4b80      	ldr	r3, [pc, #512]	; (80098ec <_dtoa_r+0xbcc>)
 80096ec:	4602      	mov	r2, r0
 80096ee:	f240 21ea 	movw	r1, #746	; 0x2ea
 80096f2:	f7ff bb2e 	b.w	8008d52 <_dtoa_r+0x32>
 80096f6:	693a      	ldr	r2, [r7, #16]
 80096f8:	3202      	adds	r2, #2
 80096fa:	0092      	lsls	r2, r2, #2
 80096fc:	f107 010c 	add.w	r1, r7, #12
 8009700:	300c      	adds	r0, #12
 8009702:	f7fe fdcd 	bl	80082a0 <memcpy>
 8009706:	2201      	movs	r2, #1
 8009708:	4629      	mov	r1, r5
 800970a:	4620      	mov	r0, r4
 800970c:	f000 fb12 	bl	8009d34 <__lshift>
 8009710:	9b00      	ldr	r3, [sp, #0]
 8009712:	3301      	adds	r3, #1
 8009714:	9301      	str	r3, [sp, #4]
 8009716:	9b00      	ldr	r3, [sp, #0]
 8009718:	444b      	add	r3, r9
 800971a:	9307      	str	r3, [sp, #28]
 800971c:	9b02      	ldr	r3, [sp, #8]
 800971e:	f003 0301 	and.w	r3, r3, #1
 8009722:	46b8      	mov	r8, r7
 8009724:	9306      	str	r3, [sp, #24]
 8009726:	4607      	mov	r7, r0
 8009728:	9b01      	ldr	r3, [sp, #4]
 800972a:	4631      	mov	r1, r6
 800972c:	3b01      	subs	r3, #1
 800972e:	4658      	mov	r0, fp
 8009730:	9302      	str	r3, [sp, #8]
 8009732:	f7ff fa69 	bl	8008c08 <quorem>
 8009736:	4603      	mov	r3, r0
 8009738:	3330      	adds	r3, #48	; 0x30
 800973a:	9004      	str	r0, [sp, #16]
 800973c:	4641      	mov	r1, r8
 800973e:	4658      	mov	r0, fp
 8009740:	9308      	str	r3, [sp, #32]
 8009742:	f000 fb63 	bl	8009e0c <__mcmp>
 8009746:	463a      	mov	r2, r7
 8009748:	4681      	mov	r9, r0
 800974a:	4631      	mov	r1, r6
 800974c:	4620      	mov	r0, r4
 800974e:	f000 fb79 	bl	8009e44 <__mdiff>
 8009752:	68c2      	ldr	r2, [r0, #12]
 8009754:	9b08      	ldr	r3, [sp, #32]
 8009756:	4605      	mov	r5, r0
 8009758:	bb02      	cbnz	r2, 800979c <_dtoa_r+0xa7c>
 800975a:	4601      	mov	r1, r0
 800975c:	4658      	mov	r0, fp
 800975e:	f000 fb55 	bl	8009e0c <__mcmp>
 8009762:	9b08      	ldr	r3, [sp, #32]
 8009764:	4602      	mov	r2, r0
 8009766:	4629      	mov	r1, r5
 8009768:	4620      	mov	r0, r4
 800976a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800976e:	f000 f90f 	bl	8009990 <_Bfree>
 8009772:	9b05      	ldr	r3, [sp, #20]
 8009774:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009776:	9d01      	ldr	r5, [sp, #4]
 8009778:	ea43 0102 	orr.w	r1, r3, r2
 800977c:	9b06      	ldr	r3, [sp, #24]
 800977e:	430b      	orrs	r3, r1
 8009780:	9b08      	ldr	r3, [sp, #32]
 8009782:	d10d      	bne.n	80097a0 <_dtoa_r+0xa80>
 8009784:	2b39      	cmp	r3, #57	; 0x39
 8009786:	d029      	beq.n	80097dc <_dtoa_r+0xabc>
 8009788:	f1b9 0f00 	cmp.w	r9, #0
 800978c:	dd01      	ble.n	8009792 <_dtoa_r+0xa72>
 800978e:	9b04      	ldr	r3, [sp, #16]
 8009790:	3331      	adds	r3, #49	; 0x31
 8009792:	9a02      	ldr	r2, [sp, #8]
 8009794:	7013      	strb	r3, [r2, #0]
 8009796:	e774      	b.n	8009682 <_dtoa_r+0x962>
 8009798:	4638      	mov	r0, r7
 800979a:	e7b9      	b.n	8009710 <_dtoa_r+0x9f0>
 800979c:	2201      	movs	r2, #1
 800979e:	e7e2      	b.n	8009766 <_dtoa_r+0xa46>
 80097a0:	f1b9 0f00 	cmp.w	r9, #0
 80097a4:	db06      	blt.n	80097b4 <_dtoa_r+0xa94>
 80097a6:	9905      	ldr	r1, [sp, #20]
 80097a8:	ea41 0909 	orr.w	r9, r1, r9
 80097ac:	9906      	ldr	r1, [sp, #24]
 80097ae:	ea59 0101 	orrs.w	r1, r9, r1
 80097b2:	d120      	bne.n	80097f6 <_dtoa_r+0xad6>
 80097b4:	2a00      	cmp	r2, #0
 80097b6:	ddec      	ble.n	8009792 <_dtoa_r+0xa72>
 80097b8:	4659      	mov	r1, fp
 80097ba:	2201      	movs	r2, #1
 80097bc:	4620      	mov	r0, r4
 80097be:	9301      	str	r3, [sp, #4]
 80097c0:	f000 fab8 	bl	8009d34 <__lshift>
 80097c4:	4631      	mov	r1, r6
 80097c6:	4683      	mov	fp, r0
 80097c8:	f000 fb20 	bl	8009e0c <__mcmp>
 80097cc:	2800      	cmp	r0, #0
 80097ce:	9b01      	ldr	r3, [sp, #4]
 80097d0:	dc02      	bgt.n	80097d8 <_dtoa_r+0xab8>
 80097d2:	d1de      	bne.n	8009792 <_dtoa_r+0xa72>
 80097d4:	07da      	lsls	r2, r3, #31
 80097d6:	d5dc      	bpl.n	8009792 <_dtoa_r+0xa72>
 80097d8:	2b39      	cmp	r3, #57	; 0x39
 80097da:	d1d8      	bne.n	800978e <_dtoa_r+0xa6e>
 80097dc:	9a02      	ldr	r2, [sp, #8]
 80097de:	2339      	movs	r3, #57	; 0x39
 80097e0:	7013      	strb	r3, [r2, #0]
 80097e2:	462b      	mov	r3, r5
 80097e4:	461d      	mov	r5, r3
 80097e6:	3b01      	subs	r3, #1
 80097e8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80097ec:	2a39      	cmp	r2, #57	; 0x39
 80097ee:	d050      	beq.n	8009892 <_dtoa_r+0xb72>
 80097f0:	3201      	adds	r2, #1
 80097f2:	701a      	strb	r2, [r3, #0]
 80097f4:	e745      	b.n	8009682 <_dtoa_r+0x962>
 80097f6:	2a00      	cmp	r2, #0
 80097f8:	dd03      	ble.n	8009802 <_dtoa_r+0xae2>
 80097fa:	2b39      	cmp	r3, #57	; 0x39
 80097fc:	d0ee      	beq.n	80097dc <_dtoa_r+0xabc>
 80097fe:	3301      	adds	r3, #1
 8009800:	e7c7      	b.n	8009792 <_dtoa_r+0xa72>
 8009802:	9a01      	ldr	r2, [sp, #4]
 8009804:	9907      	ldr	r1, [sp, #28]
 8009806:	f802 3c01 	strb.w	r3, [r2, #-1]
 800980a:	428a      	cmp	r2, r1
 800980c:	d02a      	beq.n	8009864 <_dtoa_r+0xb44>
 800980e:	4659      	mov	r1, fp
 8009810:	2300      	movs	r3, #0
 8009812:	220a      	movs	r2, #10
 8009814:	4620      	mov	r0, r4
 8009816:	f000 f8dd 	bl	80099d4 <__multadd>
 800981a:	45b8      	cmp	r8, r7
 800981c:	4683      	mov	fp, r0
 800981e:	f04f 0300 	mov.w	r3, #0
 8009822:	f04f 020a 	mov.w	r2, #10
 8009826:	4641      	mov	r1, r8
 8009828:	4620      	mov	r0, r4
 800982a:	d107      	bne.n	800983c <_dtoa_r+0xb1c>
 800982c:	f000 f8d2 	bl	80099d4 <__multadd>
 8009830:	4680      	mov	r8, r0
 8009832:	4607      	mov	r7, r0
 8009834:	9b01      	ldr	r3, [sp, #4]
 8009836:	3301      	adds	r3, #1
 8009838:	9301      	str	r3, [sp, #4]
 800983a:	e775      	b.n	8009728 <_dtoa_r+0xa08>
 800983c:	f000 f8ca 	bl	80099d4 <__multadd>
 8009840:	4639      	mov	r1, r7
 8009842:	4680      	mov	r8, r0
 8009844:	2300      	movs	r3, #0
 8009846:	220a      	movs	r2, #10
 8009848:	4620      	mov	r0, r4
 800984a:	f000 f8c3 	bl	80099d4 <__multadd>
 800984e:	4607      	mov	r7, r0
 8009850:	e7f0      	b.n	8009834 <_dtoa_r+0xb14>
 8009852:	f1b9 0f00 	cmp.w	r9, #0
 8009856:	9a00      	ldr	r2, [sp, #0]
 8009858:	bfcc      	ite	gt
 800985a:	464d      	movgt	r5, r9
 800985c:	2501      	movle	r5, #1
 800985e:	4415      	add	r5, r2
 8009860:	f04f 0800 	mov.w	r8, #0
 8009864:	4659      	mov	r1, fp
 8009866:	2201      	movs	r2, #1
 8009868:	4620      	mov	r0, r4
 800986a:	9301      	str	r3, [sp, #4]
 800986c:	f000 fa62 	bl	8009d34 <__lshift>
 8009870:	4631      	mov	r1, r6
 8009872:	4683      	mov	fp, r0
 8009874:	f000 faca 	bl	8009e0c <__mcmp>
 8009878:	2800      	cmp	r0, #0
 800987a:	dcb2      	bgt.n	80097e2 <_dtoa_r+0xac2>
 800987c:	d102      	bne.n	8009884 <_dtoa_r+0xb64>
 800987e:	9b01      	ldr	r3, [sp, #4]
 8009880:	07db      	lsls	r3, r3, #31
 8009882:	d4ae      	bmi.n	80097e2 <_dtoa_r+0xac2>
 8009884:	462b      	mov	r3, r5
 8009886:	461d      	mov	r5, r3
 8009888:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800988c:	2a30      	cmp	r2, #48	; 0x30
 800988e:	d0fa      	beq.n	8009886 <_dtoa_r+0xb66>
 8009890:	e6f7      	b.n	8009682 <_dtoa_r+0x962>
 8009892:	9a00      	ldr	r2, [sp, #0]
 8009894:	429a      	cmp	r2, r3
 8009896:	d1a5      	bne.n	80097e4 <_dtoa_r+0xac4>
 8009898:	f10a 0a01 	add.w	sl, sl, #1
 800989c:	2331      	movs	r3, #49	; 0x31
 800989e:	e779      	b.n	8009794 <_dtoa_r+0xa74>
 80098a0:	4b13      	ldr	r3, [pc, #76]	; (80098f0 <_dtoa_r+0xbd0>)
 80098a2:	f7ff baaf 	b.w	8008e04 <_dtoa_r+0xe4>
 80098a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	f47f aa86 	bne.w	8008dba <_dtoa_r+0x9a>
 80098ae:	4b11      	ldr	r3, [pc, #68]	; (80098f4 <_dtoa_r+0xbd4>)
 80098b0:	f7ff baa8 	b.w	8008e04 <_dtoa_r+0xe4>
 80098b4:	f1b9 0f00 	cmp.w	r9, #0
 80098b8:	dc03      	bgt.n	80098c2 <_dtoa_r+0xba2>
 80098ba:	9b05      	ldr	r3, [sp, #20]
 80098bc:	2b02      	cmp	r3, #2
 80098be:	f73f aec9 	bgt.w	8009654 <_dtoa_r+0x934>
 80098c2:	9d00      	ldr	r5, [sp, #0]
 80098c4:	4631      	mov	r1, r6
 80098c6:	4658      	mov	r0, fp
 80098c8:	f7ff f99e 	bl	8008c08 <quorem>
 80098cc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80098d0:	f805 3b01 	strb.w	r3, [r5], #1
 80098d4:	9a00      	ldr	r2, [sp, #0]
 80098d6:	1aaa      	subs	r2, r5, r2
 80098d8:	4591      	cmp	r9, r2
 80098da:	ddba      	ble.n	8009852 <_dtoa_r+0xb32>
 80098dc:	4659      	mov	r1, fp
 80098de:	2300      	movs	r3, #0
 80098e0:	220a      	movs	r2, #10
 80098e2:	4620      	mov	r0, r4
 80098e4:	f000 f876 	bl	80099d4 <__multadd>
 80098e8:	4683      	mov	fp, r0
 80098ea:	e7eb      	b.n	80098c4 <_dtoa_r+0xba4>
 80098ec:	0800b36f 	.word	0x0800b36f
 80098f0:	0800b2c8 	.word	0x0800b2c8
 80098f4:	0800b2ec 	.word	0x0800b2ec

080098f8 <_localeconv_r>:
 80098f8:	4800      	ldr	r0, [pc, #0]	; (80098fc <_localeconv_r+0x4>)
 80098fa:	4770      	bx	lr
 80098fc:	200001c0 	.word	0x200001c0

08009900 <malloc>:
 8009900:	4b02      	ldr	r3, [pc, #8]	; (800990c <malloc+0xc>)
 8009902:	4601      	mov	r1, r0
 8009904:	6818      	ldr	r0, [r3, #0]
 8009906:	f000 bbe1 	b.w	800a0cc <_malloc_r>
 800990a:	bf00      	nop
 800990c:	2000006c 	.word	0x2000006c

08009910 <_Balloc>:
 8009910:	b570      	push	{r4, r5, r6, lr}
 8009912:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009914:	4604      	mov	r4, r0
 8009916:	460d      	mov	r5, r1
 8009918:	b976      	cbnz	r6, 8009938 <_Balloc+0x28>
 800991a:	2010      	movs	r0, #16
 800991c:	f7ff fff0 	bl	8009900 <malloc>
 8009920:	4602      	mov	r2, r0
 8009922:	6260      	str	r0, [r4, #36]	; 0x24
 8009924:	b920      	cbnz	r0, 8009930 <_Balloc+0x20>
 8009926:	4b18      	ldr	r3, [pc, #96]	; (8009988 <_Balloc+0x78>)
 8009928:	4818      	ldr	r0, [pc, #96]	; (800998c <_Balloc+0x7c>)
 800992a:	2166      	movs	r1, #102	; 0x66
 800992c:	f000 fd94 	bl	800a458 <__assert_func>
 8009930:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009934:	6006      	str	r6, [r0, #0]
 8009936:	60c6      	str	r6, [r0, #12]
 8009938:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800993a:	68f3      	ldr	r3, [r6, #12]
 800993c:	b183      	cbz	r3, 8009960 <_Balloc+0x50>
 800993e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009940:	68db      	ldr	r3, [r3, #12]
 8009942:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009946:	b9b8      	cbnz	r0, 8009978 <_Balloc+0x68>
 8009948:	2101      	movs	r1, #1
 800994a:	fa01 f605 	lsl.w	r6, r1, r5
 800994e:	1d72      	adds	r2, r6, #5
 8009950:	0092      	lsls	r2, r2, #2
 8009952:	4620      	mov	r0, r4
 8009954:	f000 fb5a 	bl	800a00c <_calloc_r>
 8009958:	b160      	cbz	r0, 8009974 <_Balloc+0x64>
 800995a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800995e:	e00e      	b.n	800997e <_Balloc+0x6e>
 8009960:	2221      	movs	r2, #33	; 0x21
 8009962:	2104      	movs	r1, #4
 8009964:	4620      	mov	r0, r4
 8009966:	f000 fb51 	bl	800a00c <_calloc_r>
 800996a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800996c:	60f0      	str	r0, [r6, #12]
 800996e:	68db      	ldr	r3, [r3, #12]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d1e4      	bne.n	800993e <_Balloc+0x2e>
 8009974:	2000      	movs	r0, #0
 8009976:	bd70      	pop	{r4, r5, r6, pc}
 8009978:	6802      	ldr	r2, [r0, #0]
 800997a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800997e:	2300      	movs	r3, #0
 8009980:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009984:	e7f7      	b.n	8009976 <_Balloc+0x66>
 8009986:	bf00      	nop
 8009988:	0800b2f9 	.word	0x0800b2f9
 800998c:	0800b380 	.word	0x0800b380

08009990 <_Bfree>:
 8009990:	b570      	push	{r4, r5, r6, lr}
 8009992:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009994:	4605      	mov	r5, r0
 8009996:	460c      	mov	r4, r1
 8009998:	b976      	cbnz	r6, 80099b8 <_Bfree+0x28>
 800999a:	2010      	movs	r0, #16
 800999c:	f7ff ffb0 	bl	8009900 <malloc>
 80099a0:	4602      	mov	r2, r0
 80099a2:	6268      	str	r0, [r5, #36]	; 0x24
 80099a4:	b920      	cbnz	r0, 80099b0 <_Bfree+0x20>
 80099a6:	4b09      	ldr	r3, [pc, #36]	; (80099cc <_Bfree+0x3c>)
 80099a8:	4809      	ldr	r0, [pc, #36]	; (80099d0 <_Bfree+0x40>)
 80099aa:	218a      	movs	r1, #138	; 0x8a
 80099ac:	f000 fd54 	bl	800a458 <__assert_func>
 80099b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099b4:	6006      	str	r6, [r0, #0]
 80099b6:	60c6      	str	r6, [r0, #12]
 80099b8:	b13c      	cbz	r4, 80099ca <_Bfree+0x3a>
 80099ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80099bc:	6862      	ldr	r2, [r4, #4]
 80099be:	68db      	ldr	r3, [r3, #12]
 80099c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80099c4:	6021      	str	r1, [r4, #0]
 80099c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80099ca:	bd70      	pop	{r4, r5, r6, pc}
 80099cc:	0800b2f9 	.word	0x0800b2f9
 80099d0:	0800b380 	.word	0x0800b380

080099d4 <__multadd>:
 80099d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099d8:	690e      	ldr	r6, [r1, #16]
 80099da:	4607      	mov	r7, r0
 80099dc:	4698      	mov	r8, r3
 80099de:	460c      	mov	r4, r1
 80099e0:	f101 0014 	add.w	r0, r1, #20
 80099e4:	2300      	movs	r3, #0
 80099e6:	6805      	ldr	r5, [r0, #0]
 80099e8:	b2a9      	uxth	r1, r5
 80099ea:	fb02 8101 	mla	r1, r2, r1, r8
 80099ee:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80099f2:	0c2d      	lsrs	r5, r5, #16
 80099f4:	fb02 c505 	mla	r5, r2, r5, ip
 80099f8:	b289      	uxth	r1, r1
 80099fa:	3301      	adds	r3, #1
 80099fc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009a00:	429e      	cmp	r6, r3
 8009a02:	f840 1b04 	str.w	r1, [r0], #4
 8009a06:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009a0a:	dcec      	bgt.n	80099e6 <__multadd+0x12>
 8009a0c:	f1b8 0f00 	cmp.w	r8, #0
 8009a10:	d022      	beq.n	8009a58 <__multadd+0x84>
 8009a12:	68a3      	ldr	r3, [r4, #8]
 8009a14:	42b3      	cmp	r3, r6
 8009a16:	dc19      	bgt.n	8009a4c <__multadd+0x78>
 8009a18:	6861      	ldr	r1, [r4, #4]
 8009a1a:	4638      	mov	r0, r7
 8009a1c:	3101      	adds	r1, #1
 8009a1e:	f7ff ff77 	bl	8009910 <_Balloc>
 8009a22:	4605      	mov	r5, r0
 8009a24:	b928      	cbnz	r0, 8009a32 <__multadd+0x5e>
 8009a26:	4602      	mov	r2, r0
 8009a28:	4b0d      	ldr	r3, [pc, #52]	; (8009a60 <__multadd+0x8c>)
 8009a2a:	480e      	ldr	r0, [pc, #56]	; (8009a64 <__multadd+0x90>)
 8009a2c:	21b5      	movs	r1, #181	; 0xb5
 8009a2e:	f000 fd13 	bl	800a458 <__assert_func>
 8009a32:	6922      	ldr	r2, [r4, #16]
 8009a34:	3202      	adds	r2, #2
 8009a36:	f104 010c 	add.w	r1, r4, #12
 8009a3a:	0092      	lsls	r2, r2, #2
 8009a3c:	300c      	adds	r0, #12
 8009a3e:	f7fe fc2f 	bl	80082a0 <memcpy>
 8009a42:	4621      	mov	r1, r4
 8009a44:	4638      	mov	r0, r7
 8009a46:	f7ff ffa3 	bl	8009990 <_Bfree>
 8009a4a:	462c      	mov	r4, r5
 8009a4c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009a50:	3601      	adds	r6, #1
 8009a52:	f8c3 8014 	str.w	r8, [r3, #20]
 8009a56:	6126      	str	r6, [r4, #16]
 8009a58:	4620      	mov	r0, r4
 8009a5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a5e:	bf00      	nop
 8009a60:	0800b36f 	.word	0x0800b36f
 8009a64:	0800b380 	.word	0x0800b380

08009a68 <__hi0bits>:
 8009a68:	0c03      	lsrs	r3, r0, #16
 8009a6a:	041b      	lsls	r3, r3, #16
 8009a6c:	b9d3      	cbnz	r3, 8009aa4 <__hi0bits+0x3c>
 8009a6e:	0400      	lsls	r0, r0, #16
 8009a70:	2310      	movs	r3, #16
 8009a72:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009a76:	bf04      	itt	eq
 8009a78:	0200      	lsleq	r0, r0, #8
 8009a7a:	3308      	addeq	r3, #8
 8009a7c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009a80:	bf04      	itt	eq
 8009a82:	0100      	lsleq	r0, r0, #4
 8009a84:	3304      	addeq	r3, #4
 8009a86:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009a8a:	bf04      	itt	eq
 8009a8c:	0080      	lsleq	r0, r0, #2
 8009a8e:	3302      	addeq	r3, #2
 8009a90:	2800      	cmp	r0, #0
 8009a92:	db05      	blt.n	8009aa0 <__hi0bits+0x38>
 8009a94:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009a98:	f103 0301 	add.w	r3, r3, #1
 8009a9c:	bf08      	it	eq
 8009a9e:	2320      	moveq	r3, #32
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	4770      	bx	lr
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	e7e4      	b.n	8009a72 <__hi0bits+0xa>

08009aa8 <__lo0bits>:
 8009aa8:	6803      	ldr	r3, [r0, #0]
 8009aaa:	f013 0207 	ands.w	r2, r3, #7
 8009aae:	4601      	mov	r1, r0
 8009ab0:	d00b      	beq.n	8009aca <__lo0bits+0x22>
 8009ab2:	07da      	lsls	r2, r3, #31
 8009ab4:	d424      	bmi.n	8009b00 <__lo0bits+0x58>
 8009ab6:	0798      	lsls	r0, r3, #30
 8009ab8:	bf49      	itett	mi
 8009aba:	085b      	lsrmi	r3, r3, #1
 8009abc:	089b      	lsrpl	r3, r3, #2
 8009abe:	2001      	movmi	r0, #1
 8009ac0:	600b      	strmi	r3, [r1, #0]
 8009ac2:	bf5c      	itt	pl
 8009ac4:	600b      	strpl	r3, [r1, #0]
 8009ac6:	2002      	movpl	r0, #2
 8009ac8:	4770      	bx	lr
 8009aca:	b298      	uxth	r0, r3
 8009acc:	b9b0      	cbnz	r0, 8009afc <__lo0bits+0x54>
 8009ace:	0c1b      	lsrs	r3, r3, #16
 8009ad0:	2010      	movs	r0, #16
 8009ad2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009ad6:	bf04      	itt	eq
 8009ad8:	0a1b      	lsreq	r3, r3, #8
 8009ada:	3008      	addeq	r0, #8
 8009adc:	071a      	lsls	r2, r3, #28
 8009ade:	bf04      	itt	eq
 8009ae0:	091b      	lsreq	r3, r3, #4
 8009ae2:	3004      	addeq	r0, #4
 8009ae4:	079a      	lsls	r2, r3, #30
 8009ae6:	bf04      	itt	eq
 8009ae8:	089b      	lsreq	r3, r3, #2
 8009aea:	3002      	addeq	r0, #2
 8009aec:	07da      	lsls	r2, r3, #31
 8009aee:	d403      	bmi.n	8009af8 <__lo0bits+0x50>
 8009af0:	085b      	lsrs	r3, r3, #1
 8009af2:	f100 0001 	add.w	r0, r0, #1
 8009af6:	d005      	beq.n	8009b04 <__lo0bits+0x5c>
 8009af8:	600b      	str	r3, [r1, #0]
 8009afa:	4770      	bx	lr
 8009afc:	4610      	mov	r0, r2
 8009afe:	e7e8      	b.n	8009ad2 <__lo0bits+0x2a>
 8009b00:	2000      	movs	r0, #0
 8009b02:	4770      	bx	lr
 8009b04:	2020      	movs	r0, #32
 8009b06:	4770      	bx	lr

08009b08 <__i2b>:
 8009b08:	b510      	push	{r4, lr}
 8009b0a:	460c      	mov	r4, r1
 8009b0c:	2101      	movs	r1, #1
 8009b0e:	f7ff feff 	bl	8009910 <_Balloc>
 8009b12:	4602      	mov	r2, r0
 8009b14:	b928      	cbnz	r0, 8009b22 <__i2b+0x1a>
 8009b16:	4b05      	ldr	r3, [pc, #20]	; (8009b2c <__i2b+0x24>)
 8009b18:	4805      	ldr	r0, [pc, #20]	; (8009b30 <__i2b+0x28>)
 8009b1a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009b1e:	f000 fc9b 	bl	800a458 <__assert_func>
 8009b22:	2301      	movs	r3, #1
 8009b24:	6144      	str	r4, [r0, #20]
 8009b26:	6103      	str	r3, [r0, #16]
 8009b28:	bd10      	pop	{r4, pc}
 8009b2a:	bf00      	nop
 8009b2c:	0800b36f 	.word	0x0800b36f
 8009b30:	0800b380 	.word	0x0800b380

08009b34 <__multiply>:
 8009b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b38:	4614      	mov	r4, r2
 8009b3a:	690a      	ldr	r2, [r1, #16]
 8009b3c:	6923      	ldr	r3, [r4, #16]
 8009b3e:	429a      	cmp	r2, r3
 8009b40:	bfb8      	it	lt
 8009b42:	460b      	movlt	r3, r1
 8009b44:	460d      	mov	r5, r1
 8009b46:	bfbc      	itt	lt
 8009b48:	4625      	movlt	r5, r4
 8009b4a:	461c      	movlt	r4, r3
 8009b4c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009b50:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009b54:	68ab      	ldr	r3, [r5, #8]
 8009b56:	6869      	ldr	r1, [r5, #4]
 8009b58:	eb0a 0709 	add.w	r7, sl, r9
 8009b5c:	42bb      	cmp	r3, r7
 8009b5e:	b085      	sub	sp, #20
 8009b60:	bfb8      	it	lt
 8009b62:	3101      	addlt	r1, #1
 8009b64:	f7ff fed4 	bl	8009910 <_Balloc>
 8009b68:	b930      	cbnz	r0, 8009b78 <__multiply+0x44>
 8009b6a:	4602      	mov	r2, r0
 8009b6c:	4b42      	ldr	r3, [pc, #264]	; (8009c78 <__multiply+0x144>)
 8009b6e:	4843      	ldr	r0, [pc, #268]	; (8009c7c <__multiply+0x148>)
 8009b70:	f240 115d 	movw	r1, #349	; 0x15d
 8009b74:	f000 fc70 	bl	800a458 <__assert_func>
 8009b78:	f100 0614 	add.w	r6, r0, #20
 8009b7c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009b80:	4633      	mov	r3, r6
 8009b82:	2200      	movs	r2, #0
 8009b84:	4543      	cmp	r3, r8
 8009b86:	d31e      	bcc.n	8009bc6 <__multiply+0x92>
 8009b88:	f105 0c14 	add.w	ip, r5, #20
 8009b8c:	f104 0314 	add.w	r3, r4, #20
 8009b90:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009b94:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009b98:	9202      	str	r2, [sp, #8]
 8009b9a:	ebac 0205 	sub.w	r2, ip, r5
 8009b9e:	3a15      	subs	r2, #21
 8009ba0:	f022 0203 	bic.w	r2, r2, #3
 8009ba4:	3204      	adds	r2, #4
 8009ba6:	f105 0115 	add.w	r1, r5, #21
 8009baa:	458c      	cmp	ip, r1
 8009bac:	bf38      	it	cc
 8009bae:	2204      	movcc	r2, #4
 8009bb0:	9201      	str	r2, [sp, #4]
 8009bb2:	9a02      	ldr	r2, [sp, #8]
 8009bb4:	9303      	str	r3, [sp, #12]
 8009bb6:	429a      	cmp	r2, r3
 8009bb8:	d808      	bhi.n	8009bcc <__multiply+0x98>
 8009bba:	2f00      	cmp	r7, #0
 8009bbc:	dc55      	bgt.n	8009c6a <__multiply+0x136>
 8009bbe:	6107      	str	r7, [r0, #16]
 8009bc0:	b005      	add	sp, #20
 8009bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bc6:	f843 2b04 	str.w	r2, [r3], #4
 8009bca:	e7db      	b.n	8009b84 <__multiply+0x50>
 8009bcc:	f8b3 a000 	ldrh.w	sl, [r3]
 8009bd0:	f1ba 0f00 	cmp.w	sl, #0
 8009bd4:	d020      	beq.n	8009c18 <__multiply+0xe4>
 8009bd6:	f105 0e14 	add.w	lr, r5, #20
 8009bda:	46b1      	mov	r9, r6
 8009bdc:	2200      	movs	r2, #0
 8009bde:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009be2:	f8d9 b000 	ldr.w	fp, [r9]
 8009be6:	b2a1      	uxth	r1, r4
 8009be8:	fa1f fb8b 	uxth.w	fp, fp
 8009bec:	fb0a b101 	mla	r1, sl, r1, fp
 8009bf0:	4411      	add	r1, r2
 8009bf2:	f8d9 2000 	ldr.w	r2, [r9]
 8009bf6:	0c24      	lsrs	r4, r4, #16
 8009bf8:	0c12      	lsrs	r2, r2, #16
 8009bfa:	fb0a 2404 	mla	r4, sl, r4, r2
 8009bfe:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009c02:	b289      	uxth	r1, r1
 8009c04:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009c08:	45f4      	cmp	ip, lr
 8009c0a:	f849 1b04 	str.w	r1, [r9], #4
 8009c0e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009c12:	d8e4      	bhi.n	8009bde <__multiply+0xaa>
 8009c14:	9901      	ldr	r1, [sp, #4]
 8009c16:	5072      	str	r2, [r6, r1]
 8009c18:	9a03      	ldr	r2, [sp, #12]
 8009c1a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009c1e:	3304      	adds	r3, #4
 8009c20:	f1b9 0f00 	cmp.w	r9, #0
 8009c24:	d01f      	beq.n	8009c66 <__multiply+0x132>
 8009c26:	6834      	ldr	r4, [r6, #0]
 8009c28:	f105 0114 	add.w	r1, r5, #20
 8009c2c:	46b6      	mov	lr, r6
 8009c2e:	f04f 0a00 	mov.w	sl, #0
 8009c32:	880a      	ldrh	r2, [r1, #0]
 8009c34:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009c38:	fb09 b202 	mla	r2, r9, r2, fp
 8009c3c:	4492      	add	sl, r2
 8009c3e:	b2a4      	uxth	r4, r4
 8009c40:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009c44:	f84e 4b04 	str.w	r4, [lr], #4
 8009c48:	f851 4b04 	ldr.w	r4, [r1], #4
 8009c4c:	f8be 2000 	ldrh.w	r2, [lr]
 8009c50:	0c24      	lsrs	r4, r4, #16
 8009c52:	fb09 2404 	mla	r4, r9, r4, r2
 8009c56:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009c5a:	458c      	cmp	ip, r1
 8009c5c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009c60:	d8e7      	bhi.n	8009c32 <__multiply+0xfe>
 8009c62:	9a01      	ldr	r2, [sp, #4]
 8009c64:	50b4      	str	r4, [r6, r2]
 8009c66:	3604      	adds	r6, #4
 8009c68:	e7a3      	b.n	8009bb2 <__multiply+0x7e>
 8009c6a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d1a5      	bne.n	8009bbe <__multiply+0x8a>
 8009c72:	3f01      	subs	r7, #1
 8009c74:	e7a1      	b.n	8009bba <__multiply+0x86>
 8009c76:	bf00      	nop
 8009c78:	0800b36f 	.word	0x0800b36f
 8009c7c:	0800b380 	.word	0x0800b380

08009c80 <__pow5mult>:
 8009c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c84:	4615      	mov	r5, r2
 8009c86:	f012 0203 	ands.w	r2, r2, #3
 8009c8a:	4606      	mov	r6, r0
 8009c8c:	460f      	mov	r7, r1
 8009c8e:	d007      	beq.n	8009ca0 <__pow5mult+0x20>
 8009c90:	4c25      	ldr	r4, [pc, #148]	; (8009d28 <__pow5mult+0xa8>)
 8009c92:	3a01      	subs	r2, #1
 8009c94:	2300      	movs	r3, #0
 8009c96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009c9a:	f7ff fe9b 	bl	80099d4 <__multadd>
 8009c9e:	4607      	mov	r7, r0
 8009ca0:	10ad      	asrs	r5, r5, #2
 8009ca2:	d03d      	beq.n	8009d20 <__pow5mult+0xa0>
 8009ca4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009ca6:	b97c      	cbnz	r4, 8009cc8 <__pow5mult+0x48>
 8009ca8:	2010      	movs	r0, #16
 8009caa:	f7ff fe29 	bl	8009900 <malloc>
 8009cae:	4602      	mov	r2, r0
 8009cb0:	6270      	str	r0, [r6, #36]	; 0x24
 8009cb2:	b928      	cbnz	r0, 8009cc0 <__pow5mult+0x40>
 8009cb4:	4b1d      	ldr	r3, [pc, #116]	; (8009d2c <__pow5mult+0xac>)
 8009cb6:	481e      	ldr	r0, [pc, #120]	; (8009d30 <__pow5mult+0xb0>)
 8009cb8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009cbc:	f000 fbcc 	bl	800a458 <__assert_func>
 8009cc0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009cc4:	6004      	str	r4, [r0, #0]
 8009cc6:	60c4      	str	r4, [r0, #12]
 8009cc8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009ccc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009cd0:	b94c      	cbnz	r4, 8009ce6 <__pow5mult+0x66>
 8009cd2:	f240 2171 	movw	r1, #625	; 0x271
 8009cd6:	4630      	mov	r0, r6
 8009cd8:	f7ff ff16 	bl	8009b08 <__i2b>
 8009cdc:	2300      	movs	r3, #0
 8009cde:	f8c8 0008 	str.w	r0, [r8, #8]
 8009ce2:	4604      	mov	r4, r0
 8009ce4:	6003      	str	r3, [r0, #0]
 8009ce6:	f04f 0900 	mov.w	r9, #0
 8009cea:	07eb      	lsls	r3, r5, #31
 8009cec:	d50a      	bpl.n	8009d04 <__pow5mult+0x84>
 8009cee:	4639      	mov	r1, r7
 8009cf0:	4622      	mov	r2, r4
 8009cf2:	4630      	mov	r0, r6
 8009cf4:	f7ff ff1e 	bl	8009b34 <__multiply>
 8009cf8:	4639      	mov	r1, r7
 8009cfa:	4680      	mov	r8, r0
 8009cfc:	4630      	mov	r0, r6
 8009cfe:	f7ff fe47 	bl	8009990 <_Bfree>
 8009d02:	4647      	mov	r7, r8
 8009d04:	106d      	asrs	r5, r5, #1
 8009d06:	d00b      	beq.n	8009d20 <__pow5mult+0xa0>
 8009d08:	6820      	ldr	r0, [r4, #0]
 8009d0a:	b938      	cbnz	r0, 8009d1c <__pow5mult+0x9c>
 8009d0c:	4622      	mov	r2, r4
 8009d0e:	4621      	mov	r1, r4
 8009d10:	4630      	mov	r0, r6
 8009d12:	f7ff ff0f 	bl	8009b34 <__multiply>
 8009d16:	6020      	str	r0, [r4, #0]
 8009d18:	f8c0 9000 	str.w	r9, [r0]
 8009d1c:	4604      	mov	r4, r0
 8009d1e:	e7e4      	b.n	8009cea <__pow5mult+0x6a>
 8009d20:	4638      	mov	r0, r7
 8009d22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d26:	bf00      	nop
 8009d28:	0800b4d0 	.word	0x0800b4d0
 8009d2c:	0800b2f9 	.word	0x0800b2f9
 8009d30:	0800b380 	.word	0x0800b380

08009d34 <__lshift>:
 8009d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d38:	460c      	mov	r4, r1
 8009d3a:	6849      	ldr	r1, [r1, #4]
 8009d3c:	6923      	ldr	r3, [r4, #16]
 8009d3e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009d42:	68a3      	ldr	r3, [r4, #8]
 8009d44:	4607      	mov	r7, r0
 8009d46:	4691      	mov	r9, r2
 8009d48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009d4c:	f108 0601 	add.w	r6, r8, #1
 8009d50:	42b3      	cmp	r3, r6
 8009d52:	db0b      	blt.n	8009d6c <__lshift+0x38>
 8009d54:	4638      	mov	r0, r7
 8009d56:	f7ff fddb 	bl	8009910 <_Balloc>
 8009d5a:	4605      	mov	r5, r0
 8009d5c:	b948      	cbnz	r0, 8009d72 <__lshift+0x3e>
 8009d5e:	4602      	mov	r2, r0
 8009d60:	4b28      	ldr	r3, [pc, #160]	; (8009e04 <__lshift+0xd0>)
 8009d62:	4829      	ldr	r0, [pc, #164]	; (8009e08 <__lshift+0xd4>)
 8009d64:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009d68:	f000 fb76 	bl	800a458 <__assert_func>
 8009d6c:	3101      	adds	r1, #1
 8009d6e:	005b      	lsls	r3, r3, #1
 8009d70:	e7ee      	b.n	8009d50 <__lshift+0x1c>
 8009d72:	2300      	movs	r3, #0
 8009d74:	f100 0114 	add.w	r1, r0, #20
 8009d78:	f100 0210 	add.w	r2, r0, #16
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	4553      	cmp	r3, sl
 8009d80:	db33      	blt.n	8009dea <__lshift+0xb6>
 8009d82:	6920      	ldr	r0, [r4, #16]
 8009d84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009d88:	f104 0314 	add.w	r3, r4, #20
 8009d8c:	f019 091f 	ands.w	r9, r9, #31
 8009d90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009d94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009d98:	d02b      	beq.n	8009df2 <__lshift+0xbe>
 8009d9a:	f1c9 0e20 	rsb	lr, r9, #32
 8009d9e:	468a      	mov	sl, r1
 8009da0:	2200      	movs	r2, #0
 8009da2:	6818      	ldr	r0, [r3, #0]
 8009da4:	fa00 f009 	lsl.w	r0, r0, r9
 8009da8:	4302      	orrs	r2, r0
 8009daa:	f84a 2b04 	str.w	r2, [sl], #4
 8009dae:	f853 2b04 	ldr.w	r2, [r3], #4
 8009db2:	459c      	cmp	ip, r3
 8009db4:	fa22 f20e 	lsr.w	r2, r2, lr
 8009db8:	d8f3      	bhi.n	8009da2 <__lshift+0x6e>
 8009dba:	ebac 0304 	sub.w	r3, ip, r4
 8009dbe:	3b15      	subs	r3, #21
 8009dc0:	f023 0303 	bic.w	r3, r3, #3
 8009dc4:	3304      	adds	r3, #4
 8009dc6:	f104 0015 	add.w	r0, r4, #21
 8009dca:	4584      	cmp	ip, r0
 8009dcc:	bf38      	it	cc
 8009dce:	2304      	movcc	r3, #4
 8009dd0:	50ca      	str	r2, [r1, r3]
 8009dd2:	b10a      	cbz	r2, 8009dd8 <__lshift+0xa4>
 8009dd4:	f108 0602 	add.w	r6, r8, #2
 8009dd8:	3e01      	subs	r6, #1
 8009dda:	4638      	mov	r0, r7
 8009ddc:	612e      	str	r6, [r5, #16]
 8009dde:	4621      	mov	r1, r4
 8009de0:	f7ff fdd6 	bl	8009990 <_Bfree>
 8009de4:	4628      	mov	r0, r5
 8009de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dea:	f842 0f04 	str.w	r0, [r2, #4]!
 8009dee:	3301      	adds	r3, #1
 8009df0:	e7c5      	b.n	8009d7e <__lshift+0x4a>
 8009df2:	3904      	subs	r1, #4
 8009df4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009df8:	f841 2f04 	str.w	r2, [r1, #4]!
 8009dfc:	459c      	cmp	ip, r3
 8009dfe:	d8f9      	bhi.n	8009df4 <__lshift+0xc0>
 8009e00:	e7ea      	b.n	8009dd8 <__lshift+0xa4>
 8009e02:	bf00      	nop
 8009e04:	0800b36f 	.word	0x0800b36f
 8009e08:	0800b380 	.word	0x0800b380

08009e0c <__mcmp>:
 8009e0c:	b530      	push	{r4, r5, lr}
 8009e0e:	6902      	ldr	r2, [r0, #16]
 8009e10:	690c      	ldr	r4, [r1, #16]
 8009e12:	1b12      	subs	r2, r2, r4
 8009e14:	d10e      	bne.n	8009e34 <__mcmp+0x28>
 8009e16:	f100 0314 	add.w	r3, r0, #20
 8009e1a:	3114      	adds	r1, #20
 8009e1c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009e20:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009e24:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009e28:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009e2c:	42a5      	cmp	r5, r4
 8009e2e:	d003      	beq.n	8009e38 <__mcmp+0x2c>
 8009e30:	d305      	bcc.n	8009e3e <__mcmp+0x32>
 8009e32:	2201      	movs	r2, #1
 8009e34:	4610      	mov	r0, r2
 8009e36:	bd30      	pop	{r4, r5, pc}
 8009e38:	4283      	cmp	r3, r0
 8009e3a:	d3f3      	bcc.n	8009e24 <__mcmp+0x18>
 8009e3c:	e7fa      	b.n	8009e34 <__mcmp+0x28>
 8009e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8009e42:	e7f7      	b.n	8009e34 <__mcmp+0x28>

08009e44 <__mdiff>:
 8009e44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e48:	460c      	mov	r4, r1
 8009e4a:	4606      	mov	r6, r0
 8009e4c:	4611      	mov	r1, r2
 8009e4e:	4620      	mov	r0, r4
 8009e50:	4617      	mov	r7, r2
 8009e52:	f7ff ffdb 	bl	8009e0c <__mcmp>
 8009e56:	1e05      	subs	r5, r0, #0
 8009e58:	d110      	bne.n	8009e7c <__mdiff+0x38>
 8009e5a:	4629      	mov	r1, r5
 8009e5c:	4630      	mov	r0, r6
 8009e5e:	f7ff fd57 	bl	8009910 <_Balloc>
 8009e62:	b930      	cbnz	r0, 8009e72 <__mdiff+0x2e>
 8009e64:	4b39      	ldr	r3, [pc, #228]	; (8009f4c <__mdiff+0x108>)
 8009e66:	4602      	mov	r2, r0
 8009e68:	f240 2132 	movw	r1, #562	; 0x232
 8009e6c:	4838      	ldr	r0, [pc, #224]	; (8009f50 <__mdiff+0x10c>)
 8009e6e:	f000 faf3 	bl	800a458 <__assert_func>
 8009e72:	2301      	movs	r3, #1
 8009e74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009e78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e7c:	bfa4      	itt	ge
 8009e7e:	463b      	movge	r3, r7
 8009e80:	4627      	movge	r7, r4
 8009e82:	4630      	mov	r0, r6
 8009e84:	6879      	ldr	r1, [r7, #4]
 8009e86:	bfa6      	itte	ge
 8009e88:	461c      	movge	r4, r3
 8009e8a:	2500      	movge	r5, #0
 8009e8c:	2501      	movlt	r5, #1
 8009e8e:	f7ff fd3f 	bl	8009910 <_Balloc>
 8009e92:	b920      	cbnz	r0, 8009e9e <__mdiff+0x5a>
 8009e94:	4b2d      	ldr	r3, [pc, #180]	; (8009f4c <__mdiff+0x108>)
 8009e96:	4602      	mov	r2, r0
 8009e98:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009e9c:	e7e6      	b.n	8009e6c <__mdiff+0x28>
 8009e9e:	693e      	ldr	r6, [r7, #16]
 8009ea0:	60c5      	str	r5, [r0, #12]
 8009ea2:	6925      	ldr	r5, [r4, #16]
 8009ea4:	f107 0114 	add.w	r1, r7, #20
 8009ea8:	f104 0914 	add.w	r9, r4, #20
 8009eac:	f100 0e14 	add.w	lr, r0, #20
 8009eb0:	f107 0210 	add.w	r2, r7, #16
 8009eb4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009eb8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009ebc:	46f2      	mov	sl, lr
 8009ebe:	2700      	movs	r7, #0
 8009ec0:	f859 3b04 	ldr.w	r3, [r9], #4
 8009ec4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009ec8:	fa1f f883 	uxth.w	r8, r3
 8009ecc:	fa17 f78b 	uxtah	r7, r7, fp
 8009ed0:	0c1b      	lsrs	r3, r3, #16
 8009ed2:	eba7 0808 	sub.w	r8, r7, r8
 8009ed6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009eda:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009ede:	fa1f f888 	uxth.w	r8, r8
 8009ee2:	141f      	asrs	r7, r3, #16
 8009ee4:	454d      	cmp	r5, r9
 8009ee6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009eea:	f84a 3b04 	str.w	r3, [sl], #4
 8009eee:	d8e7      	bhi.n	8009ec0 <__mdiff+0x7c>
 8009ef0:	1b2b      	subs	r3, r5, r4
 8009ef2:	3b15      	subs	r3, #21
 8009ef4:	f023 0303 	bic.w	r3, r3, #3
 8009ef8:	3304      	adds	r3, #4
 8009efa:	3415      	adds	r4, #21
 8009efc:	42a5      	cmp	r5, r4
 8009efe:	bf38      	it	cc
 8009f00:	2304      	movcc	r3, #4
 8009f02:	4419      	add	r1, r3
 8009f04:	4473      	add	r3, lr
 8009f06:	469e      	mov	lr, r3
 8009f08:	460d      	mov	r5, r1
 8009f0a:	4565      	cmp	r5, ip
 8009f0c:	d30e      	bcc.n	8009f2c <__mdiff+0xe8>
 8009f0e:	f10c 0203 	add.w	r2, ip, #3
 8009f12:	1a52      	subs	r2, r2, r1
 8009f14:	f022 0203 	bic.w	r2, r2, #3
 8009f18:	3903      	subs	r1, #3
 8009f1a:	458c      	cmp	ip, r1
 8009f1c:	bf38      	it	cc
 8009f1e:	2200      	movcc	r2, #0
 8009f20:	441a      	add	r2, r3
 8009f22:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009f26:	b17b      	cbz	r3, 8009f48 <__mdiff+0x104>
 8009f28:	6106      	str	r6, [r0, #16]
 8009f2a:	e7a5      	b.n	8009e78 <__mdiff+0x34>
 8009f2c:	f855 8b04 	ldr.w	r8, [r5], #4
 8009f30:	fa17 f488 	uxtah	r4, r7, r8
 8009f34:	1422      	asrs	r2, r4, #16
 8009f36:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009f3a:	b2a4      	uxth	r4, r4
 8009f3c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009f40:	f84e 4b04 	str.w	r4, [lr], #4
 8009f44:	1417      	asrs	r7, r2, #16
 8009f46:	e7e0      	b.n	8009f0a <__mdiff+0xc6>
 8009f48:	3e01      	subs	r6, #1
 8009f4a:	e7ea      	b.n	8009f22 <__mdiff+0xde>
 8009f4c:	0800b36f 	.word	0x0800b36f
 8009f50:	0800b380 	.word	0x0800b380

08009f54 <__d2b>:
 8009f54:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009f58:	4689      	mov	r9, r1
 8009f5a:	2101      	movs	r1, #1
 8009f5c:	ec57 6b10 	vmov	r6, r7, d0
 8009f60:	4690      	mov	r8, r2
 8009f62:	f7ff fcd5 	bl	8009910 <_Balloc>
 8009f66:	4604      	mov	r4, r0
 8009f68:	b930      	cbnz	r0, 8009f78 <__d2b+0x24>
 8009f6a:	4602      	mov	r2, r0
 8009f6c:	4b25      	ldr	r3, [pc, #148]	; (800a004 <__d2b+0xb0>)
 8009f6e:	4826      	ldr	r0, [pc, #152]	; (800a008 <__d2b+0xb4>)
 8009f70:	f240 310a 	movw	r1, #778	; 0x30a
 8009f74:	f000 fa70 	bl	800a458 <__assert_func>
 8009f78:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009f7c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009f80:	bb35      	cbnz	r5, 8009fd0 <__d2b+0x7c>
 8009f82:	2e00      	cmp	r6, #0
 8009f84:	9301      	str	r3, [sp, #4]
 8009f86:	d028      	beq.n	8009fda <__d2b+0x86>
 8009f88:	4668      	mov	r0, sp
 8009f8a:	9600      	str	r6, [sp, #0]
 8009f8c:	f7ff fd8c 	bl	8009aa8 <__lo0bits>
 8009f90:	9900      	ldr	r1, [sp, #0]
 8009f92:	b300      	cbz	r0, 8009fd6 <__d2b+0x82>
 8009f94:	9a01      	ldr	r2, [sp, #4]
 8009f96:	f1c0 0320 	rsb	r3, r0, #32
 8009f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f9e:	430b      	orrs	r3, r1
 8009fa0:	40c2      	lsrs	r2, r0
 8009fa2:	6163      	str	r3, [r4, #20]
 8009fa4:	9201      	str	r2, [sp, #4]
 8009fa6:	9b01      	ldr	r3, [sp, #4]
 8009fa8:	61a3      	str	r3, [r4, #24]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	bf14      	ite	ne
 8009fae:	2202      	movne	r2, #2
 8009fb0:	2201      	moveq	r2, #1
 8009fb2:	6122      	str	r2, [r4, #16]
 8009fb4:	b1d5      	cbz	r5, 8009fec <__d2b+0x98>
 8009fb6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009fba:	4405      	add	r5, r0
 8009fbc:	f8c9 5000 	str.w	r5, [r9]
 8009fc0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009fc4:	f8c8 0000 	str.w	r0, [r8]
 8009fc8:	4620      	mov	r0, r4
 8009fca:	b003      	add	sp, #12
 8009fcc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009fd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009fd4:	e7d5      	b.n	8009f82 <__d2b+0x2e>
 8009fd6:	6161      	str	r1, [r4, #20]
 8009fd8:	e7e5      	b.n	8009fa6 <__d2b+0x52>
 8009fda:	a801      	add	r0, sp, #4
 8009fdc:	f7ff fd64 	bl	8009aa8 <__lo0bits>
 8009fe0:	9b01      	ldr	r3, [sp, #4]
 8009fe2:	6163      	str	r3, [r4, #20]
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	6122      	str	r2, [r4, #16]
 8009fe8:	3020      	adds	r0, #32
 8009fea:	e7e3      	b.n	8009fb4 <__d2b+0x60>
 8009fec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009ff0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009ff4:	f8c9 0000 	str.w	r0, [r9]
 8009ff8:	6918      	ldr	r0, [r3, #16]
 8009ffa:	f7ff fd35 	bl	8009a68 <__hi0bits>
 8009ffe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a002:	e7df      	b.n	8009fc4 <__d2b+0x70>
 800a004:	0800b36f 	.word	0x0800b36f
 800a008:	0800b380 	.word	0x0800b380

0800a00c <_calloc_r>:
 800a00c:	b513      	push	{r0, r1, r4, lr}
 800a00e:	434a      	muls	r2, r1
 800a010:	4611      	mov	r1, r2
 800a012:	9201      	str	r2, [sp, #4]
 800a014:	f000 f85a 	bl	800a0cc <_malloc_r>
 800a018:	4604      	mov	r4, r0
 800a01a:	b118      	cbz	r0, 800a024 <_calloc_r+0x18>
 800a01c:	9a01      	ldr	r2, [sp, #4]
 800a01e:	2100      	movs	r1, #0
 800a020:	f7fe f94c 	bl	80082bc <memset>
 800a024:	4620      	mov	r0, r4
 800a026:	b002      	add	sp, #8
 800a028:	bd10      	pop	{r4, pc}
	...

0800a02c <_free_r>:
 800a02c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a02e:	2900      	cmp	r1, #0
 800a030:	d048      	beq.n	800a0c4 <_free_r+0x98>
 800a032:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a036:	9001      	str	r0, [sp, #4]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	f1a1 0404 	sub.w	r4, r1, #4
 800a03e:	bfb8      	it	lt
 800a040:	18e4      	addlt	r4, r4, r3
 800a042:	f000 fa65 	bl	800a510 <__malloc_lock>
 800a046:	4a20      	ldr	r2, [pc, #128]	; (800a0c8 <_free_r+0x9c>)
 800a048:	9801      	ldr	r0, [sp, #4]
 800a04a:	6813      	ldr	r3, [r2, #0]
 800a04c:	4615      	mov	r5, r2
 800a04e:	b933      	cbnz	r3, 800a05e <_free_r+0x32>
 800a050:	6063      	str	r3, [r4, #4]
 800a052:	6014      	str	r4, [r2, #0]
 800a054:	b003      	add	sp, #12
 800a056:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a05a:	f000 ba5f 	b.w	800a51c <__malloc_unlock>
 800a05e:	42a3      	cmp	r3, r4
 800a060:	d90b      	bls.n	800a07a <_free_r+0x4e>
 800a062:	6821      	ldr	r1, [r4, #0]
 800a064:	1862      	adds	r2, r4, r1
 800a066:	4293      	cmp	r3, r2
 800a068:	bf04      	itt	eq
 800a06a:	681a      	ldreq	r2, [r3, #0]
 800a06c:	685b      	ldreq	r3, [r3, #4]
 800a06e:	6063      	str	r3, [r4, #4]
 800a070:	bf04      	itt	eq
 800a072:	1852      	addeq	r2, r2, r1
 800a074:	6022      	streq	r2, [r4, #0]
 800a076:	602c      	str	r4, [r5, #0]
 800a078:	e7ec      	b.n	800a054 <_free_r+0x28>
 800a07a:	461a      	mov	r2, r3
 800a07c:	685b      	ldr	r3, [r3, #4]
 800a07e:	b10b      	cbz	r3, 800a084 <_free_r+0x58>
 800a080:	42a3      	cmp	r3, r4
 800a082:	d9fa      	bls.n	800a07a <_free_r+0x4e>
 800a084:	6811      	ldr	r1, [r2, #0]
 800a086:	1855      	adds	r5, r2, r1
 800a088:	42a5      	cmp	r5, r4
 800a08a:	d10b      	bne.n	800a0a4 <_free_r+0x78>
 800a08c:	6824      	ldr	r4, [r4, #0]
 800a08e:	4421      	add	r1, r4
 800a090:	1854      	adds	r4, r2, r1
 800a092:	42a3      	cmp	r3, r4
 800a094:	6011      	str	r1, [r2, #0]
 800a096:	d1dd      	bne.n	800a054 <_free_r+0x28>
 800a098:	681c      	ldr	r4, [r3, #0]
 800a09a:	685b      	ldr	r3, [r3, #4]
 800a09c:	6053      	str	r3, [r2, #4]
 800a09e:	4421      	add	r1, r4
 800a0a0:	6011      	str	r1, [r2, #0]
 800a0a2:	e7d7      	b.n	800a054 <_free_r+0x28>
 800a0a4:	d902      	bls.n	800a0ac <_free_r+0x80>
 800a0a6:	230c      	movs	r3, #12
 800a0a8:	6003      	str	r3, [r0, #0]
 800a0aa:	e7d3      	b.n	800a054 <_free_r+0x28>
 800a0ac:	6825      	ldr	r5, [r4, #0]
 800a0ae:	1961      	adds	r1, r4, r5
 800a0b0:	428b      	cmp	r3, r1
 800a0b2:	bf04      	itt	eq
 800a0b4:	6819      	ldreq	r1, [r3, #0]
 800a0b6:	685b      	ldreq	r3, [r3, #4]
 800a0b8:	6063      	str	r3, [r4, #4]
 800a0ba:	bf04      	itt	eq
 800a0bc:	1949      	addeq	r1, r1, r5
 800a0be:	6021      	streq	r1, [r4, #0]
 800a0c0:	6054      	str	r4, [r2, #4]
 800a0c2:	e7c7      	b.n	800a054 <_free_r+0x28>
 800a0c4:	b003      	add	sp, #12
 800a0c6:	bd30      	pop	{r4, r5, pc}
 800a0c8:	2000422c 	.word	0x2000422c

0800a0cc <_malloc_r>:
 800a0cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ce:	1ccd      	adds	r5, r1, #3
 800a0d0:	f025 0503 	bic.w	r5, r5, #3
 800a0d4:	3508      	adds	r5, #8
 800a0d6:	2d0c      	cmp	r5, #12
 800a0d8:	bf38      	it	cc
 800a0da:	250c      	movcc	r5, #12
 800a0dc:	2d00      	cmp	r5, #0
 800a0de:	4606      	mov	r6, r0
 800a0e0:	db01      	blt.n	800a0e6 <_malloc_r+0x1a>
 800a0e2:	42a9      	cmp	r1, r5
 800a0e4:	d903      	bls.n	800a0ee <_malloc_r+0x22>
 800a0e6:	230c      	movs	r3, #12
 800a0e8:	6033      	str	r3, [r6, #0]
 800a0ea:	2000      	movs	r0, #0
 800a0ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0ee:	f000 fa0f 	bl	800a510 <__malloc_lock>
 800a0f2:	4921      	ldr	r1, [pc, #132]	; (800a178 <_malloc_r+0xac>)
 800a0f4:	680a      	ldr	r2, [r1, #0]
 800a0f6:	4614      	mov	r4, r2
 800a0f8:	b99c      	cbnz	r4, 800a122 <_malloc_r+0x56>
 800a0fa:	4f20      	ldr	r7, [pc, #128]	; (800a17c <_malloc_r+0xb0>)
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	b923      	cbnz	r3, 800a10a <_malloc_r+0x3e>
 800a100:	4621      	mov	r1, r4
 800a102:	4630      	mov	r0, r6
 800a104:	f000 f998 	bl	800a438 <_sbrk_r>
 800a108:	6038      	str	r0, [r7, #0]
 800a10a:	4629      	mov	r1, r5
 800a10c:	4630      	mov	r0, r6
 800a10e:	f000 f993 	bl	800a438 <_sbrk_r>
 800a112:	1c43      	adds	r3, r0, #1
 800a114:	d123      	bne.n	800a15e <_malloc_r+0x92>
 800a116:	230c      	movs	r3, #12
 800a118:	6033      	str	r3, [r6, #0]
 800a11a:	4630      	mov	r0, r6
 800a11c:	f000 f9fe 	bl	800a51c <__malloc_unlock>
 800a120:	e7e3      	b.n	800a0ea <_malloc_r+0x1e>
 800a122:	6823      	ldr	r3, [r4, #0]
 800a124:	1b5b      	subs	r3, r3, r5
 800a126:	d417      	bmi.n	800a158 <_malloc_r+0x8c>
 800a128:	2b0b      	cmp	r3, #11
 800a12a:	d903      	bls.n	800a134 <_malloc_r+0x68>
 800a12c:	6023      	str	r3, [r4, #0]
 800a12e:	441c      	add	r4, r3
 800a130:	6025      	str	r5, [r4, #0]
 800a132:	e004      	b.n	800a13e <_malloc_r+0x72>
 800a134:	6863      	ldr	r3, [r4, #4]
 800a136:	42a2      	cmp	r2, r4
 800a138:	bf0c      	ite	eq
 800a13a:	600b      	streq	r3, [r1, #0]
 800a13c:	6053      	strne	r3, [r2, #4]
 800a13e:	4630      	mov	r0, r6
 800a140:	f000 f9ec 	bl	800a51c <__malloc_unlock>
 800a144:	f104 000b 	add.w	r0, r4, #11
 800a148:	1d23      	adds	r3, r4, #4
 800a14a:	f020 0007 	bic.w	r0, r0, #7
 800a14e:	1ac2      	subs	r2, r0, r3
 800a150:	d0cc      	beq.n	800a0ec <_malloc_r+0x20>
 800a152:	1a1b      	subs	r3, r3, r0
 800a154:	50a3      	str	r3, [r4, r2]
 800a156:	e7c9      	b.n	800a0ec <_malloc_r+0x20>
 800a158:	4622      	mov	r2, r4
 800a15a:	6864      	ldr	r4, [r4, #4]
 800a15c:	e7cc      	b.n	800a0f8 <_malloc_r+0x2c>
 800a15e:	1cc4      	adds	r4, r0, #3
 800a160:	f024 0403 	bic.w	r4, r4, #3
 800a164:	42a0      	cmp	r0, r4
 800a166:	d0e3      	beq.n	800a130 <_malloc_r+0x64>
 800a168:	1a21      	subs	r1, r4, r0
 800a16a:	4630      	mov	r0, r6
 800a16c:	f000 f964 	bl	800a438 <_sbrk_r>
 800a170:	3001      	adds	r0, #1
 800a172:	d1dd      	bne.n	800a130 <_malloc_r+0x64>
 800a174:	e7cf      	b.n	800a116 <_malloc_r+0x4a>
 800a176:	bf00      	nop
 800a178:	2000422c 	.word	0x2000422c
 800a17c:	20004230 	.word	0x20004230

0800a180 <__ssputs_r>:
 800a180:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a184:	688e      	ldr	r6, [r1, #8]
 800a186:	429e      	cmp	r6, r3
 800a188:	4682      	mov	sl, r0
 800a18a:	460c      	mov	r4, r1
 800a18c:	4690      	mov	r8, r2
 800a18e:	461f      	mov	r7, r3
 800a190:	d838      	bhi.n	800a204 <__ssputs_r+0x84>
 800a192:	898a      	ldrh	r2, [r1, #12]
 800a194:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a198:	d032      	beq.n	800a200 <__ssputs_r+0x80>
 800a19a:	6825      	ldr	r5, [r4, #0]
 800a19c:	6909      	ldr	r1, [r1, #16]
 800a19e:	eba5 0901 	sub.w	r9, r5, r1
 800a1a2:	6965      	ldr	r5, [r4, #20]
 800a1a4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1a8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1ac:	3301      	adds	r3, #1
 800a1ae:	444b      	add	r3, r9
 800a1b0:	106d      	asrs	r5, r5, #1
 800a1b2:	429d      	cmp	r5, r3
 800a1b4:	bf38      	it	cc
 800a1b6:	461d      	movcc	r5, r3
 800a1b8:	0553      	lsls	r3, r2, #21
 800a1ba:	d531      	bpl.n	800a220 <__ssputs_r+0xa0>
 800a1bc:	4629      	mov	r1, r5
 800a1be:	f7ff ff85 	bl	800a0cc <_malloc_r>
 800a1c2:	4606      	mov	r6, r0
 800a1c4:	b950      	cbnz	r0, 800a1dc <__ssputs_r+0x5c>
 800a1c6:	230c      	movs	r3, #12
 800a1c8:	f8ca 3000 	str.w	r3, [sl]
 800a1cc:	89a3      	ldrh	r3, [r4, #12]
 800a1ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1d2:	81a3      	strh	r3, [r4, #12]
 800a1d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a1d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1dc:	6921      	ldr	r1, [r4, #16]
 800a1de:	464a      	mov	r2, r9
 800a1e0:	f7fe f85e 	bl	80082a0 <memcpy>
 800a1e4:	89a3      	ldrh	r3, [r4, #12]
 800a1e6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a1ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a1ee:	81a3      	strh	r3, [r4, #12]
 800a1f0:	6126      	str	r6, [r4, #16]
 800a1f2:	6165      	str	r5, [r4, #20]
 800a1f4:	444e      	add	r6, r9
 800a1f6:	eba5 0509 	sub.w	r5, r5, r9
 800a1fa:	6026      	str	r6, [r4, #0]
 800a1fc:	60a5      	str	r5, [r4, #8]
 800a1fe:	463e      	mov	r6, r7
 800a200:	42be      	cmp	r6, r7
 800a202:	d900      	bls.n	800a206 <__ssputs_r+0x86>
 800a204:	463e      	mov	r6, r7
 800a206:	4632      	mov	r2, r6
 800a208:	6820      	ldr	r0, [r4, #0]
 800a20a:	4641      	mov	r1, r8
 800a20c:	f000 f966 	bl	800a4dc <memmove>
 800a210:	68a3      	ldr	r3, [r4, #8]
 800a212:	6822      	ldr	r2, [r4, #0]
 800a214:	1b9b      	subs	r3, r3, r6
 800a216:	4432      	add	r2, r6
 800a218:	60a3      	str	r3, [r4, #8]
 800a21a:	6022      	str	r2, [r4, #0]
 800a21c:	2000      	movs	r0, #0
 800a21e:	e7db      	b.n	800a1d8 <__ssputs_r+0x58>
 800a220:	462a      	mov	r2, r5
 800a222:	f000 f981 	bl	800a528 <_realloc_r>
 800a226:	4606      	mov	r6, r0
 800a228:	2800      	cmp	r0, #0
 800a22a:	d1e1      	bne.n	800a1f0 <__ssputs_r+0x70>
 800a22c:	6921      	ldr	r1, [r4, #16]
 800a22e:	4650      	mov	r0, sl
 800a230:	f7ff fefc 	bl	800a02c <_free_r>
 800a234:	e7c7      	b.n	800a1c6 <__ssputs_r+0x46>
	...

0800a238 <_svfiprintf_r>:
 800a238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a23c:	4698      	mov	r8, r3
 800a23e:	898b      	ldrh	r3, [r1, #12]
 800a240:	061b      	lsls	r3, r3, #24
 800a242:	b09d      	sub	sp, #116	; 0x74
 800a244:	4607      	mov	r7, r0
 800a246:	460d      	mov	r5, r1
 800a248:	4614      	mov	r4, r2
 800a24a:	d50e      	bpl.n	800a26a <_svfiprintf_r+0x32>
 800a24c:	690b      	ldr	r3, [r1, #16]
 800a24e:	b963      	cbnz	r3, 800a26a <_svfiprintf_r+0x32>
 800a250:	2140      	movs	r1, #64	; 0x40
 800a252:	f7ff ff3b 	bl	800a0cc <_malloc_r>
 800a256:	6028      	str	r0, [r5, #0]
 800a258:	6128      	str	r0, [r5, #16]
 800a25a:	b920      	cbnz	r0, 800a266 <_svfiprintf_r+0x2e>
 800a25c:	230c      	movs	r3, #12
 800a25e:	603b      	str	r3, [r7, #0]
 800a260:	f04f 30ff 	mov.w	r0, #4294967295
 800a264:	e0d1      	b.n	800a40a <_svfiprintf_r+0x1d2>
 800a266:	2340      	movs	r3, #64	; 0x40
 800a268:	616b      	str	r3, [r5, #20]
 800a26a:	2300      	movs	r3, #0
 800a26c:	9309      	str	r3, [sp, #36]	; 0x24
 800a26e:	2320      	movs	r3, #32
 800a270:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a274:	f8cd 800c 	str.w	r8, [sp, #12]
 800a278:	2330      	movs	r3, #48	; 0x30
 800a27a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a424 <_svfiprintf_r+0x1ec>
 800a27e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a282:	f04f 0901 	mov.w	r9, #1
 800a286:	4623      	mov	r3, r4
 800a288:	469a      	mov	sl, r3
 800a28a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a28e:	b10a      	cbz	r2, 800a294 <_svfiprintf_r+0x5c>
 800a290:	2a25      	cmp	r2, #37	; 0x25
 800a292:	d1f9      	bne.n	800a288 <_svfiprintf_r+0x50>
 800a294:	ebba 0b04 	subs.w	fp, sl, r4
 800a298:	d00b      	beq.n	800a2b2 <_svfiprintf_r+0x7a>
 800a29a:	465b      	mov	r3, fp
 800a29c:	4622      	mov	r2, r4
 800a29e:	4629      	mov	r1, r5
 800a2a0:	4638      	mov	r0, r7
 800a2a2:	f7ff ff6d 	bl	800a180 <__ssputs_r>
 800a2a6:	3001      	adds	r0, #1
 800a2a8:	f000 80aa 	beq.w	800a400 <_svfiprintf_r+0x1c8>
 800a2ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2ae:	445a      	add	r2, fp
 800a2b0:	9209      	str	r2, [sp, #36]	; 0x24
 800a2b2:	f89a 3000 	ldrb.w	r3, [sl]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	f000 80a2 	beq.w	800a400 <_svfiprintf_r+0x1c8>
 800a2bc:	2300      	movs	r3, #0
 800a2be:	f04f 32ff 	mov.w	r2, #4294967295
 800a2c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2c6:	f10a 0a01 	add.w	sl, sl, #1
 800a2ca:	9304      	str	r3, [sp, #16]
 800a2cc:	9307      	str	r3, [sp, #28]
 800a2ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a2d2:	931a      	str	r3, [sp, #104]	; 0x68
 800a2d4:	4654      	mov	r4, sl
 800a2d6:	2205      	movs	r2, #5
 800a2d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2dc:	4851      	ldr	r0, [pc, #324]	; (800a424 <_svfiprintf_r+0x1ec>)
 800a2de:	f7f5 ff9f 	bl	8000220 <memchr>
 800a2e2:	9a04      	ldr	r2, [sp, #16]
 800a2e4:	b9d8      	cbnz	r0, 800a31e <_svfiprintf_r+0xe6>
 800a2e6:	06d0      	lsls	r0, r2, #27
 800a2e8:	bf44      	itt	mi
 800a2ea:	2320      	movmi	r3, #32
 800a2ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a2f0:	0711      	lsls	r1, r2, #28
 800a2f2:	bf44      	itt	mi
 800a2f4:	232b      	movmi	r3, #43	; 0x2b
 800a2f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a2fa:	f89a 3000 	ldrb.w	r3, [sl]
 800a2fe:	2b2a      	cmp	r3, #42	; 0x2a
 800a300:	d015      	beq.n	800a32e <_svfiprintf_r+0xf6>
 800a302:	9a07      	ldr	r2, [sp, #28]
 800a304:	4654      	mov	r4, sl
 800a306:	2000      	movs	r0, #0
 800a308:	f04f 0c0a 	mov.w	ip, #10
 800a30c:	4621      	mov	r1, r4
 800a30e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a312:	3b30      	subs	r3, #48	; 0x30
 800a314:	2b09      	cmp	r3, #9
 800a316:	d94e      	bls.n	800a3b6 <_svfiprintf_r+0x17e>
 800a318:	b1b0      	cbz	r0, 800a348 <_svfiprintf_r+0x110>
 800a31a:	9207      	str	r2, [sp, #28]
 800a31c:	e014      	b.n	800a348 <_svfiprintf_r+0x110>
 800a31e:	eba0 0308 	sub.w	r3, r0, r8
 800a322:	fa09 f303 	lsl.w	r3, r9, r3
 800a326:	4313      	orrs	r3, r2
 800a328:	9304      	str	r3, [sp, #16]
 800a32a:	46a2      	mov	sl, r4
 800a32c:	e7d2      	b.n	800a2d4 <_svfiprintf_r+0x9c>
 800a32e:	9b03      	ldr	r3, [sp, #12]
 800a330:	1d19      	adds	r1, r3, #4
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	9103      	str	r1, [sp, #12]
 800a336:	2b00      	cmp	r3, #0
 800a338:	bfbb      	ittet	lt
 800a33a:	425b      	neglt	r3, r3
 800a33c:	f042 0202 	orrlt.w	r2, r2, #2
 800a340:	9307      	strge	r3, [sp, #28]
 800a342:	9307      	strlt	r3, [sp, #28]
 800a344:	bfb8      	it	lt
 800a346:	9204      	strlt	r2, [sp, #16]
 800a348:	7823      	ldrb	r3, [r4, #0]
 800a34a:	2b2e      	cmp	r3, #46	; 0x2e
 800a34c:	d10c      	bne.n	800a368 <_svfiprintf_r+0x130>
 800a34e:	7863      	ldrb	r3, [r4, #1]
 800a350:	2b2a      	cmp	r3, #42	; 0x2a
 800a352:	d135      	bne.n	800a3c0 <_svfiprintf_r+0x188>
 800a354:	9b03      	ldr	r3, [sp, #12]
 800a356:	1d1a      	adds	r2, r3, #4
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	9203      	str	r2, [sp, #12]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	bfb8      	it	lt
 800a360:	f04f 33ff 	movlt.w	r3, #4294967295
 800a364:	3402      	adds	r4, #2
 800a366:	9305      	str	r3, [sp, #20]
 800a368:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a434 <_svfiprintf_r+0x1fc>
 800a36c:	7821      	ldrb	r1, [r4, #0]
 800a36e:	2203      	movs	r2, #3
 800a370:	4650      	mov	r0, sl
 800a372:	f7f5 ff55 	bl	8000220 <memchr>
 800a376:	b140      	cbz	r0, 800a38a <_svfiprintf_r+0x152>
 800a378:	2340      	movs	r3, #64	; 0x40
 800a37a:	eba0 000a 	sub.w	r0, r0, sl
 800a37e:	fa03 f000 	lsl.w	r0, r3, r0
 800a382:	9b04      	ldr	r3, [sp, #16]
 800a384:	4303      	orrs	r3, r0
 800a386:	3401      	adds	r4, #1
 800a388:	9304      	str	r3, [sp, #16]
 800a38a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a38e:	4826      	ldr	r0, [pc, #152]	; (800a428 <_svfiprintf_r+0x1f0>)
 800a390:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a394:	2206      	movs	r2, #6
 800a396:	f7f5 ff43 	bl	8000220 <memchr>
 800a39a:	2800      	cmp	r0, #0
 800a39c:	d038      	beq.n	800a410 <_svfiprintf_r+0x1d8>
 800a39e:	4b23      	ldr	r3, [pc, #140]	; (800a42c <_svfiprintf_r+0x1f4>)
 800a3a0:	bb1b      	cbnz	r3, 800a3ea <_svfiprintf_r+0x1b2>
 800a3a2:	9b03      	ldr	r3, [sp, #12]
 800a3a4:	3307      	adds	r3, #7
 800a3a6:	f023 0307 	bic.w	r3, r3, #7
 800a3aa:	3308      	adds	r3, #8
 800a3ac:	9303      	str	r3, [sp, #12]
 800a3ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3b0:	4433      	add	r3, r6
 800a3b2:	9309      	str	r3, [sp, #36]	; 0x24
 800a3b4:	e767      	b.n	800a286 <_svfiprintf_r+0x4e>
 800a3b6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3ba:	460c      	mov	r4, r1
 800a3bc:	2001      	movs	r0, #1
 800a3be:	e7a5      	b.n	800a30c <_svfiprintf_r+0xd4>
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	3401      	adds	r4, #1
 800a3c4:	9305      	str	r3, [sp, #20]
 800a3c6:	4619      	mov	r1, r3
 800a3c8:	f04f 0c0a 	mov.w	ip, #10
 800a3cc:	4620      	mov	r0, r4
 800a3ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3d2:	3a30      	subs	r2, #48	; 0x30
 800a3d4:	2a09      	cmp	r2, #9
 800a3d6:	d903      	bls.n	800a3e0 <_svfiprintf_r+0x1a8>
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d0c5      	beq.n	800a368 <_svfiprintf_r+0x130>
 800a3dc:	9105      	str	r1, [sp, #20]
 800a3de:	e7c3      	b.n	800a368 <_svfiprintf_r+0x130>
 800a3e0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3e4:	4604      	mov	r4, r0
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	e7f0      	b.n	800a3cc <_svfiprintf_r+0x194>
 800a3ea:	ab03      	add	r3, sp, #12
 800a3ec:	9300      	str	r3, [sp, #0]
 800a3ee:	462a      	mov	r2, r5
 800a3f0:	4b0f      	ldr	r3, [pc, #60]	; (800a430 <_svfiprintf_r+0x1f8>)
 800a3f2:	a904      	add	r1, sp, #16
 800a3f4:	4638      	mov	r0, r7
 800a3f6:	f7fe f809 	bl	800840c <_printf_float>
 800a3fa:	1c42      	adds	r2, r0, #1
 800a3fc:	4606      	mov	r6, r0
 800a3fe:	d1d6      	bne.n	800a3ae <_svfiprintf_r+0x176>
 800a400:	89ab      	ldrh	r3, [r5, #12]
 800a402:	065b      	lsls	r3, r3, #25
 800a404:	f53f af2c 	bmi.w	800a260 <_svfiprintf_r+0x28>
 800a408:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a40a:	b01d      	add	sp, #116	; 0x74
 800a40c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a410:	ab03      	add	r3, sp, #12
 800a412:	9300      	str	r3, [sp, #0]
 800a414:	462a      	mov	r2, r5
 800a416:	4b06      	ldr	r3, [pc, #24]	; (800a430 <_svfiprintf_r+0x1f8>)
 800a418:	a904      	add	r1, sp, #16
 800a41a:	4638      	mov	r0, r7
 800a41c:	f7fe fa9a 	bl	8008954 <_printf_i>
 800a420:	e7eb      	b.n	800a3fa <_svfiprintf_r+0x1c2>
 800a422:	bf00      	nop
 800a424:	0800b4dc 	.word	0x0800b4dc
 800a428:	0800b4e6 	.word	0x0800b4e6
 800a42c:	0800840d 	.word	0x0800840d
 800a430:	0800a181 	.word	0x0800a181
 800a434:	0800b4e2 	.word	0x0800b4e2

0800a438 <_sbrk_r>:
 800a438:	b538      	push	{r3, r4, r5, lr}
 800a43a:	4d06      	ldr	r5, [pc, #24]	; (800a454 <_sbrk_r+0x1c>)
 800a43c:	2300      	movs	r3, #0
 800a43e:	4604      	mov	r4, r0
 800a440:	4608      	mov	r0, r1
 800a442:	602b      	str	r3, [r5, #0]
 800a444:	f7f8 fcf6 	bl	8002e34 <_sbrk>
 800a448:	1c43      	adds	r3, r0, #1
 800a44a:	d102      	bne.n	800a452 <_sbrk_r+0x1a>
 800a44c:	682b      	ldr	r3, [r5, #0]
 800a44e:	b103      	cbz	r3, 800a452 <_sbrk_r+0x1a>
 800a450:	6023      	str	r3, [r4, #0]
 800a452:	bd38      	pop	{r3, r4, r5, pc}
 800a454:	200043a0 	.word	0x200043a0

0800a458 <__assert_func>:
 800a458:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a45a:	4614      	mov	r4, r2
 800a45c:	461a      	mov	r2, r3
 800a45e:	4b09      	ldr	r3, [pc, #36]	; (800a484 <__assert_func+0x2c>)
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	4605      	mov	r5, r0
 800a464:	68d8      	ldr	r0, [r3, #12]
 800a466:	b14c      	cbz	r4, 800a47c <__assert_func+0x24>
 800a468:	4b07      	ldr	r3, [pc, #28]	; (800a488 <__assert_func+0x30>)
 800a46a:	9100      	str	r1, [sp, #0]
 800a46c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a470:	4906      	ldr	r1, [pc, #24]	; (800a48c <__assert_func+0x34>)
 800a472:	462b      	mov	r3, r5
 800a474:	f000 f80e 	bl	800a494 <fiprintf>
 800a478:	f000 faa4 	bl	800a9c4 <abort>
 800a47c:	4b04      	ldr	r3, [pc, #16]	; (800a490 <__assert_func+0x38>)
 800a47e:	461c      	mov	r4, r3
 800a480:	e7f3      	b.n	800a46a <__assert_func+0x12>
 800a482:	bf00      	nop
 800a484:	2000006c 	.word	0x2000006c
 800a488:	0800b4ed 	.word	0x0800b4ed
 800a48c:	0800b4fa 	.word	0x0800b4fa
 800a490:	0800b528 	.word	0x0800b528

0800a494 <fiprintf>:
 800a494:	b40e      	push	{r1, r2, r3}
 800a496:	b503      	push	{r0, r1, lr}
 800a498:	4601      	mov	r1, r0
 800a49a:	ab03      	add	r3, sp, #12
 800a49c:	4805      	ldr	r0, [pc, #20]	; (800a4b4 <fiprintf+0x20>)
 800a49e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4a2:	6800      	ldr	r0, [r0, #0]
 800a4a4:	9301      	str	r3, [sp, #4]
 800a4a6:	f000 f88f 	bl	800a5c8 <_vfiprintf_r>
 800a4aa:	b002      	add	sp, #8
 800a4ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4b0:	b003      	add	sp, #12
 800a4b2:	4770      	bx	lr
 800a4b4:	2000006c 	.word	0x2000006c

0800a4b8 <__ascii_mbtowc>:
 800a4b8:	b082      	sub	sp, #8
 800a4ba:	b901      	cbnz	r1, 800a4be <__ascii_mbtowc+0x6>
 800a4bc:	a901      	add	r1, sp, #4
 800a4be:	b142      	cbz	r2, 800a4d2 <__ascii_mbtowc+0x1a>
 800a4c0:	b14b      	cbz	r3, 800a4d6 <__ascii_mbtowc+0x1e>
 800a4c2:	7813      	ldrb	r3, [r2, #0]
 800a4c4:	600b      	str	r3, [r1, #0]
 800a4c6:	7812      	ldrb	r2, [r2, #0]
 800a4c8:	1e10      	subs	r0, r2, #0
 800a4ca:	bf18      	it	ne
 800a4cc:	2001      	movne	r0, #1
 800a4ce:	b002      	add	sp, #8
 800a4d0:	4770      	bx	lr
 800a4d2:	4610      	mov	r0, r2
 800a4d4:	e7fb      	b.n	800a4ce <__ascii_mbtowc+0x16>
 800a4d6:	f06f 0001 	mvn.w	r0, #1
 800a4da:	e7f8      	b.n	800a4ce <__ascii_mbtowc+0x16>

0800a4dc <memmove>:
 800a4dc:	4288      	cmp	r0, r1
 800a4de:	b510      	push	{r4, lr}
 800a4e0:	eb01 0402 	add.w	r4, r1, r2
 800a4e4:	d902      	bls.n	800a4ec <memmove+0x10>
 800a4e6:	4284      	cmp	r4, r0
 800a4e8:	4623      	mov	r3, r4
 800a4ea:	d807      	bhi.n	800a4fc <memmove+0x20>
 800a4ec:	1e43      	subs	r3, r0, #1
 800a4ee:	42a1      	cmp	r1, r4
 800a4f0:	d008      	beq.n	800a504 <memmove+0x28>
 800a4f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a4f6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a4fa:	e7f8      	b.n	800a4ee <memmove+0x12>
 800a4fc:	4402      	add	r2, r0
 800a4fe:	4601      	mov	r1, r0
 800a500:	428a      	cmp	r2, r1
 800a502:	d100      	bne.n	800a506 <memmove+0x2a>
 800a504:	bd10      	pop	{r4, pc}
 800a506:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a50a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a50e:	e7f7      	b.n	800a500 <memmove+0x24>

0800a510 <__malloc_lock>:
 800a510:	4801      	ldr	r0, [pc, #4]	; (800a518 <__malloc_lock+0x8>)
 800a512:	f000 bc17 	b.w	800ad44 <__retarget_lock_acquire_recursive>
 800a516:	bf00      	nop
 800a518:	200043a8 	.word	0x200043a8

0800a51c <__malloc_unlock>:
 800a51c:	4801      	ldr	r0, [pc, #4]	; (800a524 <__malloc_unlock+0x8>)
 800a51e:	f000 bc12 	b.w	800ad46 <__retarget_lock_release_recursive>
 800a522:	bf00      	nop
 800a524:	200043a8 	.word	0x200043a8

0800a528 <_realloc_r>:
 800a528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a52a:	4607      	mov	r7, r0
 800a52c:	4614      	mov	r4, r2
 800a52e:	460e      	mov	r6, r1
 800a530:	b921      	cbnz	r1, 800a53c <_realloc_r+0x14>
 800a532:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a536:	4611      	mov	r1, r2
 800a538:	f7ff bdc8 	b.w	800a0cc <_malloc_r>
 800a53c:	b922      	cbnz	r2, 800a548 <_realloc_r+0x20>
 800a53e:	f7ff fd75 	bl	800a02c <_free_r>
 800a542:	4625      	mov	r5, r4
 800a544:	4628      	mov	r0, r5
 800a546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a548:	f000 fc62 	bl	800ae10 <_malloc_usable_size_r>
 800a54c:	42a0      	cmp	r0, r4
 800a54e:	d20f      	bcs.n	800a570 <_realloc_r+0x48>
 800a550:	4621      	mov	r1, r4
 800a552:	4638      	mov	r0, r7
 800a554:	f7ff fdba 	bl	800a0cc <_malloc_r>
 800a558:	4605      	mov	r5, r0
 800a55a:	2800      	cmp	r0, #0
 800a55c:	d0f2      	beq.n	800a544 <_realloc_r+0x1c>
 800a55e:	4631      	mov	r1, r6
 800a560:	4622      	mov	r2, r4
 800a562:	f7fd fe9d 	bl	80082a0 <memcpy>
 800a566:	4631      	mov	r1, r6
 800a568:	4638      	mov	r0, r7
 800a56a:	f7ff fd5f 	bl	800a02c <_free_r>
 800a56e:	e7e9      	b.n	800a544 <_realloc_r+0x1c>
 800a570:	4635      	mov	r5, r6
 800a572:	e7e7      	b.n	800a544 <_realloc_r+0x1c>

0800a574 <__sfputc_r>:
 800a574:	6893      	ldr	r3, [r2, #8]
 800a576:	3b01      	subs	r3, #1
 800a578:	2b00      	cmp	r3, #0
 800a57a:	b410      	push	{r4}
 800a57c:	6093      	str	r3, [r2, #8]
 800a57e:	da08      	bge.n	800a592 <__sfputc_r+0x1e>
 800a580:	6994      	ldr	r4, [r2, #24]
 800a582:	42a3      	cmp	r3, r4
 800a584:	db01      	blt.n	800a58a <__sfputc_r+0x16>
 800a586:	290a      	cmp	r1, #10
 800a588:	d103      	bne.n	800a592 <__sfputc_r+0x1e>
 800a58a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a58e:	f000 b94b 	b.w	800a828 <__swbuf_r>
 800a592:	6813      	ldr	r3, [r2, #0]
 800a594:	1c58      	adds	r0, r3, #1
 800a596:	6010      	str	r0, [r2, #0]
 800a598:	7019      	strb	r1, [r3, #0]
 800a59a:	4608      	mov	r0, r1
 800a59c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5a0:	4770      	bx	lr

0800a5a2 <__sfputs_r>:
 800a5a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5a4:	4606      	mov	r6, r0
 800a5a6:	460f      	mov	r7, r1
 800a5a8:	4614      	mov	r4, r2
 800a5aa:	18d5      	adds	r5, r2, r3
 800a5ac:	42ac      	cmp	r4, r5
 800a5ae:	d101      	bne.n	800a5b4 <__sfputs_r+0x12>
 800a5b0:	2000      	movs	r0, #0
 800a5b2:	e007      	b.n	800a5c4 <__sfputs_r+0x22>
 800a5b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5b8:	463a      	mov	r2, r7
 800a5ba:	4630      	mov	r0, r6
 800a5bc:	f7ff ffda 	bl	800a574 <__sfputc_r>
 800a5c0:	1c43      	adds	r3, r0, #1
 800a5c2:	d1f3      	bne.n	800a5ac <__sfputs_r+0xa>
 800a5c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a5c8 <_vfiprintf_r>:
 800a5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5cc:	460d      	mov	r5, r1
 800a5ce:	b09d      	sub	sp, #116	; 0x74
 800a5d0:	4614      	mov	r4, r2
 800a5d2:	4698      	mov	r8, r3
 800a5d4:	4606      	mov	r6, r0
 800a5d6:	b118      	cbz	r0, 800a5e0 <_vfiprintf_r+0x18>
 800a5d8:	6983      	ldr	r3, [r0, #24]
 800a5da:	b90b      	cbnz	r3, 800a5e0 <_vfiprintf_r+0x18>
 800a5dc:	f000 fb14 	bl	800ac08 <__sinit>
 800a5e0:	4b89      	ldr	r3, [pc, #548]	; (800a808 <_vfiprintf_r+0x240>)
 800a5e2:	429d      	cmp	r5, r3
 800a5e4:	d11b      	bne.n	800a61e <_vfiprintf_r+0x56>
 800a5e6:	6875      	ldr	r5, [r6, #4]
 800a5e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a5ea:	07d9      	lsls	r1, r3, #31
 800a5ec:	d405      	bmi.n	800a5fa <_vfiprintf_r+0x32>
 800a5ee:	89ab      	ldrh	r3, [r5, #12]
 800a5f0:	059a      	lsls	r2, r3, #22
 800a5f2:	d402      	bmi.n	800a5fa <_vfiprintf_r+0x32>
 800a5f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a5f6:	f000 fba5 	bl	800ad44 <__retarget_lock_acquire_recursive>
 800a5fa:	89ab      	ldrh	r3, [r5, #12]
 800a5fc:	071b      	lsls	r3, r3, #28
 800a5fe:	d501      	bpl.n	800a604 <_vfiprintf_r+0x3c>
 800a600:	692b      	ldr	r3, [r5, #16]
 800a602:	b9eb      	cbnz	r3, 800a640 <_vfiprintf_r+0x78>
 800a604:	4629      	mov	r1, r5
 800a606:	4630      	mov	r0, r6
 800a608:	f000 f96e 	bl	800a8e8 <__swsetup_r>
 800a60c:	b1c0      	cbz	r0, 800a640 <_vfiprintf_r+0x78>
 800a60e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a610:	07dc      	lsls	r4, r3, #31
 800a612:	d50e      	bpl.n	800a632 <_vfiprintf_r+0x6a>
 800a614:	f04f 30ff 	mov.w	r0, #4294967295
 800a618:	b01d      	add	sp, #116	; 0x74
 800a61a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a61e:	4b7b      	ldr	r3, [pc, #492]	; (800a80c <_vfiprintf_r+0x244>)
 800a620:	429d      	cmp	r5, r3
 800a622:	d101      	bne.n	800a628 <_vfiprintf_r+0x60>
 800a624:	68b5      	ldr	r5, [r6, #8]
 800a626:	e7df      	b.n	800a5e8 <_vfiprintf_r+0x20>
 800a628:	4b79      	ldr	r3, [pc, #484]	; (800a810 <_vfiprintf_r+0x248>)
 800a62a:	429d      	cmp	r5, r3
 800a62c:	bf08      	it	eq
 800a62e:	68f5      	ldreq	r5, [r6, #12]
 800a630:	e7da      	b.n	800a5e8 <_vfiprintf_r+0x20>
 800a632:	89ab      	ldrh	r3, [r5, #12]
 800a634:	0598      	lsls	r0, r3, #22
 800a636:	d4ed      	bmi.n	800a614 <_vfiprintf_r+0x4c>
 800a638:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a63a:	f000 fb84 	bl	800ad46 <__retarget_lock_release_recursive>
 800a63e:	e7e9      	b.n	800a614 <_vfiprintf_r+0x4c>
 800a640:	2300      	movs	r3, #0
 800a642:	9309      	str	r3, [sp, #36]	; 0x24
 800a644:	2320      	movs	r3, #32
 800a646:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a64a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a64e:	2330      	movs	r3, #48	; 0x30
 800a650:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a814 <_vfiprintf_r+0x24c>
 800a654:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a658:	f04f 0901 	mov.w	r9, #1
 800a65c:	4623      	mov	r3, r4
 800a65e:	469a      	mov	sl, r3
 800a660:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a664:	b10a      	cbz	r2, 800a66a <_vfiprintf_r+0xa2>
 800a666:	2a25      	cmp	r2, #37	; 0x25
 800a668:	d1f9      	bne.n	800a65e <_vfiprintf_r+0x96>
 800a66a:	ebba 0b04 	subs.w	fp, sl, r4
 800a66e:	d00b      	beq.n	800a688 <_vfiprintf_r+0xc0>
 800a670:	465b      	mov	r3, fp
 800a672:	4622      	mov	r2, r4
 800a674:	4629      	mov	r1, r5
 800a676:	4630      	mov	r0, r6
 800a678:	f7ff ff93 	bl	800a5a2 <__sfputs_r>
 800a67c:	3001      	adds	r0, #1
 800a67e:	f000 80aa 	beq.w	800a7d6 <_vfiprintf_r+0x20e>
 800a682:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a684:	445a      	add	r2, fp
 800a686:	9209      	str	r2, [sp, #36]	; 0x24
 800a688:	f89a 3000 	ldrb.w	r3, [sl]
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	f000 80a2 	beq.w	800a7d6 <_vfiprintf_r+0x20e>
 800a692:	2300      	movs	r3, #0
 800a694:	f04f 32ff 	mov.w	r2, #4294967295
 800a698:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a69c:	f10a 0a01 	add.w	sl, sl, #1
 800a6a0:	9304      	str	r3, [sp, #16]
 800a6a2:	9307      	str	r3, [sp, #28]
 800a6a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a6a8:	931a      	str	r3, [sp, #104]	; 0x68
 800a6aa:	4654      	mov	r4, sl
 800a6ac:	2205      	movs	r2, #5
 800a6ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6b2:	4858      	ldr	r0, [pc, #352]	; (800a814 <_vfiprintf_r+0x24c>)
 800a6b4:	f7f5 fdb4 	bl	8000220 <memchr>
 800a6b8:	9a04      	ldr	r2, [sp, #16]
 800a6ba:	b9d8      	cbnz	r0, 800a6f4 <_vfiprintf_r+0x12c>
 800a6bc:	06d1      	lsls	r1, r2, #27
 800a6be:	bf44      	itt	mi
 800a6c0:	2320      	movmi	r3, #32
 800a6c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6c6:	0713      	lsls	r3, r2, #28
 800a6c8:	bf44      	itt	mi
 800a6ca:	232b      	movmi	r3, #43	; 0x2b
 800a6cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a6d4:	2b2a      	cmp	r3, #42	; 0x2a
 800a6d6:	d015      	beq.n	800a704 <_vfiprintf_r+0x13c>
 800a6d8:	9a07      	ldr	r2, [sp, #28]
 800a6da:	4654      	mov	r4, sl
 800a6dc:	2000      	movs	r0, #0
 800a6de:	f04f 0c0a 	mov.w	ip, #10
 800a6e2:	4621      	mov	r1, r4
 800a6e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6e8:	3b30      	subs	r3, #48	; 0x30
 800a6ea:	2b09      	cmp	r3, #9
 800a6ec:	d94e      	bls.n	800a78c <_vfiprintf_r+0x1c4>
 800a6ee:	b1b0      	cbz	r0, 800a71e <_vfiprintf_r+0x156>
 800a6f0:	9207      	str	r2, [sp, #28]
 800a6f2:	e014      	b.n	800a71e <_vfiprintf_r+0x156>
 800a6f4:	eba0 0308 	sub.w	r3, r0, r8
 800a6f8:	fa09 f303 	lsl.w	r3, r9, r3
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	9304      	str	r3, [sp, #16]
 800a700:	46a2      	mov	sl, r4
 800a702:	e7d2      	b.n	800a6aa <_vfiprintf_r+0xe2>
 800a704:	9b03      	ldr	r3, [sp, #12]
 800a706:	1d19      	adds	r1, r3, #4
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	9103      	str	r1, [sp, #12]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	bfbb      	ittet	lt
 800a710:	425b      	neglt	r3, r3
 800a712:	f042 0202 	orrlt.w	r2, r2, #2
 800a716:	9307      	strge	r3, [sp, #28]
 800a718:	9307      	strlt	r3, [sp, #28]
 800a71a:	bfb8      	it	lt
 800a71c:	9204      	strlt	r2, [sp, #16]
 800a71e:	7823      	ldrb	r3, [r4, #0]
 800a720:	2b2e      	cmp	r3, #46	; 0x2e
 800a722:	d10c      	bne.n	800a73e <_vfiprintf_r+0x176>
 800a724:	7863      	ldrb	r3, [r4, #1]
 800a726:	2b2a      	cmp	r3, #42	; 0x2a
 800a728:	d135      	bne.n	800a796 <_vfiprintf_r+0x1ce>
 800a72a:	9b03      	ldr	r3, [sp, #12]
 800a72c:	1d1a      	adds	r2, r3, #4
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	9203      	str	r2, [sp, #12]
 800a732:	2b00      	cmp	r3, #0
 800a734:	bfb8      	it	lt
 800a736:	f04f 33ff 	movlt.w	r3, #4294967295
 800a73a:	3402      	adds	r4, #2
 800a73c:	9305      	str	r3, [sp, #20]
 800a73e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a824 <_vfiprintf_r+0x25c>
 800a742:	7821      	ldrb	r1, [r4, #0]
 800a744:	2203      	movs	r2, #3
 800a746:	4650      	mov	r0, sl
 800a748:	f7f5 fd6a 	bl	8000220 <memchr>
 800a74c:	b140      	cbz	r0, 800a760 <_vfiprintf_r+0x198>
 800a74e:	2340      	movs	r3, #64	; 0x40
 800a750:	eba0 000a 	sub.w	r0, r0, sl
 800a754:	fa03 f000 	lsl.w	r0, r3, r0
 800a758:	9b04      	ldr	r3, [sp, #16]
 800a75a:	4303      	orrs	r3, r0
 800a75c:	3401      	adds	r4, #1
 800a75e:	9304      	str	r3, [sp, #16]
 800a760:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a764:	482c      	ldr	r0, [pc, #176]	; (800a818 <_vfiprintf_r+0x250>)
 800a766:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a76a:	2206      	movs	r2, #6
 800a76c:	f7f5 fd58 	bl	8000220 <memchr>
 800a770:	2800      	cmp	r0, #0
 800a772:	d03f      	beq.n	800a7f4 <_vfiprintf_r+0x22c>
 800a774:	4b29      	ldr	r3, [pc, #164]	; (800a81c <_vfiprintf_r+0x254>)
 800a776:	bb1b      	cbnz	r3, 800a7c0 <_vfiprintf_r+0x1f8>
 800a778:	9b03      	ldr	r3, [sp, #12]
 800a77a:	3307      	adds	r3, #7
 800a77c:	f023 0307 	bic.w	r3, r3, #7
 800a780:	3308      	adds	r3, #8
 800a782:	9303      	str	r3, [sp, #12]
 800a784:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a786:	443b      	add	r3, r7
 800a788:	9309      	str	r3, [sp, #36]	; 0x24
 800a78a:	e767      	b.n	800a65c <_vfiprintf_r+0x94>
 800a78c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a790:	460c      	mov	r4, r1
 800a792:	2001      	movs	r0, #1
 800a794:	e7a5      	b.n	800a6e2 <_vfiprintf_r+0x11a>
 800a796:	2300      	movs	r3, #0
 800a798:	3401      	adds	r4, #1
 800a79a:	9305      	str	r3, [sp, #20]
 800a79c:	4619      	mov	r1, r3
 800a79e:	f04f 0c0a 	mov.w	ip, #10
 800a7a2:	4620      	mov	r0, r4
 800a7a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7a8:	3a30      	subs	r2, #48	; 0x30
 800a7aa:	2a09      	cmp	r2, #9
 800a7ac:	d903      	bls.n	800a7b6 <_vfiprintf_r+0x1ee>
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d0c5      	beq.n	800a73e <_vfiprintf_r+0x176>
 800a7b2:	9105      	str	r1, [sp, #20]
 800a7b4:	e7c3      	b.n	800a73e <_vfiprintf_r+0x176>
 800a7b6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7ba:	4604      	mov	r4, r0
 800a7bc:	2301      	movs	r3, #1
 800a7be:	e7f0      	b.n	800a7a2 <_vfiprintf_r+0x1da>
 800a7c0:	ab03      	add	r3, sp, #12
 800a7c2:	9300      	str	r3, [sp, #0]
 800a7c4:	462a      	mov	r2, r5
 800a7c6:	4b16      	ldr	r3, [pc, #88]	; (800a820 <_vfiprintf_r+0x258>)
 800a7c8:	a904      	add	r1, sp, #16
 800a7ca:	4630      	mov	r0, r6
 800a7cc:	f7fd fe1e 	bl	800840c <_printf_float>
 800a7d0:	4607      	mov	r7, r0
 800a7d2:	1c78      	adds	r0, r7, #1
 800a7d4:	d1d6      	bne.n	800a784 <_vfiprintf_r+0x1bc>
 800a7d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7d8:	07d9      	lsls	r1, r3, #31
 800a7da:	d405      	bmi.n	800a7e8 <_vfiprintf_r+0x220>
 800a7dc:	89ab      	ldrh	r3, [r5, #12]
 800a7de:	059a      	lsls	r2, r3, #22
 800a7e0:	d402      	bmi.n	800a7e8 <_vfiprintf_r+0x220>
 800a7e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a7e4:	f000 faaf 	bl	800ad46 <__retarget_lock_release_recursive>
 800a7e8:	89ab      	ldrh	r3, [r5, #12]
 800a7ea:	065b      	lsls	r3, r3, #25
 800a7ec:	f53f af12 	bmi.w	800a614 <_vfiprintf_r+0x4c>
 800a7f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a7f2:	e711      	b.n	800a618 <_vfiprintf_r+0x50>
 800a7f4:	ab03      	add	r3, sp, #12
 800a7f6:	9300      	str	r3, [sp, #0]
 800a7f8:	462a      	mov	r2, r5
 800a7fa:	4b09      	ldr	r3, [pc, #36]	; (800a820 <_vfiprintf_r+0x258>)
 800a7fc:	a904      	add	r1, sp, #16
 800a7fe:	4630      	mov	r0, r6
 800a800:	f7fe f8a8 	bl	8008954 <_printf_i>
 800a804:	e7e4      	b.n	800a7d0 <_vfiprintf_r+0x208>
 800a806:	bf00      	nop
 800a808:	0800b654 	.word	0x0800b654
 800a80c:	0800b674 	.word	0x0800b674
 800a810:	0800b634 	.word	0x0800b634
 800a814:	0800b4dc 	.word	0x0800b4dc
 800a818:	0800b4e6 	.word	0x0800b4e6
 800a81c:	0800840d 	.word	0x0800840d
 800a820:	0800a5a3 	.word	0x0800a5a3
 800a824:	0800b4e2 	.word	0x0800b4e2

0800a828 <__swbuf_r>:
 800a828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a82a:	460e      	mov	r6, r1
 800a82c:	4614      	mov	r4, r2
 800a82e:	4605      	mov	r5, r0
 800a830:	b118      	cbz	r0, 800a83a <__swbuf_r+0x12>
 800a832:	6983      	ldr	r3, [r0, #24]
 800a834:	b90b      	cbnz	r3, 800a83a <__swbuf_r+0x12>
 800a836:	f000 f9e7 	bl	800ac08 <__sinit>
 800a83a:	4b21      	ldr	r3, [pc, #132]	; (800a8c0 <__swbuf_r+0x98>)
 800a83c:	429c      	cmp	r4, r3
 800a83e:	d12b      	bne.n	800a898 <__swbuf_r+0x70>
 800a840:	686c      	ldr	r4, [r5, #4]
 800a842:	69a3      	ldr	r3, [r4, #24]
 800a844:	60a3      	str	r3, [r4, #8]
 800a846:	89a3      	ldrh	r3, [r4, #12]
 800a848:	071a      	lsls	r2, r3, #28
 800a84a:	d52f      	bpl.n	800a8ac <__swbuf_r+0x84>
 800a84c:	6923      	ldr	r3, [r4, #16]
 800a84e:	b36b      	cbz	r3, 800a8ac <__swbuf_r+0x84>
 800a850:	6923      	ldr	r3, [r4, #16]
 800a852:	6820      	ldr	r0, [r4, #0]
 800a854:	1ac0      	subs	r0, r0, r3
 800a856:	6963      	ldr	r3, [r4, #20]
 800a858:	b2f6      	uxtb	r6, r6
 800a85a:	4283      	cmp	r3, r0
 800a85c:	4637      	mov	r7, r6
 800a85e:	dc04      	bgt.n	800a86a <__swbuf_r+0x42>
 800a860:	4621      	mov	r1, r4
 800a862:	4628      	mov	r0, r5
 800a864:	f000 f93c 	bl	800aae0 <_fflush_r>
 800a868:	bb30      	cbnz	r0, 800a8b8 <__swbuf_r+0x90>
 800a86a:	68a3      	ldr	r3, [r4, #8]
 800a86c:	3b01      	subs	r3, #1
 800a86e:	60a3      	str	r3, [r4, #8]
 800a870:	6823      	ldr	r3, [r4, #0]
 800a872:	1c5a      	adds	r2, r3, #1
 800a874:	6022      	str	r2, [r4, #0]
 800a876:	701e      	strb	r6, [r3, #0]
 800a878:	6963      	ldr	r3, [r4, #20]
 800a87a:	3001      	adds	r0, #1
 800a87c:	4283      	cmp	r3, r0
 800a87e:	d004      	beq.n	800a88a <__swbuf_r+0x62>
 800a880:	89a3      	ldrh	r3, [r4, #12]
 800a882:	07db      	lsls	r3, r3, #31
 800a884:	d506      	bpl.n	800a894 <__swbuf_r+0x6c>
 800a886:	2e0a      	cmp	r6, #10
 800a888:	d104      	bne.n	800a894 <__swbuf_r+0x6c>
 800a88a:	4621      	mov	r1, r4
 800a88c:	4628      	mov	r0, r5
 800a88e:	f000 f927 	bl	800aae0 <_fflush_r>
 800a892:	b988      	cbnz	r0, 800a8b8 <__swbuf_r+0x90>
 800a894:	4638      	mov	r0, r7
 800a896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a898:	4b0a      	ldr	r3, [pc, #40]	; (800a8c4 <__swbuf_r+0x9c>)
 800a89a:	429c      	cmp	r4, r3
 800a89c:	d101      	bne.n	800a8a2 <__swbuf_r+0x7a>
 800a89e:	68ac      	ldr	r4, [r5, #8]
 800a8a0:	e7cf      	b.n	800a842 <__swbuf_r+0x1a>
 800a8a2:	4b09      	ldr	r3, [pc, #36]	; (800a8c8 <__swbuf_r+0xa0>)
 800a8a4:	429c      	cmp	r4, r3
 800a8a6:	bf08      	it	eq
 800a8a8:	68ec      	ldreq	r4, [r5, #12]
 800a8aa:	e7ca      	b.n	800a842 <__swbuf_r+0x1a>
 800a8ac:	4621      	mov	r1, r4
 800a8ae:	4628      	mov	r0, r5
 800a8b0:	f000 f81a 	bl	800a8e8 <__swsetup_r>
 800a8b4:	2800      	cmp	r0, #0
 800a8b6:	d0cb      	beq.n	800a850 <__swbuf_r+0x28>
 800a8b8:	f04f 37ff 	mov.w	r7, #4294967295
 800a8bc:	e7ea      	b.n	800a894 <__swbuf_r+0x6c>
 800a8be:	bf00      	nop
 800a8c0:	0800b654 	.word	0x0800b654
 800a8c4:	0800b674 	.word	0x0800b674
 800a8c8:	0800b634 	.word	0x0800b634

0800a8cc <__ascii_wctomb>:
 800a8cc:	b149      	cbz	r1, 800a8e2 <__ascii_wctomb+0x16>
 800a8ce:	2aff      	cmp	r2, #255	; 0xff
 800a8d0:	bf85      	ittet	hi
 800a8d2:	238a      	movhi	r3, #138	; 0x8a
 800a8d4:	6003      	strhi	r3, [r0, #0]
 800a8d6:	700a      	strbls	r2, [r1, #0]
 800a8d8:	f04f 30ff 	movhi.w	r0, #4294967295
 800a8dc:	bf98      	it	ls
 800a8de:	2001      	movls	r0, #1
 800a8e0:	4770      	bx	lr
 800a8e2:	4608      	mov	r0, r1
 800a8e4:	4770      	bx	lr
	...

0800a8e8 <__swsetup_r>:
 800a8e8:	4b32      	ldr	r3, [pc, #200]	; (800a9b4 <__swsetup_r+0xcc>)
 800a8ea:	b570      	push	{r4, r5, r6, lr}
 800a8ec:	681d      	ldr	r5, [r3, #0]
 800a8ee:	4606      	mov	r6, r0
 800a8f0:	460c      	mov	r4, r1
 800a8f2:	b125      	cbz	r5, 800a8fe <__swsetup_r+0x16>
 800a8f4:	69ab      	ldr	r3, [r5, #24]
 800a8f6:	b913      	cbnz	r3, 800a8fe <__swsetup_r+0x16>
 800a8f8:	4628      	mov	r0, r5
 800a8fa:	f000 f985 	bl	800ac08 <__sinit>
 800a8fe:	4b2e      	ldr	r3, [pc, #184]	; (800a9b8 <__swsetup_r+0xd0>)
 800a900:	429c      	cmp	r4, r3
 800a902:	d10f      	bne.n	800a924 <__swsetup_r+0x3c>
 800a904:	686c      	ldr	r4, [r5, #4]
 800a906:	89a3      	ldrh	r3, [r4, #12]
 800a908:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a90c:	0719      	lsls	r1, r3, #28
 800a90e:	d42c      	bmi.n	800a96a <__swsetup_r+0x82>
 800a910:	06dd      	lsls	r5, r3, #27
 800a912:	d411      	bmi.n	800a938 <__swsetup_r+0x50>
 800a914:	2309      	movs	r3, #9
 800a916:	6033      	str	r3, [r6, #0]
 800a918:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a91c:	81a3      	strh	r3, [r4, #12]
 800a91e:	f04f 30ff 	mov.w	r0, #4294967295
 800a922:	e03e      	b.n	800a9a2 <__swsetup_r+0xba>
 800a924:	4b25      	ldr	r3, [pc, #148]	; (800a9bc <__swsetup_r+0xd4>)
 800a926:	429c      	cmp	r4, r3
 800a928:	d101      	bne.n	800a92e <__swsetup_r+0x46>
 800a92a:	68ac      	ldr	r4, [r5, #8]
 800a92c:	e7eb      	b.n	800a906 <__swsetup_r+0x1e>
 800a92e:	4b24      	ldr	r3, [pc, #144]	; (800a9c0 <__swsetup_r+0xd8>)
 800a930:	429c      	cmp	r4, r3
 800a932:	bf08      	it	eq
 800a934:	68ec      	ldreq	r4, [r5, #12]
 800a936:	e7e6      	b.n	800a906 <__swsetup_r+0x1e>
 800a938:	0758      	lsls	r0, r3, #29
 800a93a:	d512      	bpl.n	800a962 <__swsetup_r+0x7a>
 800a93c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a93e:	b141      	cbz	r1, 800a952 <__swsetup_r+0x6a>
 800a940:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a944:	4299      	cmp	r1, r3
 800a946:	d002      	beq.n	800a94e <__swsetup_r+0x66>
 800a948:	4630      	mov	r0, r6
 800a94a:	f7ff fb6f 	bl	800a02c <_free_r>
 800a94e:	2300      	movs	r3, #0
 800a950:	6363      	str	r3, [r4, #52]	; 0x34
 800a952:	89a3      	ldrh	r3, [r4, #12]
 800a954:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a958:	81a3      	strh	r3, [r4, #12]
 800a95a:	2300      	movs	r3, #0
 800a95c:	6063      	str	r3, [r4, #4]
 800a95e:	6923      	ldr	r3, [r4, #16]
 800a960:	6023      	str	r3, [r4, #0]
 800a962:	89a3      	ldrh	r3, [r4, #12]
 800a964:	f043 0308 	orr.w	r3, r3, #8
 800a968:	81a3      	strh	r3, [r4, #12]
 800a96a:	6923      	ldr	r3, [r4, #16]
 800a96c:	b94b      	cbnz	r3, 800a982 <__swsetup_r+0x9a>
 800a96e:	89a3      	ldrh	r3, [r4, #12]
 800a970:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a974:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a978:	d003      	beq.n	800a982 <__swsetup_r+0x9a>
 800a97a:	4621      	mov	r1, r4
 800a97c:	4630      	mov	r0, r6
 800a97e:	f000 fa07 	bl	800ad90 <__smakebuf_r>
 800a982:	89a0      	ldrh	r0, [r4, #12]
 800a984:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a988:	f010 0301 	ands.w	r3, r0, #1
 800a98c:	d00a      	beq.n	800a9a4 <__swsetup_r+0xbc>
 800a98e:	2300      	movs	r3, #0
 800a990:	60a3      	str	r3, [r4, #8]
 800a992:	6963      	ldr	r3, [r4, #20]
 800a994:	425b      	negs	r3, r3
 800a996:	61a3      	str	r3, [r4, #24]
 800a998:	6923      	ldr	r3, [r4, #16]
 800a99a:	b943      	cbnz	r3, 800a9ae <__swsetup_r+0xc6>
 800a99c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a9a0:	d1ba      	bne.n	800a918 <__swsetup_r+0x30>
 800a9a2:	bd70      	pop	{r4, r5, r6, pc}
 800a9a4:	0781      	lsls	r1, r0, #30
 800a9a6:	bf58      	it	pl
 800a9a8:	6963      	ldrpl	r3, [r4, #20]
 800a9aa:	60a3      	str	r3, [r4, #8]
 800a9ac:	e7f4      	b.n	800a998 <__swsetup_r+0xb0>
 800a9ae:	2000      	movs	r0, #0
 800a9b0:	e7f7      	b.n	800a9a2 <__swsetup_r+0xba>
 800a9b2:	bf00      	nop
 800a9b4:	2000006c 	.word	0x2000006c
 800a9b8:	0800b654 	.word	0x0800b654
 800a9bc:	0800b674 	.word	0x0800b674
 800a9c0:	0800b634 	.word	0x0800b634

0800a9c4 <abort>:
 800a9c4:	b508      	push	{r3, lr}
 800a9c6:	2006      	movs	r0, #6
 800a9c8:	f000 fa52 	bl	800ae70 <raise>
 800a9cc:	2001      	movs	r0, #1
 800a9ce:	f7f8 f9b9 	bl	8002d44 <_exit>
	...

0800a9d4 <__sflush_r>:
 800a9d4:	898a      	ldrh	r2, [r1, #12]
 800a9d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9da:	4605      	mov	r5, r0
 800a9dc:	0710      	lsls	r0, r2, #28
 800a9de:	460c      	mov	r4, r1
 800a9e0:	d458      	bmi.n	800aa94 <__sflush_r+0xc0>
 800a9e2:	684b      	ldr	r3, [r1, #4]
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	dc05      	bgt.n	800a9f4 <__sflush_r+0x20>
 800a9e8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	dc02      	bgt.n	800a9f4 <__sflush_r+0x20>
 800a9ee:	2000      	movs	r0, #0
 800a9f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a9f6:	2e00      	cmp	r6, #0
 800a9f8:	d0f9      	beq.n	800a9ee <__sflush_r+0x1a>
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aa00:	682f      	ldr	r7, [r5, #0]
 800aa02:	602b      	str	r3, [r5, #0]
 800aa04:	d032      	beq.n	800aa6c <__sflush_r+0x98>
 800aa06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aa08:	89a3      	ldrh	r3, [r4, #12]
 800aa0a:	075a      	lsls	r2, r3, #29
 800aa0c:	d505      	bpl.n	800aa1a <__sflush_r+0x46>
 800aa0e:	6863      	ldr	r3, [r4, #4]
 800aa10:	1ac0      	subs	r0, r0, r3
 800aa12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aa14:	b10b      	cbz	r3, 800aa1a <__sflush_r+0x46>
 800aa16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aa18:	1ac0      	subs	r0, r0, r3
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	4602      	mov	r2, r0
 800aa1e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aa20:	6a21      	ldr	r1, [r4, #32]
 800aa22:	4628      	mov	r0, r5
 800aa24:	47b0      	blx	r6
 800aa26:	1c43      	adds	r3, r0, #1
 800aa28:	89a3      	ldrh	r3, [r4, #12]
 800aa2a:	d106      	bne.n	800aa3a <__sflush_r+0x66>
 800aa2c:	6829      	ldr	r1, [r5, #0]
 800aa2e:	291d      	cmp	r1, #29
 800aa30:	d82c      	bhi.n	800aa8c <__sflush_r+0xb8>
 800aa32:	4a2a      	ldr	r2, [pc, #168]	; (800aadc <__sflush_r+0x108>)
 800aa34:	40ca      	lsrs	r2, r1
 800aa36:	07d6      	lsls	r6, r2, #31
 800aa38:	d528      	bpl.n	800aa8c <__sflush_r+0xb8>
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	6062      	str	r2, [r4, #4]
 800aa3e:	04d9      	lsls	r1, r3, #19
 800aa40:	6922      	ldr	r2, [r4, #16]
 800aa42:	6022      	str	r2, [r4, #0]
 800aa44:	d504      	bpl.n	800aa50 <__sflush_r+0x7c>
 800aa46:	1c42      	adds	r2, r0, #1
 800aa48:	d101      	bne.n	800aa4e <__sflush_r+0x7a>
 800aa4a:	682b      	ldr	r3, [r5, #0]
 800aa4c:	b903      	cbnz	r3, 800aa50 <__sflush_r+0x7c>
 800aa4e:	6560      	str	r0, [r4, #84]	; 0x54
 800aa50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800aa52:	602f      	str	r7, [r5, #0]
 800aa54:	2900      	cmp	r1, #0
 800aa56:	d0ca      	beq.n	800a9ee <__sflush_r+0x1a>
 800aa58:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa5c:	4299      	cmp	r1, r3
 800aa5e:	d002      	beq.n	800aa66 <__sflush_r+0x92>
 800aa60:	4628      	mov	r0, r5
 800aa62:	f7ff fae3 	bl	800a02c <_free_r>
 800aa66:	2000      	movs	r0, #0
 800aa68:	6360      	str	r0, [r4, #52]	; 0x34
 800aa6a:	e7c1      	b.n	800a9f0 <__sflush_r+0x1c>
 800aa6c:	6a21      	ldr	r1, [r4, #32]
 800aa6e:	2301      	movs	r3, #1
 800aa70:	4628      	mov	r0, r5
 800aa72:	47b0      	blx	r6
 800aa74:	1c41      	adds	r1, r0, #1
 800aa76:	d1c7      	bne.n	800aa08 <__sflush_r+0x34>
 800aa78:	682b      	ldr	r3, [r5, #0]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d0c4      	beq.n	800aa08 <__sflush_r+0x34>
 800aa7e:	2b1d      	cmp	r3, #29
 800aa80:	d001      	beq.n	800aa86 <__sflush_r+0xb2>
 800aa82:	2b16      	cmp	r3, #22
 800aa84:	d101      	bne.n	800aa8a <__sflush_r+0xb6>
 800aa86:	602f      	str	r7, [r5, #0]
 800aa88:	e7b1      	b.n	800a9ee <__sflush_r+0x1a>
 800aa8a:	89a3      	ldrh	r3, [r4, #12]
 800aa8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa90:	81a3      	strh	r3, [r4, #12]
 800aa92:	e7ad      	b.n	800a9f0 <__sflush_r+0x1c>
 800aa94:	690f      	ldr	r7, [r1, #16]
 800aa96:	2f00      	cmp	r7, #0
 800aa98:	d0a9      	beq.n	800a9ee <__sflush_r+0x1a>
 800aa9a:	0793      	lsls	r3, r2, #30
 800aa9c:	680e      	ldr	r6, [r1, #0]
 800aa9e:	bf08      	it	eq
 800aaa0:	694b      	ldreq	r3, [r1, #20]
 800aaa2:	600f      	str	r7, [r1, #0]
 800aaa4:	bf18      	it	ne
 800aaa6:	2300      	movne	r3, #0
 800aaa8:	eba6 0807 	sub.w	r8, r6, r7
 800aaac:	608b      	str	r3, [r1, #8]
 800aaae:	f1b8 0f00 	cmp.w	r8, #0
 800aab2:	dd9c      	ble.n	800a9ee <__sflush_r+0x1a>
 800aab4:	6a21      	ldr	r1, [r4, #32]
 800aab6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800aab8:	4643      	mov	r3, r8
 800aaba:	463a      	mov	r2, r7
 800aabc:	4628      	mov	r0, r5
 800aabe:	47b0      	blx	r6
 800aac0:	2800      	cmp	r0, #0
 800aac2:	dc06      	bgt.n	800aad2 <__sflush_r+0xfe>
 800aac4:	89a3      	ldrh	r3, [r4, #12]
 800aac6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aaca:	81a3      	strh	r3, [r4, #12]
 800aacc:	f04f 30ff 	mov.w	r0, #4294967295
 800aad0:	e78e      	b.n	800a9f0 <__sflush_r+0x1c>
 800aad2:	4407      	add	r7, r0
 800aad4:	eba8 0800 	sub.w	r8, r8, r0
 800aad8:	e7e9      	b.n	800aaae <__sflush_r+0xda>
 800aada:	bf00      	nop
 800aadc:	20400001 	.word	0x20400001

0800aae0 <_fflush_r>:
 800aae0:	b538      	push	{r3, r4, r5, lr}
 800aae2:	690b      	ldr	r3, [r1, #16]
 800aae4:	4605      	mov	r5, r0
 800aae6:	460c      	mov	r4, r1
 800aae8:	b913      	cbnz	r3, 800aaf0 <_fflush_r+0x10>
 800aaea:	2500      	movs	r5, #0
 800aaec:	4628      	mov	r0, r5
 800aaee:	bd38      	pop	{r3, r4, r5, pc}
 800aaf0:	b118      	cbz	r0, 800aafa <_fflush_r+0x1a>
 800aaf2:	6983      	ldr	r3, [r0, #24]
 800aaf4:	b90b      	cbnz	r3, 800aafa <_fflush_r+0x1a>
 800aaf6:	f000 f887 	bl	800ac08 <__sinit>
 800aafa:	4b14      	ldr	r3, [pc, #80]	; (800ab4c <_fflush_r+0x6c>)
 800aafc:	429c      	cmp	r4, r3
 800aafe:	d11b      	bne.n	800ab38 <_fflush_r+0x58>
 800ab00:	686c      	ldr	r4, [r5, #4]
 800ab02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d0ef      	beq.n	800aaea <_fflush_r+0xa>
 800ab0a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ab0c:	07d0      	lsls	r0, r2, #31
 800ab0e:	d404      	bmi.n	800ab1a <_fflush_r+0x3a>
 800ab10:	0599      	lsls	r1, r3, #22
 800ab12:	d402      	bmi.n	800ab1a <_fflush_r+0x3a>
 800ab14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab16:	f000 f915 	bl	800ad44 <__retarget_lock_acquire_recursive>
 800ab1a:	4628      	mov	r0, r5
 800ab1c:	4621      	mov	r1, r4
 800ab1e:	f7ff ff59 	bl	800a9d4 <__sflush_r>
 800ab22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab24:	07da      	lsls	r2, r3, #31
 800ab26:	4605      	mov	r5, r0
 800ab28:	d4e0      	bmi.n	800aaec <_fflush_r+0xc>
 800ab2a:	89a3      	ldrh	r3, [r4, #12]
 800ab2c:	059b      	lsls	r3, r3, #22
 800ab2e:	d4dd      	bmi.n	800aaec <_fflush_r+0xc>
 800ab30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab32:	f000 f908 	bl	800ad46 <__retarget_lock_release_recursive>
 800ab36:	e7d9      	b.n	800aaec <_fflush_r+0xc>
 800ab38:	4b05      	ldr	r3, [pc, #20]	; (800ab50 <_fflush_r+0x70>)
 800ab3a:	429c      	cmp	r4, r3
 800ab3c:	d101      	bne.n	800ab42 <_fflush_r+0x62>
 800ab3e:	68ac      	ldr	r4, [r5, #8]
 800ab40:	e7df      	b.n	800ab02 <_fflush_r+0x22>
 800ab42:	4b04      	ldr	r3, [pc, #16]	; (800ab54 <_fflush_r+0x74>)
 800ab44:	429c      	cmp	r4, r3
 800ab46:	bf08      	it	eq
 800ab48:	68ec      	ldreq	r4, [r5, #12]
 800ab4a:	e7da      	b.n	800ab02 <_fflush_r+0x22>
 800ab4c:	0800b654 	.word	0x0800b654
 800ab50:	0800b674 	.word	0x0800b674
 800ab54:	0800b634 	.word	0x0800b634

0800ab58 <std>:
 800ab58:	2300      	movs	r3, #0
 800ab5a:	b510      	push	{r4, lr}
 800ab5c:	4604      	mov	r4, r0
 800ab5e:	e9c0 3300 	strd	r3, r3, [r0]
 800ab62:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ab66:	6083      	str	r3, [r0, #8]
 800ab68:	8181      	strh	r1, [r0, #12]
 800ab6a:	6643      	str	r3, [r0, #100]	; 0x64
 800ab6c:	81c2      	strh	r2, [r0, #14]
 800ab6e:	6183      	str	r3, [r0, #24]
 800ab70:	4619      	mov	r1, r3
 800ab72:	2208      	movs	r2, #8
 800ab74:	305c      	adds	r0, #92	; 0x5c
 800ab76:	f7fd fba1 	bl	80082bc <memset>
 800ab7a:	4b05      	ldr	r3, [pc, #20]	; (800ab90 <std+0x38>)
 800ab7c:	6263      	str	r3, [r4, #36]	; 0x24
 800ab7e:	4b05      	ldr	r3, [pc, #20]	; (800ab94 <std+0x3c>)
 800ab80:	62a3      	str	r3, [r4, #40]	; 0x28
 800ab82:	4b05      	ldr	r3, [pc, #20]	; (800ab98 <std+0x40>)
 800ab84:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ab86:	4b05      	ldr	r3, [pc, #20]	; (800ab9c <std+0x44>)
 800ab88:	6224      	str	r4, [r4, #32]
 800ab8a:	6323      	str	r3, [r4, #48]	; 0x30
 800ab8c:	bd10      	pop	{r4, pc}
 800ab8e:	bf00      	nop
 800ab90:	0800aea9 	.word	0x0800aea9
 800ab94:	0800aecb 	.word	0x0800aecb
 800ab98:	0800af03 	.word	0x0800af03
 800ab9c:	0800af27 	.word	0x0800af27

0800aba0 <_cleanup_r>:
 800aba0:	4901      	ldr	r1, [pc, #4]	; (800aba8 <_cleanup_r+0x8>)
 800aba2:	f000 b8af 	b.w	800ad04 <_fwalk_reent>
 800aba6:	bf00      	nop
 800aba8:	0800aae1 	.word	0x0800aae1

0800abac <__sfmoreglue>:
 800abac:	b570      	push	{r4, r5, r6, lr}
 800abae:	1e4a      	subs	r2, r1, #1
 800abb0:	2568      	movs	r5, #104	; 0x68
 800abb2:	4355      	muls	r5, r2
 800abb4:	460e      	mov	r6, r1
 800abb6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800abba:	f7ff fa87 	bl	800a0cc <_malloc_r>
 800abbe:	4604      	mov	r4, r0
 800abc0:	b140      	cbz	r0, 800abd4 <__sfmoreglue+0x28>
 800abc2:	2100      	movs	r1, #0
 800abc4:	e9c0 1600 	strd	r1, r6, [r0]
 800abc8:	300c      	adds	r0, #12
 800abca:	60a0      	str	r0, [r4, #8]
 800abcc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800abd0:	f7fd fb74 	bl	80082bc <memset>
 800abd4:	4620      	mov	r0, r4
 800abd6:	bd70      	pop	{r4, r5, r6, pc}

0800abd8 <__sfp_lock_acquire>:
 800abd8:	4801      	ldr	r0, [pc, #4]	; (800abe0 <__sfp_lock_acquire+0x8>)
 800abda:	f000 b8b3 	b.w	800ad44 <__retarget_lock_acquire_recursive>
 800abde:	bf00      	nop
 800abe0:	200043ac 	.word	0x200043ac

0800abe4 <__sfp_lock_release>:
 800abe4:	4801      	ldr	r0, [pc, #4]	; (800abec <__sfp_lock_release+0x8>)
 800abe6:	f000 b8ae 	b.w	800ad46 <__retarget_lock_release_recursive>
 800abea:	bf00      	nop
 800abec:	200043ac 	.word	0x200043ac

0800abf0 <__sinit_lock_acquire>:
 800abf0:	4801      	ldr	r0, [pc, #4]	; (800abf8 <__sinit_lock_acquire+0x8>)
 800abf2:	f000 b8a7 	b.w	800ad44 <__retarget_lock_acquire_recursive>
 800abf6:	bf00      	nop
 800abf8:	200043a7 	.word	0x200043a7

0800abfc <__sinit_lock_release>:
 800abfc:	4801      	ldr	r0, [pc, #4]	; (800ac04 <__sinit_lock_release+0x8>)
 800abfe:	f000 b8a2 	b.w	800ad46 <__retarget_lock_release_recursive>
 800ac02:	bf00      	nop
 800ac04:	200043a7 	.word	0x200043a7

0800ac08 <__sinit>:
 800ac08:	b510      	push	{r4, lr}
 800ac0a:	4604      	mov	r4, r0
 800ac0c:	f7ff fff0 	bl	800abf0 <__sinit_lock_acquire>
 800ac10:	69a3      	ldr	r3, [r4, #24]
 800ac12:	b11b      	cbz	r3, 800ac1c <__sinit+0x14>
 800ac14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac18:	f7ff bff0 	b.w	800abfc <__sinit_lock_release>
 800ac1c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ac20:	6523      	str	r3, [r4, #80]	; 0x50
 800ac22:	4b13      	ldr	r3, [pc, #76]	; (800ac70 <__sinit+0x68>)
 800ac24:	4a13      	ldr	r2, [pc, #76]	; (800ac74 <__sinit+0x6c>)
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	62a2      	str	r2, [r4, #40]	; 0x28
 800ac2a:	42a3      	cmp	r3, r4
 800ac2c:	bf04      	itt	eq
 800ac2e:	2301      	moveq	r3, #1
 800ac30:	61a3      	streq	r3, [r4, #24]
 800ac32:	4620      	mov	r0, r4
 800ac34:	f000 f820 	bl	800ac78 <__sfp>
 800ac38:	6060      	str	r0, [r4, #4]
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	f000 f81c 	bl	800ac78 <__sfp>
 800ac40:	60a0      	str	r0, [r4, #8]
 800ac42:	4620      	mov	r0, r4
 800ac44:	f000 f818 	bl	800ac78 <__sfp>
 800ac48:	2200      	movs	r2, #0
 800ac4a:	60e0      	str	r0, [r4, #12]
 800ac4c:	2104      	movs	r1, #4
 800ac4e:	6860      	ldr	r0, [r4, #4]
 800ac50:	f7ff ff82 	bl	800ab58 <std>
 800ac54:	68a0      	ldr	r0, [r4, #8]
 800ac56:	2201      	movs	r2, #1
 800ac58:	2109      	movs	r1, #9
 800ac5a:	f7ff ff7d 	bl	800ab58 <std>
 800ac5e:	68e0      	ldr	r0, [r4, #12]
 800ac60:	2202      	movs	r2, #2
 800ac62:	2112      	movs	r1, #18
 800ac64:	f7ff ff78 	bl	800ab58 <std>
 800ac68:	2301      	movs	r3, #1
 800ac6a:	61a3      	str	r3, [r4, #24]
 800ac6c:	e7d2      	b.n	800ac14 <__sinit+0xc>
 800ac6e:	bf00      	nop
 800ac70:	0800b2b4 	.word	0x0800b2b4
 800ac74:	0800aba1 	.word	0x0800aba1

0800ac78 <__sfp>:
 800ac78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac7a:	4607      	mov	r7, r0
 800ac7c:	f7ff ffac 	bl	800abd8 <__sfp_lock_acquire>
 800ac80:	4b1e      	ldr	r3, [pc, #120]	; (800acfc <__sfp+0x84>)
 800ac82:	681e      	ldr	r6, [r3, #0]
 800ac84:	69b3      	ldr	r3, [r6, #24]
 800ac86:	b913      	cbnz	r3, 800ac8e <__sfp+0x16>
 800ac88:	4630      	mov	r0, r6
 800ac8a:	f7ff ffbd 	bl	800ac08 <__sinit>
 800ac8e:	3648      	adds	r6, #72	; 0x48
 800ac90:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ac94:	3b01      	subs	r3, #1
 800ac96:	d503      	bpl.n	800aca0 <__sfp+0x28>
 800ac98:	6833      	ldr	r3, [r6, #0]
 800ac9a:	b30b      	cbz	r3, 800ace0 <__sfp+0x68>
 800ac9c:	6836      	ldr	r6, [r6, #0]
 800ac9e:	e7f7      	b.n	800ac90 <__sfp+0x18>
 800aca0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800aca4:	b9d5      	cbnz	r5, 800acdc <__sfp+0x64>
 800aca6:	4b16      	ldr	r3, [pc, #88]	; (800ad00 <__sfp+0x88>)
 800aca8:	60e3      	str	r3, [r4, #12]
 800acaa:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800acae:	6665      	str	r5, [r4, #100]	; 0x64
 800acb0:	f000 f847 	bl	800ad42 <__retarget_lock_init_recursive>
 800acb4:	f7ff ff96 	bl	800abe4 <__sfp_lock_release>
 800acb8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800acbc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800acc0:	6025      	str	r5, [r4, #0]
 800acc2:	61a5      	str	r5, [r4, #24]
 800acc4:	2208      	movs	r2, #8
 800acc6:	4629      	mov	r1, r5
 800acc8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800accc:	f7fd faf6 	bl	80082bc <memset>
 800acd0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800acd4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800acd8:	4620      	mov	r0, r4
 800acda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acdc:	3468      	adds	r4, #104	; 0x68
 800acde:	e7d9      	b.n	800ac94 <__sfp+0x1c>
 800ace0:	2104      	movs	r1, #4
 800ace2:	4638      	mov	r0, r7
 800ace4:	f7ff ff62 	bl	800abac <__sfmoreglue>
 800ace8:	4604      	mov	r4, r0
 800acea:	6030      	str	r0, [r6, #0]
 800acec:	2800      	cmp	r0, #0
 800acee:	d1d5      	bne.n	800ac9c <__sfp+0x24>
 800acf0:	f7ff ff78 	bl	800abe4 <__sfp_lock_release>
 800acf4:	230c      	movs	r3, #12
 800acf6:	603b      	str	r3, [r7, #0]
 800acf8:	e7ee      	b.n	800acd8 <__sfp+0x60>
 800acfa:	bf00      	nop
 800acfc:	0800b2b4 	.word	0x0800b2b4
 800ad00:	ffff0001 	.word	0xffff0001

0800ad04 <_fwalk_reent>:
 800ad04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad08:	4606      	mov	r6, r0
 800ad0a:	4688      	mov	r8, r1
 800ad0c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ad10:	2700      	movs	r7, #0
 800ad12:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad16:	f1b9 0901 	subs.w	r9, r9, #1
 800ad1a:	d505      	bpl.n	800ad28 <_fwalk_reent+0x24>
 800ad1c:	6824      	ldr	r4, [r4, #0]
 800ad1e:	2c00      	cmp	r4, #0
 800ad20:	d1f7      	bne.n	800ad12 <_fwalk_reent+0xe>
 800ad22:	4638      	mov	r0, r7
 800ad24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad28:	89ab      	ldrh	r3, [r5, #12]
 800ad2a:	2b01      	cmp	r3, #1
 800ad2c:	d907      	bls.n	800ad3e <_fwalk_reent+0x3a>
 800ad2e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad32:	3301      	adds	r3, #1
 800ad34:	d003      	beq.n	800ad3e <_fwalk_reent+0x3a>
 800ad36:	4629      	mov	r1, r5
 800ad38:	4630      	mov	r0, r6
 800ad3a:	47c0      	blx	r8
 800ad3c:	4307      	orrs	r7, r0
 800ad3e:	3568      	adds	r5, #104	; 0x68
 800ad40:	e7e9      	b.n	800ad16 <_fwalk_reent+0x12>

0800ad42 <__retarget_lock_init_recursive>:
 800ad42:	4770      	bx	lr

0800ad44 <__retarget_lock_acquire_recursive>:
 800ad44:	4770      	bx	lr

0800ad46 <__retarget_lock_release_recursive>:
 800ad46:	4770      	bx	lr

0800ad48 <__swhatbuf_r>:
 800ad48:	b570      	push	{r4, r5, r6, lr}
 800ad4a:	460e      	mov	r6, r1
 800ad4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad50:	2900      	cmp	r1, #0
 800ad52:	b096      	sub	sp, #88	; 0x58
 800ad54:	4614      	mov	r4, r2
 800ad56:	461d      	mov	r5, r3
 800ad58:	da07      	bge.n	800ad6a <__swhatbuf_r+0x22>
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	602b      	str	r3, [r5, #0]
 800ad5e:	89b3      	ldrh	r3, [r6, #12]
 800ad60:	061a      	lsls	r2, r3, #24
 800ad62:	d410      	bmi.n	800ad86 <__swhatbuf_r+0x3e>
 800ad64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad68:	e00e      	b.n	800ad88 <__swhatbuf_r+0x40>
 800ad6a:	466a      	mov	r2, sp
 800ad6c:	f000 f902 	bl	800af74 <_fstat_r>
 800ad70:	2800      	cmp	r0, #0
 800ad72:	dbf2      	blt.n	800ad5a <__swhatbuf_r+0x12>
 800ad74:	9a01      	ldr	r2, [sp, #4]
 800ad76:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ad7a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ad7e:	425a      	negs	r2, r3
 800ad80:	415a      	adcs	r2, r3
 800ad82:	602a      	str	r2, [r5, #0]
 800ad84:	e7ee      	b.n	800ad64 <__swhatbuf_r+0x1c>
 800ad86:	2340      	movs	r3, #64	; 0x40
 800ad88:	2000      	movs	r0, #0
 800ad8a:	6023      	str	r3, [r4, #0]
 800ad8c:	b016      	add	sp, #88	; 0x58
 800ad8e:	bd70      	pop	{r4, r5, r6, pc}

0800ad90 <__smakebuf_r>:
 800ad90:	898b      	ldrh	r3, [r1, #12]
 800ad92:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ad94:	079d      	lsls	r5, r3, #30
 800ad96:	4606      	mov	r6, r0
 800ad98:	460c      	mov	r4, r1
 800ad9a:	d507      	bpl.n	800adac <__smakebuf_r+0x1c>
 800ad9c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ada0:	6023      	str	r3, [r4, #0]
 800ada2:	6123      	str	r3, [r4, #16]
 800ada4:	2301      	movs	r3, #1
 800ada6:	6163      	str	r3, [r4, #20]
 800ada8:	b002      	add	sp, #8
 800adaa:	bd70      	pop	{r4, r5, r6, pc}
 800adac:	ab01      	add	r3, sp, #4
 800adae:	466a      	mov	r2, sp
 800adb0:	f7ff ffca 	bl	800ad48 <__swhatbuf_r>
 800adb4:	9900      	ldr	r1, [sp, #0]
 800adb6:	4605      	mov	r5, r0
 800adb8:	4630      	mov	r0, r6
 800adba:	f7ff f987 	bl	800a0cc <_malloc_r>
 800adbe:	b948      	cbnz	r0, 800add4 <__smakebuf_r+0x44>
 800adc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adc4:	059a      	lsls	r2, r3, #22
 800adc6:	d4ef      	bmi.n	800ada8 <__smakebuf_r+0x18>
 800adc8:	f023 0303 	bic.w	r3, r3, #3
 800adcc:	f043 0302 	orr.w	r3, r3, #2
 800add0:	81a3      	strh	r3, [r4, #12]
 800add2:	e7e3      	b.n	800ad9c <__smakebuf_r+0xc>
 800add4:	4b0d      	ldr	r3, [pc, #52]	; (800ae0c <__smakebuf_r+0x7c>)
 800add6:	62b3      	str	r3, [r6, #40]	; 0x28
 800add8:	89a3      	ldrh	r3, [r4, #12]
 800adda:	6020      	str	r0, [r4, #0]
 800addc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ade0:	81a3      	strh	r3, [r4, #12]
 800ade2:	9b00      	ldr	r3, [sp, #0]
 800ade4:	6163      	str	r3, [r4, #20]
 800ade6:	9b01      	ldr	r3, [sp, #4]
 800ade8:	6120      	str	r0, [r4, #16]
 800adea:	b15b      	cbz	r3, 800ae04 <__smakebuf_r+0x74>
 800adec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adf0:	4630      	mov	r0, r6
 800adf2:	f000 f8d1 	bl	800af98 <_isatty_r>
 800adf6:	b128      	cbz	r0, 800ae04 <__smakebuf_r+0x74>
 800adf8:	89a3      	ldrh	r3, [r4, #12]
 800adfa:	f023 0303 	bic.w	r3, r3, #3
 800adfe:	f043 0301 	orr.w	r3, r3, #1
 800ae02:	81a3      	strh	r3, [r4, #12]
 800ae04:	89a0      	ldrh	r0, [r4, #12]
 800ae06:	4305      	orrs	r5, r0
 800ae08:	81a5      	strh	r5, [r4, #12]
 800ae0a:	e7cd      	b.n	800ada8 <__smakebuf_r+0x18>
 800ae0c:	0800aba1 	.word	0x0800aba1

0800ae10 <_malloc_usable_size_r>:
 800ae10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae14:	1f18      	subs	r0, r3, #4
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	bfbc      	itt	lt
 800ae1a:	580b      	ldrlt	r3, [r1, r0]
 800ae1c:	18c0      	addlt	r0, r0, r3
 800ae1e:	4770      	bx	lr

0800ae20 <_raise_r>:
 800ae20:	291f      	cmp	r1, #31
 800ae22:	b538      	push	{r3, r4, r5, lr}
 800ae24:	4604      	mov	r4, r0
 800ae26:	460d      	mov	r5, r1
 800ae28:	d904      	bls.n	800ae34 <_raise_r+0x14>
 800ae2a:	2316      	movs	r3, #22
 800ae2c:	6003      	str	r3, [r0, #0]
 800ae2e:	f04f 30ff 	mov.w	r0, #4294967295
 800ae32:	bd38      	pop	{r3, r4, r5, pc}
 800ae34:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ae36:	b112      	cbz	r2, 800ae3e <_raise_r+0x1e>
 800ae38:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ae3c:	b94b      	cbnz	r3, 800ae52 <_raise_r+0x32>
 800ae3e:	4620      	mov	r0, r4
 800ae40:	f000 f830 	bl	800aea4 <_getpid_r>
 800ae44:	462a      	mov	r2, r5
 800ae46:	4601      	mov	r1, r0
 800ae48:	4620      	mov	r0, r4
 800ae4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ae4e:	f000 b817 	b.w	800ae80 <_kill_r>
 800ae52:	2b01      	cmp	r3, #1
 800ae54:	d00a      	beq.n	800ae6c <_raise_r+0x4c>
 800ae56:	1c59      	adds	r1, r3, #1
 800ae58:	d103      	bne.n	800ae62 <_raise_r+0x42>
 800ae5a:	2316      	movs	r3, #22
 800ae5c:	6003      	str	r3, [r0, #0]
 800ae5e:	2001      	movs	r0, #1
 800ae60:	e7e7      	b.n	800ae32 <_raise_r+0x12>
 800ae62:	2400      	movs	r4, #0
 800ae64:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ae68:	4628      	mov	r0, r5
 800ae6a:	4798      	blx	r3
 800ae6c:	2000      	movs	r0, #0
 800ae6e:	e7e0      	b.n	800ae32 <_raise_r+0x12>

0800ae70 <raise>:
 800ae70:	4b02      	ldr	r3, [pc, #8]	; (800ae7c <raise+0xc>)
 800ae72:	4601      	mov	r1, r0
 800ae74:	6818      	ldr	r0, [r3, #0]
 800ae76:	f7ff bfd3 	b.w	800ae20 <_raise_r>
 800ae7a:	bf00      	nop
 800ae7c:	2000006c 	.word	0x2000006c

0800ae80 <_kill_r>:
 800ae80:	b538      	push	{r3, r4, r5, lr}
 800ae82:	4d07      	ldr	r5, [pc, #28]	; (800aea0 <_kill_r+0x20>)
 800ae84:	2300      	movs	r3, #0
 800ae86:	4604      	mov	r4, r0
 800ae88:	4608      	mov	r0, r1
 800ae8a:	4611      	mov	r1, r2
 800ae8c:	602b      	str	r3, [r5, #0]
 800ae8e:	f7f7 ff49 	bl	8002d24 <_kill>
 800ae92:	1c43      	adds	r3, r0, #1
 800ae94:	d102      	bne.n	800ae9c <_kill_r+0x1c>
 800ae96:	682b      	ldr	r3, [r5, #0]
 800ae98:	b103      	cbz	r3, 800ae9c <_kill_r+0x1c>
 800ae9a:	6023      	str	r3, [r4, #0]
 800ae9c:	bd38      	pop	{r3, r4, r5, pc}
 800ae9e:	bf00      	nop
 800aea0:	200043a0 	.word	0x200043a0

0800aea4 <_getpid_r>:
 800aea4:	f7f7 bf36 	b.w	8002d14 <_getpid>

0800aea8 <__sread>:
 800aea8:	b510      	push	{r4, lr}
 800aeaa:	460c      	mov	r4, r1
 800aeac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aeb0:	f000 f894 	bl	800afdc <_read_r>
 800aeb4:	2800      	cmp	r0, #0
 800aeb6:	bfab      	itete	ge
 800aeb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800aeba:	89a3      	ldrhlt	r3, [r4, #12]
 800aebc:	181b      	addge	r3, r3, r0
 800aebe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800aec2:	bfac      	ite	ge
 800aec4:	6563      	strge	r3, [r4, #84]	; 0x54
 800aec6:	81a3      	strhlt	r3, [r4, #12]
 800aec8:	bd10      	pop	{r4, pc}

0800aeca <__swrite>:
 800aeca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aece:	461f      	mov	r7, r3
 800aed0:	898b      	ldrh	r3, [r1, #12]
 800aed2:	05db      	lsls	r3, r3, #23
 800aed4:	4605      	mov	r5, r0
 800aed6:	460c      	mov	r4, r1
 800aed8:	4616      	mov	r6, r2
 800aeda:	d505      	bpl.n	800aee8 <__swrite+0x1e>
 800aedc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aee0:	2302      	movs	r3, #2
 800aee2:	2200      	movs	r2, #0
 800aee4:	f000 f868 	bl	800afb8 <_lseek_r>
 800aee8:	89a3      	ldrh	r3, [r4, #12]
 800aeea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aeee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aef2:	81a3      	strh	r3, [r4, #12]
 800aef4:	4632      	mov	r2, r6
 800aef6:	463b      	mov	r3, r7
 800aef8:	4628      	mov	r0, r5
 800aefa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aefe:	f000 b817 	b.w	800af30 <_write_r>

0800af02 <__sseek>:
 800af02:	b510      	push	{r4, lr}
 800af04:	460c      	mov	r4, r1
 800af06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af0a:	f000 f855 	bl	800afb8 <_lseek_r>
 800af0e:	1c43      	adds	r3, r0, #1
 800af10:	89a3      	ldrh	r3, [r4, #12]
 800af12:	bf15      	itete	ne
 800af14:	6560      	strne	r0, [r4, #84]	; 0x54
 800af16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800af1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800af1e:	81a3      	strheq	r3, [r4, #12]
 800af20:	bf18      	it	ne
 800af22:	81a3      	strhne	r3, [r4, #12]
 800af24:	bd10      	pop	{r4, pc}

0800af26 <__sclose>:
 800af26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af2a:	f000 b813 	b.w	800af54 <_close_r>
	...

0800af30 <_write_r>:
 800af30:	b538      	push	{r3, r4, r5, lr}
 800af32:	4d07      	ldr	r5, [pc, #28]	; (800af50 <_write_r+0x20>)
 800af34:	4604      	mov	r4, r0
 800af36:	4608      	mov	r0, r1
 800af38:	4611      	mov	r1, r2
 800af3a:	2200      	movs	r2, #0
 800af3c:	602a      	str	r2, [r5, #0]
 800af3e:	461a      	mov	r2, r3
 800af40:	f7f7 ff27 	bl	8002d92 <_write>
 800af44:	1c43      	adds	r3, r0, #1
 800af46:	d102      	bne.n	800af4e <_write_r+0x1e>
 800af48:	682b      	ldr	r3, [r5, #0]
 800af4a:	b103      	cbz	r3, 800af4e <_write_r+0x1e>
 800af4c:	6023      	str	r3, [r4, #0]
 800af4e:	bd38      	pop	{r3, r4, r5, pc}
 800af50:	200043a0 	.word	0x200043a0

0800af54 <_close_r>:
 800af54:	b538      	push	{r3, r4, r5, lr}
 800af56:	4d06      	ldr	r5, [pc, #24]	; (800af70 <_close_r+0x1c>)
 800af58:	2300      	movs	r3, #0
 800af5a:	4604      	mov	r4, r0
 800af5c:	4608      	mov	r0, r1
 800af5e:	602b      	str	r3, [r5, #0]
 800af60:	f7f7 ff33 	bl	8002dca <_close>
 800af64:	1c43      	adds	r3, r0, #1
 800af66:	d102      	bne.n	800af6e <_close_r+0x1a>
 800af68:	682b      	ldr	r3, [r5, #0]
 800af6a:	b103      	cbz	r3, 800af6e <_close_r+0x1a>
 800af6c:	6023      	str	r3, [r4, #0]
 800af6e:	bd38      	pop	{r3, r4, r5, pc}
 800af70:	200043a0 	.word	0x200043a0

0800af74 <_fstat_r>:
 800af74:	b538      	push	{r3, r4, r5, lr}
 800af76:	4d07      	ldr	r5, [pc, #28]	; (800af94 <_fstat_r+0x20>)
 800af78:	2300      	movs	r3, #0
 800af7a:	4604      	mov	r4, r0
 800af7c:	4608      	mov	r0, r1
 800af7e:	4611      	mov	r1, r2
 800af80:	602b      	str	r3, [r5, #0]
 800af82:	f7f7 ff2e 	bl	8002de2 <_fstat>
 800af86:	1c43      	adds	r3, r0, #1
 800af88:	d102      	bne.n	800af90 <_fstat_r+0x1c>
 800af8a:	682b      	ldr	r3, [r5, #0]
 800af8c:	b103      	cbz	r3, 800af90 <_fstat_r+0x1c>
 800af8e:	6023      	str	r3, [r4, #0]
 800af90:	bd38      	pop	{r3, r4, r5, pc}
 800af92:	bf00      	nop
 800af94:	200043a0 	.word	0x200043a0

0800af98 <_isatty_r>:
 800af98:	b538      	push	{r3, r4, r5, lr}
 800af9a:	4d06      	ldr	r5, [pc, #24]	; (800afb4 <_isatty_r+0x1c>)
 800af9c:	2300      	movs	r3, #0
 800af9e:	4604      	mov	r4, r0
 800afa0:	4608      	mov	r0, r1
 800afa2:	602b      	str	r3, [r5, #0]
 800afa4:	f7f7 ff2d 	bl	8002e02 <_isatty>
 800afa8:	1c43      	adds	r3, r0, #1
 800afaa:	d102      	bne.n	800afb2 <_isatty_r+0x1a>
 800afac:	682b      	ldr	r3, [r5, #0]
 800afae:	b103      	cbz	r3, 800afb2 <_isatty_r+0x1a>
 800afb0:	6023      	str	r3, [r4, #0]
 800afb2:	bd38      	pop	{r3, r4, r5, pc}
 800afb4:	200043a0 	.word	0x200043a0

0800afb8 <_lseek_r>:
 800afb8:	b538      	push	{r3, r4, r5, lr}
 800afba:	4d07      	ldr	r5, [pc, #28]	; (800afd8 <_lseek_r+0x20>)
 800afbc:	4604      	mov	r4, r0
 800afbe:	4608      	mov	r0, r1
 800afc0:	4611      	mov	r1, r2
 800afc2:	2200      	movs	r2, #0
 800afc4:	602a      	str	r2, [r5, #0]
 800afc6:	461a      	mov	r2, r3
 800afc8:	f7f7 ff26 	bl	8002e18 <_lseek>
 800afcc:	1c43      	adds	r3, r0, #1
 800afce:	d102      	bne.n	800afd6 <_lseek_r+0x1e>
 800afd0:	682b      	ldr	r3, [r5, #0]
 800afd2:	b103      	cbz	r3, 800afd6 <_lseek_r+0x1e>
 800afd4:	6023      	str	r3, [r4, #0]
 800afd6:	bd38      	pop	{r3, r4, r5, pc}
 800afd8:	200043a0 	.word	0x200043a0

0800afdc <_read_r>:
 800afdc:	b538      	push	{r3, r4, r5, lr}
 800afde:	4d07      	ldr	r5, [pc, #28]	; (800affc <_read_r+0x20>)
 800afe0:	4604      	mov	r4, r0
 800afe2:	4608      	mov	r0, r1
 800afe4:	4611      	mov	r1, r2
 800afe6:	2200      	movs	r2, #0
 800afe8:	602a      	str	r2, [r5, #0]
 800afea:	461a      	mov	r2, r3
 800afec:	f7f7 feb4 	bl	8002d58 <_read>
 800aff0:	1c43      	adds	r3, r0, #1
 800aff2:	d102      	bne.n	800affa <_read_r+0x1e>
 800aff4:	682b      	ldr	r3, [r5, #0]
 800aff6:	b103      	cbz	r3, 800affa <_read_r+0x1e>
 800aff8:	6023      	str	r3, [r4, #0]
 800affa:	bd38      	pop	{r3, r4, r5, pc}
 800affc:	200043a0 	.word	0x200043a0

0800b000 <_init>:
 800b000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b002:	bf00      	nop
 800b004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b006:	bc08      	pop	{r3}
 800b008:	469e      	mov	lr, r3
 800b00a:	4770      	bx	lr

0800b00c <_fini>:
 800b00c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b00e:	bf00      	nop
 800b010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b012:	bc08      	pop	{r3}
 800b014:	469e      	mov	lr, r3
 800b016:	4770      	bx	lr
