/*
 * Copyright (c) 2017, NXP
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <arm/armv7-m.dtsi>
#include <dt-bindings/clock/imx_ccm.h>
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/i2c/i2c.h>
#include <dt-bindings/rdc/imx_rdc.h>

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-m4";
			reg = <0>;
		};
	};

	soc {
		tcml_code: code@1ffe0000 {
			compatible = "nxp,imx-itcm";
			reg = <0x1ffe0000 0x20000>;
			label = "TCML CODE";
		};

		tcmu_sys: memory@20000000 {
			compatible = "nxp,imx-dtcm";
			reg = <0x20000000 0x20000>;
			label = "TCMU SYSTEM";
		};

		ccm: ccm@30380000 {
			compatible = "nxp,imx-ccm";
			reg = <0x30380000 0x10000>;
			label = "CCM";
			#clock-cells = <3>;
		};

		dma0: dma@30bd0000 {
			compatible = "nxp,mcux-dma";
			reg = <0x30bd0000 0x10000>;
			interrupts = <2 0>;
			label = "DMA_0";
		};

		gpio3: gpio@30220000 {
			compatible = "nxp,imx-gpio";
			reg = <0x30220000 0x10000>;
			interrupts = <68 0>, <69 0>;
			label = "GPIO_3";
			gpio-controller;
			#gpio-cells = <2>;
		};

		gpio5: gpio@30240000 {
			compatible = "nxp,imx-gpio";
			reg = <0x30240000 0x10000>;
			interrupts = <72 0>, <73 0>;
			label = "GPIO_5";
			gpio-controller;
			#gpio-cells = <2>;
		};

		i2c3: i2c@30a40000 {
			compatible = "nxp,kinetis-i2c";
			clock-frequency = <I2C_BITRATE_STANDARD>;
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x30a40000 0x10000>;
			interrupts = <37 0>;
			clocks = <&ccm IMX_CCM_I2C_CLK 0x6c 24>;
			label = "I2C_3";
			status = "disabled";
		};

		i2s3: i2cs@30030000 {
			compatible = "nxp,kinetis-i2s";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x30030000 0x10000>;
			interrupts = <50 0>;
			clocks = <&ccm IMX_CCM_I2S_CLK 0x6c 24>;
			label = "I2S_3";
			status = "disabled";
		};

		/* For now only uart2 is supported and
		 * tested with the serial driver
		 */
		uart4: uart@30a60000 {
			compatible = "nxp,kinetis-imx-uart";
			reg = <0x30a60000 0x10000>;
			interrupts = <29 3>;
			clocks = <&ccm IMX_CCM_UART_CLK 0x6c 24>;
			label = "UART_4";
			status = "disabled";
		};

		mub: mu@30ab0000 {
			compatible = "nxp,imx-mcux-mu";
			reg = <0x30ab0000 0x10000>;
			interrupts = <97 0>;
			label = "MU_B";
			status = "disabled";
		};
	};
};

&nvic {
	arm,num-irq-priority-bits = <4>;
};
