
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v
# synth_design -part xc7z020clg484-3 -top stage1_parameter_buffer_18_2_16_42_2688 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top stage1_parameter_buffer_18_2_16_42_2688 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28329 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.266 ; gain = 54.895 ; free physical = 246735 ; free virtual = 314470
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stage1_parameter_buffer_18_2_16_42_2688' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_41_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:1018]
INFO: [Synth 8-6155] done synthesizing module 'counter_41_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:1018]
INFO: [Synth 8-6157] synthesizing module 'counter_63_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:1039]
INFO: [Synth 8-6155] done synthesizing module 'counter_63_2' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:1039]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Wixr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:936]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:1060]
	Parameter DATA_WIDTH bound to: 162 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:1060]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Wixr_real_half_0' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:936]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Wixr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:202]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Wixr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:855]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Wixr_imag_half_0' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:855]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Wixr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:225]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Wfxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:774]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Wfxr_real_half_0' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:774]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Wfxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:249]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Wfxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:693]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Wfxr_imag_half_0' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:693]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Wfxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:272]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Woxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:612]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Woxr_real_half_0' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:612]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Woxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:296]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Woxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:531]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Woxr_imag_half_0' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:531]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Woxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:319]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Wcxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:450]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Wcxr_real_half_0' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:450]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Wcxr_real_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:343]
INFO: [Synth 8-6157] synthesizing module 'weight_buffer_18_9_42_2_2688Wcxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:370]
INFO: [Synth 8-6155] done synthesizing module 'weight_buffer_18_9_42_2_2688Wcxr_imag_half_0' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:370]
WARNING: [Synth 8-689] width (14) of port connection 'index' does not match port width (12) of module 'weight_buffer_18_9_42_2_2688Wcxr_imag_half_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:366]
INFO: [Synth 8-6155] done synthesizing module 'stage1_parameter_buffer_18_2_16_42_2688' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:3]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[11]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[10]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[9]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[8]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[7]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[6]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[5]
WARNING: [Synth 8-3331] design single_port_ram has unconnected port addr[4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.031 ; gain = 100.660 ; free physical = 246740 ; free virtual = 314475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.031 ; gain = 100.660 ; free physical = 246744 ; free virtual = 314480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.031 ; gain = 108.660 ; free physical = 246744 ; free virtual = 314480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1563.031 ; gain = 116.660 ; free physical = 246718 ; free virtual = 314454
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 16    
+---Registers : 
	              162 Bit    Registers := 16    
	               12 Bit    Registers := 32    
+---RAMs : 
	               1K Bit         RAMs := 16    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_41_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module counter_63_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module single_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	              162 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module weight_buffer_18_9_42_2_2688Wixr_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module weight_buffer_18_9_42_2_2688Wixr_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module weight_buffer_18_9_42_2_2688Wfxr_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module weight_buffer_18_9_42_2_2688Wfxr_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module weight_buffer_18_9_42_2_2688Woxr_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module weight_buffer_18_9_42_2_2688Woxr_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module weight_buffer_18_9_42_2_2688Wcxr_real_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
Module weight_buffer_18_9_42_2_2688Wcxr_imag_half_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'Wixr_imag_buffer/addrs_base_0_reg[11:0]' into 'Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:886]
INFO: [Synth 8-4471] merging register 'Wixr_imag_buffer/addrs_0_reg[11:0]' into 'Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:888]
INFO: [Synth 8-4471] merging register 'Wixr_imag_buffer/addrs_base_1_reg[11:0]' into 'Wixr_real_buffer/addrs_base_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:887]
INFO: [Synth 8-4471] merging register 'Wixr_imag_buffer/addrs_1_reg[11:0]' into 'Wixr_real_buffer/addrs_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:889]
INFO: [Synth 8-4471] merging register 'Wfxr_real_buffer/addrs_base_0_reg[11:0]' into 'Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:805]
INFO: [Synth 8-4471] merging register 'Wfxr_real_buffer/addrs_0_reg[11:0]' into 'Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:807]
INFO: [Synth 8-4471] merging register 'Wfxr_real_buffer/addrs_base_1_reg[11:0]' into 'Wixr_real_buffer/addrs_base_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:806]
INFO: [Synth 8-4471] merging register 'Wfxr_real_buffer/addrs_1_reg[11:0]' into 'Wixr_real_buffer/addrs_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:808]
INFO: [Synth 8-4471] merging register 'Wfxr_imag_buffer/addrs_base_0_reg[11:0]' into 'Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:724]
INFO: [Synth 8-4471] merging register 'Wfxr_imag_buffer/addrs_0_reg[11:0]' into 'Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:726]
INFO: [Synth 8-4471] merging register 'Wfxr_imag_buffer/addrs_base_1_reg[11:0]' into 'Wixr_real_buffer/addrs_base_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:725]
INFO: [Synth 8-4471] merging register 'Wfxr_imag_buffer/addrs_1_reg[11:0]' into 'Wixr_real_buffer/addrs_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:727]
INFO: [Synth 8-4471] merging register 'Woxr_real_buffer/addrs_base_0_reg[11:0]' into 'Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:643]
INFO: [Synth 8-4471] merging register 'Woxr_real_buffer/addrs_0_reg[11:0]' into 'Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:645]
INFO: [Synth 8-4471] merging register 'Woxr_real_buffer/addrs_base_1_reg[11:0]' into 'Wixr_real_buffer/addrs_base_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:644]
INFO: [Synth 8-4471] merging register 'Woxr_real_buffer/addrs_1_reg[11:0]' into 'Wixr_real_buffer/addrs_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:646]
INFO: [Synth 8-4471] merging register 'Woxr_imag_buffer/addrs_base_0_reg[11:0]' into 'Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:562]
INFO: [Synth 8-4471] merging register 'Woxr_imag_buffer/addrs_0_reg[11:0]' into 'Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:564]
INFO: [Synth 8-4471] merging register 'Woxr_imag_buffer/addrs_base_1_reg[11:0]' into 'Wixr_real_buffer/addrs_base_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:563]
INFO: [Synth 8-4471] merging register 'Woxr_imag_buffer/addrs_1_reg[11:0]' into 'Wixr_real_buffer/addrs_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:565]
INFO: [Synth 8-4471] merging register 'Wcxr_real_buffer/addrs_base_0_reg[11:0]' into 'Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:481]
INFO: [Synth 8-4471] merging register 'Wcxr_real_buffer/addrs_0_reg[11:0]' into 'Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:483]
INFO: [Synth 8-4471] merging register 'Wcxr_real_buffer/addrs_base_1_reg[11:0]' into 'Wixr_real_buffer/addrs_base_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:482]
INFO: [Synth 8-4471] merging register 'Wcxr_real_buffer/addrs_1_reg[11:0]' into 'Wixr_real_buffer/addrs_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:484]
INFO: [Synth 8-4471] merging register 'Wcxr_imag_buffer/addrs_base_0_reg[11:0]' into 'Wixr_real_buffer/addrs_base_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:401]
INFO: [Synth 8-4471] merging register 'Wcxr_imag_buffer/addrs_0_reg[11:0]' into 'Wixr_real_buffer/addrs_0_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:403]
INFO: [Synth 8-4471] merging register 'Wcxr_imag_buffer/addrs_base_1_reg[11:0]' into 'Wixr_real_buffer/addrs_base_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:402]
INFO: [Synth 8-4471] merging register 'Wcxr_imag_buffer/addrs_1_reg[11:0]' into 'Wixr_real_buffer/addrs_1_reg[11:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:404]
WARNING: [Synth 8-3936] Found unconnected internal register 'Wixr_real_buffer/addrs_1_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:404]
WARNING: [Synth 8-3936] Found unconnected internal register 'Wixr_real_buffer/addrs_0_reg' and it is trimmed from '12' to '4' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688.v:403]
warning: Removed RAM Wixr_real_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wixr_real_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Wixr_real_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wixr_real_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Wixr_imag_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wixr_imag_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Wixr_imag_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wixr_imag_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Wfxr_real_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wfxr_real_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Wfxr_real_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wfxr_real_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Wfxr_imag_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wfxr_imag_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Wfxr_imag_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wfxr_imag_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Woxr_real_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Woxr_real_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Woxr_real_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Woxr_real_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Woxr_imag_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Woxr_imag_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Woxr_imag_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Woxr_imag_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Wcxr_real_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wcxr_real_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Wcxr_real_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wcxr_real_buffer/ram_inst_1/ram_reg was removed. 
warning: Removed RAM Wcxr_imag_buffer/ram_inst_0/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wcxr_imag_buffer/ram_inst_0/ram_reg was removed. 
warning: Removed RAM Wcxr_imag_buffer/ram_inst_1/ram_reg due to inactive write enable
WARNING: [Synth 8-6014] Unused sequential element Wcxr_imag_buffer/ram_inst_1/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[144]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[145]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[146]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[147]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[148]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[149]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[150]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[151]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[152]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[153]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[154]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[155]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[156]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[157]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[158]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[159]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[160]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[161]' (FD) to 'i_15/Wcxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[144]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[145]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[146]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[147]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[148]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[149]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[150]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[151]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[152]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[153]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[154]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[155]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[156]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[157]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[158]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[159]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[160]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[161]' (FD) to 'i_13/Wcxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[144]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[145]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[146]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[147]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[148]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[149]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[150]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[151]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[152]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[153]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[154]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[155]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[156]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[157]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[158]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[159]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[160]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[161]' (FD) to 'i_11/Woxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[144]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[145]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[146]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[147]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[148]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[149]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[150]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[151]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[152]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[153]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[154]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[155]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[156]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[157]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[158]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[159]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[160]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[161]' (FD) to 'i_9/Woxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[144]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[145]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[146]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[147]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[148]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[149]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[150]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[151]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[152]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[153]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[154]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[155]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[156]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[157]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[158]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[159]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[160]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[161]' (FD) to 'i_7/Wfxr_imag_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[144]' (FD) to 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[145]' (FD) to 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[146]' (FD) to 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[147]' (FD) to 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[148]' (FD) to 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[149]' (FD) to 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[150]' (FD) to 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[151]' (FD) to 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[152]' (FD) to 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[153]' (FD) to 'i_5/Wfxr_real_buffer/ram_inst_1/out_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/\Wcxr_imag_buffer/ram_inst_1/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/\Wcxr_real_buffer/ram_inst_1/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\Woxr_imag_buffer/ram_inst_1/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\Woxr_real_buffer/ram_inst_1/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7/\Wfxr_imag_buffer/ram_inst_1/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_5/\Wfxr_real_buffer/ram_inst_1/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\Wixr_imag_buffer/ram_inst_1/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\Wixr_real_buffer/ram_inst_1/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/\Wcxr_imag_buffer/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_12/\Wcxr_real_buffer/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\Woxr_imag_buffer/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_8/\Woxr_real_buffer/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\Wfxr_imag_buffer/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_4/\Wfxr_real_buffer/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\Wixr_imag_buffer/ram_inst_0/out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\Wixr_real_buffer/ram_inst_0/out_reg[17] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1676.746 ; gain = 230.375 ; free physical = 246396 ; free virtual = 314135
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1676.746 ; gain = 230.375 ; free physical = 246386 ; free virtual = 314125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.746 ; gain = 238.375 ; free physical = 246380 ; free virtual = 314119
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.750 ; gain = 238.379 ; free physical = 246352 ; free virtual = 314090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.750 ; gain = 238.379 ; free physical = 246351 ; free virtual = 314089
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.750 ; gain = 238.379 ; free physical = 246351 ; free virtual = 314089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.750 ; gain = 238.379 ; free physical = 246350 ; free virtual = 314088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.750 ; gain = 238.379 ; free physical = 246349 ; free virtual = 314087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.750 ; gain = 238.379 ; free physical = 246349 ; free virtual = 314087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.750 ; gain = 238.379 ; free physical = 246348 ; free virtual = 314086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.750 ; gain = 238.379 ; free physical = 246347 ; free virtual = 314085
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1684.754 ; gain = 238.379 ; free physical = 246347 ; free virtual = 314085
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1781.914 ; gain = 0.000 ; free physical = 246080 ; free virtual = 313818
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
176 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1785.918 ; gain = 339.645 ; free physical = 246120 ; free virtual = 313858
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2247.543 ; gain = 461.625 ; free physical = 245512 ; free virtual = 313252
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.543 ; gain = 0.000 ; free physical = 245511 ; free virtual = 313251
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.555 ; gain = 0.000 ; free physical = 245506 ; free virtual = 313246
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2311.570 ; gain = 0.000 ; free physical = 246676 ; free virtual = 314415

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: d1592f45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2311.570 ; gain = 0.000 ; free physical = 246684 ; free virtual = 314422

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d1592f45

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2328.555 ; gain = 0.004 ; free physical = 246604 ; free virtual = 314342
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d1592f45

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2328.555 ; gain = 0.004 ; free physical = 246604 ; free virtual = 314342
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d1592f45

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2328.555 ; gain = 0.004 ; free physical = 246603 ; free virtual = 314342
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: d1592f45

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2328.555 ; gain = 0.004 ; free physical = 246603 ; free virtual = 314341
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d1592f45

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2328.555 ; gain = 0.004 ; free physical = 246598 ; free virtual = 314336
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d1592f45

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2328.555 ; gain = 0.004 ; free physical = 246597 ; free virtual = 314335
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.555 ; gain = 0.000 ; free physical = 246597 ; free virtual = 314335
Ending Logic Optimization Task | Checksum: d1592f45

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2328.555 ; gain = 0.004 ; free physical = 246596 ; free virtual = 314334

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d1592f45

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2328.555 ; gain = 0.000 ; free physical = 246584 ; free virtual = 314322

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d1592f45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.555 ; gain = 0.000 ; free physical = 246583 ; free virtual = 314322

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.555 ; gain = 0.000 ; free physical = 246583 ; free virtual = 314322
Ending Netlist Obfuscation Task | Checksum: d1592f45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2328.555 ; gain = 0.000 ; free physical = 246583 ; free virtual = 314322
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d1592f45
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module stage1_parameter_buffer_18_2_16_42_2688 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.562 ; gain = 8.008 ; free physical = 246567 ; free virtual = 314305
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.562 ; gain = 0.000 ; free physical = 246567 ; free virtual = 314305
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.562 ; gain = 0.000 ; free physical = 246567 ; free virtual = 314305
Power optimization passes: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2400.562 ; gain = 8.008 ; free physical = 246567 ; free virtual = 314305
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2400.562 ; gain = 8.008 ; free physical = 246550 ; free virtual = 314288
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246556 ; free virtual = 314294


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design stage1_parameter_buffer_18_2_16_42_2688 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d1592f45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246555 ; free virtual = 314293
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d1592f45
Power optimization: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2504.613 ; gain = 176.059 ; free physical = 246558 ; free virtual = 314296
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -3709792 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d1592f45

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246552 ; free virtual = 314290
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d1592f45

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246551 ; free virtual = 314290
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d1592f45

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246551 ; free virtual = 314290
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d1592f45

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246551 ; free virtual = 314289
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d1592f45

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246551 ; free virtual = 314289

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246551 ; free virtual = 314289
Ending Netlist Obfuscation Task | Checksum: d1592f45

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246551 ; free virtual = 314289
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246526 ; free virtual = 314264
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246526 ; free virtual = 314264
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246526 ; free virtual = 314264

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246467 ; free virtual = 314206

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e73f1132

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246461 ; free virtual = 314199

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e73f1132

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246461 ; free virtual = 314199
Phase 1 Placer Initialization | Checksum: e73f1132

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246461 ; free virtual = 314199

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246461 ; free virtual = 314199
Phase 2 Final Placement Cleanup | Checksum: e73f1132

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246461 ; free virtual = 314199
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246462 ; free virtual = 314200
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246461 ; free virtual = 314200
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246449 ; free virtual = 314188
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 0 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246521 ; free virtual = 314260
Post Restoration Checksum: NetGraph: 0 NumContArr: 0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246513 ; free virtual = 314251

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246469 ; free virtual = 314208

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246468 ; free virtual = 314207

Phase 2.4 Timing Verification

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246433 ; free virtual = 314172
Phase 2.4 Timing Verification | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246434 ; free virtual = 314172
INFO: [Route 35-61] The design met the timing requirement.

Phase 2.5 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.5 Route finalize | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246501 ; free virtual = 314240

Phase 2.6 Verifying routed nets

 Verification completed successfully
Phase 2.6 Verifying routed nets | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246499 ; free virtual = 314238

Phase 2.7 Depositing Routes
Phase 2.7 Depositing Routes | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246498 ; free virtual = 314237
Phase 2 Router Initialization | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246498 ; free virtual = 314237

Phase 3 Post Router Timing
Phase 3 Post Router Timing | Checksum: 00000000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246479 ; free virtual = 314218
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246508 ; free virtual = 314247

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246507 ; free virtual = 314246
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246506 ; free virtual = 314245
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2504.613 ; gain = 0.000 ; free physical = 246495 ; free virtual = 314234
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
INFO: [Timing 38-72] No paths found.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/stage1_parameter_buffer_18_2_16_42_2688/post_imp_drc.rpt.
report_drc completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 23:29:57 2022...
