[{"name": "\u8b5a\u5dfd\u8a00", "email": "sytan@ntut.edu.tw", "latestUpdate": "2008-09-19 01:33:04", "objective": "1. Number Systems, Conversion, Codes and Arithmetic\r\n2. Boolean Algebra, Boolean algebra simplification\r\n3. Logic Gates, Implementations\r\n4. Karnaugh Map and Quine-McCluskey Minimization\r\n5. Combinational Circuit Design Principle\r\n6. Analysis of Synchronous/clocked Sequential Circuits\r\n7. Design of Synchronous/clocked Sequential Circuits\r\n8. VHDL and simulation\r\n\r\n", "schedule": "1. Number Systems, Conversion, Codes and Arithmetic\r\n2. Boolean Algebra, Boolean algebra simplification\r\n3. Logic Gates\r\n4. Gate-Level Minimization, Karnaugh Map and \r\n   Quine-McCluskey  Minimization\r\n5. Combinational Logic\r\n6. Midterm Examination\r\n7. Synchronous Sequential Logic\r\n8. Registers and Counters\r\n9. Memory and Programmable Logic\r\n10. Design at the Register Transfer Level\r\n11. Asynchronous Sequential Logic\r\n12. Final Examination\r\n", "scorePolicy": "Midterm Exam   25 %\r\nFinal Exam      25 %\r\nHomeworks and Assignments   50 %\r\nClass participations (extra credits)   5 %\r\nQuizs (extra credits)    5 %\r\n", "materials": "Text Book:\r\nBy M. Morris Mano, M. D. Ciletti\r\nDigital Design, 4th Ed., 2007, \r\nPearson Prentice Hall.\r\n\r\n\r\nReference:\r\nBy Charles H. Roth, Jr, \r\nFundamentals of Logic Design, 5th Ed.,\r\nThomson Inc., 2004. \r\n", "foreignLanguageTextbooks": false}]