platform=xilinx_u280_xdma_201920_3
debug=1
save-temps=1
# profile_kernel=data:all:all:all # only for vitis 2020.1
## The original example uses DDR memory. We can use HBM since U280 supports that.
[connectivity]
nk=monet_hls:2

sp=monet_hls_1.nod_src:HBM[0:3]
sp=monet_hls_1.edge_src:HBM[0:3]
sp=monet_hls_1.edge_idx:HBM[4:7]
sp=monet_hls_1.ft_in_mat:HBM[8:11]
sp=monet_hls_1.w_fc_mat:PLRAM[0]
sp=monet_hls_1.pseudo_in_mat:HBM[12:15]
sp=monet_hls_1.w_pp_mat:PLRAM[0]
sp=monet_hls_1.bias_pp_mat:PLRAM[0]
sp=monet_hls_1.mu_mat:PLRAM[0]
sp=monet_hls_1.inv_sigma_mat:PLRAM[0]
sp=monet_hls_1.rst_mat:HBM[16:19]

sp=monet_hls_2.nod_src:HBM[0:3]
sp=monet_hls_2.edge_src:HBM[0:3]
sp=monet_hls_2.edge_idx:HBM[4:7]
sp=monet_hls_2.ft_in_mat:HBM[8:11]
sp=monet_hls_2.w_fc_mat:PLRAM[0]
sp=monet_hls_2.pseudo_in_mat:HBM[12:15]
sp=monet_hls_2.w_pp_mat:PLRAM[0]
sp=monet_hls_2.bias_pp_mat:PLRAM[0]
sp=monet_hls_2.mu_mat:PLRAM[0]
sp=monet_hls_2.inv_sigma_mat:PLRAM[0]
sp=monet_hls_2.rst_mat:HBM[16:19]

[profile]
data=all:all:all
stall=all:all

[hls]
pre_tcl=../config/hls_config.tcl

[advanced]
# param=compiler.userPreSysLinkOverlayTcl=../config/preSysLink.tcl
param=compiler.userPreSysLinkOverlayTcl=../config/preSysLink_v2.tcl
