<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DAIF</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">DAIF, Interrupt Mask Bits</h1><p>The DAIF characteristics are:</p><h2>Purpose</h2>
        <p>Allows access to the interrupt mask bits.</p>
      <h2>Configuration</h2><p>
                Some or all RW fields of this register have defined reset values.
                
        These apply
      
                only if the PE resets into an Exception level that is using AArch64.
                Otherwise,
                
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
            <p>DAIF is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The DAIF bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="22"><a href="#0_63">RES0</a></td><td class="lr" colspan="1"><a href="#D_9">D</a></td><td class="lr" colspan="1"><a href="#A_8">A</a></td><td class="lr" colspan="1"><a href="#I_7">I</a></td><td class="lr" colspan="1"><a href="#F_6">F</a></td><td class="lr" colspan="6"><a href="#0_5">RES0</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="0_63">
                Bits [63:10]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="D_9">D, bit [9]
              </h4>
          
  <p>Process state D mask. The possible values of this bit are:</p>

        <table class="valuetable"><tr><th>D</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Watchpoint, Breakpoint, and Software Step exceptions targeted at the current Exception level are not masked.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Watchpoint, Breakpoint, and Software Step exceptions targeted at the current Exception level are masked.</p>
</td></tr></table>
              
  <p>When the target Exception level of the debug exception is higher than the current Exception level, the exception is not masked by this bit.</p>

            <p>This field resets to <span class="binarynumber">1</span>.
</p><h4 id="A_8">A, bit [8]
              </h4>
          
  <p>SError interrupt mask bit. The possible values of this bit are:</p>

        <table class="valuetable"><tr><th>A</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Exception not masked.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Exception masked.</p>
</td></tr></table><p>This field resets to <span class="binarynumber">1</span>.
</p><h4 id="I_7">I, bit [7]
              </h4>
          
  <p>IRQ mask bit. The possible values of this bit are:</p>

        <table class="valuetable"><tr><th>I</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Exception not masked.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Exception masked.</p>
</td></tr></table><p>This field resets to <span class="binarynumber">1</span>.
</p><h4 id="F_6">F, bit [6]
              </h4>
          
  <p>FIQ mask bit. The possible values of this bit are:</p>

        <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Exception not masked.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Exception masked.</p>
</td></tr></table><p>This field resets to <span class="binarynumber">1</span>.
</p><h4 id="0_5">
                Bits [5:0]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the DAIF</h2>
        <p>For details on the operation of the MSR (immediate) accessor, see <span class="xref">MSR (immediate)</span> in the Arm® Architecture Reference Manual, Armv8, for Armv8-A architecture profile.</p>
      <p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, DAIF</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b0100</td><td>0b0010</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if !ELUsingAArch32(EL1) &amp;&amp; ((EL2Enabled() &amp;&amp; HCR_EL2.&lt;E2H,TGE&gt; == '11') || SCTLR_EL1.UMA == '0') then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        return Zeros(54):PSTATE.&lt;D,A,I,F&gt;:Zeros(6);
elsif PSTATE.EL == EL1 then
    return Zeros(54):PSTATE.&lt;D,A,I,F&gt;:Zeros(6);
elsif PSTATE.EL == EL2 then
    return Zeros(54):PSTATE.&lt;D,A,I,F&gt;:Zeros(6);
elsif PSTATE.EL == EL3 then
    return Zeros(54):PSTATE.&lt;D,A,I,F&gt;:Zeros(6);
              </p><h4 class="assembler">MSR DAIF, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b0100</td><td>0b0010</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    if !ELUsingAArch32(EL1) &amp;&amp; ((EL2Enabled() &amp;&amp; HCR_EL2.&lt;E2H,TGE&gt; == '11') || SCTLR_EL1.UMA == '0') then
        if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        PSTATE.&lt;D,A,I,F&gt; = X[t]&lt;9:6&gt;;
elsif PSTATE.EL == EL1 then
    PSTATE.&lt;D,A,I,F&gt; = X[t]&lt;9:6&gt;;
elsif PSTATE.EL == EL2 then
    PSTATE.&lt;D,A,I,F&gt; = X[t]&lt;9:6&gt;;
elsif PSTATE.EL == EL3 then
    PSTATE.&lt;D,A,I,F&gt; = X[t]&lt;9:6&gt;;
              </p><h4 class="assembler">MSR DAIFSet, #&lt;imm&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>op2</th></tr><tr><td>0b00</td><td>0b011</td><td>0b0100</td><td>0b110</td></tr></table><h4 class="assembler">MSR DAIFClr, #&lt;imm&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>op2</th></tr><tr><td>0b00</td><td>0b011</td><td>0b0100</td><td>0b111</td></tr></table></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
