<profile>

<section name = "Vitis HLS Report for 'fir'" level="0">
<item name = "Date">Mon Apr 10 16:46:11 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project_28</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.540 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8, 8, 80.000 ns, 80.000 ns, 9, 9, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Shift_Accum_Loop">6, 6, 4, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 146, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 0, 38, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 318, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_24s_24s_48_1_1_U1">mul_24s_24s_48_1_1, 0, 1, 0, 38, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="acc_V_1_fu_228_p2">+, 0, 0, 55, 48, 48</column>
<column name="add_ln11_fu_151_p2">+, 0, 0, 11, 3, 2</column>
<column name="ap_condition_111">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_115">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_154">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln12_fu_135_p2">icmp, 0, 0, 8, 3, 1</column>
<column name="icmp_ln16_1_fu_187_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln16_fu_174_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="data_V_fu_192_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln16_fu_179_p3">select, 0, 0, 24, 1, 24</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_V_fu_66">9, 2, 48, 96</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_data_V_2_reg_100">9, 2, 24, 48</column>
<column name="ap_phi_reg_pp0_iter2_data_V_2_reg_100">9, 2, 24, 48</column>
<column name="ap_sig_allocacmp_acc_V_load_1">9, 2, 48, 96</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 3, 6</column>
<column name="i_fu_70">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_V_fu_66">48, 0, 48, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_data_V_2_reg_100">24, 0, 24, 0</column>
<column name="ap_phi_reg_pp0_iter2_data_V_2_reg_100">24, 0, 24, 0</column>
<column name="c_load_reg_286">24, 0, 24, 0</column>
<column name="i_fu_70">3, 0, 3, 0</column>
<column name="icmp_ln12_reg_266">1, 0, 1, 0</column>
<column name="r_V_1_reg_291">48, 0, 48, 0</column>
<column name="shift_reg_V_0">24, 0, 24, 0</column>
<column name="shift_reg_V_1">24, 0, 24, 0</column>
<column name="shift_reg_V_2">24, 0, 24, 0</column>
<column name="tmp_reg_262">1, 0, 1, 0</column>
<column name="trunc_ln16_reg_270">2, 0, 2, 0</column>
<column name="tmp_reg_262">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="y">out, 48, ap_vld, y, pointer</column>
<column name="y_ap_vld">out, 1, ap_vld, y, pointer</column>
<column name="c_address0">out, 2, ap_memory, c, array</column>
<column name="c_ce0">out, 1, ap_memory, c, array</column>
<column name="c_q0">in, 24, ap_memory, c, array</column>
<column name="x">in, 24, ap_none, x, scalar</column>
</table>
</item>
</section>
</profile>
