Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 28 11:53:53 2019
| Host         : LAPTOP-M5F9DQUB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Floaty_board_design_wrapper_timing_summary_routed.rpt -pb Floaty_board_design_wrapper_timing_summary_routed.pb -rpx Floaty_board_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Floaty_board_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.744        0.000                      0                 2464        0.017        0.000                      0                 2464        9.020        0.000                       0                  1176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.744        0.000                      0                 2464        0.017        0.000                      0                 2464        9.020        0.000                       0                  1176  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.744ns  (required time - arrival time)
  Source:                 Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 3.031ns (43.576%)  route 3.925ns (56.424%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.676     2.984    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X15Y43         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.329     4.732    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[31]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.327     5.059 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.827     5.886    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.326     6.212 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.829     7.041    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.165 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.165    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.697 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.811    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.925    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.039    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.153    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.267    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.381    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.694 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[3]
                         net (fo=1, routed)           0.940     9.634    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_4
    SLICE_X14Y39         LUT5 (Prop_lut5_I0_O)        0.306     9.940 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0/O
                         net (fo=1, routed)           0.000     9.940    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1__0_n_0
    SLICE_X14Y39         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.499    22.691    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X14Y39         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                         clock pessimism              0.265    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)        0.029    22.684    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]
  -------------------------------------------------------------------
                         required time                         22.684    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 12.744    

Slack (MET) :             12.936ns  (required time - arrival time)
  Source:                 Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 2.663ns (39.613%)  route 4.060ns (60.387%))
  Logic Levels:           12  (CARRY4=8 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.681     2.989    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X13Y44         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/Q
                         net (fo=21, routed)          1.767     5.212    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.336 f  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5/O
                         net (fo=4, routed)           0.490     5.826    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5_n_0
    SLICE_X16Y41         LUT6 (Prop_lut6_I0_O)        0.124     5.950 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.689     6.639    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6_n_0
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.124     6.763 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.763    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/S[0]
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.295 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.295    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.523    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.637    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.751    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.865    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.979    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.292 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6/O[3]
                         net (fo=1, routed)           1.113     9.406    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6_n_4
    SLICE_X21Y42         LUT5 (Prop_lut5_I0_O)        0.306     9.712 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1/O
                         net (fo=1, routed)           0.000     9.712    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[32]_i_1_n_0
    SLICE_X21Y42         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.498    22.691    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X21Y42         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)        0.029    22.648    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[32]
  -------------------------------------------------------------------
                         required time                         22.648    
                         arrival time                          -9.712    
  -------------------------------------------------------------------
                         slack                                 12.936    

Slack (MET) :             12.988ns  (required time - arrival time)
  Source:                 Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.607ns  (logic 2.979ns (45.090%)  route 3.628ns (54.910%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.676     2.984    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X15Y43         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.329     4.732    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[31]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.327     5.059 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.827     5.886    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.326     6.212 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.829     7.041    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.165 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.165    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.697 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.811    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.925    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.039    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.153    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.267    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.381    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.620 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[2]
                         net (fo=1, routed)           0.643     9.263    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_5
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.328     9.591 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_2__0/O
                         net (fo=1, routed)           0.000     9.591    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[31]
    SLICE_X13Y50         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.498    22.690    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X13Y50         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.075    22.579    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]
  -------------------------------------------------------------------
                         required time                         22.579    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                 12.988    

Slack (MET) :             12.997ns  (required time - arrival time)
  Source:                 Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.949ns (43.585%)  route 3.817ns (56.415%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.676     2.984    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X15Y43         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.329     4.732    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[31]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.327     5.059 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.827     5.886    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.326     6.212 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.829     7.041    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.165 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.165    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.697 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.811    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.925    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.039    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.153    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.267    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.580 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/O[3]
                         net (fo=1, routed)           0.833     9.412    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_4
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.338     9.750 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[28]_i_1__0/O
                         net (fo=1, routed)           0.000     9.750    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[28]
    SLICE_X10Y49         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.508    22.701    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X10Y49         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/C
                         clock pessimism              0.230    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X10Y49         FDRE (Setup_fdre_C_D)        0.118    22.747    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]
  -------------------------------------------------------------------
                         required time                         22.747    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                 12.997    

Slack (MET) :             13.030ns  (required time - arrival time)
  Source:                 Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 2.613ns (38.818%)  route 4.118ns (61.182%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.676     2.984    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X15Y43         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.329     4.732    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[31]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.327     5.059 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.827     5.886    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.326     6.212 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.829     7.041    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.165 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.165    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.697 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.811    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.925    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.039    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.261 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/O[0]
                         net (fo=1, routed)           1.134     9.394    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_7
    SLICE_X10Y46         LUT3 (Prop_lut3_I2_O)        0.321     9.715 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.715    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[17]
    SLICE_X10Y46         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.507    22.700    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X10Y46         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/C
                         clock pessimism              0.230    22.930    
                         clock uncertainty           -0.302    22.628    
    SLICE_X10Y46         FDRE (Setup_fdre_C_D)        0.118    22.746    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]
  -------------------------------------------------------------------
                         required time                         22.746    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                 13.030    

Slack (MET) :             13.039ns  (required time - arrival time)
  Source:                 Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.670ns  (logic 2.593ns (38.873%)  route 4.077ns (61.127%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.681     2.989    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X13Y44         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/Q
                         net (fo=21, routed)          1.767     5.212    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I3_O)        0.124     5.336 f  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5/O
                         net (fo=4, routed)           0.490     5.826    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5_n_0
    SLICE_X16Y41         LUT6 (Prop_lut6_I0_O)        0.124     5.950 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6/O
                         net (fo=1, routed)           0.689     6.639    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6_n_0
    SLICE_X13Y42         LUT5 (Prop_lut5_I4_O)        0.124     6.763 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.763    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/S[0]
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.295 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.295    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.409 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.409    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.523 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.523    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.637    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.751    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.865    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.979 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.979    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.201 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6/O[0]
                         net (fo=1, routed)           1.131     9.332    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/icount_out0_carry__6_n_7
    SLICE_X14Y49         LUT3 (Prop_lut3_I2_O)        0.327     9.659 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1/O
                         net (fo=1, routed)           0.000     9.659    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1_n_0
    SLICE_X14Y49         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.502    22.694    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X14Y49         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/C
                         clock pessimism              0.230    22.925    
                         clock uncertainty           -0.302    22.623    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.075    22.698    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]
  -------------------------------------------------------------------
                         required time                         22.698    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                 13.039    

Slack (MET) :             13.063ns  (required time - arrival time)
  Source:                 Floaty_board_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 1.274ns (23.268%)  route 4.201ns (76.732%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.664     2.972    Floaty_board_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.518     3.490 f  Floaty_board_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=102, routed)         1.170     4.660    Floaty_board_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[24].TCSR1_FF_I_1
    SLICE_X11Y51         LUT2 (Prop_lut2_I1_O)        0.150     4.810 r  Floaty_board_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4/O
                         net (fo=1, routed)           0.597     5.407    Floaty_board_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4_n_0
    SLICE_X17Y50         LUT6 (Prop_lut6_I4_O)        0.332     5.739 r  Floaty_board_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.498     6.237    Floaty_board_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X18Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.361 f  Floaty_board_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.725     7.086    Floaty_board_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_2
    SLICE_X17Y46         LUT5 (Prop_lut5_I1_O)        0.150     7.236 r  Floaty_board_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.211     8.447    Floaty_board_design_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.589    22.781    Floaty_board_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    22.897    
                         clock uncertainty           -0.302    22.595    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.085    21.510    Floaty_board_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.510    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                 13.063    

Slack (MET) :             13.103ns  (required time - arrival time)
  Source:                 Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 2.821ns (42.595%)  route 3.802ns (57.405%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.676     2.984    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X15Y43         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.329     4.732    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[31]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.327     5.059 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.827     5.886    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.326     6.212 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.829     7.041    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.165 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.165    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.697 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.811    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.925    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.039    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.153    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.487 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/O[1]
                         net (fo=1, routed)           0.817     9.304    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_6
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.303     9.607 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[22]_i_1__0/O
                         net (fo=1, routed)           0.000     9.607    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[22]
    SLICE_X10Y49         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.508    22.701    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X10Y49         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/C
                         clock pessimism              0.230    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X10Y49         FDRE (Setup_fdre_C_D)        0.081    22.710    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]
  -------------------------------------------------------------------
                         required time                         22.710    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                 13.103    

Slack (MET) :             13.105ns  (required time - arrival time)
  Source:                 Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.658ns  (logic 2.727ns (40.957%)  route 3.931ns (59.043%))
  Logic Levels:           10  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.676     2.984    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X15Y43         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.329     4.732    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[31]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.327     5.059 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.827     5.886    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.326     6.212 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.829     7.041    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.165 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.165    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.697 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.811    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.925    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.039    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.153    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.375 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/O[0]
                         net (fo=1, routed)           0.947     9.321    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_7
    SLICE_X10Y49         LUT3 (Prop_lut3_I2_O)        0.321     9.642 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[21]_i_1__0/O
                         net (fo=1, routed)           0.000     9.642    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[21]
    SLICE_X10Y49         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.508    22.701    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X10Y49         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]/C
                         clock pessimism              0.230    22.931    
                         clock uncertainty           -0.302    22.629    
    SLICE_X10Y49         FDRE (Setup_fdre_C_D)        0.118    22.747    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[21]
  -------------------------------------------------------------------
                         required time                         22.747    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                 13.105    

Slack (MET) :             13.115ns  (required time - arrival time)
  Source:                 Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 3.049ns (47.391%)  route 3.385ns (52.609%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.676     2.984    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X15Y43         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.419     3.403 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.329     4.732    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/read_Mux_In[31]
    SLICE_X15Y40         LUT4 (Prop_lut4_I1_O)        0.327     5.059 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.827     5.886    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[32]_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I3_O)        0.326     6.212 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.829     7.041    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X11Y42         LUT3 (Prop_lut3_I1_O)        0.124     7.165 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.165    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.697 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.697    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.811 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.811    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.925 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.925    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.039 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.039    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.153 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.153    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.267 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.267    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.381 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.381    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.715 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[1]
                         net (fo=1, routed)           0.400     9.115    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_6
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.303     9.418 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[30]_i_1__0/O
                         net (fo=1, routed)           0.000     9.418    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[30]
    SLICE_X13Y50         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        1.498    22.690    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X13Y50         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]/C
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.029    22.533    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[30]
  -------------------------------------------------------------------
                         required time                         22.533    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                 13.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.208ns (49.764%)  route 0.210ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.565     0.906    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X10Y50         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I/Q
                         net (fo=2, routed)           0.210     1.280    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/LOAD_REG_GEN[0].LOAD_REG_I_0[17]
    SLICE_X10Y49         LUT3 (Prop_lut3_I0_O)        0.044     1.324 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[28]_i_1__0/O
                         net (fo=1, routed)           0.000     1.324    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[28]
    SLICE_X10Y49         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.835     1.205    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X10Y49         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.131     1.307    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Floaty_board_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.114%)  route 0.209ns (52.886%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.560     0.901    Floaty_board_design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y46         FDRE                                         r  Floaty_board_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  Floaty_board_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[1]/Q
                         net (fo=1, routed)           0.209     1.250    Floaty_board_design_i/axi_gpio_0/U0/gpio_core_1/gpio_Data_In[1]
    SLICE_X21Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.295 r  Floaty_board_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.295    Floaty_board_design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[1]
    SLICE_X21Y43         FDRE                                         r  Floaty_board_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.830     1.200    Floaty_board_design_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y43         FDRE                                         r  Floaty_board_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[29]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.092     1.258    Floaty_board_design_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[1].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Floaty_board_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.289%)  route 0.216ns (53.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.558     0.899    Floaty_board_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y55         FDRE                                         r  Floaty_board_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y55         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  Floaty_board_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/Q
                         net (fo=2, routed)           0.216     1.255    Floaty_board_design_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[0]
    SLICE_X21Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.300 r  Floaty_board_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1[28]_i_1/O
                         net (fo=1, routed)           0.000     1.300    Floaty_board_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1[28]_i_1_n_0
    SLICE_X21Y53         FDRE                                         r  Floaty_board_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.829     1.199    Floaty_board_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y53         FDRE                                         r  Floaty_board_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[28]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y53         FDRE (Hold_fdre_C_D)         0.091     1.256    Floaty_board_design_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[0].reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.211ns (46.709%)  route 0.241ns (53.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.565     0.906    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X10Y50         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I/Q
                         net (fo=2, routed)           0.241     1.310    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/LOAD_REG_GEN[0].LOAD_REG_I_0[14]
    SLICE_X10Y49         LUT3 (Prop_lut3_I0_O)        0.047     1.357 r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[25]_i_1__0/O
                         net (fo=1, routed)           0.000     1.357    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[25]
    SLICE_X10Y49         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.835     1.205    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X10Y49         FDRE                                         r  Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.131     1.307    Floaty_board_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.488%)  route 0.256ns (64.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.584     0.925    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y41          FDRE                                         r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=10, routed)          0.256     1.322    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[18]
    SLICE_X5Y50          FDRE                                         r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.853     1.223    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.070     1.264    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.809%)  route 0.211ns (62.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.584     0.925    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.211     1.263    Floaty_board_design_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.893     1.263    Floaty_board_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.180    Floaty_board_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.765%)  route 0.253ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.584     0.925    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.253     1.319    Floaty_board_design_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.893     1.263    Floaty_board_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    Floaty_board_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.935%)  route 0.219ns (63.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.584     0.925    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.219     1.271    Floaty_board_design_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.893     1.263    Floaty_board_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    Floaty_board_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Floaty_board_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.699%)  route 0.168ns (54.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.565     0.906    Floaty_board_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X11Y40         FDRE                                         r  Floaty_board_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  Floaty_board_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.168     1.214    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X8Y40          SRLC32E                                      r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.833     1.203    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.107%)  route 0.109ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.583     0.924    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y38          FDRE                                         r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.109     1.160    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y39          SRLC32E                                      r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Floaty_board_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1176, routed)        0.851     1.221    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y39          SRLC32E                                      r  Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.070    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Floaty_board_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Floaty_board_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X21Y46   Floaty_board_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X20Y46   Floaty_board_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X20Y46   Floaty_board_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X21Y46   Floaty_board_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y45   Floaty_board_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y45   Floaty_board_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y45   Floaty_board_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X22Y45   Floaty_board_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y44   Floaty_board_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y42    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y36   Floaty_board_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X16Y36   Floaty_board_design_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y40    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Floaty_board_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



