{
  "Top": "kp_502_7",
  "RtlTop": "kp_502_7",
  "RtlPrefix": "",
  "RtlSubPrefix": "kp_502_7_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a200t",
    "Package": "-sbv484",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "A",
          "name": "A",
          "usage": "data",
          "direction": "in"
        }]
    },
    "B": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "B",
          "name": "B",
          "usage": "data",
          "direction": "in"
        }]
    },
    "C": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [{
          "type": "port",
          "interface": "C",
          "name": "C",
          "usage": "data",
          "direction": "in"
        }]
    },
    "X1": {
      "index": "3",
      "direction": "inout",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "X1_i",
          "name": "X1_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "X1_o",
          "name": "X1_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X1_o_ap_vld",
          "name": "X1_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "X2": {
      "index": "4",
      "direction": "inout",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "X2_i",
          "name": "X2_i",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "X2_o",
          "name": "X2_o",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X2_o_ap_vld",
          "name": "X2_o_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "D": {
      "index": "5",
      "direction": "inout",
      "srcType": "ap_int<64>*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "D",
          "name": "D",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "D_ap_vld",
          "name": "D_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_pipeline kp_502_7\/Loop -off",
      "set_directive_top kp_502_7 -name kp_502_7",
      "set_directive_unroll kp_502_7\/Loop -factor 16",
      "set_directive_array_reshape kp_502_7 X2 -type cyclic -factor 16 -dim 1",
      "set_directive_array_reshape kp_502_7 X1 -type cyclic -factor 16 -dim 1",
      "set_directive_array_reshape kp_502_7 A -type cyclic -factor 16 -dim 1",
      "set_directive_array_reshape kp_502_7 D -type cyclic -factor 16 -dim 1",
      "set_directive_array_reshape kp_502_7 C -type cyclic -factor 16 -dim 1",
      "set_directive_array_reshape kp_502_7 B -type cyclic -factor 16 -dim 1",
      "set_directive_top kp_502_7 -name kp_502_7"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kp_502_7"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "14",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "34 ~ 1105",
    "Latency": "33"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 14.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kp_502_7",
    "Version": "1.0",
    "DisplayName": "Kp_502_7",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kp_502_7_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/source\/kp_502_7.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kp_502_7_mul_62s_62s_62_1_1.vhd",
      "impl\/vhdl\/kp_502_7_mul_64s_64s_64_1_1.vhd",
      "impl\/vhdl\/kp_502_7_sdiv_65s_65ns_64_69_seq_1.vhd",
      "impl\/vhdl\/kp_502_7.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kp_502_7_mul_62s_62s_62_1_1.v",
      "impl\/verilog\/kp_502_7_mul_64s_64s_64_1_1.v",
      "impl\/verilog\/kp_502_7_sdiv_65s_65ns_64_69_seq_1.v",
      "impl\/verilog\/kp_502_7.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kp_502_7.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "A": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1024",
      "portMap": {"A": "DATA"},
      "ports": ["A"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "A"
        }]
    },
    "B": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1024",
      "portMap": {"B": "DATA"},
      "ports": ["B"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "B"
        }]
    },
    "C": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1024",
      "portMap": {"C": "DATA"},
      "ports": ["C"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "C"
        }]
    },
    "X1_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "1024",
      "portMap": {"X1_i": "DATA"},
      "ports": ["X1_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "X1"
        }]
    },
    "X1_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "1024",
      "portMap": {"X1_o": "DATA"},
      "ports": ["X1_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "X1"
        }]
    },
    "X2_i": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "slave",
      "dataWidth": "1024",
      "portMap": {"X2_i": "DATA"},
      "ports": ["X2_i"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "X2"
        }]
    },
    "X2_o": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ovld",
      "mode": "master",
      "dataWidth": "1024",
      "portMap": {"X2_o": "DATA"},
      "ports": ["X2_o"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "X2"
        }]
    },
    "D": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "1024",
      "portMap": {"D": "DATA"},
      "ports": ["D"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "D"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "A": {
      "dir": "in",
      "width": "1024"
    },
    "B": {
      "dir": "in",
      "width": "1024"
    },
    "C": {
      "dir": "in",
      "width": "1024"
    },
    "X1_i": {
      "dir": "in",
      "width": "1024"
    },
    "X1_o": {
      "dir": "out",
      "width": "1024"
    },
    "X1_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "X2_i": {
      "dir": "in",
      "width": "1024"
    },
    "X2_o": {
      "dir": "out",
      "width": "1024"
    },
    "X2_o_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "D": {
      "dir": "out",
      "width": "1024"
    },
    "D_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "kp_502_7"},
    "Info": {"kp_502_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"kp_502_7": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "576",
          "LatencyWorst": "1104",
          "PipelineIIMin": "34",
          "PipelineIIMax": "1105",
          "PipelineII": "34 ~ 1105",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "14.00",
          "Uncertainty": "1.00",
          "Estimate": "10.450"
        },
        "Area": {
          "DSP": "192",
          "AVAIL_DSP": "740",
          "UTIL_DSP": "25",
          "FF": "52402",
          "AVAIL_FF": "269200",
          "UTIL_FF": "19",
          "LUT": "14215",
          "AVAIL_LUT": "134600",
          "UTIL_LUT": "10",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "730",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-19 21:11:55 +0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
