/*
 * Copyright (C) 2020 Intel Corporation. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef RTCT_H
#define RTCT_H

#define RTCT_ENTRY_TYPE_PTCD_LIMIT		1U
#define RTCT_ENTRY_TYPE_PTCM_BINARY		2U
#define RTCT_ENTRY_TYPE_WRC_L3_MASKS		3U
#define RTCT_ENTRY_TYPE_GT_L3_MASKS		4U
#define RTCT_ENTRY_TYPE_PSRAM			5U
#define RTCT_ENTRY_TYPE_STREAM_DATAPATH		6U
#define RTCT_ENTRY_TYPE_TIMEAWARE_SUBSYS	7U
#define RTCT_ENTRY_TYPE_RT_IOMMU		8U
#define RTCT_ENTRY_TYPE_MEM_HIERARCHY_LATENCY	9U

struct rtct_entry {
	uint16_t size;
	uint16_t format;
	uint32_t type;
	uint32_t data[64];
} __packed;

struct rtct_entry_data_psram {
	uint32_t cache_level;
	uint64_t base;
	uint32_t ways;
	uint32_t size;
	uint32_t apic_id_tbl[64];
} __packed;

struct rtct_entry_data_mem_hi_latency {
	uint32_t hierarchy;
	uint32_t clock_cycles;
	uint32_t apic_id_tbl[64];
} __packed;

uint64_t get_software_sram_base_hpa(void);
uint64_t get_software_sram_size(void);
uint8_t *build_vrtct(struct vmctx *ctx, void *cfg);

#endif  /* RTCT_H */
