/*
 * Device Tree Source for the r8a7795 SoC
 *
 * Copyright (C) 2015 Renesas Electronics Corp.
 *
 * This file is licensed under the terms of the GNU General Public License
 * version 2.  This program is licensed "as is" without any warranty of any
 * kind, whether express or implied.
 */

#include <dt-bindings/clock/r8a7795-clock.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	compatible = "renesas,r8a7795";
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		spi1 = &msiof0;
		spi2 = &msiof1;
		spi3 = &msiof2;
		spi4 = &msiof3;
		vin0 = &vin0;
		vin4 = &vin4;
		csi2_0 = &csi2_0;
		csi2_1 = &csi2_1;
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		a57_0: cpu@0 {
			compatible = "arm,cortex-a57", "arm,armv8";
			reg = <0x0>;
			device_type = "cpu";
			enable-method = "psci";
			clocks = <&cpg_clocks R8A7795_CLK_Z>;
			operating-points-v2 = <&cpu0_opp_table>;
		};
		a57_1: cpu@1 {
			compatible = "arm,cortex-a57","arm,armv8";
			reg = <0x1>;
			device_type = "cpu";
			enable-method = "psci";
			operating-points-v2 = <&cpu0_opp_table>;
		};
		a57_2: cpu@2 {
			compatible = "arm,cortex-a57","arm,armv8";
			reg = <0x2>;
			device_type = "cpu";
			enable-method = "psci";
			operating-points-v2 = <&cpu0_opp_table>;
		};
		a57_3: cpu@3 {
			compatible = "arm,cortex-a57","arm,armv8";
			reg = <0x3>;
			device_type = "cpu";
			enable-method = "psci";
			operating-points-v2 = <&cpu0_opp_table>;
		};
		a53_0: cpu@100 {
			compatible = "arm,cortex-a53", "arm,armv8";
			reg = <0x100>;
			device_type = "cpu";
			enable-method = "psci";
			clocks = <&cpg_clocks R8A7795_CLK_Z2>;
			operating-points-v2 = <&group1_opp_table>;
		};
		a53_1: cpu@101 {
			compatible = "arm,cortex-a53","arm,armv8";
			reg = <0x101>;
			device_type = "cpu";
			enable-method = "psci";
			operating-points-v2 = <&group1_opp_table>;
		};
		a53_2: cpu@102 {
			compatible = "arm,cortex-a53","arm,armv8";
			reg = <0x102>;
			device_type = "cpu";
			enable-method = "psci";
			operating-points-v2 = <&group1_opp_table>;
		};
		a53_3: cpu@103 {
			compatible = "arm,cortex-a53","arm,armv8";
			reg = <0x103>;
			device_type = "cpu";
			enable-method = "psci";
			operating-points-v2 = <&group1_opp_table>;
		};
	};

	cpu0_opp_table: opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;

		opp00 {
			opp-hz = /bits/ 64 <500000000>;
			opp-microvolt = <830000>;
			clock-latency-ns = <300000>;
		};
		opp01 {
			opp-hz = /bits/ 64 <1000000000>;
			opp-microvolt = <830000>;
			clock-latency-ns = <300000>;
		};
		opp02 {
			opp-hz = /bits/ 64 <1500000000>;
			opp-microvolt = <830000>;
			clock-latency-ns = <300000>;
		};
	};

	group1_opp_table: group1_opp_tb0 {
		compatible = "operating-points-v2";
		opp-shared;

		opp00 {
			opp-hz = /bits/ 64 <1200000000>;
			opp-microvolt = <830000>;
			clock-latency-ns = <300000>;
		};
	};

	extal_clk: extal {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <0>;
	};

	soc {
		compatible = "simple-bus";
		interrupt-parent = <&gic>;

		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		gic: interrupt-controller@0xf1010000 {
			compatible = "arm,gic-400";
			#interrupt-cells = <3>;
			#address-cells = <0>;
			interrupt-controller;
			reg = <0x0 0xf1010000 0 0x1000>,
			      <0x0 0xf1020000 0 0x2000>;
			interrupts = <GIC_PPI 9
					(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_HIGH)>;
		};

		wdt0: wdt@e6020000 {
			compatible = "renesas,rwdt-r8a7795", "renesas,rwdt";
			reg = <0 0xe6020000 0 0x0c>;
			clocks = <&mstp4_clks R8A7795_CLK_RWDT>;
			status = "disabled";
		};

		gpio0: gpio@e6050000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6050000 0 0x50>;
			interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 0 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO0>;
			power-domains = <&pd_always_on>;
		};

		gpio1: gpio@e6051000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6051000 0 0x50>;
			interrupts = <GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 32 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO1>;
			power-domains = <&pd_always_on>;
		};

		gpio2: gpio@e6052000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6052000 0 0x50>;
			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 64 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO2>;
			power-domains = <&pd_always_on>;
		};

		gpio3: gpio@e6053000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6053000 0 0x50>;
			interrupts = <GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 96 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO3>;
			power-domains = <&pd_always_on>;
		};

		gpio4: gpio@e6054000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6054000 0 0x50>;
			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 128 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO4>;
			power-domains = <&pd_always_on>;
		};

		gpio5: gpio@e6055000 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6055000 0 0x50>;
			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 160 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO5>;
			power-domains = <&pd_always_on>;
		};

		gpio6: gpio@e6055400 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6055400 0 0x50>;
			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 192 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO6>;
			power-domains = <&pd_always_on>;
		};

		gpio7: gpio@e6055800 {
			compatible = "renesas,gpio-r8a7795",
				     "renesas,gpio-rcar";
			reg = <0 0xe6055800 0 0x50>;
			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
			#gpio-cells = <2>;
			gpio-controller;
			gpio-ranges = <&pfc 0 224 32>;
			#interrupt-cells = <2>;
			interrupt-controller;
			clocks = <&mstp9_clks R8A7795_CLK_GPIO7>;
			power-domains = <&pd_always_on>;
		};

		pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-affinity = <&a57_0>,
					     <&a57_1>,
					     <&a57_2>,
					     <&a57_3>,
					     <&a53_0>,
					     <&a53_1>,
					     <&a53_2>,
					     <&a53_3>;
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <GIC_PPI 13
					(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
				     <GIC_PPI 14
					(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
				     <GIC_PPI 11
					(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
				     <GIC_PPI 10
					(GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;
			clock-frequency = <8333333>;
		};

		clock {
			#address-cells = <2>;
			#size-cells = <2>;
			#clock-cells = <1>;
			ranges;

			cp_clk: cp {
				compatible = "fixed-factor-clock";
				clocks = <&extal_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			pll1_div2_clk: pll1_div2 {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL1>;
				#clock-cells = <0>;
				/*  PLL1 is divided by 2 inside dirver */
				clock-div = <1>;
				clock-mult = <1>;
			};

			pll1_div4_clk: pll1_div4 {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			zt_clk: zt {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			ztr_clk: ztr {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <6>;
				clock-mult = <1>;
			};

			ztrd2_clk: ztrd2 {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <12>;
				clock-mult = <1>;
			};

			zx_clk: zx {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s0_clk: s0 {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s0d1_clk: s0d1 {
				compatible = "fixed-factor-clock";
				clocks = <&s0_clk>;
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
			};

			s0d4_clk: s0d4 {
				compatible = "fixed-factor-clock";
				clocks = <&s0_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			s1_clk: s1 {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <3>;
				clock-mult = <1>;
			};

			s1d1_clk: s1d1 {
				compatible = "fixed-factor-clock";
				clocks = <&s1_clk>;
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
			};

			s1d2_clk: s1d2 {
				compatible = "fixed-factor-clock";
				clocks = <&s1_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s1d4_clk: s1d4 {
				compatible = "fixed-factor-clock";
				clocks = <&s1_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			s2_clk: s2 {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			s2d1_clk: s2d1 {
				compatible = "fixed-factor-clock";
				clocks = <&s2_clk>;
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
			};

			s2d2_clk: s2d2 {
				compatible = "fixed-factor-clock";
				clocks = <&s2_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s2d4_clk: s2d4 {
				compatible = "fixed-factor-clock";
				clocks = <&s2_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			s3_clk: s3 {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <6>;
				clock-mult = <1>;
			};

			s3d1_clk: s3d1 {
				compatible = "fixed-factor-clock";
				clocks = <&s3_clk>;
				#clock-cells = <0>;
				clock-div = <1>;
				clock-mult = <1>;
			};

			s3d2_clk: s3d2 {
				compatible = "fixed-factor-clock";
				clocks = <&s3_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			s3d4_clk: s3d4 {
				compatible = "fixed-factor-clock";
				clocks = <&s3_clk>;
				#clock-cells = <0>;
				clock-div = <4>;
				clock-mult = <1>;
			};

			cl_clk: cl {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <48>;
				clock-mult = <1>;
			};

			mso_clk: mso_clk@e6150014 {
				compatible = "renesas,cpg-div6-clock";
				reg = <0 0xe6150014 0 4>;
				clocks = <&pll1_div4_clk>;
				#clock-cells = <0>;
				clock-output-names = "mso";
			};

			hdmi_clk: hdmi_clk@e6150250 {
				compatible = "renesas,cpg-div6-clock";
				reg = <0 0xe6150250 0 4>;
				clocks = <&pll1_div4_clk>;
				#clock-cells = <0>;
				clock-output-names = "hdmi";
			};

			csi2_clk: csi_clk@e615000c {
				compatible = "renesas,cpg-div6-clock";
				reg = <0 0xe615000c 0 4>;
				clocks = <&pll1_div4_clk>;
				#clock-cells = <0>;
				clock-output-names = "csi2";
			};

			sdsrc_clk: sdsrc {
				compatible = "fixed-factor-clock";
				clocks = <&pll1_div2_clk>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			zg_clk: zg {
				compatible = "fixed-factor-clock";
				clocks = <&cpg_clocks R8A7795_CLK_PLL4>;
				#clock-cells = <0>;
				clock-div = <2>;
				clock-mult = <1>;
			};

			audio_clk_a: audio_clk_a {
				compatible = "fixed-clock";
				#clock-cells = <0>;
				clock-frequency = <0>;
			};

			audio_clk_b: audio_clk_b {
				compatible = "fixed-clock";
				#clock-cells = <0>;
				clock-frequency = <0>;
			};

			audio_clk_c: audio_clk_c {
				compatible = "fixed-clock";
				#clock-cells = <0>;
				clock-frequency = <0>;
			};

			/* External PCIe clock
			   - can be overridden by the board */
			pcie_bus_clk: pcie_bus_clk {
				compatible = "fixed-clock";
				#clock-cells = <0>;
				clock-frequency = <100000000>;
				clock-output-names = "pcie_bus";
				status = "disabled";
			};

			cpg_clocks: cpg_clocks@e6150000 {
				#address-cells = <2>;
				#size-cells = <2>;
				#clock-cells = <1>;
				ranges;

				compatible = "renesas,r8a7795-cpg-clocks",
					     "renesas,rcar-gen3-cpg-clocks";
				reg = <0 0xe6150000 0 0x1000>;
				clocks = <&extal_clk>, <&sdsrc_clk>;
				clock-output-names = "main", "pll0", "pll1","pll2",
						     "pll3", "pll4",
						     "z", "z2",
						     "sd0", "sd1", "sd2", "sd3",
						     "rclk";
				#power-domain-cells = <0>;

				mstp0_clks: mstp0_clks@e6150130 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150130 0 4>, <0 0xe6150030 0 4>;
					clocks = <&s3d1_clk>;
					#clock-cells = <1>;
					renesas,clock-indices = < R8A7795_CLK_RTDMAC >;
					clock-output-names = "rtdmac";
				};

				mstp1_clks: mstp1_clks@e6150134 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150134 0 4>, <0 0xe6150038 0 4>;
					clocks = <&zg_clk>,
						<&s2d1_clk>, <&s2d1_clk>, <&s2d1_clk>;
					#clock-cells = <1>;
					renesas,clock-indices = <
						R8A7795_CLK_3DGE
						R8A7795_CLK_FDP2
						R8A7795_CLK_FDP1
						R8A7795_CLK_FDP0
					>;
					clock-output-names = "3dge",
							"fdp2", "fdp1", "fdp0";
				};

				mstp2_clks: mstp2_clks@e6150138 {
					compatible =
						"renesas,r8a7795-mstp-clocks",
						"renesas,cpg-mstp-clocks";
					reg = <0 0xe6150138 0 4>,
					      <0 0xe6150040 0 4>;
					clocks = <&s3d4_clk>, <&s3d4_clk>,
						 <&s3d4_clk>, <&s3d4_clk>,
						 <&s3d4_clk>, <&mso_clk>,
						 <&mso_clk>, <&mso_clk>,
						 <&mso_clk>, <&s3d1_clk>,
						 <&s3d1_clk>, <&s3d1_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_SCIF5
						R8A7795_CLK_SCIF4
						R8A7795_CLK_SCIF3
						R8A7795_CLK_SCIF1
						R8A7795_CLK_SCIF0
						R8A7795_CLK_MSIOF0
						R8A7795_CLK_MSIOF1
						R8A7795_CLK_MSIOF2
						R8A7795_CLK_MSIOF3
						R8A7795_CLK_SYS_DMAC2
						R8A7795_CLK_SYS_DMAC1
						R8A7795_CLK_SYS_DMAC0
					>;
					clock-output-names =
						"scif5", "scif4", "scif3","scif1",
						"scif0",
						"msiof0", "msiof1", "msiof2", "msiof3",
						"dmac2", "dmac1", "dmac0";
				};

				mstp3_clks: mstp3_clks@e615013c {
					compatible = "renesas,r8a7795-mstp-clocks",
					             "renesas,cpg-mstp-clocks";
					reg = <0 0xe615013c 0 4>, <0 0xe6150048 0 4>;
					clocks =  <&s3d4_clk>,
						  <&cpg_clocks R8A7795_CLK_SD3>,
						  <&cpg_clocks R8A7795_CLK_SD2>,
						  <&cpg_clocks R8A7795_CLK_SD1>,
						  <&cpg_clocks R8A7795_CLK_SD0>,
						  <&s3d1_clk>, <&s3d1_clk>,
						  <&s3d1_clk>, <&s3d1_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_SCIF2
						R8A7795_CLK_SDHI3
						R8A7795_CLK_SDHI2
						R8A7795_CLK_SDHI1
						R8A7795_CLK_SDHI0
						R8A7795_CLK_PCIEC1
						R8A7795_CLK_PCIEC0
						R8A7795_CLK_XHCI1
						R8A7795_CLK_XHCI0
					>;
					clock-output-names =
						"scif2",
						"sdhi3", "sdhi2",
						"sdhi1", "sdhi0",
						"pcie1", "pcie0",
						"xhci1", "xhci0";
				};

				mstp4_clks: mstp4@e6150140 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150140 0 4>, <0 0xe615004c 0 4>;
					clocks =  <&cpg_clocks R8A7795_CLK_RCLK>;
					#clock-cells = <1>;
					clock-indices = <R8A7795_CLK_RWDT>;
					clock-output-names =
						"rwdt";
				};

				mstp5_clks: mstp5_clks@e6150144 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150144 0 4>, <0 0xe615003c 0 4>;
					clocks = <&s3d4_clk>, <&s3d4_clk>,
						<&s3d1_clk>, <&s3d1_clk>,
						<&s3d1_clk>, <&s3d1_clk>,
						<&s3d1_clk>,
						<&extal_clk>, <&s3d4_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_AUDIO_DMAC1 R8A7795_CLK_AUDIO_DMAC0
						R8A7795_CLK_HSCIF4
						R8A7795_CLK_HSCIF3
						R8A7795_CLK_HSCIF2
						R8A7795_CLK_HSCIF1
						R8A7795_CLK_HSCIF0
						R8A7795_CLK_THERMAL R8A7795_CLK_PWM
					>;
					clock-output-names =
						"audio_dmac1", "audio_dmac0",
						"hscif4", "hscif3", "hscif2",
						"hscif1", "hscif0",
						"thermal", "pwm";
				};

				mstp6_clks: mstp6_clks@e6150148 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150148 0 4>, <0 0xe61501c0 0 4>;
					clocks = <&s2d1_clk>, <&s2d1_clk>,
						 <&s2d1_clk>, <&s2d1_clk>, <&s2d1_clk>,
						 <&s2d1_clk>, <&s2d1_clk>, <&s2d1_clk>,
						 <&s2d1_clk>, <&s2d1_clk>, <&s2d1_clk>,
						 <&s2d1_clk>,
						 <&s2d1_clk>, <&s2d1_clk>,
						 <&s2d1_clk>, <&s2d1_clk>, <&s2d1_clk>,
						 <&s2d1_clk>, <&s2d1_clk>, <&s2d1_clk>,
						 <&s2d1_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_FCPVD3 R8A7795_CLK_FCPVD2
						R8A7795_CLK_FCPVD1 R8A7795_CLK_FCPVD0
						R8A7795_CLK_FCPVB1 R8A7795_CLK_FCPVB0
						R8A7795_CLK_FCPVI2 R8A7795_CLK_FCPVI1
						R8A7795_CLK_FCPVI0
						R8A7795_CLK_FCPF2 R8A7795_CLK_FCPF1
						R8A7795_CLK_FCPF0
						R8A7795_CLK_VSPD3 R8A7795_CLK_VSPD2
						R8A7795_CLK_VSPD1 R8A7795_CLK_VSPD0
						R8A7795_CLK_VSPBC R8A7795_CLK_VSPBD
						R8A7795_CLK_VSPI2 R8A7795_CLK_VSPI1
						R8A7795_CLK_VSPI0
					>;
					clock-output-names = "fcpvd3", "fcpvd2",
							     "fcpvd1", "fcpvd0",
							     "fcpvb1", "fcpvb0",
								 "fcpvi2", "fcpvi1", "fcpvi0",
								 "fcpf2", "fcpf1", "fcpf0",
							     "vsp1-du3", "vsp1-du2",
							     "vsp1-du1", "vsp1-du0",
								 "vspbc", "vspbd",
								 "vspi2", "vspi1", "vspi0";
				};

				mstp7_clks: mstp7_clks@e615014c {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe615014c 0 4>, <0 0xe61501c4 0 4>;
					clocks = <&s3d4_clk>, <&s3d4_clk>, <&s3d4_clk>,
						 <&s3d4_clk>,
						 <&s2d1_clk>, <&s2d1_clk>, <&s2d1_clk>,
						 <&s2d1_clk>, <&s2d1_clk>, <&hdmi_clk>,
						 <&hdmi_clk>, <&csi2_clk>, <&csi2_clk>,
						 <&csi2_clk>, <&csi2_clk>;
					#clock-cells = <1>;
					renesas,clock-indices = <
						R8A7795_CLK_HSUSB R8A7795_CLK_EHCI0
						R8A7795_CLK_EHCI1 R8A7795_CLK_EHCI2
						R8A7795_CLK_DU3 R8A7795_CLK_DU2
						R8A7795_CLK_DU1 R8A7795_CLK_DU0
						R8A7795_CLK_LVDS R8A7795_CLK_HDMI1
						R8A7795_CLK_HDMI0 R8A7795_CLK_CSI40
						R8A7795_CLK_CSI41 R8A7795_CLK_CSI20
						R8A7795_CLK_CSI21
					>;
					clock-output-names =
						"hsusb", "ehci0", "ehci1", "ehci2",
						"du3", "du2", "du1", "du0", "lvds",
						"isfr1","isfr0","csi40", "csi41",
						"csi20", "csi21";
				};

				mstp8_clks: mstp8_clks@e6150990 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150990 0 4>, <0 0xe61509a0 0 4>;
					clocks = <&s3d2_clk>, <&s3d2_clk>,
						 <&s2d1_clk>, <&s2d1_clk>, <&s2d1_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_AVB R8A7795_CLK_SATA
						R8A7795_CLK_VIN4 R8A7795_CLK_VIN1
						R8A7795_CLK_VIN0
					>;
					clock-output-names =
						"avb", "sata", "vin4", "vin1", "vin0";
				};

				mstp9_clks: mstp9_clks@e6150994 {
					compatible = "renesas,r8a7795-mstp-clocks",
						     "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150994 0 4>, <0 0xe61509a4 0 4>;
					clocks = <&cp_clk>, <&cp_clk>, <&cp_clk>,
						 <&cp_clk>, <&cp_clk>, <&cp_clk>,
						 <&cp_clk>, <&cp_clk>, <&s3d2_clk>,
						 <&s0d4_clk>,
						 <&s3d2_clk>, <&s3d2_clk>, <&s3d2_clk>,
						 <&s3d2_clk>, <&s3d2_clk>, <&s3d2_clk>;
					#clock-cells = <1>;
					clock-indices = <
						R8A7795_CLK_GPIO7 R8A7795_CLK_GPIO6
						R8A7795_CLK_GPIO5 R8A7795_CLK_GPIO4
						R8A7795_CLK_GPIO3 R8A7795_CLK_GPIO2
						R8A7795_CLK_GPIO1 R8A7795_CLK_GPIO0
						R8A7795_CLK_ADG
						R8A7795_CLK_I2C6 R8A7795_CLK_I2C5
						R8A7795_CLK_I2C4 R8A7795_CLK_I2C3
						R8A7795_CLK_I2C2 R8A7795_CLK_I2C1
						R8A7795_CLK_I2C0
					>;
					clock-output-names =
						"gpio7", "gpio6", "gpio5", "gpio4",
						"gpio3", "gpio2", "gpio1", "gpio0",
						"i2c6", "i2c5", "i2c4", "i2c3", "i2c2",
						"i2c1", "i2c0";
				};

				mstp10_clks: mstp10_clks@e6150998 {
					compatible = "renesas,r8a7795-mstp-clocks", "renesas,cpg-mstp-clocks";
					reg = <0 0xe6150998 0 4>, <0 0xe61509a8 0 4>;
					#clock-cells = <1>;
					clocks = <&s3d4_clk>,
						<&mstp10_clks R8A7795_CLK_SSI_ALL>, <&mstp10_clks R8A7795_CLK_SSI_ALL>,
						<&mstp10_clks R8A7795_CLK_SSI_ALL>, <&mstp10_clks R8A7795_CLK_SSI_ALL>,
						<&mstp10_clks R8A7795_CLK_SSI_ALL>, <&mstp10_clks R8A7795_CLK_SSI_ALL>,
						<&mstp10_clks R8A7795_CLK_SSI_ALL>, <&mstp10_clks R8A7795_CLK_SSI_ALL>,
						<&mstp10_clks R8A7795_CLK_SSI_ALL>, <&mstp10_clks R8A7795_CLK_SSI_ALL>,
						<&s3d4_clk>,
						<&mstp10_clks R8A7795_CLK_SCU_ALL>, <&mstp10_clks R8A7795_CLK_SCU_ALL>,
						<&mstp10_clks R8A7795_CLK_SCU_ALL>, <&mstp10_clks R8A7795_CLK_SCU_ALL>,
						<&mstp10_clks R8A7795_CLK_SCU_ALL>, <&mstp10_clks R8A7795_CLK_SCU_ALL>,
						<&mstp10_clks R8A7795_CLK_SCU_ALL>, <&mstp10_clks R8A7795_CLK_SCU_ALL>,
						<&mstp10_clks R8A7795_CLK_SCU_ALL>, <&mstp10_clks R8A7795_CLK_SCU_ALL>,
						<&mstp10_clks R8A7795_CLK_SCU_ALL>, <&mstp10_clks R8A7795_CLK_SCU_ALL>,
						<&mstp10_clks R8A7795_CLK_SCU_ALL>, <&mstp10_clks R8A7795_CLK_SCU_ALL>;
					clock-indices = <
						R8A7795_CLK_SSI_ALL
						R8A7795_CLK_SSI9 R8A7795_CLK_SSI8 R8A7795_CLK_SSI7 R8A7795_CLK_SSI6 R8A7795_CLK_SSI5
						R8A7795_CLK_SSI4 R8A7795_CLK_SSI3 R8A7795_CLK_SSI2 R8A7795_CLK_SSI1 R8A7795_CLK_SSI0
						R8A7795_CLK_SCU_ALL
						R8A7795_CLK_SCU_DVC1 R8A7795_CLK_SCU_DVC0
						R8A7795_CLK_SCU_CTU1_MIX1 R8A7795_CLK_SCU_CTU0_MIX0
						R8A7795_CLK_SCU_SRC9 R8A7795_CLK_SCU_SRC8 R8A7795_CLK_SCU_SRC7 R8A7795_CLK_SCU_SRC6 R8A7795_CLK_SCU_SRC5
						R8A7795_CLK_SCU_SRC4 R8A7795_CLK_SCU_SRC3 R8A7795_CLK_SCU_SRC2 R8A7795_CLK_SCU_SRC1 R8A7795_CLK_SCU_SRC0
					>;
					clock-output-names =
						"ssi_all",
						"ssi9", "ssi8", "ssi7", "ssi6", "ssi5",
						"ssi4", "ssi3", "ssi2", "ssi1", "ssi0",
						"scu_all",
						"scu_dvc1", "scu_dvc0",
						"scu_ctu1", "scu_ctu0",
						"scu9", "scu8", "scu7", "scu6", "scu5",
						"scu4", "scu3", "scu2", "scu1", "scu0";
				};
			};
		};

		sysc: system-controller@e6180000 {
			compatible = "renesas,sysc-rcar";
			reg = <0 0xe6180000 0 0x0400>;

			pm-domains {
				pd_always_on: always_on {
					#address-cells = <1>;
					#size-cells = <0>;
					#power-domain-cells = <0>;

					pd_a3sg: a3sg {
						reg = <0x0100>;
						#power-domain-cells = <0>;
					};

					pd_a3ir: a3ir {
						reg = <0x0180>;
						#power-domain-cells = <0>;
					};

					pd_a3vp: a3vp {
						reg = <0x0340>;
						#power-domain-cells = <0>;
					};

					pd_a3vc: a3vc {
						reg = <0x0380>;
						#address-cells = <1>;
						#size-cells = <0>;
						#power-domain-cells = <0>;

						pd_a2vc0: a2vc0 {
							reg = <0x03C0>;
							#power-domain-cells = <0>;
						};

						pd_a2vc1: a2vc1 {
							reg = <0x03C0>;
							#power-domain-cells = <0>;
						};
					};
				};
			};
		};

		audma0: dma-controller@ec700000 {
			compatible = "renesas,rcar-dmac";
			reg = <0 0xec700000 0 0x10000>;
			interrupts =	<0 350 IRQ_TYPE_LEVEL_HIGH
					 0 320 IRQ_TYPE_LEVEL_HIGH
					 0 321 IRQ_TYPE_LEVEL_HIGH
					 0 322 IRQ_TYPE_LEVEL_HIGH
					 0 323 IRQ_TYPE_LEVEL_HIGH
					 0 324 IRQ_TYPE_LEVEL_HIGH
					 0 325 IRQ_TYPE_LEVEL_HIGH
					 0 326 IRQ_TYPE_LEVEL_HIGH
					 0 327 IRQ_TYPE_LEVEL_HIGH
					 0 328 IRQ_TYPE_LEVEL_HIGH
					 0 329 IRQ_TYPE_LEVEL_HIGH
					 0 330 IRQ_TYPE_LEVEL_HIGH
					 0 331 IRQ_TYPE_LEVEL_HIGH
					 0 332 IRQ_TYPE_LEVEL_HIGH
					 0 333 IRQ_TYPE_LEVEL_HIGH
					 0 334 IRQ_TYPE_LEVEL_HIGH
					 0 335 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&mstp5_clks R8A7795_CLK_AUDIO_DMAC0>;
			power-domains = <&pd_always_on>;
			clock-names = "fck";
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		audma1: dma-controller@ec720000 {
			compatible = "renesas,rcar-dmac";
			reg = <0 0xec720000 0 0x10000>;
			interrupts =	<0 351 IRQ_TYPE_LEVEL_HIGH
					 0 336 IRQ_TYPE_LEVEL_HIGH
					 0 337 IRQ_TYPE_LEVEL_HIGH
					 0 338 IRQ_TYPE_LEVEL_HIGH
					 0 339 IRQ_TYPE_LEVEL_HIGH
					 0 340 IRQ_TYPE_LEVEL_HIGH
					 0 341 IRQ_TYPE_LEVEL_HIGH
					 0 342 IRQ_TYPE_LEVEL_HIGH
					 0 343 IRQ_TYPE_LEVEL_HIGH
					 0 344 IRQ_TYPE_LEVEL_HIGH
					 0 345 IRQ_TYPE_LEVEL_HIGH
					 0 346 IRQ_TYPE_LEVEL_HIGH
					 0 347 IRQ_TYPE_LEVEL_HIGH
					 0 348 IRQ_TYPE_LEVEL_HIGH
					 0 349 IRQ_TYPE_LEVEL_HIGH
					 0 382 IRQ_TYPE_LEVEL_HIGH
					 0 383 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&mstp5_clks R8A7795_CLK_AUDIO_DMAC1>;
			power-domains = <&pd_always_on>;
			clock-names = "fck";
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		pfc: pfc@e6060000 {
			compatible = "renesas,pfc-r8a7795";
			reg = <0 0xe6060000 0 0x50c>;
		};

		dmac0: dma-controller@e6700000 {
			compatible = "renesas,rcar-dmac";
			reg = <0 0xe6700000 0 0x10000>;
			interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 201 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 202 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 204 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 205 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 206 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 207 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 209 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 210 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 211 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 212 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 213 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 214 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&mstp2_clks R8A7795_CLK_SYS_DMAC0>;
			clock-names = "fck";
			power-domains = <&pd_always_on>;
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		dmac1: dma-controller@e7300000 {
			compatible = "renesas,rcar-dmac";
			reg = <0 0xe7300000 0 0x10000>;
			interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 217 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 218 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 219 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 315 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 316 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 317 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 318 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&mstp2_clks R8A7795_CLK_SYS_DMAC1>;
			clock-names = "fck";
			power-domains = <&pd_always_on>;
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		dmac2: dma-controller@e7310000 {
			compatible = "renesas,rcar-dmac";
			reg = <0 0xe7310000 0 0x10000>;
			interrupts = <GIC_SPI 416 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 419 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 420 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 421 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 422 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 423 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 426 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 427 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 428 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 429 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 430 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 431 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 397 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&mstp2_clks R8A7795_CLK_SYS_DMAC2>;
			clock-names = "fck";
			power-domains = <&pd_always_on>;
			#dma-cells = <1>;
			dma-channels = <16>;
		};

		pwm1: pwm@e6e31000 {
			compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
			reg = <0 0xe6e31000 0 0x10>;
			#pwm-cells = <2>;
			clocks = <&mstp5_clks R8A7795_CLK_PWM>;
			status = "disabled";
		};

		pwm2: pwm@e6e32000 {
			compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
			reg = <0 0xe6e32000 0 0x10>;
			#pwm-cells = <2>;
			clocks = <&mstp5_clks R8A7795_CLK_PWM>;
			status = "disabled";
		};

		pwm3: pwm@e6e33000 {
			compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
			reg = <0 0xe6e33000 0 0x10>;
			#pwm-cells = <2>;
			clocks = <&mstp5_clks R8A7795_CLK_PWM>;
			status = "disabled";
		};

		pwm4: pwm@e6e34000 {
			compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
			reg = <0 0xe6e34000 0 0x10>;
			#pwm-cells = <2>;
			clocks = <&mstp5_clks R8A7795_CLK_PWM>;
			status = "disabled";
		};

		pwm5: pwm@e6e35000 {
			compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
			reg = <0 0xe6e35000 0 0x10>;
			#pwm-cells = <2>;
			clocks = <&mstp5_clks R8A7795_CLK_PWM>;
			status = "disabled";
		};

		pwm6: pwm@e6e36000 {
			compatible = "renesas,pwm-r8a7795", "renesas,pwm-rcar";
			reg = <0 0xe6e36000 0 0x10>;
			#pwm-cells = <2>;
			clocks = <&mstp5_clks R8A7795_CLK_PWM>;
			status = "disabled";
		};

		scif0: serial@e6e60000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6e60000 0 64>;
			interrupts = <GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_SCIF0>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x51>, <&dmac1 0x50>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		scif1: serial@e6e68000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6e68000 0 64>;
			interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_SCIF1>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x53>, <&dmac1 0x52>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		scif2: serial@e6e88000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6e88000 0 64>;
			interrupts = <GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_SCIF2>;
			clock-names = "sci_ick";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		scif3: serial@e6c50000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6c50000 0 64>;
			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_SCIF3>;
			clock-names = "sci_ick";
			dmas = <&dmac0 0x57>, <&dmac0 0x56>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		scif4: serial@e6c40000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6c40000 0 64>;
			interrupts = <GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_SCIF4>;
			clock-names = "sci_ick";
			dmas = <&dmac0 0x59>, <&dmac0 0x58>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		scif5: serial@e6f30000 {
			compatible = "renesas,scif-r8a7795", "renesas,scif";
			reg = <0 0xe6f30000 0 64>;
			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_SCIF5>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x5b>, <&dmac1 0x5a>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		hscif0: serial@e6540000 {
			compatible = "renesas,hscif-r8a7795", "renesas,hscif";
			reg = <0 0xe6540000 0 64>;
			interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp5_clks R8A7795_CLK_HSCIF0>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x31>, <&dmac1 0x30>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		hscif1: serial@e6550000 {
			compatible = "renesas,hscif-r8a7795", "renesas,hscif";
			reg = <0 0xe6550000 0 64>;
			interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp5_clks R8A7795_CLK_HSCIF1>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x33>, <&dmac1 0x32>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		hscif2: serial@e6560000 {
			compatible = "renesas,hscif-r8a7795", "renesas,hscif";
			reg = <0 0xe6560000 0 64>;
			interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp5_clks R8A7795_CLK_HSCIF2>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x35>, <&dmac1 0x34>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		hscif3: serial@e66a0000 {
			compatible = "renesas,hscif-r8a7795", "renesas,hscif";
			reg = <0 0xe66a0000 0 64>;
			interrupts = <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp5_clks R8A7795_CLK_HSCIF3>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x37>, <&dmac1 0x36>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		hscif4: serial@e66b0000 {
			compatible = "renesas,hscif-r8a7795", "renesas,hscif";
			reg = <0 0xe66b0000 0 64>;
			interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp5_clks R8A7795_CLK_HSCIF4>;
			clock-names = "sci_ick";
			dmas = <&dmac1 0x39>, <&dmac1 0x38>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		usb2_phy0: usb-phy@ee080200 {
			compatible = "renesas,usb2-phy-r8a7795";
			reg = <0 0xee080200 0 0x6ff>, <0 0xe6590100 0 0x100>;
			reg-names = "usb2", "hsusb";
			clocks = <&mstp7_clks R8A7795_CLK_EHCI0>,
				 <&mstp7_clks R8A7795_CLK_HSUSB>;
			clock-names = "usb2", "hsusb";
			power-domains = <&pd_always_on>;
			#phy-cells = <0>;
			status = "disabled";
		};

		usb2_phy1: usb-phy@ee0a0200 {
			compatible = "renesas,usb2-phy-r8a7795";
			reg = <0 0xee0a0200 0 0x6ff>;
			reg-names = "usb2";
			clocks = <&mstp7_clks R8A7795_CLK_EHCI1>;
			clock-names = "usb2";
			power-domains = <&pd_always_on>;
			#phy-cells = <0>;
			status = "disabled";
		};

		usb2_phy2: usb-phy@ee0c0200 {
			compatible = "renesas,usb2-phy-r8a7795";
			reg = <0 0xee0c0200 0 0x6ff>;
			reg-names = "usb2";
			clocks = <&mstp7_clks R8A7795_CLK_EHCI2>;
			clock-names = "usb2";
			power-domains = <&pd_always_on>;
			#phy-cells = <0>;
			status = "disabled";
		};

		xhci0: usb@ee000000 {
			compatible = "renesas,xhci-r8a7795";
			interrupts = <GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0 0xee000000 0x0 0x1000>;
			clocks = <&mstp3_clks R8A7795_CLK_XHCI0>;
			clock-names = "usb3";
			power-domains = <&pd_always_on>;
			#phy-cells = <0>;
			status = "disabled";
		};

		xhci1: usb@ee040000 {
			compatible = "renesas,xhci-r8a7795";
			reg = <0 0xee040000 0x0 0x1000>;
			interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_XHCI1>;
			clock-names = "usb3";
			power-domains = <&pd_always_on>;
			#phy-cells = <0>;
			status = "disabled";
		};

		ehci0: usb@ee080100 {
			compatible = "renesas,ehci-r8a7795", "generic-ehci";
			reg = <0 0xee080100 0 0xff>;
			interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_EHCI0>;
			power-domains = <&pd_always_on>;
			phys = <&usb2_phy0>;
			phy-names = "usb";
			status = "disabled";
		};

		ehci1: usb@ee0a0100 {
			compatible = "renesas,ehci-r8a7795", "generic-ehci";
			reg = <0 0xee0a0100 0 0xff>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_EHCI1>;
			power-domains = <&pd_always_on>;
			phys = <&usb2_phy1>;
			phy-names = "usb";
			status = "disabled";
		};

		ehci2: usb@ee0c0100 {
			compatible = "renesas,ehci-r8a7795", "generic-ehci";
			reg = <0 0xee0c0100 0 0xff>;
			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_EHCI2>;
			power-domains = <&pd_always_on>;
			phys = <&usb2_phy2>;
			phy-names = "usb";
			status = "disabled";
		};

		ohci0: usb@ee080000 {
			compatible = "renesas,ohci-r8a7795", "generic-ohci";
			reg = <0 0xee080000 0 0xff>;
			interrupts = <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_EHCI0>;
			power-domains = <&pd_always_on>;
			phys = <&usb2_phy0>;
			phy-names = "usb";
			status = "disabled";
		};

		ohci1: usb@ee0a0000 {
			compatible = "renesas,ohci-r8a7795", "generic-ohci";
			reg = <0 0xee0a0000 0 0xff>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_EHCI1>;
			power-domains = <&pd_always_on>;
			phys = <&usb2_phy1>;
			phy-names = "usb";
			status = "disabled";
		};

		ohci2: usb@ee0c0000 {
			compatible = "renesas,ohci-r8a7795", "generic-ohci";
			reg = <0 0xee0c0000 0 0xff>;
			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_EHCI2>;
			power-domains = <&pd_always_on>;
			phys = <&usb2_phy2>;
			phy-names = "usb";
			status = "disabled";
		};

		i2c0: i2c@e6500000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe6500000 0 0x40>;
			interrupts = <0 287 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C0>;
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		i2c1: i2c@e6508000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe6508000 0 0x40>;
			interrupts = <0 288 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C1>;
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		i2c2: i2c@e6510000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe6510000 0 0x40>;
			interrupts = <0 286 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C2>;
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		i2c3: i2c@e66D0000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66D0000 0 0x40>;
			interrupts = <0 290 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C3>;
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		i2c4: i2c@e66d8000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66d8000 0 0x40>;
			interrupts = <0 19 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C4>;
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		i2c5: i2c@e66e0000 {
			/* doesn't need pinmux */
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66e0000 0 0x40>;
			interrupts = <0 20 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C5>;
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		i2c6: i2c@e66e8000 {
			/* doesn't need pinmux */
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "renesas,i2c-r8a7795";
			reg = <0 0xe66e8000 0 0x40>;
			interrupts = <0 21 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp9_clks R8A7795_CLK_I2C6>;
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		avb: ethernet@e6800000 {
			compatible = "renesas,etheravb-r8a7795";
			reg = <0 0xe6800000 0 0x800>, <0 0xe6a00000 0 0x10000>;
			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "ch0", "ch1", "ch2", "ch3",
			 "ch4", "ch5", "ch6", "ch7",
			 "ch8", "ch9", "ch10", "ch11",
			 "ch12", "ch13", "ch14", "ch15",
			 "ch16", "ch17", "ch18", "ch19",
			 "ch20", "ch21", "ch22", "ch23",
			 "ch24";
			clocks = <&mstp8_clks R8A7795_CLK_AVB>;
			power-domains = <&pd_always_on>;
			phy-mode = "rgmii-id";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		msiof0: spi@e6e90000 {
			compatible = "renesas,msiof-r8a7795";
			reg = <0 0xe6e90000 0 0x64>;
			interrupts = <0 156 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_MSIOF0>;
			dmas = <&dmac1 0x41>, <&dmac1 0x40>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		msiof1: spi@e6ea0000 {
			compatible = "renesas,msiof-r8a7795";
			reg = <0 0xe6ea0000 0 0x0064>;
			interrupts = <0 157 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_MSIOF1>;
			dmas = <&dmac1 0x43>, <&dmac1 0x42>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		msiof2: spi@e6c00000 {
			compatible = "renesas,msiof-r8a7795";
			reg = <0 0xe6c00000 0 0x0064>;
			interrupts = <0 158 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_MSIOF2>;
			dmas = <&dmac0 0x45>, <&dmac0 0x44>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		msiof3: spi@e6c10000 {
			compatible = "renesas,msiof-r8a7795";
			reg = <0 0xe6c10000 0 0x0064>;
			interrupts = <0 159 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp2_clks R8A7795_CLK_MSIOF3>;
			dmas = <&dmac0 0x47>, <&dmac0 0x46>;
			dma-names = "tx", "rx";
			power-domains = <&pd_always_on>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};

		vin0: video@e6ef0000 {
			compatible = "renesas,vin-r8a7795";
			clocks = <&mstp8_clks R8A7795_CLK_VIN0>;
			power-domains = <&pd_always_on>;
			reg = <0 0xe6ef0000 0 0x1000>;
			interrupts = <0 188 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		vin1: video@e6ef1000 {
			compatible = "renesas,vin-r8a7795";
			clocks = <&mstp8_clks R8A7795_CLK_VIN1>;
			power-domains = <&pd_always_on>;
			reg = <0 0xe6ef1000 0 0x1000>;
			interrupts = <0 189 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		vin4: video@e6ef4000 {
			compatible = "renesas,vin-r8a7795";
			clocks = <&mstp8_clks R8A7795_CLK_VIN4>;
			power-domains = <&pd_always_on>;
			reg = <0 0xe6ef4000 0 0x1000>;
			interrupts = <0 174 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		sdhi0: sd@ee100000 {
			compatible = "renesas,sdhi-r8a7795";
			reg = <0 0xee100000 0 0x2000>;
			interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_SDHI0>;
			power-domains = <&pd_always_on>;
			renesas,clk-rate = <200000000>;
			cap-sd-highspeed;
			sd-uhs-sdr50;
			renesas,mmc-scc-tapnum = <8>;
			renesas,pfcs = <0xe6060000 0x380>;
			renesas,id = <0 0x3f>;
			status = "disabled";
		};

		sdhi1: sd@ee120000 {
			compatible = "renesas,sdhi-r8a7795";
			reg = <0 0xee120000 0 0x2000>;
			interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_SDHI1>;
			power-domains = <&pd_always_on>;
			renesas,clk-rate = <200000000>;
			cap-sd-highspeed;
			sd-uhs-sdr50;
			renesas,mmc-scc-tapnum = <8>;
			renesas,pfcs = <0xe6060000 0x380>;
			renesas,id = <6 0x3f>;
			status = "disabled";
		};

		sdhi2: sd@ee140000 {
			compatible = "renesas,sdhi-r8a7795";
			reg = <0 0xee140000 0 0x2000>;
			interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_SDHI2>;
			power-domains = <&pd_always_on>;
			renesas,clk-rate = <200000000>;
			cap-sd-highspeed;
			sd-uhs-sdr50;
			renesas,mmc-scc-tapnum = <8>;
			renesas,pfcs = <0xe6060000 0x380>;
			renesas,id = <12 0x7f>;
			status = "disabled";
		};

		sdhi3: sd@ee160000 {
			compatible = "renesas,sdhi-r8a7795";
			reg = <0 0xee160000 0 0x2000>;
			interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_SDHI3>;
			power-domains = <&pd_always_on>;
			renesas,clk-rate = <200000000>;
			cap-sd-highspeed;
			sd-uhs-sdr50;
			renesas,mmc-scc-tapnum = <8>;
			renesas,pfcs = <0xe6060000 0x380>;
			renesas,id = <19 0x7ff>;
			status = "disabled";
		};

		mmc0: mmc@ee140000 {
			compatible = "renesas,mmc-r8a7795";
			reg = <0 0xee140000 0 0x2000>;
			interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_SDHI2>;
			power-domains = <&pd_always_on>;
			renesas,clk-rate = <200000000>;
			cap-mmc-highspeed;
			mmc-hs200-1_8v;
			renesas,pfcs = <0xe6060000 0x380>;
			renesas,id = <12 0x7f>;
			status = "disabled";
		};

		mmc1: mmc@ee160000 {
			compatible = "renesas,mmc-r8a7795";
			reg = <0 0xee160000 0 0x2000>;
			interrupts = <GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_SDHI3>;
			power-domains = <&pd_always_on>;
			renesas,clk-rate = <200000000>;
			cap-mmc-highspeed;
			mmc-hs200-1_8v;
			renesas,pfcs = <0xe6060000 0x380>;
			renesas,id = <19 0x7ff>;
			status = "disabled";
		};

		sata: sata@ee300000 {
			compatible = "renesas,sata-r8a7795";
			reg = <0 0xee300000 0 0x1fff>;
			interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp8_clks R8A7795_CLK_SATA>;
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		gsx: gsx@fd000000 {
			compatible = "renesas,gsx";
			reg = <0 0xfd000000 0 0x3ffff>;
			interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp1_clks R8A7795_CLK_3DGE>;
			power-domains = <&pd_a3sg>;
		};

		vspi0: vspm@fe9a0000 {
			compatible = "renesas,vspm";
			reg = <0 0xfe9a0000 0 0x8000>, <0 0xfe9af000 0 0x200>;
			interrupts = <0 444 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPI0>, <&mstp6_clks R8A7795_CLK_FCPVI0>;
			power-domains = <&pd_a3vp>;
			renesas,#ch = <0>;
			renesas,#rpf = <1>;
			renesas,#rpf_clut = <1>;
			renesas,#wpf_rot = <1>;
			renesas,has-sru;
			renesas,has-uds;
			renesas,has-lut;
			renesas,has-clu;
			renesas,has-hst;
			renesas,has-hsi;
			renesas,has-hgo;
			renesas,has-hgt;
			renesas,has-shp;
			renesas,#read_outstanding = <2>;
		};

		vspi1: vspm@fe9b0000 {
			compatible = "renesas,vspm";
			reg = <0 0xfe9b0000 0 0x8000>, <0 0xfe9bf000 0 0x200>;
			interrupts = <0 445 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPI1>, <&mstp6_clks R8A7795_CLK_FCPVI1>;
			power-domains = <&pd_a3vp>;
			renesas,#ch = <1>;
			renesas,#rpf = <1>;
			renesas,#rpf_clut = <1>;
			renesas,#wpf_rot = <1>;
			renesas,has-sru;
			renesas,has-uds;
			renesas,has-lut;
			renesas,has-clu;
			renesas,has-hst;
			renesas,has-hsi;
			renesas,has-hgo;
			renesas,has-hgt;
			renesas,has-shp;
			renesas,#read_outstanding = <2>;
		};

		vspi2: vspm@fe9c0000 {
			compatible = "renesas,vspm";
			reg = <0 0xfe9c0000 0 0x8000>, <0 0xfe9cf000 0 0x200>;
			interrupts = <0 446 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPI2>, <&mstp6_clks R8A7795_CLK_FCPVI2>;
			power-domains = <&pd_a3vp>;
			renesas,#ch = <2>;
			renesas,#rpf = <1>;
			renesas,#rpf_clut = <1>;
			renesas,#wpf_rot = <1>;
			renesas,has-sru;
			renesas,has-uds;
			renesas,has-lut;
			renesas,has-clu;
			renesas,has-hst;
			renesas,has-hsi;
			renesas,has-hgo;
			renesas,has-hgt;
			renesas,has-shp;
			renesas,#read_outstanding = <2>;
		};

		vspbd: vspm@fe960000 {
			compatible = "renesas,vspm";
			reg = <0 0xfe960000 0 0x8000>, <0 0xfe96f000 0 0x200>;
			interrupts = <0 266 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPBD>, <&mstp6_clks R8A7795_CLK_FCPVB0>;
			power-domains = <&pd_a3vp>;
			renesas,#ch = <3>;
			renesas,#rpf = <31>;
			renesas,#rpf_clut = <4>;
			renesas,#wpf_rot = <0>;
			renesas,has-bru;
			renesas,has-drc;
			renesas,#read_outstanding = <0>;
		};

		vspbc: vspm@fe920000 {
			compatible = "renesas,vspm";
			reg = <0 0xfe920000 0 0x8000>, <0 0xfe92f000 0 0x200>;
			interrupts = <0 465 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPBC>, <&mstp6_clks R8A7795_CLK_FCPVB1>;
			power-domains = <&pd_a3vp>;
			renesas,#ch = <4>;
			renesas,#rpf = <31>;
			renesas,#rpf_clut = <4>;
			renesas,#wpf_rot = <0>;
			renesas,has-lut;
			renesas,has-clu;
			renesas,has-hgo;
			renesas,has-bru;
			renesas,#read_outstanding = <0>;
		};

		fdp0: fdpm@fe940000 {
			compatible = "renesas,fdpm";
			reg = <0 0xfe940000 0 0x2400>, <0 0xfe950000 0 0x200>;
			interrupts = <0 262 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp1_clks R8A7795_CLK_FDP0>, <&mstp6_clks R8A7795_CLK_FCPF0>;
			power-domains = <&pd_a3vp>;
			renesas,#ch = <0>;
		};

		fdp1: fdpm@fe944000 {
			compatible = "renesas,fdpm";
			reg = <0 0xfe944000 0 0x2400>, <0 0xfe951000 0 0x200>;
			interrupts = <0 263 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp1_clks R8A7795_CLK_FDP1>, <&mstp6_clks R8A7795_CLK_FCPF1>;
			power-domains = <&pd_a3vp>;
			renesas,#ch = <1>;
		};

		fdp2: fdpm@fe948000 {
			compatible = "renesas,fdpm";
			reg = <0 0xfe948000 0 0x2400>, <0 0xfe952000 0 0x200>;
			interrupts = <0 264 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp1_clks R8A7795_CLK_FDP2>, <&mstp6_clks R8A7795_CLK_FCPF2>;
			power-domains = <&pd_a3vp>;
			renesas,#ch = <2>;
		};

		vsp2@vspmvspb0 {
			compatible = "renesas,vsp2";
			renesas,has-bru;
			renesas,has-lut;
			renesas,has-clu;
			renesas,has-hgo;
			renesas,#rpf = <5>;
			renesas,#uds = <0>;
			renesas,#wpf = <1>;
		};

		vsp2@vspmvspb1 {
			compatible = "renesas,vsp2";
			renesas,has-bru;
			renesas,#rpf = <5>;
			renesas,#rbu = <1>;
			renesas,#uds = <0>;
			renesas,#wpf = <1>;
		};

		vsp2@vspmvspi0 {
			compatible = "renesas,vsp2";
			renesas,has-lut;
			renesas,has-clu;
			renesas,has-hgo;
			renesas,has-hgt;
			renesas,#rpf = <1>;
			renesas,#uds = <1>;
			renesas,#wpf = <1>;
		};

		vsp2@vspmvspi1 {
			compatible = "renesas,vsp2";
			renesas,has-lut;
			renesas,has-clu;
			renesas,has-hgo;
			renesas,has-hgt;
			renesas,#rpf = <1>;
			renesas,#uds = <1>;
			renesas,#wpf = <1>;
		};

		vsp2@vspmvspi2 {
			compatible = "renesas,vsp2";
			renesas,has-lut;
			renesas,has-clu;
			renesas,has-hgo;
			renesas,has-hgt;
			renesas,#rpf = <1>;
			renesas,#uds = <1>;
			renesas,#wpf = <1>;
		};

		vsp2d0: vsp2@fea20000 {
			compatible = "renesas,vsp2d";
			reg = <0 0xfea20000 0 0x8000>;
			interrupts = <0 466 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPD0>, <&mstp6_clks R8A7795_CLK_FCPVD0>;
			power-domains = <&pd_a3vp>;
			renesas,has-bru;
			renesas,has-lif;
			renesas,#rpf = <5>;
			renesas,#wpf = <1>;
		};

		vsp2d1: vsp2@fea28000 {
			compatible = "renesas,vsp2d";
			reg = <0 0xfea28000 0 0x8000>;
			interrupts = <0 467 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPD1>, <&mstp6_clks R8A7795_CLK_FCPVD1>;
			power-domains = <&pd_a3vp>;
			renesas,has-bru;
			renesas,has-lif;
			renesas,#rpf = <5>;
			renesas,#wpf = <1>;
		};

		vsp2d2: vsp2@fea30000 {
			compatible = "renesas,vsp2d";
			reg = <0 0xfea30000 0 0x8000>;
			interrupts = <0 468 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPD2>, <&mstp6_clks R8A7795_CLK_FCPVD2>;
			power-domains = <&pd_a3vp>;
			renesas,has-bru;
			renesas,has-lif;
			renesas,#rpf = <5>;
			renesas,#wpf = <1>;
		};

		vsp2d3: vsp2@fea38000 {
			compatible = "renesas,vsp2d";
			reg = <0 0xfea38000 0 0x8000>;
			interrupts = <0 469 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp6_clks R8A7795_CLK_VSPD3>, <&mstp6_clks R8A7795_CLK_FCPVD3>;
			power-domains = <&pd_a3vp>;
			renesas,has-bru;
			renesas,has-lif;
			renesas,#rpf = <5>;
			renesas,#wpf = <1>;
		};

		vcp4: vcp4@fe8f0000 {
			compatible = "renesas,vcp4";
			reg = <0 0xfe910000 0 0x200>, <0 0xfe910200 0 0x200>,
				<0 0xfe8f0000 0 0x200>, <0 0xfe8f0200 0 0x200>,
				<0 0xfe900000 0 0x200>, <0 0xfe900200 0 0x200>,
				<0 0xfe90f000 0 0x200>,
				<0 0xfe8ff000 0 0x200>;
			interrupts = <0 260 IRQ_TYPE_LEVEL_HIGH>, <0 261 IRQ_TYPE_LEVEL_HIGH>,
				<0 258 IRQ_TYPE_LEVEL_HIGH>, <0 259 IRQ_TYPE_LEVEL_HIGH>,
				<0 240 IRQ_TYPE_LEVEL_HIGH>, <0 241 IRQ_TYPE_LEVEL_HIGH>;
			power-domains = <&pd_a2vc0>;
		};

		csi2_0: csi2@feaa0000 {
			compatible = "renesas,csi2-r8a7795";
			clocks = <&mstp7_clks R8A7795_CLK_CSI40>;
			power-domains = <&pd_always_on>;
			reg = <0 0xfeaa0000 0 0x10000>;
			interrupts = <0 246 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		csi2_1: csi2@fea80000 {
			compatible = "renesas,csi2-r8a7795";
			clocks = <&mstp7_clks R8A7795_CLK_CSI20>;
			power-domains = <&pd_always_on>;
			reg = <0 0xfea80000 0 0x10000>;
			interrupts = <0 184 IRQ_TYPE_LEVEL_HIGH>;
			status = "disabled";
		};

		hdmi0: hdmi0@fead0000 {
			compatible = "renesas,hdmi0";
			reg = <0 0xfead0000 0 0x10000>;
			interrupts = <0 389 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_HDMI0>;
			power-domains = <&pd_always_on>;
		};

		hdmi1: hdmi1@feae0000 {
			compatible = "renesas,hdmi1";
			reg = <0 0xfeae0000 0 0x10000>;
			interrupts = <0 436 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_HDMI1>;
			power-domains = <&pd_always_on>;
		};

		du: display@feb00000 {
			compatible = "renesas,du-r8a7795";
			reg = <0 0xfeb00000 0 0x80000>,
				<0 0xfeb90000 0 0x1c>;
			reg-names = "du", "lvds";
			interrupts = <0 256 IRQ_TYPE_LEVEL_HIGH>,
				<0 268 IRQ_TYPE_LEVEL_HIGH>,
				<0 269 IRQ_TYPE_LEVEL_HIGH>,
				<0 270 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp7_clks R8A7795_CLK_DU0>,
				<&mstp7_clks R8A7795_CLK_DU1>,
				<&mstp7_clks R8A7795_CLK_DU2>,
				<&mstp7_clks R8A7795_CLK_DU3>,
				<&mstp7_clks R8A7795_CLK_LVDS>;
			clock-names = "du.0", "du.1", "du.2", "du.3", "lvds";
			status = "disabled";
			power-domains = <&pd_always_on>;
			vsps = <&vsp2d0 &vsp2d1 &vsp2d2 &vsp2d3>;

			hdmi = <&hdmi0 &hdmi1>;
			interlaced = <1>;
			clock-iahb = <0>;
			hdmi-num = <2>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					du_out_rgb: endpoint {
					};
				};
				port@1 {
					reg = <1>;
					du_out_hdmi0: endpoint {
					};
				};
				port@2 {
					reg = <2>;
					du_out_hdmi1: endpoint {
					};
				};
				port@3 {
					reg = <3>;
					du_out_lvds: endpoint {
					};
				};
			};
		};

		tsc1: thermal@0xe6198000 {
			compatible = "renesas,thermal-r8a7795",
					"renesas,rcar-thermal";
			reg = <0 0xe6198000 0 0x5c>;
			interrupts = <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp5_clks R8A7795_CLK_THERMAL>;
			#thermal-sensor-cells = <0>;
			id = <0>;
			status = "okay";
		};

		tsc2: thermal@0xe61A0000 {
			compatible = "renesas,thermal-r8a7795",
					"renesas,rcar-thermal";
			reg = <0 0xe61A0000 0 0x5c>;
			interrupts = <GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp5_clks R8A7795_CLK_THERMAL>;
			#thermal-sensor-cells = <0>;
			id = <1>;
			status = "okay";
		};

		tsc3: thermal@0xe61A8000 {
			compatible = "renesas,thermal-r8a7795",
					"renesas,rcar-thermal";
			reg = <0 0xe61A8000 0 0x5c>;
			interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp5_clks R8A7795_CLK_THERMAL>;
			#thermal-sensor-cells = <0>;
			id = <2>;
			status = "okay";
		};

		thermal-zones {
			sensor1_thermal: cpu1-thermal {
				polling-delay-passive = <250>;
				polling-delay = <1000>;

				/* sensor ID */
				thermal-sensors = <&tsc1>;

				trips {
					sensor1_crit: sensor1-crit {
						temperature = <90000>;
						hysteresis = <2000>;
						type = "critical";
					};
				};
			};

			sensor2_thermal: cpu2-thermal {
				polling-delay-passive = <250>;
				polling-delay = <1000>;

				/* sensor ID */
				thermal-sensors = <&tsc2>;

				trips {
					sensor2_crit: sensor2-crit {
						temperature = <90000>;
						hysteresis = <2000>;
						type = "critical";
					};
				};
			};

			sensor3_thermal: cpu3-thermal {
				polling-delay-passive = <250>;
				polling-delay = <1000>;

				/* sensor ID */
				thermal-sensors = <&tsc3>;

				trips {
					sensor3_crit: sensor3-crit {
						temperature = <90000>;
						hysteresis = <2000>;
						type = "critical";
					};
				};
			};
		};

		rcar_sound: sound@ec500000 {
			/*
			 * #sound-dai-cells is required
			 *
			 * Single DAI : #sound-dai-cells = <0>;	<&rcar_sound>;
			 * Multi  DAI : #sound-dai-cells = <1>;	<&rcar_sound N>;
			 */
			/*
			 * #clock-cells is required for audio_clkout0/1/2/3
			 *
			 * clkout	: #clock-cells = <0>;	<&rcar_sound>;
			 * clkout0/1/2/3: #clock-cells = <1>;	<&rcar_sound N>;
			 */
			compatible =  "renesas,rcar_sound-r8a7795", "renesas,rcar_sound-gen3";
			reg =	<0 0xec500000 0 0x1000>, /* SCU */
				<0 0xec5a0000 0 0x100>,  /* ADG */
				<0 0xec540000 0 0x1000>, /* SSIU */
				<0 0xec541000 0 0x280>,  /* SSI */
				<0 0xec740000 0 0x200>;  /* Audio DMAC peri peri*/
			reg-names = "scu", "adg", "ssiu", "ssi", "audmapp";

			clocks = <&mstp9_clks R8A7795_CLK_ADG>, <&mstp10_clks R8A7795_CLK_SSI_ALL>,
				<&mstp10_clks R8A7795_CLK_SSI9>, <&mstp10_clks R8A7795_CLK_SSI8>,
				<&mstp10_clks R8A7795_CLK_SSI7>, <&mstp10_clks R8A7795_CLK_SSI6>,
				<&mstp10_clks R8A7795_CLK_SSI5>, <&mstp10_clks R8A7795_CLK_SSI4>,
				<&mstp10_clks R8A7795_CLK_SSI3>, <&mstp10_clks R8A7795_CLK_SSI2>,
				<&mstp10_clks R8A7795_CLK_SSI1>, <&mstp10_clks R8A7795_CLK_SSI0>,
				<&mstp10_clks R8A7795_CLK_SCU_SRC9>, <&mstp10_clks R8A7795_CLK_SCU_SRC8>,
				<&mstp10_clks R8A7795_CLK_SCU_SRC7>, <&mstp10_clks R8A7795_CLK_SCU_SRC6>,
				<&mstp10_clks R8A7795_CLK_SCU_SRC5>, <&mstp10_clks R8A7795_CLK_SCU_SRC4>,
				<&mstp10_clks R8A7795_CLK_SCU_SRC3>, <&mstp10_clks R8A7795_CLK_SCU_SRC2>,
				<&mstp10_clks R8A7795_CLK_SCU_SRC1>, <&mstp10_clks R8A7795_CLK_SCU_SRC0>,
				<&mstp10_clks R8A7795_CLK_SCU_CTU0_MIX0>, <&mstp10_clks R8A7795_CLK_SCU_CTU1_MIX1>,
				<&mstp10_clks R8A7795_CLK_SCU_CTU0_MIX0>, <&mstp10_clks R8A7795_CLK_SCU_CTU1_MIX1>,
				<&mstp10_clks R8A7795_CLK_SCU_DVC0>, <&mstp10_clks R8A7795_CLK_SCU_DVC1>,
				<&audio_clk_a>, <&audio_clk_b>, <&audio_clk_c>, <&s0d4_clk>;
			clock-names = "adg", "ssi-all",
					"ssi.9", "ssi.8", "ssi.7", "ssi.6", "ssi.5",
					"ssi.4", "ssi.3", "ssi.2", "ssi.1", "ssi.0",
					"src.9", "src.8", "src.7", "src.6", "src.5",
					"src.4", "src.3", "src.2", "src.1", "src.0",
					"ctu.0", "ctu.1",
					"mix.0", "mix.1",
					"dvc.0", "dvc.1",
					"clk_a", "clk_b", "clk_c", "clk_i";
			power-domains = <&pd_always_on>;
			status = "disabled";

			rcar_sound,dvc {
				dvc0: dvc@0 {
					dmas = <&audma0 0xbc>;
					dma-names = "tx";
				};
				dvc1: dvc@1 {
					dmas = <&audma0 0xbe>;
					dma-names = "tx";
				};
			};

			rcar_sound,mix {
				mix0: mix@0 { };
				mix1: mix@1 { };
			};

			rcar_sound,ctu {
				ctu00: ctu@0 { };
				ctu01: ctu@1 { };
				ctu02: ctu@2 { };
				ctu03: ctu@3 { };
				ctu10: ctu@4 { };
				ctu11: ctu@5 { };
				ctu12: ctu@6 { };
				ctu13: ctu@7 { };
			};

			rcar_sound,src {
				src0: src@0 {
					interrupts = <0 352 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x85>, <&audma1 0x9a>;
					dma-names = "rx", "tx";
				};
				src1: src@1 {
					interrupts = <0 353 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x87>, <&audma1 0x9c>;
					dma-names = "rx", "tx";
				};
				src2: src@2 {
					interrupts = <0 354 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x89>, <&audma1 0x9e>;
					dma-names = "rx", "tx";
				};
				src3: src@3 {
					interrupts = <0 355 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x8b>, <&audma1 0xa0>;
					dma-names = "rx", "tx";
				};
				src4: src@4 {
					interrupts = <0 356 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x8d>, <&audma1 0xb0>;
					dma-names = "rx", "tx";
				};
				src5: src@5 {
					interrupts = <0 357 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x8f>, <&audma1 0xb2>;
					dma-names = "rx", "tx";
				};
				src6: src@6 {
					interrupts = <0 358 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x91>, <&audma1 0xb4>;
					dma-names = "rx", "tx";
				};
				src7: src@7 {
					interrupts = <0 359 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x93>, <&audma1 0xb6>;
					dma-names = "rx", "tx";
				};
				src8: src@8 {
					interrupts = <0 360 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x95>, <&audma1 0xb8>;
					dma-names = "rx", "tx";
				};
				src9: src@9 {
					interrupts = <0 361 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x97>, <&audma1 0xba>;
					dma-names = "rx", "tx";
				};
			};

			rcar_sound,ssi {
				ssi0: ssi@0 {
					interrupts = <0 370 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x01>, <&audma1 0x02>, <&audma0 0x15>, <&audma1 0x16>;
					dma-names = "rx", "tx", "rxu", "txu";
				};
				ssi1: ssi@1 {
					 interrupts = <0 371 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x03>, <&audma1 0x04>, <&audma0 0x49>, <&audma1 0x4a>;
					dma-names = "rx", "tx", "rxu", "txu";
				};
				ssi2: ssi@2 {
					interrupts = <0 372 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x05>, <&audma1 0x06>, <&audma0 0x63>, <&audma1 0x64>;
					dma-names = "rx", "tx", "rxu", "txu";
				};
				ssi3: ssi@3 {
					interrupts = <0 373 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x07>, <&audma1 0x08>, <&audma0 0x6f>, <&audma1 0x70>;
					dma-names = "rx", "tx", "rxu", "txu";
				};
				ssi4: ssi@4 {
					interrupts = <0 374 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x09>, <&audma1 0x0a>, <&audma0 0x71>, <&audma1 0x72>;
					dma-names = "rx", "tx", "rxu", "txu";
				};
				ssi5: ssi@5 {
					interrupts = <0 375 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x0b>, <&audma1 0x0c>, <&audma0 0x73>, <&audma1 0x74>;
					dma-names = "rx", "tx", "rxu", "txu";
				};
				ssi6: ssi@6 {
					interrupts = <0 376 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x0d>, <&audma1 0x0e>, <&audma0 0x75>, <&audma1 0x76>;
					dma-names = "rx", "tx", "rxu", "txu";
				};
				ssi7: ssi@7 {
					interrupts = <0 377 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x0f>, <&audma1 0x10>, <&audma0 0x79>, <&audma1 0x7a>;
					dma-names = "rx", "tx", "rxu", "txu";
				};
				ssi8: ssi@8 {
					interrupts = <0 378 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x11>, <&audma1 0x12>, <&audma0 0x7b>, <&audma1 0x7c>;
					dma-names = "rx", "tx", "rxu", "txu";
				};
				ssi9: ssi@9 {
					interrupts = <0 379 IRQ_TYPE_LEVEL_HIGH>;
					dmas = <&audma0 0x13>, <&audma1 0x14>, <&audma0 0x7d>, <&audma1 0x7e>;
					dma-names = "rx", "tx", "rxu", "txu";
				};
			};
		};

		pciec0: pcie@fe000000 {
			compatible = "renesas,pcie-r8a7795";
			reg = <0 0xfe000000 0 0x80000>;
			#address-cells = <3>;
			#size-cells = <2>;
			bus-range = <0x00 0xff>;
			device_type = "pci";
			ranges = <
			    0x01000000 0 0x00000000 0 0xfe100000 0 0x00100000
			    0x02000000 0 0xfe200000 0 0xfe200000 0 0x00200000
			    0x02000000 0 0x30000000 0 0x30000000 0 0x08000000
			    0x42000000 0 0x38000000 0 0x38000000 0 0x08000000
			>;
			/* Map all possible DDR as inbound ranges */
			dma-ranges = <
			    0x42000000 0 0x40000000 0 0x40000000 0 0x40000000
			    0x43000000 5 0x00000000 5 0x00000000 0 0x40000000
			    0x43000000 6 0x00000000 6 0x00000000 0 0x40000000
			>;
			interrupts = <0 116 IRQ_TYPE_LEVEL_HIGH>,
				<0 117 IRQ_TYPE_LEVEL_HIGH>,
				<0 118 IRQ_TYPE_LEVEL_HIGH>;
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 0>;
			interrupt-map = <
				0 0 0 0 &gic 0 116 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_PCIEC0>,
				 <&pcie_bus_clk>;
			clock-names = "pcie", "pcie_bus";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		pciec1: pcie@ee800000 {
			compatible = "renesas,pcie-r8a7795";
			reg = <0 0xee800000 0 0x80000>;
			#address-cells = <3>;
			#size-cells = <2>;
			bus-range = <0x00 0xff>;
			device_type = "pci";
			ranges = <
			    0x01000000 0 0x00000000 0 0xee900000 0 0x00100000
			    0x02000000 0 0xeea00000 0 0xeea00000 0 0x00200000
			    0x02000000 0 0xc0000000 0 0xc0000000 0 0x08000000
			    0x42000000 0 0xc8000000 0 0xc8000000 0 0x08000000
			>;
			/* Map all possible DDR as inbound ranges */
			dma-ranges = <
			    0x42000000 0 0x40000000 0 0x40000000 0 0x40000000
			    0x43000000 5 0x00000000 5 0x00000000 0 0x40000000
			    0x43000000 6 0x00000000 6 0x00000000 0 0x40000000
			>;
			interrupts = <0 148 IRQ_TYPE_LEVEL_HIGH>,
				<0 149 IRQ_TYPE_LEVEL_HIGH>,
				<0 150 IRQ_TYPE_LEVEL_HIGH>;
			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 0>;
			interrupt-map = <
				0 0 0 0 &gic 0 148 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&mstp3_clks R8A7795_CLK_PCIEC1>,
				 <&pcie_bus_clk>;
			clock-names = "pcie", "pcie_bus";
			power-domains = <&pd_always_on>;
			status = "disabled";
		};

		/* RT-DMAC */
		rtdmac: dma-controller@ffc10000 {
			compatible = "renesas,rcar-dmac";
			reg = <0 0xffc10000 0 0x10000>;
			interrupts = <GIC_SPI 448 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 449 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 451 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 453 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 454 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 455 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 456 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 457 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 458 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 459 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 460 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 461 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 462 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 463 IRQ_TYPE_LEVEL_HIGH
				      GIC_SPI 464 IRQ_TYPE_LEVEL_HIGH>;
			interrupt-names = "error",
					"ch0", "ch1", "ch2", "ch3",
					"ch4", "ch5", "ch6", "ch7",
					"ch8", "ch9", "ch10", "ch11",
					"ch12", "ch13", "ch14", "ch15";
			clocks = <&mstp0_clks R8A7795_CLK_RTDMAC>;
			clock-names = "fck";
			power-domains = <&pd_always_on>;
			#dma-cells = <1>;
			dma-channels = <16>;
		};
	};
};
