assign out = (state == 2'b11) ? 1'b1 : 1'b0;

always @(*) begin
  case (state)
    2'b00: next_state = in ? 2'b01 : 2'b00;
    2'b01: next_state = in ? 2'b10 : 2'b01;
    2'b10: next_state = in ? 2'b00 : 2'b10;
    2'b11: next_state = in ? 2'b10 : 2'b01;
    default: next_state = 2'b00;
  endcase
end

endmodule