Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,91
design__inferred_latch__count,0
design__instance__count,2982
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.005444845650345087
power__switching__total,0.00633447477594018
power__leakage__total,0.0000010548922091402346
power__total,0.011780375614762306
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2522237212700641
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2522237212700641
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1701513145207517
timing__setup__ws__corner:nom_fast_1p32V_m40C,40.23841285176446
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.170151
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25330263603590863
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25330263603590863
timing__hold__ws__corner:nom_slow_1p08V_125C,0.745662941387217
timing__setup__ws__corner:nom_slow_1p08V_125C,27.133489112431068
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.745663
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25261687900977875
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25261687900977875
timing__hold__ws__corner:nom_typ_1p20V_25C,0.37723902847044904
timing__setup__ws__corner:nom_typ_1p20V_25C,35.365062990170415
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.377239
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2522237212700641
clock__skew__worst_setup,0.2522237212700641
timing__hold__ws,0.1701513145207517
timing__setup__ws,27.133489112431068
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.170151
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1181
design__instance__area__stdcell,13174.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.455207
design__instance__utilization__stdcell,0.455207
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,64
design__instance__area__class:inverter,377.395
design__instance__count__class:sequential_cell,8
design__instance__area__class:sequential_cell,406.426
design__instance__count__class:multi_input_combinational_cell,1045
design__instance__area__class:multi_input_combinational_cell,11389
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,60
design__instance__area__class:timing_repair_buffer,923.53
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,23429.4
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,9
global_route__vias,8100
global_route__wirelength,40704
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1200
route__net__special,2
route__drc_errors__iter:0,315
route__wirelength__iter:0,25488
route__drc_errors__iter:1,151
route__wirelength__iter:1,25275
route__drc_errors__iter:2,83
route__wirelength__iter:2,25208
route__drc_errors__iter:3,6
route__wirelength__iter:3,25191
route__drc_errors__iter:4,0
route__wirelength__iter:4,25197
route__drc_errors,0
route__wirelength,25197
route__vias,7693
route__vias__singlecut,7693
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,181.015
design__instance__count__class:fill_cell,1801
design__instance__area__class:fill_cell,15767.1
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,0
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.1864
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19823
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0136025
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0104197
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00174294
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0104197
design_powergrid__voltage__worst,0.0104197
design_powergrid__voltage__worst__net:VPWR,1.1864
design_powergrid__drop__worst,0.0136025
design_powergrid__drop__worst__net:VPWR,0.0136025
design_powergrid__voltage__worst__net:VGND,0.0104197
design_powergrid__drop__worst__net:VGND,0.0104197
ir__voltage__worst,1.189999999999999946709294817992486059665679931640625
ir__drop__avg,0.00177000000000000008888723090905159551766701042652130126953125
ir__drop__worst,0.01359999999999999924227278569333066116087138652801513671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
