$date
	Tue May 11 19:51:00 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_fad4 $end
$scope module fad4 $end
$var wire 1 ! Co $end
$var wire 4 " a [3:0] $end
$var wire 4 # b [3:0] $end
$var wire 4 $ y [3:0] $end
$var wire 1 % w3 $end
$var wire 1 & w2 $end
$var wire 1 ' w1 $end
$var wire 1 ( w0 $end
$scope module ab0 $end
$var wire 1 ) Ci $end
$var wire 1 ( Co $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 , y $end
$upscope $end
$scope module ab1 $end
$var wire 1 ( Ci $end
$var wire 1 ' Co $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 / y $end
$upscope $end
$scope module ab2 $end
$var wire 1 ' Ci $end
$var wire 1 & Co $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 2 y $end
$upscope $end
$scope module ab3 $end
$var wire 1 & Ci $end
$var wire 1 % Co $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 5 y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
05
04
03
12
11
00
1/
1.
0-
1,
0+
1*
0)
0(
0'
0&
0%
b111 $
b110 #
b1 "
0!
$end
#100
1!
1%
1&
02
b11 $
05
10
13
b1101 "
#200
