Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: ISERDES_8bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ISERDES_8bit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ISERDES_8bit"
Output Format                      : NGC
Target Device                      : xc4vlx60-10-ff1148

---- Source Options
Top Module Name                    : ISERDES_8bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/Parameters.vhd" in Library work.
Architecture parameters of Entity parameters is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd" in Library work.
Architecture utility of Entity v_counter is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd" in Library work.
Architecture utility of Entity edge_sensing is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd" in Library work.
Architecture utility of Entity srff is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" in Library work.
Architecture behavioral of Entity phasesw is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/DLL.vhd" in Library work.
Architecture behavioral of Entity dll is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" in Library work.
Architecture utility of Entity light_pulser is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ShiftReg.vhd" in Library work.
Architecture behavioral of Entity shiftreg is up to date.
Compiling vhdl file "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd" in Library work.
Entity <iserdes_8bit> compiled.
Entity <iserdes_8bit> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ISERDES_8bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SRFF> in library <work> (architecture <Utility>).

Analyzing hierarchy for entity <PhaseSW> in library <work> (architecture <Behavioral>) with generics.
	Fmax = 42000
	Fmin = 38000
	RefClock = 40000

Analyzing hierarchy for entity <DLL> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <Light_Pulser> in library <work> (architecture <Utility>) with generics.
	DIV = 2
	DUR = 100

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 6

Analyzing hierarchy for entity <ShiftReg> in library <work> (architecture <Behavioral>) with generics.
	WIDTH = 50

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 26

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 16

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 1

Analyzing hierarchy for entity <V_Counter> in library <work> (architecture <Utility>) with generics.
	WIDTH = 7

Analyzing hierarchy for entity <Edge_Sensing> in library <work> (architecture <Utility>).

Analyzing hierarchy for entity <SRFF> in library <work> (architecture <Utility>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ISERDES_8bit> in library <work> (Architecture <behavioral>).
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd" line 192: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd" line 200: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <BUFG_inst> in unit <ISERDES_8bit>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <BUFG_inst> in unit <ISERDES_8bit>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <BUFG_inst> in unit <ISERDES_8bit>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <BUFG_inst> in unit <ISERDES_8bit>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_Clk40> in unit <ISERDES_8bit>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_Clk40> in unit <ISERDES_8bit>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_Clk40> in unit <ISERDES_8bit>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_Clk40> in unit <ISERDES_8bit>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <LVDS_FCT_160> in unit <ISERDES_8bit>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <LVDS_FCT_160> in unit <ISERDES_8bit>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <LVDS_FCT_160> in unit <ISERDES_8bit>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <LVDS_FCT_160> in unit <ISERDES_8bit>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <LVDS_FCT_160> in unit <ISERDES_8bit>.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd" line 243: Unconnected output port 'Test' of component 'PhaseSW'.
WARNING:Xst:753 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd" line 267: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'DLL'.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <DCO_LVDS_signal> in unit <ISERDES_8bit>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <DCO_LVDS_signal> in unit <ISERDES_8bit>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <DCO_LVDS_signal> in unit <ISERDES_8bit>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <DCO_LVDS_signal> in unit <ISERDES_8bit>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <DCO_LVDS_signal> in unit <ISERDES_8bit>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <Data_LVDS_signal> in unit <ISERDES_8bit>.
    Set user-defined property "DIFF_TERM =  TRUE" for instance <Data_LVDS_signal> in unit <ISERDES_8bit>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <Data_LVDS_signal> in unit <ISERDES_8bit>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <Data_LVDS_signal> in unit <ISERDES_8bit>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <Data_LVDS_signal> in unit <ISERDES_8bit>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <Data_LVDS_signal> in unit <ISERDES_8bit>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <Data_LVDS_signal> in unit <ISERDES_8bit>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <IDDR_inst> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q1 =  0" for instance <IDDR_inst> in unit <ISERDES_8bit>.
    Set user-defined property "INIT_Q2 =  0" for instance <IDDR_inst> in unit <ISERDES_8bit>.
    Set user-defined property "SRTYPE =  SYNC" for instance <IDDR_inst> in unit <ISERDES_8bit>.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd" line 435: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd" line 435: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd" line 472: Unconnected input port 'clk_en' of component 'ShiftReg' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd" line 472: Unconnected input port 'sclr' of component 'ShiftReg' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd" line 482: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd" line 482: Unconnected input port 'sclr' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd" line 482: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_inst> in unit <ISERDES_8bit>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_inst> in unit <ISERDES_8bit>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_inst> in unit <ISERDES_8bit>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_inst> in unit <ISERDES_8bit>.
Entity <ISERDES_8bit> analyzed. Unit <ISERDES_8bit> generated.

Analyzing Entity <SRFF> in library <work> (Architecture <Utility>).
Entity <SRFF> analyzed. Unit <SRFF> generated.

Analyzing generic Entity <PhaseSW> in library <work> (Architecture <Behavioral>).
	Fmax = 42000
	Fmin = 38000
	RefClock = 40000
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 63: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 63: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 86: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd" line 86: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
Entity <PhaseSW> analyzed. Unit <PhaseSW> generated.

Analyzing generic Entity <V_Counter.3> in library <work> (Architecture <Utility>).
	WIDTH = 16
Entity <V_Counter.3> analyzed. Unit <V_Counter.3> generated.

Analyzing Entity <DLL> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <DLL>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <DLL>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <DLL>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <DLL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKIN_PERIOD =  25.0000000000000000" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "SIM_DEVICE =  VIRTEX4" for instance <DCM_ADV_INST> in unit <DLL>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <DLL>.
Entity <DLL> analyzed. Unit <DLL> generated.

Analyzing generic Entity <Light_Pulser> in library <work> (Architecture <Utility>).
	DIV = 2
	DUR = 100
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 36: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 36: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 44: Unconnected input port 'cnt_en' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 44: Unconnected input port 'dir' of component 'V_Counter' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 54: Unconnected input port 'CLR' of component 'Edge_Sensing' is tied to default value.
WARNING:Xst:752 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd" line 58: Unconnected input port 'CLRN' of component 'SRFF' is tied to default value.
INFO:Xst:2679 - Register <Flah_Freq> in unit <Light_Pulser> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Light_Pulser> analyzed. Unit <Light_Pulser> generated.

Analyzing generic Entity <V_Counter.4> in library <work> (Architecture <Utility>).
	WIDTH = 1
Entity <V_Counter.4> analyzed. Unit <V_Counter.4> generated.

Analyzing generic Entity <V_Counter.5> in library <work> (Architecture <Utility>).
	WIDTH = 7
Entity <V_Counter.5> analyzed. Unit <V_Counter.5> generated.

Analyzing Entity <Edge_Sensing> in library <work> (Architecture <Utility>).
Entity <Edge_Sensing> analyzed. Unit <Edge_Sensing> generated.

Analyzing generic Entity <V_Counter.1> in library <work> (Architecture <Utility>).
	WIDTH = 6
Entity <V_Counter.1> analyzed. Unit <V_Counter.1> generated.

Analyzing generic Entity <ShiftReg> in library <work> (Architecture <Behavioral>).
	WIDTH = 50
WARNING:Xst:819 - "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ShiftReg.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <sset>, <d>
Entity <ShiftReg> analyzed. Unit <ShiftReg> generated.

Analyzing generic Entity <V_Counter.2> in library <work> (Architecture <Utility>).
	WIDTH = 26
Entity <V_Counter.2> analyzed. Unit <V_Counter.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <SRFF>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/SRFF.vhd".
    Found 1-bit register for signal <Trig>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <SRFF> synthesized.


Synthesizing Unit <V_Counter_1>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <V_Counter_1> synthesized.


Synthesizing Unit <ShiftReg>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/lib/ShiftReg.vhd".
    Found 50-bit register for signal <tmp>.
    Summary:
	inferred  50 D-type flip-flop(s).
Unit <ShiftReg> synthesized.


Synthesizing Unit <V_Counter_2>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <V_Counter_2> synthesized.


Synthesizing Unit <V_Counter_3>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit updown counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <V_Counter_3> synthesized.


Synthesizing Unit <V_Counter_4>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found T flip-flop for signal <count<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <V_Counter_4> synthesized.


Synthesizing Unit <V_Counter_5>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/V_Counter.vhd".
WARNING:Xst:647 - Input <cnt_en> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <count>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <V_Counter_5> synthesized.


Synthesizing Unit <Edge_Sensing>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Edge_Sensing.vhd".
    Found 1-bit register for signal <Trig0>.
    Found 1-bit register for signal <Trig1>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <Edge_Sensing> synthesized.


Synthesizing Unit <PhaseSW>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/PhaseSW.vhd".
WARNING:Xst:1305 - Output <Test> is never assigned. Tied to value 0000.
WARNING:Xst:646 - Signal <SysClkCnt_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Clk_Selected> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Sync_TRG1>.
    Found 1-bit register for signal <Sync_TRG2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <PhaseSW> synthesized.


Synthesizing Unit <DLL>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/Pre-trigger_Xilinx/DLL.vhd".
Unit <DLL> synthesized.


Synthesizing Unit <Light_Pulser>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/LIB/Light_Pulser.vhd".
WARNING:Xst:646 - Signal <Prescaler_out<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Light_Pulser> synthesized.


Synthesizing Unit <ISERDES_8bit>.
    Related source file is "D:/Users/Leon/Work/Japan/COMET/Electronics/trunk/FPGA/test/ISERDES_8bit.vhd".
WARNING:Xst:647 - Input <TxClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_DCO_LVDSPrev_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Col> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_test> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADCInDataLVDS_n<127:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_DCO_LVDS_n<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Crs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <TriggerData> is never assigned.
WARNING:Xst:1306 - Output <TxD> is never assigned.
WARNING:Xst:647 - Input <ADC_DCO_LVDS<1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADCInDataLVDS<127:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxClk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <TrigDes> is never assigned.
WARNING:Xst:647 - Input <ADCInDataLVDSPrev_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_res> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RxDv> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADC_DCO_LVDSPrev> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ADCInDataLVDSPrev> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TrigInLVDS_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <TrigInLVDS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <FastTrigDes> is never assigned.
WARNING:Xst:1306 - Output <TxEn> is never assigned.
WARNING:Xst:1780 - Signal <test_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shift_sdio_test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shift_sdio_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shift2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <shift1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_fadc_test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <s_fadc_sdio_test> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000011010000101000000000001111111100000001.
WARNING:Xst:1780 - Signal <s_fadc_sdio_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_fadc_sdio> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_fadc_sclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_fadc_reset> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <s_fadc_csb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TrigIn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TrigDes_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TestCnt<24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TestCnt<22>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TestCnt<20:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TestCnt<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <Phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <FastTrigDes_o> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <FCT160> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Clock_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Clk160> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CLK40_90d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ADC_SDIO>.
    Found 6-bit comparator greatequal for signal <ADC_SDIO$cmp_ge0000> created at line 452.
    Found 6-bit comparator less for signal <ADC_SDIO$cmp_lt0000> created at line 452.
    Found 1-bit register for signal <ADCtest_Bit_write>.
    Found 1-bit register for signal <ADCtest_CSB_trig>.
    Found 6-bit comparator greatequal for signal <ADCtest_CSB_trig$cmp_ge0000> created at line 457.
    Found 6-bit comparator greatequal for signal <ADCtest_CSB_trig$cmp_ge0001> created at line 457.
    Found 6-bit comparator less for signal <ADCtest_CSB_trig$cmp_lt0000> created at line 457.
    Found 1-bit register for signal <ADCtest_reg_sset>.
    Found 2-bit up counter for signal <clkdiv>.
    Found 1-bit register for signal <clkdiv_a>.
    Found 1-bit register for signal <clkdiv_b>.
    Found 1-bit register for signal <clkdiv_es>.
    Found 4-bit register for signal <DataN>.
    Found 8-bit register for signal <DataOut>.
    Found 4-bit register for signal <DataP>.
    Found 1-bit register for signal <PowerUp0>.
    Summary:
	inferred   1 Counter(s).
	inferred  24 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <ISERDES_8bit> synthesized.

WARNING:Xst:524 - All outputs of the instance <SysClkCnt> of the block <V_Counter_3> are unconnected in block <PhaseSW>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <Prescaler> of the block <V_Counter_4> are unconnected in block <Light_Pulser>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 16-bit updown counter                                 : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 82
 1-bit register                                        : 81
 7-bit register                                        : 1
# Comparators                                          : 5
 6-bit comparator greatequal                           : 3
 6-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <count_0> in Unit <Timer> is equivalent to the following 6 FFs/Latches, which will be removed : <count_1> <count_2> <count_3> <count_4> <count_5> <count_6> 
WARNING:Xst:1426 - The value init of the FF/Latch Sync_TRG2 hinder the constant cleaning in the block PhaseSwitch.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch Trig1 hinder the constant cleaning in the block ES1.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <Timer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Trig0> has a constant value of 0 in block <ES1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Trig> has a constant value of 0 in block <DurTrig_SRFF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Trig1> is unconnected in block <ES1>.
WARNING:Xst:1290 - Hierarchical block <Timer> is unconnected in block <Led_B>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ES1> is unconnected in block <Led_B>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 16-bit updown counter                                 : 1
 2-bit up counter                                      : 1
 26-bit up counter                                     : 1
 6-bit up counter                                      : 1
# Registers                                            : 88
 Flip-Flops                                            : 88
# Comparators                                          : 5
 6-bit comparator greatequal                           : 3
 6-bit comparator less                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <count_0> has a constant value of 0 in block <V_Counter_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_1> has a constant value of 0 in block <V_Counter_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_2> has a constant value of 0 in block <V_Counter_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_3> has a constant value of 0 in block <V_Counter_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_4> has a constant value of 0 in block <V_Counter_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_5> has a constant value of 0 in block <V_Counter_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_6> has a constant value of 0 in block <V_Counter_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch Sync_TRG2 hinder the constant cleaning in the block PhaseSW.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch Led_B/ES1/Trig1 hinder the constant cleaning in the block ISERDES_8bit.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <Led_B/ES1/Trig0> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <Led_B/ES1/Trig1> is unconnected in block <ISERDES_8bit>.
WARNING:Xst:1293 - FF/Latch <Led_B/DurTrig_SRFF/Trig> has a constant value of 0 in block <ISERDES_8bit>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ISERDES_8bit> ...

Optimizing unit <ShiftReg> ...

Optimizing unit <PhaseSW> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ISERDES_8bit, actual ratio is 0.
FlipFlop PhaseSwitch/Sync_TRG2 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <ISERDES_8bit> :
INFO:Xst:741 - HDL ADVISOR - A 12-bit shift register was found for signal <ShiftReg_test/tmp_49> and currently occupies 12 logic cells (6 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <ShiftReg_test/tmp_33> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 11-bit shift register was found for signal <ShiftReg_test/tmp_26> and currently occupies 11 logic cells (5 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 8-bit shift register was found for signal <ShiftReg_test/tmp_15> and currently occupies 8 logic cells (4 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 7-bit shift register was found for signal <ShiftReg_test/tmp_7> and currently occupies 7 logic cells (3 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <ISERDES_8bit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 129
 Flip-Flops                                            : 129

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ISERDES_8bit.ngr
Top Level Output File Name         : ISERDES_8bit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 419

Cell Usage :
# BELS                             : 156
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 40
#      LUT2                        : 4
#      LUT2_L                      : 1
#      LUT3                        : 5
#      LUT3_D                      : 1
#      LUT4                        : 14
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 40
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 130
#      FD                          : 29
#      FDC                         : 3
#      FDCE                        : 2
#      FDCP                        : 50
#      FDE                         : 8
#      FDR                         : 15
#      FDRE                        : 22
#      IDDR                        : 1
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 28
#      IBUF                        : 1
#      IBUFDS                      : 1
#      IBUFG                       : 3
#      IBUFGDS                     : 2
#      OBUF                        : 21
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vlx60ff1148-10 

 Number of Slices:                       76  out of  26624     0%  
 Number of Slice Flip Flops:            129  out of  53248     0%  
 Number of 4 input LUTs:                 71  out of  53248     0%  
 Number of IOs:                         419
 Number of bonded IOBs:                  31  out of    640     4%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         7  out of     32    21%  
 Number of DCM_ADVs:                      1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
MuxClock_in                        | DLL/DCM_ADV_INST:CLKDV     | 60    |
ADC_DCO_LVDS<0>                    | IBUFGDS+BUFG               | 22    |
MuxClock_in                        | DLL/DCM_ADV_INST:CLK0      | 3     |
Qclock                             | IBUFG+BUFG                 | 43    |
PhaseSwitch/Sync_TRG1              | NONE(PhaseSwitch/Sync_TRG2)| 2     |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------+----------------------------+-------+
Control Signal                      | Buffer(FF name)            | Load  |
------------------------------------+----------------------------+-------+
FastTrigDes_o(XST_GND:G)            | NONE(PhaseSwitch/Sync_TRG1)| 55    |
ADCtest_reg_sset(ADCtest_reg_sset:Q)| NONE(ShiftReg_test/tmp_0)  | 50    |
------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 2.909ns (Maximum Frequency: 343.772MHz)
   Minimum input arrival time before clock: 6.702ns
   Maximum output required time after clock: 5.474ns
   Maximum combinational path delay: 5.282ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MuxClock_in'
  Clock period: 2.612ns (frequency: 382.775MHz)
  Total number of paths / destination ports: 126 / 76
-------------------------------------------------------------------------
Delay:               2.612ns (Levels of Logic = 1)
  Source:            PowerUp1/Trig (FF)
  Destination:       ADCTest/count_0 (FF)
  Source Clock:      MuxClock_in rising
  Destination Clock: MuxClock_in rising 0.5X

  Data Path: PowerUp1/Trig to ADCTest/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.360   0.599  PowerUp1/Trig (PowerUp1/Trig)
     LUT2:I0->O            6   0.195   0.397  PwrUpReset1 (PwrUpReset)
     FDRE:R                    1.062          ADCTest/count_0
    ----------------------------------------
    Total                      2.612ns (1.617ns logic, 0.996ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ADC_DCO_LVDS<0>'
  Clock period: 2.562ns (frequency: 390.335MHz)
  Total number of paths / destination ports: 29 / 27
-------------------------------------------------------------------------
Delay:               2.562ns (Levels of Logic = 1)
  Source:            clkdiv_b (FF)
  Destination:       clkdiv_es (FF)
  Source Clock:      ADC_DCO_LVDS<0> rising
  Destination Clock: ADC_DCO_LVDS<0> rising

  Data Path: clkdiv_b to clkdiv_es
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.360   0.585  clkdiv_b (clkdiv_b)
     LUT2:I0->O            1   0.195   0.360  clkdiv_es_not00011 (clkdiv_es_not0001)
     FDR:R                     1.062          clkdiv_es
    ----------------------------------------
    Total                      2.562ns (1.617ns logic, 0.945ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Qclock'
  Clock period: 2.909ns (frequency: 343.772MHz)
  Total number of paths / destination ports: 519 / 59
-------------------------------------------------------------------------
Delay:               2.909ns (Levels of Logic = 27)
  Source:            CntTest/count_0 (FF)
  Destination:       CntTest/count_25 (FF)
  Source Clock:      Qclock rising
  Destination Clock: Qclock rising

  Data Path: CntTest/count_0 to CntTest/count_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.360   0.375  CntTest/count_0 (CntTest/count_0)
     INV:I->O              1   0.358   0.000  CntTest/Mcount_count_lut<0>_INV_0 (CntTest/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.366   0.000  CntTest/Mcount_count_cy<0> (CntTest/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<1> (CntTest/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<2> (CntTest/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<3> (CntTest/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<4> (CntTest/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<5> (CntTest/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<6> (CntTest/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<7> (CntTest/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<8> (CntTest/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<9> (CntTest/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<10> (CntTest/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.045   0.000  CntTest/Mcount_count_cy<11> (CntTest/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<12> (CntTest/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<13> (CntTest/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<14> (CntTest/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<15> (CntTest/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<16> (CntTest/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<17> (CntTest/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<18> (CntTest/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<19> (CntTest/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<20> (CntTest/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<21> (CntTest/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<22> (CntTest/Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.044   0.000  CntTest/Mcount_count_cy<23> (CntTest/Mcount_count_cy<23>)
     MUXCY:CI->O           0   0.044   0.000  CntTest/Mcount_count_cy<24> (CntTest/Mcount_count_cy<24>)
     XORCY:CI->O           1   0.360   0.000  CntTest/Mcount_count_xor<25> (Result<25>)
     FD:D                      0.022          CntTest/count_25
    ----------------------------------------
    Total                      2.909ns (2.534ns logic, 0.375ns route)
                                       (87.1% logic, 12.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MuxClock_in'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.824ns (Levels of Logic = 2)
  Source:            ExtReset (PAD)
  Destination:       PowerUp1/Trig (FF)
  Destination Clock: MuxClock_in rising

  Data Path: ExtReset to PowerUp1/Trig
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.965   0.764  ExtReset_IBUF (ExtReset_IBUF)
     LUT4:I0->O            1   0.195   0.360  PowerUp1/Trig_not00011 (PowerUp1/Trig_not0001)
     FDCE:CE                   0.540          PowerUp1/Trig
    ----------------------------------------
    Total                      2.824ns (1.700ns logic, 1.124ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ADC_DCO_LVDS<0>'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              6.702ns (Levels of Logic = 1)
  Source:            ADCInDataLVDS<0> (PAD)
  Destination:       IDDR_inst (FF)
  Destination Clock: ADC_DCO_LVDS<0> rising

  Data Path: ADCInDataLVDS<0> to IDDR_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFDS:I->O           1   0.965   0.360  Data_LVDS_signal (SDATA)
     IDDR:D                    5.377          IDDR_inst
    ----------------------------------------
    Total                      6.702ns (6.342ns logic, 0.360ns route)
                                       (94.6% logic, 5.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MuxClock_in'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.677ns (Levels of Logic = 1)
  Source:            ADCtest_CSB_trig (FF)
  Destination:       ADC_CSB (PAD)
  Source Clock:      MuxClock_in rising 0.5X

  Data Path: ADCtest_CSB_trig to ADC_CSB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.360   0.360  ADCtest_CSB_trig (ADCtest_CSB_trig)
     OBUF:I->O                 3.957          ADC_CSB_OBUF (ADC_CSB)
    ----------------------------------------
    Total                      4.677ns (4.317ns logic, 0.360ns route)
                                       (92.3% logic, 7.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PhaseSwitch/Sync_TRG1'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.474ns (Levels of Logic = 2)
  Source:            PhaseSwitch/Sync_TRG2 (FF)
  Destination:       Led1 (PAD)
  Source Clock:      PhaseSwitch/Sync_TRG1 rising

  Data Path: PhaseSwitch/Sync_TRG2 to Led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.360   0.602  PhaseSwitch/Sync_TRG2 (PhaseSwitch/Sync_TRG2)
     LUT3:I1->O            1   0.195   0.360  Led1_or00001 (Led1_OBUF)
     OBUF:I->O                 3.957          Led1_OBUF (Led1)
    ----------------------------------------
    Total                      5.474ns (4.512ns logic, 0.962ns route)
                                       (82.4% logic, 17.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Qclock'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.409ns (Levels of Logic = 2)
  Source:            CntTest/count_23 (FF)
  Destination:       Led1 (PAD)
  Source Clock:      Qclock rising

  Data Path: CntTest/count_23 to Led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.360   0.537  CntTest/count_23 (CntTest/count_23)
     LUT3:I2->O            1   0.195   0.360  Led1_or00001 (Led1_OBUF)
     OBUF:I->O                 3.957          Led1_OBUF (Led1)
    ----------------------------------------
    Total                      5.409ns (4.512ns logic, 0.897ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ADC_DCO_LVDS<0>'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.786ns (Levels of Logic = 1)
  Source:            clkdiv_es (FF)
  Destination:       Test<9> (PAD)
  Source Clock:      ADC_DCO_LVDS<0> rising

  Data Path: clkdiv_es to Test<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.360   0.469  clkdiv_es (clkdiv_es)
     OBUF:I->O                 3.957          Test_9_OBUF (Test<9>)
    ----------------------------------------
    Total                      4.786ns (4.317ns logic, 0.469ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               5.282ns (Levels of Logic = 2)
  Source:            ADC_DCO_LVDS<0> (PAD)
  Destination:       Test<8> (PAD)

  Data Path: ADC_DCO_LVDS<0> to Test<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFGDS:I->O          1   0.965   0.360  DCO_LVDS_signal (DCO1)
     OBUF:I->O                 3.957          OBUF_inst (Test<8>)
    ----------------------------------------
    Total                      5.282ns (4.922ns logic, 0.360ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.03 secs
 
--> 

Total memory usage is 328156 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  101 (   0 filtered)
Number of infos    :    8 (   0 filtered)

