{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567345408817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567345408825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 01 21:43:28 2019 " "Processing started: Sun Sep 01 21:43:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567345408825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345408825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgadisplay_demo -c vgadisplay_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgadisplay_demo -c vgadisplay_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345408825 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567345409147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567345409147 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_interface_demo.v(80) " "Verilog HDL information at vga_interface_demo.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "../src/vga_interface_demo.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/VGA_Display/src/vga_interface_demo.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1567345416932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/vga_interface_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/vga_interface_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface_demo " "Found entity 1: vga_interface_demo" {  } { { "../src/vga_interface_demo.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/VGA_Display/src/vga_interface_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567345416932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345416932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/vga_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_interface " "Found entity 1: vga_interface" {  } { { "../src/vga_interface.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/VGA_Display/src/vga_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567345416932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345416932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/vga_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/vga_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control_module " "Found entity 1: vga_control_module" {  } { { "../src/vga_control_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/VGA_Display/src/vga_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567345416949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345416949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/sync_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_module " "Found entity 1: sync_module" {  } { { "../src/sync_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/VGA_Display/src/sync_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567345416950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345416950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/ram_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/ram_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_module " "Found entity 1: ram_module" {  } { { "../src/ram_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/VGA_Display/src/ram_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567345416950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345416950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/pll_module_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/pll_module_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module " "Found entity 1: pll_module" {  } { { "../src/pll_module_bb.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/VGA_Display/src/pll_module_bb.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567345416950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345416950 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "pll_module pll_module.v(40) " "Verilog HDL error at pll_module.v(40): module \"pll_module\" cannot be declared more than once" {  } { { "../src/pll_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/VGA_Display/src/pll_module.v" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1567345416950 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "pll_module pll_module_bb.v(35) " "HDL info at pll_module_bb.v(35): see declaration for object \"pll_module\"" {  } { { "../src/pll_module_bb.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/VGA_Display/src/pll_module_bb.v" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567345416950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/pll_module.v 0 0 " "Found 0 design units, including 0 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/pll_module.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345416950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/greenman_rom_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /file/fpga/fpga_interface/06_display/12_vgadisplay/src/vga_display/src/greenman_rom_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 greenman_rom_module " "Found entity 1: greenman_rom_module" {  } { { "../src/greenman_rom_module.v" "" { Text "F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/VGA_Display/src/greenman_rom_module.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567345416950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345416950 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/VGA_Display/out/vgadisplay_demo.map.smsg " "Generated suppressed messages file F:/FILE/FPGA/FPGA_Interface/06_Display/12_VGADisplay/src/VGA_Display/out/vgadisplay_demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345416965 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567345416997 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 01 21:43:36 2019 " "Processing ended: Sun Sep 01 21:43:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567345416997 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567345416997 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567345416997 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345416997 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567345417623 ""}
