

================================================================
== Vitis HLS Report for 'fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_77'
================================================================
* Date:           Thu Jan 27 12:43:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.983 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_FFTs_LOOP  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fftOutData_local2, void @empty_8, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%br_ln215 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:215]   --->   Operation 6 'br' 'br_ln215' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void, i1 1, void"   --->   Operation 7 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%iter1 = phi i32 0, void, i32 %iter, void, i32 0, void"   --->   Operation 8 'phi' 'iter1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void, void %rewind_init"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln215 = br void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:215]   --->   Operation 12 'br' 'br_ln215' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 14 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %fftOutData_local2, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 15 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %tmp, void, void %_ZN20SuperSampleContainerILi4ESt7complexI8ap_fixedILi25ELi11EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:217]   --->   Operation 16 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.88ns)   --->   "%iter_4 = add i32 %iter1, i32 4294967295" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:218]   --->   Operation 17 'add' 'iter_4' <Predicate = (!tmp)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln219 = br void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:219]   --->   Operation 18 'br' 'br_ln219' <Predicate = (!tmp)> <Delay = 0.38>
ST_2 : Operation 19 [1/1] (1.14ns)   --->   "%fftOutData_local2_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fftOutData_local2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'fftOutData_local2_read' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln717 = trunc i256 %fftOutData_local2_read" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 20 'trunc' 'trunc_ln717' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local2_read, i32 32, i32 56" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 21 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local2_read, i32 64, i32 88" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 22 'partselect' 'tmp_90' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local2_read, i32 96, i32 120" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 23 'partselect' 'tmp_91' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_112 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i25.i16, i25 %tmp_91, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 24 'bitconcatenate' 'r_V_112' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local2_read, i32 128, i32 152" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 25 'partselect' 'tmp_92' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local2_read, i32 160, i32 184" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 26 'partselect' 'tmp_93' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local2_read, i32 192, i32 216" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 27 'partselect' 'tmp_94' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i25 @_ssdm_op_PartSelect.i25.i256.i32.i32, i256 %fftOutData_local2_read, i32 224, i32 248" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 28 'partselect' 'tmp_95' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.96ns)   --->   "%r_V_113 = sub i41 0, i41 %r_V_112" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 29 'sub' 'r_V_113' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i25.i16, i25 %tmp_90, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.96ns)   --->   "%r_V = sub i41 0, i41 %shl_ln" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 31 'sub' 'r_V' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_val_V_88 = partselect i26 @_ssdm_op_PartSelect.i26.i41.i32.i32, i41 %r_V, i32 15, i32 40" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 32 'partselect' 'p_val_V_88' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i25.i16, i25 %tmp_92, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 33 'bitconcatenate' 'shl_ln1171_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.96ns)   --->   "%r_V_107 = sub i41 0, i41 %shl_ln1171_s" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 34 'sub' 'r_V_107' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_val_V_89 = partselect i26 @_ssdm_op_PartSelect.i26.i41.i32.i32, i41 %r_V_107, i32 15, i32 40" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 35 'partselect' 'p_val_V_89' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln1171_8 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i25.i16, i25 %tmp_93, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 36 'bitconcatenate' 'shl_ln1171_8' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.96ns)   --->   "%r_V_108 = sub i41 0, i41 %shl_ln1171_8" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 37 'sub' 'r_V_108' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_val_V_90 = partselect i26 @_ssdm_op_PartSelect.i26.i41.i32.i32, i41 %r_V_108, i32 15, i32 40" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 38 'partselect' 'p_val_V_90' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%r_V_114 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i25.i16, i25 %tmp_95, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 39 'bitconcatenate' 'r_V_114' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.96ns)   --->   "%ret_V = sub i41 0, i41 %r_V_114" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 40 'sub' 'ret_V' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_val_V_91 = partselect i26 @_ssdm_op_PartSelect.i26.i41.i32.i32, i41 %ret_V, i32 15, i32 40" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 41 'partselect' 'p_val_V_91' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_val_V_92 = partselect i26 @_ssdm_op_PartSelect.i26.i41.i32.i32, i41 %r_V_113, i32 15, i32 40" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 42 'partselect' 'p_val_V_92' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1171_9 = bitconcatenate i41 @_ssdm_op_BitConcatenate.i41.i25.i16, i25 %tmp_94, i16 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 43 'bitconcatenate' 'shl_ln1171_9' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.96ns)   --->   "%r_V_110 = sub i41 0, i41 %shl_ln1171_9" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 44 'sub' 'r_V_110' <Predicate = (tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_val_V_93 = partselect i26 @_ssdm_op_PartSelect.i26.i41.i32.i32, i41 %r_V_110, i32 15, i32 40" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 45 'partselect' 'p_val_V_93' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 46 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.38>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node iter)   --->   "%iter_1 = phi i32 %iter_4, void, i32 %iter1, void %_ZN20SuperSampleContainerILi4ESt7complexI8ap_fixedILi25ELi11EL9ap_q_mode5EL9ap_o_mode3ELi0EEEEC2Ev.exit"   --->   Operation 47 'phi' 'iter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.88ns) (out node of the LUT)   --->   "%iter = add i32 %iter_1, i32 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:215]   --->   Operation 48 'add' 'iter' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_102 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %iter, i32 2, i32 31" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:215]   --->   Operation 49 'partselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.83ns)   --->   "%icmp_ln215 = icmp_slt  i30 %tmp_102, i30 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:215]   --->   Operation 50 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void, void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:215]   --->   Operation 51 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln252 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:252]   --->   Operation 52 'br' 'br_ln252' <Predicate = (!icmp_ln215)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.83>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_val_V = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln717, i1 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 53 'bitconcatenate' 'p_val_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_val_V_81 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_s, i1 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 54 'bitconcatenate' 'p_val_V_81' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_val_V_82 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_90, i1 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 55 'bitconcatenate' 'p_val_V_82' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_val_V_83 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_91, i1 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 56 'bitconcatenate' 'p_val_V_83' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_val_V_84 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_92, i1 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 57 'bitconcatenate' 'p_val_V_84' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_val_V_85 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_93, i1 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 58 'bitconcatenate' 'p_val_V_85' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_val_V_86 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_94, i1 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 59 'bitconcatenate' 'p_val_V_86' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_val_V_87 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %tmp_95, i1 0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 60 'bitconcatenate' 'p_val_V_87' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.84ns)   --->   "%add_ln712 = add i26 %p_val_V_82, i26 %p_val_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 61 'add' 'add_ln712' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.84ns)   --->   "%add_ln712_123 = add i26 %p_val_V_83, i26 %p_val_V_81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 62 'add' 'add_ln712_123' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.84ns)   --->   "%add_ln712_124 = add i26 %p_val_V_86, i26 %p_val_V_84" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 63 'add' 'add_ln712_124' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.84ns)   --->   "%add_ln712_125 = add i26 %p_val_V_87, i26 %p_val_V_85" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 64 'add' 'add_ln712_125' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i26 %add_ln712_124" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 65 'sext' 'sext_ln712' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln712_105 = sext i26 %add_ln712" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 66 'sext' 'sext_ln712_105' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.84ns)   --->   "%add_ln712_126 = add i27 %sext_ln712, i27 %sext_ln712_105" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 67 'add' 'add_ln712_126' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln712_106 = sext i26 %add_ln712_125" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 68 'sext' 'sext_ln712_106' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln712_107 = sext i26 %add_ln712_123" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 69 'sext' 'sext_ln712_107' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.84ns)   --->   "%add_ln712_127 = add i27 %sext_ln712_106, i27 %sext_ln712_107" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 70 'add' 'add_ln712_127' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.84ns)   --->   "%add_ln712_128 = add i26 %p_val_V_83, i26 %p_val_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 71 'add' 'add_ln712_128' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.84ns)   --->   "%add_ln712_129 = add i26 %p_val_V_88, i26 %p_val_V_81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 72 'add' 'add_ln712_129' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.84ns)   --->   "%add_ln712_130 = add i26 %p_val_V_91, i26 %p_val_V_89" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 73 'add' 'add_ln712_130' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.84ns)   --->   "%add_ln712_131 = add i26 %p_val_V_86, i26 %p_val_V_90" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 74 'add' 'add_ln712_131' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln712_108 = sext i26 %add_ln712_130" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 75 'sext' 'sext_ln712_108' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln712_109 = sext i26 %add_ln712_128" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 76 'sext' 'sext_ln712_109' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.84ns)   --->   "%add_ln712_132 = add i27 %sext_ln712_108, i27 %sext_ln712_109" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 77 'add' 'add_ln712_132' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln712_110 = sext i26 %add_ln712_131" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 78 'sext' 'sext_ln712_110' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln712_111 = sext i26 %add_ln712_129" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 79 'sext' 'sext_ln712_111' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.84ns)   --->   "%add_ln712_133 = add i27 %sext_ln712_110, i27 %sext_ln712_111" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 80 'add' 'add_ln712_133' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.84ns)   --->   "%add_ln712_134 = add i26 %p_val_V_88, i26 %p_val_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 81 'add' 'add_ln712_134' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.84ns)   --->   "%add_ln712_135 = add i26 %p_val_V_92, i26 %p_val_V_81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 82 'add' 'add_ln712_135' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.84ns)   --->   "%add_ln712_136 = add i26 %p_val_V_93, i26 %p_val_V_84" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 83 'add' 'add_ln712_136' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.84ns)   --->   "%add_ln712_137 = add i26 %p_val_V_91, i26 %p_val_V_85" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 84 'add' 'add_ln712_137' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln712_112 = sext i26 %add_ln712_136" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 85 'sext' 'sext_ln712_112' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln712_113 = sext i26 %add_ln712_134" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 86 'sext' 'sext_ln712_113' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.84ns)   --->   "%add_ln712_138 = add i27 %sext_ln712_112, i27 %sext_ln712_113" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 87 'add' 'add_ln712_138' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln712_114 = sext i26 %add_ln712_137" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 88 'sext' 'sext_ln712_114' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln712_115 = sext i26 %add_ln712_135" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 89 'sext' 'sext_ln712_115' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.84ns)   --->   "%add_ln712_139 = add i27 %sext_ln712_114, i27 %sext_ln712_115" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 90 'add' 'add_ln712_139' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.84ns)   --->   "%add_ln712_140 = add i26 %p_val_V_92, i26 %p_val_V" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 91 'add' 'add_ln712_140' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.84ns)   --->   "%add_ln712_141 = add i26 %p_val_V_82, i26 %p_val_V_81" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 92 'add' 'add_ln712_141' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.84ns)   --->   "%add_ln712_142 = add i26 %p_val_V_87, i26 %p_val_V_89" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 93 'add' 'add_ln712_142' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.84ns)   --->   "%add_ln712_143 = add i26 %p_val_V_93, i26 %p_val_V_90" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_parallel_fft_kernel.hpp:1275->/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 94 'add' 'add_ln712_143' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln712_116 = sext i26 %add_ln712_142" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 95 'sext' 'sext_ln712_116' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln712_117 = sext i26 %add_ln712_140" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 96 'sext' 'sext_ln712_117' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.84ns)   --->   "%add_ln712_144 = add i27 %sext_ln712_116, i27 %sext_ln712_117" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 97 'add' 'add_ln712_144' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln712_118 = sext i26 %add_ln712_143" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 98 'sext' 'sext_ln712_118' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln712_119 = sext i26 %add_ln712_141" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 99 'sext' 'sext_ln712_119' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.84ns)   --->   "%add_ln712_145 = add i27 %sext_ln712_118, i27 %sext_ln712_119" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 100 'add' 'add_ln712_145' <Predicate = (tmp)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%bflyOutData_M_real_V_0 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_126, i32 1, i32 26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 101 'partselect' 'bflyOutData_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i26 %bflyOutData_M_real_V_0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 102 'sext' 'sext_ln717' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%bflyOutData_M_imag_V_0 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_127, i32 1, i32 26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 103 'partselect' 'bflyOutData_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln717_25 = sext i26 %bflyOutData_M_imag_V_0" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 104 'sext' 'sext_ln717_25' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%bflyOutData_M_real_V_1 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_132, i32 1, i32 26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 105 'partselect' 'bflyOutData_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln717_26 = sext i26 %bflyOutData_M_real_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 106 'sext' 'sext_ln717_26' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%bflyOutData_M_imag_V_1 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_133, i32 1, i32 26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 107 'partselect' 'bflyOutData_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln717_27 = sext i26 %bflyOutData_M_imag_V_1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 108 'sext' 'sext_ln717_27' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%bflyOutData_M_real_V_2 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_138, i32 1, i32 26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 109 'partselect' 'bflyOutData_M_real_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln717_28 = sext i26 %bflyOutData_M_real_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 110 'sext' 'sext_ln717_28' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%bflyOutData_M_imag_V_2 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_139, i32 1, i32 26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 111 'partselect' 'bflyOutData_M_imag_V_2' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln717_29 = sext i26 %bflyOutData_M_imag_V_2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 112 'sext' 'sext_ln717_29' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%bflyOutData_M_real_V_3 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_144, i32 1, i32 26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 113 'partselect' 'bflyOutData_M_real_V_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln717_30 = sext i26 %bflyOutData_M_real_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 114 'sext' 'sext_ln717_30' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_145, i32 1, i32 26" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:235]   --->   Operation 115 'partselect' 'trunc_ln717_s' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i250 @_ssdm_op_BitConcatenate.i250.i26.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27, i26 %trunc_ln717_s, i5 0, i27 %sext_ln717_30, i5 0, i27 %sext_ln717_29, i5 0, i27 %sext_ln717_28, i5 0, i27 %sext_ln717_27, i5 0, i27 %sext_ln717_26, i5 0, i27 %sext_ln717_25, i5 0, i27 %sext_ln717" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'bitconcatenate' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i250 %tmp_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'sext' 'sext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i251 %sext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'zext' 'zext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.14ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fftOutData_local, i256 %zext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'write' 'write_ln174' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%return_ln252 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:252]   --->   Operation 120 'return' 'return_ln252' <Predicate = (!icmp_ln215)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fftOutData_local2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutData_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0      (specinterface ) [ 0000]
specinterface_ln0      (specinterface ) [ 0000]
br_ln215               (br            ) [ 0111]
do_init                (phi           ) [ 0011]
iter1                  (phi           ) [ 0011]
br_ln0                 (br            ) [ 0000]
specmemcore_ln0        (specmemcore   ) [ 0000]
specmemcore_ln0        (specmemcore   ) [ 0000]
br_ln215               (br            ) [ 0000]
specpipeline_ln0       (specpipeline  ) [ 0000]
specloopname_ln0       (specloopname  ) [ 0000]
tmp                    (nbreadreq     ) [ 0011]
br_ln217               (br            ) [ 0000]
iter_4                 (add           ) [ 0000]
br_ln219               (br            ) [ 0000]
fftOutData_local2_read (read          ) [ 0000]
trunc_ln717            (trunc         ) [ 0011]
tmp_s                  (partselect    ) [ 0011]
tmp_90                 (partselect    ) [ 0011]
tmp_91                 (partselect    ) [ 0011]
r_V_112                (bitconcatenate) [ 0000]
tmp_92                 (partselect    ) [ 0011]
tmp_93                 (partselect    ) [ 0011]
tmp_94                 (partselect    ) [ 0011]
tmp_95                 (partselect    ) [ 0011]
r_V_113                (sub           ) [ 0000]
shl_ln                 (bitconcatenate) [ 0000]
r_V                    (sub           ) [ 0000]
p_val_V_88             (partselect    ) [ 0011]
shl_ln1171_s           (bitconcatenate) [ 0000]
r_V_107                (sub           ) [ 0000]
p_val_V_89             (partselect    ) [ 0011]
shl_ln1171_8           (bitconcatenate) [ 0000]
r_V_108                (sub           ) [ 0000]
p_val_V_90             (partselect    ) [ 0011]
r_V_114                (bitconcatenate) [ 0000]
ret_V                  (sub           ) [ 0000]
p_val_V_91             (partselect    ) [ 0011]
p_val_V_92             (partselect    ) [ 0011]
shl_ln1171_9           (bitconcatenate) [ 0000]
r_V_110                (sub           ) [ 0000]
p_val_V_93             (partselect    ) [ 0011]
br_ln0                 (br            ) [ 0000]
iter_1                 (phi           ) [ 0000]
iter                   (add           ) [ 0111]
tmp_102                (partselect    ) [ 0000]
icmp_ln215             (icmp          ) [ 0011]
br_ln215               (br            ) [ 0111]
br_ln252               (br            ) [ 0111]
p_val_V                (bitconcatenate) [ 0000]
p_val_V_81             (bitconcatenate) [ 0000]
p_val_V_82             (bitconcatenate) [ 0000]
p_val_V_83             (bitconcatenate) [ 0000]
p_val_V_84             (bitconcatenate) [ 0000]
p_val_V_85             (bitconcatenate) [ 0000]
p_val_V_86             (bitconcatenate) [ 0000]
p_val_V_87             (bitconcatenate) [ 0000]
add_ln712              (add           ) [ 0000]
add_ln712_123          (add           ) [ 0000]
add_ln712_124          (add           ) [ 0000]
add_ln712_125          (add           ) [ 0000]
sext_ln712             (sext          ) [ 0000]
sext_ln712_105         (sext          ) [ 0000]
add_ln712_126          (add           ) [ 0000]
sext_ln712_106         (sext          ) [ 0000]
sext_ln712_107         (sext          ) [ 0000]
add_ln712_127          (add           ) [ 0000]
add_ln712_128          (add           ) [ 0000]
add_ln712_129          (add           ) [ 0000]
add_ln712_130          (add           ) [ 0000]
add_ln712_131          (add           ) [ 0000]
sext_ln712_108         (sext          ) [ 0000]
sext_ln712_109         (sext          ) [ 0000]
add_ln712_132          (add           ) [ 0000]
sext_ln712_110         (sext          ) [ 0000]
sext_ln712_111         (sext          ) [ 0000]
add_ln712_133          (add           ) [ 0000]
add_ln712_134          (add           ) [ 0000]
add_ln712_135          (add           ) [ 0000]
add_ln712_136          (add           ) [ 0000]
add_ln712_137          (add           ) [ 0000]
sext_ln712_112         (sext          ) [ 0000]
sext_ln712_113         (sext          ) [ 0000]
add_ln712_138          (add           ) [ 0000]
sext_ln712_114         (sext          ) [ 0000]
sext_ln712_115         (sext          ) [ 0000]
add_ln712_139          (add           ) [ 0000]
add_ln712_140          (add           ) [ 0000]
add_ln712_141          (add           ) [ 0000]
add_ln712_142          (add           ) [ 0000]
add_ln712_143          (add           ) [ 0000]
sext_ln712_116         (sext          ) [ 0000]
sext_ln712_117         (sext          ) [ 0000]
add_ln712_144          (add           ) [ 0000]
sext_ln712_118         (sext          ) [ 0000]
sext_ln712_119         (sext          ) [ 0000]
add_ln712_145          (add           ) [ 0000]
bflyOutData_M_real_V_0 (partselect    ) [ 0000]
sext_ln717             (sext          ) [ 0000]
bflyOutData_M_imag_V_0 (partselect    ) [ 0000]
sext_ln717_25          (sext          ) [ 0000]
bflyOutData_M_real_V_1 (partselect    ) [ 0000]
sext_ln717_26          (sext          ) [ 0000]
bflyOutData_M_imag_V_1 (partselect    ) [ 0000]
sext_ln717_27          (sext          ) [ 0000]
bflyOutData_M_real_V_2 (partselect    ) [ 0000]
sext_ln717_28          (sext          ) [ 0000]
bflyOutData_M_imag_V_2 (partselect    ) [ 0000]
sext_ln717_29          (sext          ) [ 0000]
bflyOutData_M_real_V_3 (partselect    ) [ 0000]
sext_ln717_30          (sext          ) [ 0000]
trunc_ln717_s          (partselect    ) [ 0000]
tmp_3                  (bitconcatenate) [ 0000]
sext_ln174             (sext          ) [ 0000]
zext_ln174             (zext          ) [ 0000]
write_ln174            (write         ) [ 0000]
return_ln252           (return        ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fftOutData_local2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fftOutData_local">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutData_local"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i41.i25.i16"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i25.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i27.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i250.i26.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27.i5.i27"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_nbreadreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="256" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="fftOutData_local2_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="256" slack="0"/>
<pin id="110" dir="0" index="1" bw="256" slack="0"/>
<pin id="111" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fftOutData_local2_read/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln174_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="256" slack="0"/>
<pin id="117" dir="0" index="2" bw="251" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 "/>
</bind>
</comp>

<comp id="121" class="1005" name="do_init_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="do_init_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="4" bw="1" slack="0"/>
<pin id="131" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="iter1_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iter1 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="iter1_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="4" bw="1" slack="0"/>
<pin id="146" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter1/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="iter_1_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="iter_1 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="iter_1_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iter_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="iter_4_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter_4/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="trunc_ln717_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="256" slack="0"/>
<pin id="169" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln717/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_s_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="25" slack="0"/>
<pin id="173" dir="0" index="1" bw="256" slack="0"/>
<pin id="174" dir="0" index="2" bw="7" slack="0"/>
<pin id="175" dir="0" index="3" bw="7" slack="0"/>
<pin id="176" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_90_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="25" slack="0"/>
<pin id="183" dir="0" index="1" bw="256" slack="0"/>
<pin id="184" dir="0" index="2" bw="8" slack="0"/>
<pin id="185" dir="0" index="3" bw="8" slack="0"/>
<pin id="186" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_91_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="25" slack="0"/>
<pin id="193" dir="0" index="1" bw="256" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="0"/>
<pin id="195" dir="0" index="3" bw="8" slack="0"/>
<pin id="196" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_91/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="r_V_112_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="41" slack="0"/>
<pin id="203" dir="0" index="1" bw="25" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_112/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_92_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="25" slack="0"/>
<pin id="211" dir="0" index="1" bw="256" slack="0"/>
<pin id="212" dir="0" index="2" bw="9" slack="0"/>
<pin id="213" dir="0" index="3" bw="9" slack="0"/>
<pin id="214" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_92/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_93_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="25" slack="0"/>
<pin id="221" dir="0" index="1" bw="256" slack="0"/>
<pin id="222" dir="0" index="2" bw="9" slack="0"/>
<pin id="223" dir="0" index="3" bw="9" slack="0"/>
<pin id="224" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_93/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_94_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="25" slack="0"/>
<pin id="231" dir="0" index="1" bw="256" slack="0"/>
<pin id="232" dir="0" index="2" bw="9" slack="0"/>
<pin id="233" dir="0" index="3" bw="9" slack="0"/>
<pin id="234" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_94/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_95_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="25" slack="0"/>
<pin id="241" dir="0" index="1" bw="256" slack="0"/>
<pin id="242" dir="0" index="2" bw="9" slack="0"/>
<pin id="243" dir="0" index="3" bw="9" slack="0"/>
<pin id="244" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_95/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="r_V_113_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="41" slack="0"/>
<pin id="252" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_113/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="shl_ln_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="41" slack="0"/>
<pin id="257" dir="0" index="1" bw="25" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="r_V_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="41" slack="0"/>
<pin id="266" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_val_V_88_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="26" slack="0"/>
<pin id="271" dir="0" index="1" bw="41" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_88/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="shl_ln1171_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="41" slack="0"/>
<pin id="281" dir="0" index="1" bw="25" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_s/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="r_V_107_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="41" slack="0"/>
<pin id="290" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_107/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_val_V_89_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="26" slack="0"/>
<pin id="295" dir="0" index="1" bw="41" slack="0"/>
<pin id="296" dir="0" index="2" bw="5" slack="0"/>
<pin id="297" dir="0" index="3" bw="7" slack="0"/>
<pin id="298" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_89/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="shl_ln1171_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="41" slack="0"/>
<pin id="305" dir="0" index="1" bw="25" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_8/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="r_V_108_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="41" slack="0"/>
<pin id="314" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_108/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_val_V_90_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="26" slack="0"/>
<pin id="319" dir="0" index="1" bw="41" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="0" index="3" bw="7" slack="0"/>
<pin id="322" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_90/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="r_V_114_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="41" slack="0"/>
<pin id="329" dir="0" index="1" bw="25" slack="0"/>
<pin id="330" dir="0" index="2" bw="1" slack="0"/>
<pin id="331" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_114/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="ret_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="41" slack="0"/>
<pin id="338" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_val_V_91_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="26" slack="0"/>
<pin id="343" dir="0" index="1" bw="41" slack="0"/>
<pin id="344" dir="0" index="2" bw="5" slack="0"/>
<pin id="345" dir="0" index="3" bw="7" slack="0"/>
<pin id="346" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_91/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_val_V_92_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="26" slack="0"/>
<pin id="353" dir="0" index="1" bw="41" slack="0"/>
<pin id="354" dir="0" index="2" bw="5" slack="0"/>
<pin id="355" dir="0" index="3" bw="7" slack="0"/>
<pin id="356" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_92/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="shl_ln1171_9_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="41" slack="0"/>
<pin id="363" dir="0" index="1" bw="25" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_9/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="r_V_110_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="41" slack="0"/>
<pin id="372" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_110/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_val_V_93_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="26" slack="0"/>
<pin id="377" dir="0" index="1" bw="41" slack="0"/>
<pin id="378" dir="0" index="2" bw="5" slack="0"/>
<pin id="379" dir="0" index="3" bw="7" slack="0"/>
<pin id="380" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_val_V_93/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="iter_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iter/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_102_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="30" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="3" slack="0"/>
<pin id="395" dir="0" index="3" bw="6" slack="0"/>
<pin id="396" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_102/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln215_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="30" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln215/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_val_V_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="26" slack="0"/>
<pin id="409" dir="0" index="1" bw="25" slack="1"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_val_V/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_val_V_81_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="26" slack="0"/>
<pin id="416" dir="0" index="1" bw="25" slack="1"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_val_V_81/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_val_V_82_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="26" slack="0"/>
<pin id="423" dir="0" index="1" bw="25" slack="1"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_val_V_82/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="p_val_V_83_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="26" slack="0"/>
<pin id="430" dir="0" index="1" bw="25" slack="1"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_val_V_83/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_val_V_84_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="26" slack="0"/>
<pin id="437" dir="0" index="1" bw="25" slack="1"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_val_V_84/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_val_V_85_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="26" slack="0"/>
<pin id="444" dir="0" index="1" bw="25" slack="1"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_val_V_85/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_val_V_86_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="26" slack="0"/>
<pin id="451" dir="0" index="1" bw="25" slack="1"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_val_V_86/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="p_val_V_87_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="26" slack="0"/>
<pin id="458" dir="0" index="1" bw="25" slack="1"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_val_V_87/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln712_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="26" slack="0"/>
<pin id="465" dir="0" index="1" bw="26" slack="0"/>
<pin id="466" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln712_123_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="26" slack="0"/>
<pin id="471" dir="0" index="1" bw="26" slack="0"/>
<pin id="472" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_123/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln712_124_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="26" slack="0"/>
<pin id="477" dir="0" index="1" bw="26" slack="0"/>
<pin id="478" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_124/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln712_125_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="26" slack="0"/>
<pin id="483" dir="0" index="1" bw="26" slack="0"/>
<pin id="484" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_125/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln712_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="26" slack="0"/>
<pin id="489" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln712_105_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="26" slack="0"/>
<pin id="493" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_105/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln712_126_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="26" slack="0"/>
<pin id="497" dir="0" index="1" bw="26" slack="0"/>
<pin id="498" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_126/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln712_106_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="26" slack="0"/>
<pin id="503" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_106/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sext_ln712_107_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="26" slack="0"/>
<pin id="507" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_107/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln712_127_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="26" slack="0"/>
<pin id="511" dir="0" index="1" bw="26" slack="0"/>
<pin id="512" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_127/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="add_ln712_128_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="26" slack="0"/>
<pin id="517" dir="0" index="1" bw="26" slack="0"/>
<pin id="518" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_128/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln712_129_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="26" slack="1"/>
<pin id="523" dir="0" index="1" bw="26" slack="0"/>
<pin id="524" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_129/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln712_130_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="26" slack="1"/>
<pin id="528" dir="0" index="1" bw="26" slack="1"/>
<pin id="529" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_130/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="add_ln712_131_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="26" slack="0"/>
<pin id="532" dir="0" index="1" bw="26" slack="1"/>
<pin id="533" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_131/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln712_108_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="26" slack="0"/>
<pin id="537" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_108/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_ln712_109_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="26" slack="0"/>
<pin id="541" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_109/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln712_132_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="26" slack="0"/>
<pin id="545" dir="0" index="1" bw="26" slack="0"/>
<pin id="546" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_132/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sext_ln712_110_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="26" slack="0"/>
<pin id="551" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_110/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln712_111_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="26" slack="0"/>
<pin id="555" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_111/3 "/>
</bind>
</comp>

<comp id="557" class="1004" name="add_ln712_133_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="26" slack="0"/>
<pin id="559" dir="0" index="1" bw="26" slack="0"/>
<pin id="560" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_133/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln712_134_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="26" slack="1"/>
<pin id="565" dir="0" index="1" bw="26" slack="0"/>
<pin id="566" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_134/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln712_135_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="26" slack="1"/>
<pin id="570" dir="0" index="1" bw="26" slack="0"/>
<pin id="571" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_135/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln712_136_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="26" slack="1"/>
<pin id="575" dir="0" index="1" bw="26" slack="0"/>
<pin id="576" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_136/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln712_137_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="26" slack="1"/>
<pin id="580" dir="0" index="1" bw="26" slack="0"/>
<pin id="581" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_137/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln712_112_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="26" slack="0"/>
<pin id="585" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_112/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sext_ln712_113_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="26" slack="0"/>
<pin id="589" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_113/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="add_ln712_138_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="26" slack="0"/>
<pin id="593" dir="0" index="1" bw="26" slack="0"/>
<pin id="594" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_138/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sext_ln712_114_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="26" slack="0"/>
<pin id="599" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_114/3 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sext_ln712_115_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="26" slack="0"/>
<pin id="603" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_115/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln712_139_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="26" slack="0"/>
<pin id="607" dir="0" index="1" bw="26" slack="0"/>
<pin id="608" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_139/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln712_140_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="26" slack="1"/>
<pin id="613" dir="0" index="1" bw="26" slack="0"/>
<pin id="614" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_140/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln712_141_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="26" slack="0"/>
<pin id="618" dir="0" index="1" bw="26" slack="0"/>
<pin id="619" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_141/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln712_142_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="26" slack="0"/>
<pin id="624" dir="0" index="1" bw="26" slack="1"/>
<pin id="625" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_142/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="add_ln712_143_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="26" slack="1"/>
<pin id="629" dir="0" index="1" bw="26" slack="1"/>
<pin id="630" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_143/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="sext_ln712_116_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="26" slack="0"/>
<pin id="633" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_116/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sext_ln712_117_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="26" slack="0"/>
<pin id="637" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_117/3 "/>
</bind>
</comp>

<comp id="639" class="1004" name="add_ln712_144_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="26" slack="0"/>
<pin id="641" dir="0" index="1" bw="26" slack="0"/>
<pin id="642" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_144/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sext_ln712_118_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="26" slack="0"/>
<pin id="647" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_118/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln712_119_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="26" slack="0"/>
<pin id="651" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_119/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="add_ln712_145_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="26" slack="0"/>
<pin id="655" dir="0" index="1" bw="26" slack="0"/>
<pin id="656" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_145/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="bflyOutData_M_real_V_0_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="26" slack="0"/>
<pin id="661" dir="0" index="1" bw="27" slack="0"/>
<pin id="662" dir="0" index="2" bw="1" slack="0"/>
<pin id="663" dir="0" index="3" bw="6" slack="0"/>
<pin id="664" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bflyOutData_M_real_V_0/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="sext_ln717_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="26" slack="0"/>
<pin id="671" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln717/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="bflyOutData_M_imag_V_0_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="26" slack="0"/>
<pin id="675" dir="0" index="1" bw="27" slack="0"/>
<pin id="676" dir="0" index="2" bw="1" slack="0"/>
<pin id="677" dir="0" index="3" bw="6" slack="0"/>
<pin id="678" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bflyOutData_M_imag_V_0/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="sext_ln717_25_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="26" slack="0"/>
<pin id="685" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln717_25/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="bflyOutData_M_real_V_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="26" slack="0"/>
<pin id="689" dir="0" index="1" bw="27" slack="0"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="0" index="3" bw="6" slack="0"/>
<pin id="692" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bflyOutData_M_real_V_1/3 "/>
</bind>
</comp>

<comp id="697" class="1004" name="sext_ln717_26_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="26" slack="0"/>
<pin id="699" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln717_26/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="bflyOutData_M_imag_V_1_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="26" slack="0"/>
<pin id="703" dir="0" index="1" bw="27" slack="0"/>
<pin id="704" dir="0" index="2" bw="1" slack="0"/>
<pin id="705" dir="0" index="3" bw="6" slack="0"/>
<pin id="706" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bflyOutData_M_imag_V_1/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="sext_ln717_27_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="26" slack="0"/>
<pin id="713" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln717_27/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="bflyOutData_M_real_V_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="26" slack="0"/>
<pin id="717" dir="0" index="1" bw="27" slack="0"/>
<pin id="718" dir="0" index="2" bw="1" slack="0"/>
<pin id="719" dir="0" index="3" bw="6" slack="0"/>
<pin id="720" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bflyOutData_M_real_V_2/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="sext_ln717_28_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="26" slack="0"/>
<pin id="727" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln717_28/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="bflyOutData_M_imag_V_2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="26" slack="0"/>
<pin id="731" dir="0" index="1" bw="27" slack="0"/>
<pin id="732" dir="0" index="2" bw="1" slack="0"/>
<pin id="733" dir="0" index="3" bw="6" slack="0"/>
<pin id="734" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bflyOutData_M_imag_V_2/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="sext_ln717_29_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="26" slack="0"/>
<pin id="741" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln717_29/3 "/>
</bind>
</comp>

<comp id="743" class="1004" name="bflyOutData_M_real_V_3_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="26" slack="0"/>
<pin id="745" dir="0" index="1" bw="27" slack="0"/>
<pin id="746" dir="0" index="2" bw="1" slack="0"/>
<pin id="747" dir="0" index="3" bw="6" slack="0"/>
<pin id="748" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bflyOutData_M_real_V_3/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="sext_ln717_30_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="26" slack="0"/>
<pin id="755" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln717_30/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln717_s_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="26" slack="0"/>
<pin id="759" dir="0" index="1" bw="27" slack="0"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="0" index="3" bw="6" slack="0"/>
<pin id="762" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_s/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="250" slack="0"/>
<pin id="769" dir="0" index="1" bw="26" slack="0"/>
<pin id="770" dir="0" index="2" bw="1" slack="0"/>
<pin id="771" dir="0" index="3" bw="26" slack="0"/>
<pin id="772" dir="0" index="4" bw="1" slack="0"/>
<pin id="773" dir="0" index="5" bw="26" slack="0"/>
<pin id="774" dir="0" index="6" bw="1" slack="0"/>
<pin id="775" dir="0" index="7" bw="26" slack="0"/>
<pin id="776" dir="0" index="8" bw="1" slack="0"/>
<pin id="777" dir="0" index="9" bw="26" slack="0"/>
<pin id="778" dir="0" index="10" bw="1" slack="0"/>
<pin id="779" dir="0" index="11" bw="26" slack="0"/>
<pin id="780" dir="0" index="12" bw="1" slack="0"/>
<pin id="781" dir="0" index="13" bw="26" slack="0"/>
<pin id="782" dir="0" index="14" bw="1" slack="0"/>
<pin id="783" dir="0" index="15" bw="26" slack="0"/>
<pin id="784" dir="1" index="16" bw="250" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sext_ln174_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="250" slack="0"/>
<pin id="803" dir="1" index="1" bw="251" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln174_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="250" slack="0"/>
<pin id="807" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="return_ln252_fu_810">
<pin_list>
<pin id="811" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln252/3 "/>
</bind>
</comp>

<comp id="812" class="1005" name="tmp_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="816" class="1005" name="trunc_ln717_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="25" slack="1"/>
<pin id="818" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717 "/>
</bind>
</comp>

<comp id="821" class="1005" name="tmp_s_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="25" slack="1"/>
<pin id="823" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="826" class="1005" name="tmp_90_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="25" slack="1"/>
<pin id="828" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="831" class="1005" name="tmp_91_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="25" slack="1"/>
<pin id="833" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_91 "/>
</bind>
</comp>

<comp id="836" class="1005" name="tmp_92_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="25" slack="1"/>
<pin id="838" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_93_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="25" slack="1"/>
<pin id="843" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_94_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="25" slack="1"/>
<pin id="848" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_94 "/>
</bind>
</comp>

<comp id="851" class="1005" name="tmp_95_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="25" slack="1"/>
<pin id="853" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_95 "/>
</bind>
</comp>

<comp id="856" class="1005" name="p_val_V_88_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="26" slack="1"/>
<pin id="858" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_val_V_88 "/>
</bind>
</comp>

<comp id="862" class="1005" name="p_val_V_89_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="26" slack="1"/>
<pin id="864" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_val_V_89 "/>
</bind>
</comp>

<comp id="868" class="1005" name="p_val_V_90_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="26" slack="1"/>
<pin id="870" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_val_V_90 "/>
</bind>
</comp>

<comp id="874" class="1005" name="p_val_V_91_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="26" slack="1"/>
<pin id="876" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_val_V_91 "/>
</bind>
</comp>

<comp id="880" class="1005" name="p_val_V_92_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="26" slack="1"/>
<pin id="882" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_val_V_92 "/>
</bind>
</comp>

<comp id="886" class="1005" name="p_val_V_93_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="26" slack="1"/>
<pin id="888" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="p_val_V_93 "/>
</bind>
</comp>

<comp id="892" class="1005" name="iter_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iter "/>
</bind>
</comp>

<comp id="897" class="1005" name="icmp_ln215_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="1"/>
<pin id="899" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln215 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="32" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="98" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="133"><net_src comp="121" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="125" pin=4"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="136" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="140" pin=4"/></net>

<net id="159"><net_src comp="140" pin="6"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="140" pin="6"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="160" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="170"><net_src comp="108" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="38" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="108" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="108" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="190"><net_src comp="46" pin="0"/><net_sink comp="181" pin=3"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="108" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="191" pin="4"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="215"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="108" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="58" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="108" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="228"><net_src comp="62" pin="0"/><net_sink comp="219" pin=3"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="108" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="64" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="245"><net_src comp="38" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="108" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="68" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="248"><net_src comp="70" pin="0"/><net_sink comp="239" pin=3"/></net>

<net id="253"><net_src comp="72" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="201" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="181" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="267"><net_src comp="72" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="255" pin="3"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="74" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="263" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="76" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="78" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="284"><net_src comp="52" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="209" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="72" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="279" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="74" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="287" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="76" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="78" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="308"><net_src comp="52" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="219" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="54" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="72" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="303" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="74" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="311" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="78" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="332"><net_src comp="52" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="239" pin="4"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="339"><net_src comp="72" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="327" pin="3"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="74" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="76" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="78" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="357"><net_src comp="74" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="249" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="76" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="360"><net_src comp="78" pin="0"/><net_sink comp="351" pin=3"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="229" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="54" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="72" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="361" pin="3"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="74" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="369" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="76" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="78" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="389"><net_src comp="153" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="26" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="397"><net_src comp="80" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="82" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="84" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="405"><net_src comp="391" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="86" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="88" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="14" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="88" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="14" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="14" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="88" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="14" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="88" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="14" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="88" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="14" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="88" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="14" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="461"><net_src comp="88" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="14" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="467"><net_src comp="421" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="407" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="428" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="414" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="449" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="435" pin="3"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="456" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="442" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="475" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="463" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="487" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="491" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="481" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="469" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="501" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="519"><net_src comp="428" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="407" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="414" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="534"><net_src comp="449" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="526" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="515" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="535" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="530" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="556"><net_src comp="521" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="561"><net_src comp="549" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="553" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="407" pin="3"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="414" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="435" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="442" pin="3"/><net_sink comp="578" pin=1"/></net>

<net id="586"><net_src comp="573" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="563" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="583" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="587" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="600"><net_src comp="578" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="568" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="597" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="407" pin="3"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="421" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="414" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="456" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="611" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="631" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="635" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="627" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="616" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="657"><net_src comp="645" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="649" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="665"><net_src comp="90" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="495" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="26" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="92" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="672"><net_src comp="659" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="679"><net_src comp="90" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="509" pin="2"/><net_sink comp="673" pin=1"/></net>

<net id="681"><net_src comp="26" pin="0"/><net_sink comp="673" pin=2"/></net>

<net id="682"><net_src comp="92" pin="0"/><net_sink comp="673" pin=3"/></net>

<net id="686"><net_src comp="673" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="693"><net_src comp="90" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="543" pin="2"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="26" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="696"><net_src comp="92" pin="0"/><net_sink comp="687" pin=3"/></net>

<net id="700"><net_src comp="687" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="707"><net_src comp="90" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="557" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="26" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="92" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="714"><net_src comp="701" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="721"><net_src comp="90" pin="0"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="591" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="723"><net_src comp="26" pin="0"/><net_sink comp="715" pin=2"/></net>

<net id="724"><net_src comp="92" pin="0"/><net_sink comp="715" pin=3"/></net>

<net id="728"><net_src comp="715" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="735"><net_src comp="90" pin="0"/><net_sink comp="729" pin=0"/></net>

<net id="736"><net_src comp="605" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="737"><net_src comp="26" pin="0"/><net_sink comp="729" pin=2"/></net>

<net id="738"><net_src comp="92" pin="0"/><net_sink comp="729" pin=3"/></net>

<net id="742"><net_src comp="729" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="749"><net_src comp="90" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="639" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="26" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="92" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="756"><net_src comp="743" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="763"><net_src comp="90" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="653" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="765"><net_src comp="26" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="766"><net_src comp="92" pin="0"/><net_sink comp="757" pin=3"/></net>

<net id="785"><net_src comp="94" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="786"><net_src comp="757" pin="4"/><net_sink comp="767" pin=1"/></net>

<net id="787"><net_src comp="96" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="788"><net_src comp="753" pin="1"/><net_sink comp="767" pin=3"/></net>

<net id="789"><net_src comp="96" pin="0"/><net_sink comp="767" pin=4"/></net>

<net id="790"><net_src comp="739" pin="1"/><net_sink comp="767" pin=5"/></net>

<net id="791"><net_src comp="96" pin="0"/><net_sink comp="767" pin=6"/></net>

<net id="792"><net_src comp="725" pin="1"/><net_sink comp="767" pin=7"/></net>

<net id="793"><net_src comp="96" pin="0"/><net_sink comp="767" pin=8"/></net>

<net id="794"><net_src comp="711" pin="1"/><net_sink comp="767" pin=9"/></net>

<net id="795"><net_src comp="96" pin="0"/><net_sink comp="767" pin=10"/></net>

<net id="796"><net_src comp="697" pin="1"/><net_sink comp="767" pin=11"/></net>

<net id="797"><net_src comp="96" pin="0"/><net_sink comp="767" pin=12"/></net>

<net id="798"><net_src comp="683" pin="1"/><net_sink comp="767" pin=13"/></net>

<net id="799"><net_src comp="96" pin="0"/><net_sink comp="767" pin=14"/></net>

<net id="800"><net_src comp="669" pin="1"/><net_sink comp="767" pin=15"/></net>

<net id="804"><net_src comp="767" pin="16"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="801" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="815"><net_src comp="100" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="167" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="824"><net_src comp="171" pin="4"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="829"><net_src comp="181" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="834"><net_src comp="191" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="839"><net_src comp="209" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="844"><net_src comp="219" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="849"><net_src comp="229" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="854"><net_src comp="239" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="859"><net_src comp="269" pin="4"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="861"><net_src comp="856" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="865"><net_src comp="293" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="871"><net_src comp="317" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="877"><net_src comp="341" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="883"><net_src comp="351" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="889"><net_src comp="375" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="895"><net_src comp="385" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="900"><net_src comp="401" pin="2"/><net_sink comp="897" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fftOutData_local | {3 }
 - Input state : 
	Port: fftStageKernelLastStageS2S<16, 4, 0, 0, 0, 1, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<18, 2, 5, 3, 0> >, complex<ap_fixed<25, 11, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > >77 : fftOutData_local2 | {2 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		iter_4 : 1
		r_V_112 : 1
		r_V_113 : 2
		shl_ln : 1
		r_V : 2
		p_val_V_88 : 3
		shl_ln1171_s : 1
		r_V_107 : 2
		p_val_V_89 : 3
		shl_ln1171_8 : 1
		r_V_108 : 2
		p_val_V_90 : 3
		r_V_114 : 1
		ret_V : 2
		p_val_V_91 : 3
		p_val_V_92 : 3
		shl_ln1171_9 : 1
		r_V_110 : 2
		p_val_V_93 : 3
		iter_1 : 2
		iter : 3
		tmp_102 : 4
		icmp_ln215 : 5
		br_ln215 : 6
	State 3
		add_ln712 : 1
		add_ln712_123 : 1
		add_ln712_124 : 1
		add_ln712_125 : 1
		sext_ln712 : 2
		sext_ln712_105 : 2
		add_ln712_126 : 3
		sext_ln712_106 : 2
		sext_ln712_107 : 2
		add_ln712_127 : 3
		add_ln712_128 : 1
		add_ln712_129 : 1
		add_ln712_131 : 1
		sext_ln712_108 : 1
		sext_ln712_109 : 2
		add_ln712_132 : 3
		sext_ln712_110 : 2
		sext_ln712_111 : 2
		add_ln712_133 : 3
		add_ln712_134 : 1
		add_ln712_135 : 1
		add_ln712_136 : 1
		add_ln712_137 : 1
		sext_ln712_112 : 2
		sext_ln712_113 : 2
		add_ln712_138 : 3
		sext_ln712_114 : 2
		sext_ln712_115 : 2
		add_ln712_139 : 3
		add_ln712_140 : 1
		add_ln712_141 : 1
		add_ln712_142 : 1
		sext_ln712_116 : 2
		sext_ln712_117 : 2
		add_ln712_144 : 3
		sext_ln712_118 : 1
		sext_ln712_119 : 2
		add_ln712_145 : 3
		bflyOutData_M_real_V_0 : 4
		sext_ln717 : 5
		bflyOutData_M_imag_V_0 : 4
		sext_ln717_25 : 5
		bflyOutData_M_real_V_1 : 4
		sext_ln717_26 : 5
		bflyOutData_M_imag_V_1 : 4
		sext_ln717_27 : 5
		bflyOutData_M_real_V_2 : 4
		sext_ln717_28 : 5
		bflyOutData_M_imag_V_2 : 4
		sext_ln717_29 : 5
		bflyOutData_M_real_V_3 : 4
		sext_ln717_30 : 5
		trunc_ln717_s : 4
		tmp_3 : 6
		sext_ln174 : 7
		zext_ln174 : 8
		write_ln174 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |            iter_4_fu_160           |    0    |    39   |
|          |             iter_fu_385            |    0    |    39   |
|          |          add_ln712_fu_463          |    0    |    33   |
|          |        add_ln712_123_fu_469        |    0    |    33   |
|          |        add_ln712_124_fu_475        |    0    |    33   |
|          |        add_ln712_125_fu_481        |    0    |    33   |
|          |        add_ln712_126_fu_495        |    0    |    33   |
|          |        add_ln712_127_fu_509        |    0    |    33   |
|          |        add_ln712_128_fu_515        |    0    |    33   |
|          |        add_ln712_129_fu_521        |    0    |    33   |
|          |        add_ln712_130_fu_526        |    0    |    33   |
|          |        add_ln712_131_fu_530        |    0    |    33   |
|    add   |        add_ln712_132_fu_543        |    0    |    33   |
|          |        add_ln712_133_fu_557        |    0    |    33   |
|          |        add_ln712_134_fu_563        |    0    |    33   |
|          |        add_ln712_135_fu_568        |    0    |    33   |
|          |        add_ln712_136_fu_573        |    0    |    33   |
|          |        add_ln712_137_fu_578        |    0    |    33   |
|          |        add_ln712_138_fu_591        |    0    |    33   |
|          |        add_ln712_139_fu_605        |    0    |    33   |
|          |        add_ln712_140_fu_611        |    0    |    33   |
|          |        add_ln712_141_fu_616        |    0    |    33   |
|          |        add_ln712_142_fu_622        |    0    |    33   |
|          |        add_ln712_143_fu_627        |    0    |    33   |
|          |        add_ln712_144_fu_639        |    0    |    33   |
|          |        add_ln712_145_fu_653        |    0    |    33   |
|----------|------------------------------------|---------|---------|
|          |           r_V_113_fu_249           |    0    |    48   |
|          |             r_V_fu_263             |    0    |    48   |
|    sub   |           r_V_107_fu_287           |    0    |    48   |
|          |           r_V_108_fu_311           |    0    |    48   |
|          |            ret_V_fu_335            |    0    |    48   |
|          |           r_V_110_fu_369           |    0    |    48   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln215_fu_401         |    0    |    19   |
|----------|------------------------------------|---------|---------|
| nbreadreq|        tmp_nbreadreq_fu_100        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   read   | fftOutData_local2_read_read_fu_108 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |      write_ln174_write_fu_114      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln717_fu_167         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |            tmp_s_fu_171            |    0    |    0    |
|          |            tmp_90_fu_181           |    0    |    0    |
|          |            tmp_91_fu_191           |    0    |    0    |
|          |            tmp_92_fu_209           |    0    |    0    |
|          |            tmp_93_fu_219           |    0    |    0    |
|          |            tmp_94_fu_229           |    0    |    0    |
|          |            tmp_95_fu_239           |    0    |    0    |
|          |          p_val_V_88_fu_269         |    0    |    0    |
|          |          p_val_V_89_fu_293         |    0    |    0    |
|          |          p_val_V_90_fu_317         |    0    |    0    |
|partselect|          p_val_V_91_fu_341         |    0    |    0    |
|          |          p_val_V_92_fu_351         |    0    |    0    |
|          |          p_val_V_93_fu_375         |    0    |    0    |
|          |           tmp_102_fu_391           |    0    |    0    |
|          |    bflyOutData_M_real_V_0_fu_659   |    0    |    0    |
|          |    bflyOutData_M_imag_V_0_fu_673   |    0    |    0    |
|          |    bflyOutData_M_real_V_1_fu_687   |    0    |    0    |
|          |    bflyOutData_M_imag_V_1_fu_701   |    0    |    0    |
|          |    bflyOutData_M_real_V_2_fu_715   |    0    |    0    |
|          |    bflyOutData_M_imag_V_2_fu_729   |    0    |    0    |
|          |    bflyOutData_M_real_V_3_fu_743   |    0    |    0    |
|          |        trunc_ln717_s_fu_757        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |           r_V_112_fu_201           |    0    |    0    |
|          |            shl_ln_fu_255           |    0    |    0    |
|          |         shl_ln1171_s_fu_279        |    0    |    0    |
|          |         shl_ln1171_8_fu_303        |    0    |    0    |
|          |           r_V_114_fu_327           |    0    |    0    |
|          |         shl_ln1171_9_fu_361        |    0    |    0    |
|          |           p_val_V_fu_407           |    0    |    0    |
|bitconcatenate|          p_val_V_81_fu_414         |    0    |    0    |
|          |          p_val_V_82_fu_421         |    0    |    0    |
|          |          p_val_V_83_fu_428         |    0    |    0    |
|          |          p_val_V_84_fu_435         |    0    |    0    |
|          |          p_val_V_85_fu_442         |    0    |    0    |
|          |          p_val_V_86_fu_449         |    0    |    0    |
|          |          p_val_V_87_fu_456         |    0    |    0    |
|          |            tmp_3_fu_767            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |          sext_ln712_fu_487         |    0    |    0    |
|          |        sext_ln712_105_fu_491       |    0    |    0    |
|          |        sext_ln712_106_fu_501       |    0    |    0    |
|          |        sext_ln712_107_fu_505       |    0    |    0    |
|          |        sext_ln712_108_fu_535       |    0    |    0    |
|          |        sext_ln712_109_fu_539       |    0    |    0    |
|          |        sext_ln712_110_fu_549       |    0    |    0    |
|          |        sext_ln712_111_fu_553       |    0    |    0    |
|          |        sext_ln712_112_fu_583       |    0    |    0    |
|          |        sext_ln712_113_fu_587       |    0    |    0    |
|          |        sext_ln712_114_fu_597       |    0    |    0    |
|   sext   |        sext_ln712_115_fu_601       |    0    |    0    |
|          |        sext_ln712_116_fu_631       |    0    |    0    |
|          |        sext_ln712_117_fu_635       |    0    |    0    |
|          |        sext_ln712_118_fu_645       |    0    |    0    |
|          |        sext_ln712_119_fu_649       |    0    |    0    |
|          |          sext_ln717_fu_669         |    0    |    0    |
|          |        sext_ln717_25_fu_683        |    0    |    0    |
|          |        sext_ln717_26_fu_697        |    0    |    0    |
|          |        sext_ln717_27_fu_711        |    0    |    0    |
|          |        sext_ln717_28_fu_725        |    0    |    0    |
|          |        sext_ln717_29_fu_739        |    0    |    0    |
|          |        sext_ln717_30_fu_753        |    0    |    0    |
|          |          sext_ln174_fu_801         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |          zext_ln174_fu_805         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|  return  |         return_ln252_fu_810        |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   1177  |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  do_init_reg_121  |    1   |
| icmp_ln215_reg_897|    1   |
|   iter1_reg_136   |   32   |
|   iter_1_reg_150  |   32   |
|    iter_reg_892   |   32   |
| p_val_V_88_reg_856|   26   |
| p_val_V_89_reg_862|   26   |
| p_val_V_90_reg_868|   26   |
| p_val_V_91_reg_874|   26   |
| p_val_V_92_reg_880|   26   |
| p_val_V_93_reg_886|   26   |
|   tmp_90_reg_826  |   25   |
|   tmp_91_reg_831  |   25   |
|   tmp_92_reg_836  |   25   |
|   tmp_93_reg_841  |   25   |
|   tmp_94_reg_846  |   25   |
|   tmp_95_reg_851  |   25   |
|    tmp_reg_812    |    1   |
|   tmp_s_reg_821   |   25   |
|trunc_ln717_reg_816|   25   |
+-------------------+--------+
|       Total       |   455  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1177  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   455  |    -   |
+-----------+--------+--------+
|   Total   |   455  |  1177  |
+-----------+--------+--------+
