{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 21:34:18 2017 " "Info: Processing started: Tue Nov 21 21:34:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM16 -c SRAM16 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM16 -c SRAM16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM4-Struct " "Info: Found design unit 1: SRAM4-Struct" {  } { { "SRAM4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM4 " "Info: Found entity 1: SRAM4" {  } { { "SRAM4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-Struct " "Info: Found design unit 1: SRAM-Struct" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Info: Found entity 1: SRAM" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Display-struct " "Info: Found design unit 1: Seg_Display-struct" {  } { { "Seg_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Display.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display " "Info: Found entity 1: Seg_Display" {  } { { "Seg_Display.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Display.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2_4-Struct " "Info: Found design unit 1: decoder2_4-Struct" {  } { { "decoder2_4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder2_4.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Info: Found entity 1: decoder2_4" {  } { { "decoder2_4.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder2_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-Struct " "Info: Found design unit 1: d_latch-Struct" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Info: Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM16 " "Info: Found entity 1: SRAM16" {  } { { "SRAM16.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_16-Struct " "Info: Found design unit 1: SRAM_16-Struct" {  } { { "SRAM_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_16.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_16 " "Info: Found entity 1: SRAM_16" {  } { { "SRAM_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_dispaly16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_dispaly16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Dispaly16-struct " "Info: Found design unit 1: Seg_Dispaly16-struct" {  } { { "Seg_Dispaly16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Dispaly16.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Dispaly16 " "Info: Found entity 1: Seg_Dispaly16" {  } { { "Seg_Dispaly16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Dispaly16.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder4_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4_16-Struct " "Info: Found design unit 1: decoder4_16-Struct" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder4_16 " "Info: Found entity 1: decoder4_16" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM_32-Struct " "Info: Found design unit 1: SRAM_32-Struct" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SRAM_32 " "Info: Found entity 1: SRAM_32" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16_by_16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram16_by_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM16_by_16 " "Info: Found entity 1: SRAM16_by_16" {  } { { "SRAM16_by_16.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM16_by_16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_sram32.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_sram32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block_SRAM32 " "Info: Found entity 1: Block_SRAM32" {  } { { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_display32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg_display32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Seg_Display32-struct " "Info: Found design unit 1: Seg_Display32-struct" {  } { { "Seg_Display32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Display32.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display32 " "Info: Found entity 1: Seg_Display32" {  } { { "Seg_Display32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Display32.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block_SRAM32 " "Info: Elaborating entity \"Block_SRAM32\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg_Display32 Seg_Display32:inst1 " "Info: Elaborating entity \"Seg_Display32\" for hierarchy \"Seg_Display32:inst1\"" {  } { { "Block_SRAM32.bdf" "inst1" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1016 832 992 1208 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_32 SRAM_32:inst13 " "Info: Elaborating entity \"SRAM_32\" for hierarchy \"SRAM_32:inst13\"" {  } { { "Block_SRAM32.bdf" "inst13" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 976 424 560 1104 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_16 SRAM_32:inst13\|SRAM_16:SRAM32_0 " "Info: Elaborating entity \"SRAM_16\" for hierarchy \"SRAM_32:inst13\|SRAM_16:SRAM32_0\"" {  } { { "SRAM_32.vhd" "SRAM32_0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM4 SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0 " "Info: Elaborating entity \"SRAM4\" for hierarchy \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\"" {  } { { "SRAM_16.vhd" "SRAM16_0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_16.vhd" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0 " "Info: Elaborating entity \"SRAM\" for hierarchy \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\"" {  } { { "SRAM4.vhd" "SRAM4_0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM4.vhd" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_notq SRAM.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at SRAM.vhd(17): object \"s_notq\" assigned a value but never read" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snotQ SRAM.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at SRAM.vhd(17): object \"snotQ\" assigned a value but never read" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0 " "Info: Elaborating entity \"d_latch\" for hierarchy \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\"" {  } { { "SRAM.vhd" "SRAM0" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "notQ d_latch.vhd(6) " "Warning (10541): VHDL Signal Declaration warning at d_latch.vhd(6): used implicit default value for signal \"notQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q d_latch.vhd(12) " "Info (10041): Inferred latch for \"Q\" at d_latch.vhd(12)" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4_16 decoder4_16:inst22 " "Info: Elaborating entity \"decoder4_16\" for hierarchy \"decoder4_16:inst22\"" {  } { { "Block_SRAM32.bdf" "inst22" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 976 48 176 1296 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[0\] Seg_Display32:inst1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[0\]\" to the node \"Seg_Display32:inst1\|Mux0\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[1\] Seg_Display32:inst1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[1\]\" to the node \"Seg_Display32:inst1\|Mux0\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[2\] Seg_Display32:inst1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[2\]\" to the node \"Seg_Display32:inst1\|Mux0\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[3\] Seg_Display32:inst1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[3\]\" to the node \"Seg_Display32:inst1\|Mux0\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[4\] Seg_Display32:inst1\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[4\]\" to the node \"Seg_Display32:inst1\|Mux7\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[5\] Seg_Display32:inst1\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[5\]\" to the node \"Seg_Display32:inst1\|Mux7\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[6\] Seg_Display32:inst1\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[6\]\" to the node \"Seg_Display32:inst1\|Mux7\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[7\] Seg_Display32:inst1\|Mux7 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[7\]\" to the node \"Seg_Display32:inst1\|Mux7\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[8\] Seg_Display32:inst1\|Mux14 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[8\]\" to the node \"Seg_Display32:inst1\|Mux14\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[9\] Seg_Display32:inst1\|Mux14 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[9\]\" to the node \"Seg_Display32:inst1\|Mux14\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[10\] Seg_Display32:inst1\|Mux14 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[10\]\" to the node \"Seg_Display32:inst1\|Mux14\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[11\] Seg_Display32:inst1\|Mux14 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[11\]\" to the node \"Seg_Display32:inst1\|Mux14\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[12\] Seg_Display32:inst1\|Mux21 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[12\]\" to the node \"Seg_Display32:inst1\|Mux21\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[13\] Seg_Display32:inst1\|Mux21 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[13\]\" to the node \"Seg_Display32:inst1\|Mux21\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[14\] Seg_Display32:inst1\|Mux21 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[14\]\" to the node \"Seg_Display32:inst1\|Mux21\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[15\] Seg_Display32:inst1\|Mux21 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[15\]\" to the node \"Seg_Display32:inst1\|Mux21\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[16\] Seg_Display32:inst1\|Mux28 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[16\]\" to the node \"Seg_Display32:inst1\|Mux28\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[17\] Seg_Display32:inst1\|Mux28 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[17\]\" to the node \"Seg_Display32:inst1\|Mux28\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[18\] Seg_Display32:inst1\|Mux28 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[18\]\" to the node \"Seg_Display32:inst1\|Mux28\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[19\] Seg_Display32:inst1\|Mux28 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[19\]\" to the node \"Seg_Display32:inst1\|Mux28\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[20\] Seg_Display32:inst1\|Mux35 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[20\]\" to the node \"Seg_Display32:inst1\|Mux35\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[21\] Seg_Display32:inst1\|Mux35 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[21\]\" to the node \"Seg_Display32:inst1\|Mux35\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[22\] Seg_Display32:inst1\|Mux35 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[22\]\" to the node \"Seg_Display32:inst1\|Mux35\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[23\] Seg_Display32:inst1\|Mux35 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[23\]\" to the node \"Seg_Display32:inst1\|Mux35\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[24\] Seg_Display32:inst1\|Mux42 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[24\]\" to the node \"Seg_Display32:inst1\|Mux42\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[25\] Seg_Display32:inst1\|Mux42 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[25\]\" to the node \"Seg_Display32:inst1\|Mux42\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[26\] Seg_Display32:inst1\|Mux42 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[26\]\" to the node \"Seg_Display32:inst1\|Mux42\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[27\] Seg_Display32:inst1\|Mux42 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[27\]\" to the node \"Seg_Display32:inst1\|Mux42\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[28\] Seg_Display32:inst1\|Mux49 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[28\]\" to the node \"Seg_Display32:inst1\|Mux49\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[29\] Seg_Display32:inst1\|Mux49 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[29\]\" to the node \"Seg_Display32:inst1\|Mux49\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[30\] Seg_Display32:inst1\|Mux49 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[30\]\" to the node \"Seg_Display32:inst1\|Mux49\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "SRAM_32:inst13\|Q\[31\] Seg_Display32:inst1\|Mux49 " "Warning: Converted the fan-out from the tri-state buffer \"SRAM_32:inst13\|Q\[31\]\" to the node \"Seg_Display32:inst1\|Mux49\" into an OR gate" {  } { { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1558 " "Info: Implemented 1558 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1480 " "Info: Implemented 1480 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 21:34:25 2017 " "Info: Processing ended: Tue Nov 21 21:34:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 21:34:26 2017 " "Info: Processing started: Tue Nov 21 21:34:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SRAM16 -c SRAM16 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SRAM16 -c SRAM16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SRAM16 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"SRAM16\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 3378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 3379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/quartusii/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartusii/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 3380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst11|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2813 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst11|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2780 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst12|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2879 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst12|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2846 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst13|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2945 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst13|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2912 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst14|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2417 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst14|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2384 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst15|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2351 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst15|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2318 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2285 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst16|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2252 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst17|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2219 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst17|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2186 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2153 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig  " "Info: Automatically promoted node SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst18|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/" 0 { } { { 0 { 0 ""} 0 2120 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.040 ns register register " "Info: Estimated most critical path is register to register delay of 1.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q 1 REG LAB_X34_Y19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y19; Fanout = 1; REG Node = 'SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.419 ns) 1.040 ns SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q 2 REG LAB_X35_Y18 1 " "Info: 2: + IC(0.621 ns) + CELL(0.419 ns) = 1.040 ns; Loc. = LAB_X35_Y18; Fanout = 1; REG Node = 'SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0|Q SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.419 ns ( 40.29 % ) " "Info: Total cell delay = 0.419 ns ( 40.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.621 ns ( 59.71 % ) " "Info: Total interconnect delay = 0.621 ns ( 59.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM0|Q SRAM_32:inst8|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_0|d_latch:SRAM1|Q } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Warning: Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output1\[6\] 0 " "Info: Pin \"output1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output1\[5\] 0 " "Info: Pin \"output1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output1\[4\] 0 " "Info: Pin \"output1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output1\[3\] 0 " "Info: Pin \"output1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output1\[2\] 0 " "Info: Pin \"output1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output1\[1\] 0 " "Info: Pin \"output1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output1\[0\] 0 " "Info: Pin \"output1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output2\[6\] 0 " "Info: Pin \"output2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output2\[5\] 0 " "Info: Pin \"output2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output2\[4\] 0 " "Info: Pin \"output2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output2\[3\] 0 " "Info: Pin \"output2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output2\[2\] 0 " "Info: Pin \"output2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output2\[1\] 0 " "Info: Pin \"output2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output2\[0\] 0 " "Info: Pin \"output2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output3\[6\] 0 " "Info: Pin \"output3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output3\[5\] 0 " "Info: Pin \"output3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output3\[4\] 0 " "Info: Pin \"output3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output3\[3\] 0 " "Info: Pin \"output3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output3\[2\] 0 " "Info: Pin \"output3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output3\[1\] 0 " "Info: Pin \"output3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output3\[0\] 0 " "Info: Pin \"output3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output4\[6\] 0 " "Info: Pin \"output4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output4\[5\] 0 " "Info: Pin \"output4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output4\[4\] 0 " "Info: Pin \"output4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output4\[3\] 0 " "Info: Pin \"output4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output4\[2\] 0 " "Info: Pin \"output4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output4\[1\] 0 " "Info: Pin \"output4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output4\[0\] 0 " "Info: Pin \"output4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output5\[6\] 0 " "Info: Pin \"output5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output5\[5\] 0 " "Info: Pin \"output5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output5\[4\] 0 " "Info: Pin \"output5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output5\[3\] 0 " "Info: Pin \"output5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output5\[2\] 0 " "Info: Pin \"output5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output5\[1\] 0 " "Info: Pin \"output5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output5\[0\] 0 " "Info: Pin \"output5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output6\[6\] 0 " "Info: Pin \"output6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output6\[5\] 0 " "Info: Pin \"output6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output6\[4\] 0 " "Info: Pin \"output6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output6\[3\] 0 " "Info: Pin \"output6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output6\[2\] 0 " "Info: Pin \"output6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output6\[1\] 0 " "Info: Pin \"output6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output6\[0\] 0 " "Info: Pin \"output6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output7\[6\] 0 " "Info: Pin \"output7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output7\[5\] 0 " "Info: Pin \"output7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output7\[4\] 0 " "Info: Pin \"output7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output7\[3\] 0 " "Info: Pin \"output7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output7\[2\] 0 " "Info: Pin \"output7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output7\[1\] 0 " "Info: Pin \"output7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output7\[0\] 0 " "Info: Pin \"output7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "282 " "Info: Peak virtual memory: 282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 21:34:40 2017 " "Info: Processing ended: Tue Nov 21 21:34:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 21:34:41 2017 " "Info: Processing started: Tue Nov 21 21:34:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SRAM16 -c SRAM16 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SRAM16 -c SRAM16" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 21:34:44 2017 " "Info: Processing ended: Tue Nov 21 21:34:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 21 21:34:45 2017 " "Info: Processing started: Tue Nov 21 21:34:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SRAM16 -c SRAM16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SRAM16 -c SRAM16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_2\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_0\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q " "Warning: Node \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_3\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" is a latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "WE " "Info: Assuming node \"WE\" is a latch enable. Will not compute fmax for this pin." {  } { { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 136 -376 -208 152 "WE" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SC\[0\] " "Info: Assuming node \"SC\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SC\[2\] " "Info: Assuming node \"SC\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SC\[3\] " "Info: Assuming node \"SC\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SC\[1\] " "Info: Assuming node \"SC\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "EN " "Info: Assuming node \"EN\" is a latch enable. Will not compute fmax for this pin." {  } { { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 160 -392 -224 176 "EN" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "48 " "Warning: Found 48 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst21\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst20\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst18\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst19\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst16\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst17\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst15\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst14\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst6\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst8\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst11\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst9\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst12\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst13\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst20\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst21\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~15 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~15\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~14 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~14\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst19\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~13 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~13\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~12 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~12\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst17\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~11 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~11\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~10 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~10\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst14\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst15\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~9 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~9\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~8 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~8\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst6\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~7 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~7\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~6 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~6\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst8\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~5 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~5\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~4 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~4\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst11\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst9\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~3 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~3\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~2 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~2\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst13\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig " "Info: Detected gated clock \"SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig\" as buffer" {  } { { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_32:inst12\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~1 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~1\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder4_16:inst22\|Mux15~0 " "Info: Detected gated clock \"decoder4_16:inst22\|Mux15~0\" as buffer" {  } { { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } } { "d:/quartusii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder4_16:inst22\|Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "WE register SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q register SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 240.62 MHz 4.156 ns Internal " "Info: Clock \"WE\" has Internal fmax of 240.62 MHz between source register \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" and destination register \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" (period= 4.156 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.402 ns + Longest register register " "Info: + Longest register to register delay is 1.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q 1 REG LCCOMB_X31_Y23_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.150 ns) 1.402 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 2 REG LCCOMB_X31_Y23_N8 1 " "Info: 2: + IC(1.252 ns) + CELL(0.150 ns) = 1.402 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 10.70 % ) " "Info: Total cell delay = 0.150 ns ( 10.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.252 ns ( 89.30 % ) " "Info: Total interconnect delay = 1.252 ns ( 89.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 1.252ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.249 ns - Smallest " "Info: - Smallest clock skew is 0.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE destination 6.299 ns + Shortest register " "Info: + Shortest clock path from clock \"WE\" to destination register is 6.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns WE 1 CLK PIN_G26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'WE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 136 -376 -208 152 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.356 ns) + CELL(0.150 ns) 3.368 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 2 COMB LCCOMB_X37_Y14_N20 1 " "Info: 2: + IC(2.356 ns) + CELL(0.150 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 1; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { WE SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 4.544 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 3 COMB CLKCTRL_G12 32 " "Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.544 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.393 ns) 6.299 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 4 REG LCCOMB_X31_Y23_N8 1 " "Info: 4: + IC(1.362 ns) + CELL(0.393 ns) = 6.299 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 22.31 % ) " "Info: Total cell delay = 1.405 ns ( 22.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.894 ns ( 77.69 % ) " "Info: Total interconnect delay = 4.894 ns ( 77.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.299 ns" { WE SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.299 ns" { WE {} WE~combout {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.356ns 1.176ns 1.362ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE source 6.050 ns - Longest register " "Info: - Longest clock path from clock \"WE\" to source register is 6.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns WE 1 CLK PIN_G26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'WE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 136 -376 -208 152 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.356 ns) + CELL(0.150 ns) 3.368 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 2 COMB LCCOMB_X37_Y14_N20 1 " "Info: 2: + IC(2.356 ns) + CELL(0.150 ns) = 3.368 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 1; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.506 ns" { WE SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 4.544 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 3 COMB CLKCTRL_G12 32 " "Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.544 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.150 ns) 6.050 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q 4 REG LCCOMB_X31_Y23_N26 1 " "Info: 4: + IC(1.356 ns) + CELL(0.150 ns) = 6.050 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.162 ns ( 19.21 % ) " "Info: Total cell delay = 1.162 ns ( 19.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.888 ns ( 80.79 % ) " "Info: Total interconnect delay = 4.888 ns ( 80.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.050 ns" { WE SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.050 ns" { WE {} WE~combout {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.356ns 1.176ns 1.356ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.299 ns" { WE SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.299 ns" { WE {} WE~combout {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.356ns 1.176ns 1.362ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.050 ns" { WE SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.050 ns" { WE {} WE~combout {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.356ns 1.176ns 1.356ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.925 ns + " "Info: + Micro setup delay of destination is 0.925 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 1.252ns } { 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.299 ns" { WE SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.299 ns" { WE {} WE~combout {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.356ns 1.176ns 1.362ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.050 ns" { WE SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.050 ns" { WE {} WE~combout {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.356ns 1.176ns 1.356ns } { 0.000ns 0.862ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SC\[0\] register SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q register SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 240.62 MHz 4.156 ns Internal " "Info: Clock \"SC\[0\]\" has Internal fmax of 240.62 MHz between source register \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" and destination register \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" (period= 4.156 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.402 ns + Longest register register " "Info: + Longest register to register delay is 1.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q 1 REG LCCOMB_X31_Y23_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.150 ns) 1.402 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 2 REG LCCOMB_X31_Y23_N8 1 " "Info: 2: + IC(1.252 ns) + CELL(0.150 ns) = 1.402 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 10.70 % ) " "Info: Total cell delay = 0.150 ns ( 10.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.252 ns ( 89.30 % ) " "Info: Total interconnect delay = 1.252 ns ( 89.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 1.252ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.249 ns - Smallest " "Info: - Smallest clock skew is 0.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[0\] destination 7.460 ns + Shortest register " "Info: + Shortest clock path from clock \"SC\[0\]\" to destination register is 7.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SC\[0\] 1 CLK PIN_V1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 16; CLK Node = 'SC\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[0] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.150 ns) 3.342 ns decoder4_16:inst22\|Mux15~13 2 COMB LCCOMB_X38_Y18_N24 34 " "Info: 2: + IC(2.340 ns) + CELL(0.150 ns) = 3.342 ns; Loc. = LCCOMB_X38_Y18_N24; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { SC[0] decoder4_16:inst22|Mux15~13 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.419 ns) 4.529 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X37_Y14_N20 1 " "Info: 3: + IC(0.768 ns) + CELL(0.419 ns) = 4.529 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 1; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 5.705 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.176 ns) + CELL(0.000 ns) = 5.705 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.393 ns) 7.460 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 5 REG LCCOMB_X31_Y23_N8 1 " "Info: 5: + IC(1.362 ns) + CELL(0.393 ns) = 7.460 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.814 ns ( 24.32 % ) " "Info: Total cell delay = 1.814 ns ( 24.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.646 ns ( 75.68 % ) " "Info: Total interconnect delay = 5.646 ns ( 75.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.460 ns" { SC[0] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.460 ns" { SC[0] {} SC[0]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.340ns 0.768ns 1.176ns 1.362ns } { 0.000ns 0.852ns 0.150ns 0.419ns 0.000ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[0\] source 7.211 ns - Longest register " "Info: - Longest clock path from clock \"SC\[0\]\" to source register is 7.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SC\[0\] 1 CLK PIN_V1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 16; CLK Node = 'SC\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[0] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.150 ns) 3.342 ns decoder4_16:inst22\|Mux15~13 2 COMB LCCOMB_X38_Y18_N24 34 " "Info: 2: + IC(2.340 ns) + CELL(0.150 ns) = 3.342 ns; Loc. = LCCOMB_X38_Y18_N24; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.490 ns" { SC[0] decoder4_16:inst22|Mux15~13 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.419 ns) 4.529 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X37_Y14_N20 1 " "Info: 3: + IC(0.768 ns) + CELL(0.419 ns) = 4.529 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 1; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 5.705 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.176 ns) + CELL(0.000 ns) = 5.705 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.150 ns) 7.211 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q 5 REG LCCOMB_X31_Y23_N26 1 " "Info: 5: + IC(1.356 ns) + CELL(0.150 ns) = 7.211 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.571 ns ( 21.79 % ) " "Info: Total cell delay = 1.571 ns ( 21.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.640 ns ( 78.21 % ) " "Info: Total interconnect delay = 5.640 ns ( 78.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { SC[0] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.211 ns" { SC[0] {} SC[0]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.340ns 0.768ns 1.176ns 1.356ns } { 0.000ns 0.852ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.460 ns" { SC[0] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.460 ns" { SC[0] {} SC[0]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.340ns 0.768ns 1.176ns 1.362ns } { 0.000ns 0.852ns 0.150ns 0.419ns 0.000ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { SC[0] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.211 ns" { SC[0] {} SC[0]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.340ns 0.768ns 1.176ns 1.356ns } { 0.000ns 0.852ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.925 ns + " "Info: + Micro setup delay of destination is 0.925 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 1.252ns } { 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.460 ns" { SC[0] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.460 ns" { SC[0] {} SC[0]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.340ns 0.768ns 1.176ns 1.362ns } { 0.000ns 0.852ns 0.150ns 0.419ns 0.000ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { SC[0] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.211 ns" { SC[0] {} SC[0]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.340ns 0.768ns 1.176ns 1.356ns } { 0.000ns 0.852ns 0.150ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SC\[2\] register SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q register SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 240.62 MHz 4.156 ns Internal " "Info: Clock \"SC\[2\]\" has Internal fmax of 240.62 MHz between source register \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" and destination register \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" (period= 4.156 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.402 ns + Longest register register " "Info: + Longest register to register delay is 1.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q 1 REG LCCOMB_X31_Y23_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.150 ns) 1.402 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 2 REG LCCOMB_X31_Y23_N8 1 " "Info: 2: + IC(1.252 ns) + CELL(0.150 ns) = 1.402 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 10.70 % ) " "Info: Total cell delay = 0.150 ns ( 10.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.252 ns ( 89.30 % ) " "Info: Total interconnect delay = 1.252 ns ( 89.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 1.252ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.249 ns - Smallest " "Info: - Smallest clock skew is 0.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[2\] destination 7.040 ns + Shortest register " "Info: + Shortest clock path from clock \"SC\[2\]\" to destination register is 7.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SC\[2\] 1 CLK PIN_N23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 16; CLK Node = 'SC\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[2] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.275 ns) 2.922 ns decoder4_16:inst22\|Mux15~13 2 COMB LCCOMB_X38_Y18_N24 34 " "Info: 2: + IC(1.805 ns) + CELL(0.275 ns) = 2.922 ns; Loc. = LCCOMB_X38_Y18_N24; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { SC[2] decoder4_16:inst22|Mux15~13 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.419 ns) 4.109 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X37_Y14_N20 1 " "Info: 3: + IC(0.768 ns) + CELL(0.419 ns) = 4.109 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 1; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 5.285 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.176 ns) + CELL(0.000 ns) = 5.285 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.393 ns) 7.040 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 5 REG LCCOMB_X31_Y23_N8 1 " "Info: 5: + IC(1.362 ns) + CELL(0.393 ns) = 7.040 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.929 ns ( 27.40 % ) " "Info: Total cell delay = 1.929 ns ( 27.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.111 ns ( 72.60 % ) " "Info: Total interconnect delay = 5.111 ns ( 72.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.040 ns" { SC[2] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.040 ns" { SC[2] {} SC[2]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.805ns 0.768ns 1.176ns 1.362ns } { 0.000ns 0.842ns 0.275ns 0.419ns 0.000ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[2\] source 6.791 ns - Longest register " "Info: - Longest clock path from clock \"SC\[2\]\" to source register is 6.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SC\[2\] 1 CLK PIN_N23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 16; CLK Node = 'SC\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[2] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.275 ns) 2.922 ns decoder4_16:inst22\|Mux15~13 2 COMB LCCOMB_X38_Y18_N24 34 " "Info: 2: + IC(1.805 ns) + CELL(0.275 ns) = 2.922 ns; Loc. = LCCOMB_X38_Y18_N24; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { SC[2] decoder4_16:inst22|Mux15~13 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.419 ns) 4.109 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X37_Y14_N20 1 " "Info: 3: + IC(0.768 ns) + CELL(0.419 ns) = 4.109 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 1; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 5.285 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.176 ns) + CELL(0.000 ns) = 5.285 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.150 ns) 6.791 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q 5 REG LCCOMB_X31_Y23_N26 1 " "Info: 5: + IC(1.356 ns) + CELL(0.150 ns) = 6.791 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.686 ns ( 24.83 % ) " "Info: Total cell delay = 1.686 ns ( 24.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.105 ns ( 75.17 % ) " "Info: Total interconnect delay = 5.105 ns ( 75.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.791 ns" { SC[2] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.791 ns" { SC[2] {} SC[2]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.805ns 0.768ns 1.176ns 1.356ns } { 0.000ns 0.842ns 0.275ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.040 ns" { SC[2] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.040 ns" { SC[2] {} SC[2]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.805ns 0.768ns 1.176ns 1.362ns } { 0.000ns 0.842ns 0.275ns 0.419ns 0.000ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.791 ns" { SC[2] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.791 ns" { SC[2] {} SC[2]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.805ns 0.768ns 1.176ns 1.356ns } { 0.000ns 0.842ns 0.275ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.925 ns + " "Info: + Micro setup delay of destination is 0.925 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 1.252ns } { 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.040 ns" { SC[2] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.040 ns" { SC[2] {} SC[2]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.805ns 0.768ns 1.176ns 1.362ns } { 0.000ns 0.842ns 0.275ns 0.419ns 0.000ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.791 ns" { SC[2] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.791 ns" { SC[2] {} SC[2]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.805ns 0.768ns 1.176ns 1.356ns } { 0.000ns 0.842ns 0.275ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SC\[3\] register SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q register SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 240.62 MHz 4.156 ns Internal " "Info: Clock \"SC\[3\]\" has Internal fmax of 240.62 MHz between source register \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" and destination register \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" (period= 4.156 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.402 ns + Longest register register " "Info: + Longest register to register delay is 1.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q 1 REG LCCOMB_X31_Y23_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.150 ns) 1.402 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 2 REG LCCOMB_X31_Y23_N8 1 " "Info: 2: + IC(1.252 ns) + CELL(0.150 ns) = 1.402 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 10.70 % ) " "Info: Total cell delay = 0.150 ns ( 10.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.252 ns ( 89.30 % ) " "Info: Total interconnect delay = 1.252 ns ( 89.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 1.252ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.249 ns - Smallest " "Info: - Smallest clock skew is 0.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[3\] destination 7.145 ns + Shortest register " "Info: + Shortest clock path from clock \"SC\[3\]\" to destination register is 7.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SC\[3\] 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'SC\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[3] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.438 ns) 3.027 ns decoder4_16:inst22\|Mux15~13 2 COMB LCCOMB_X38_Y18_N24 34 " "Info: 2: + IC(1.747 ns) + CELL(0.438 ns) = 3.027 ns; Loc. = LCCOMB_X38_Y18_N24; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { SC[3] decoder4_16:inst22|Mux15~13 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.419 ns) 4.214 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X37_Y14_N20 1 " "Info: 3: + IC(0.768 ns) + CELL(0.419 ns) = 4.214 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 1; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 5.390 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.176 ns) + CELL(0.000 ns) = 5.390 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.393 ns) 7.145 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 5 REG LCCOMB_X31_Y23_N8 1 " "Info: 5: + IC(1.362 ns) + CELL(0.393 ns) = 7.145 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.092 ns ( 29.28 % ) " "Info: Total cell delay = 2.092 ns ( 29.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.053 ns ( 70.72 % ) " "Info: Total interconnect delay = 5.053 ns ( 70.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.145 ns" { SC[3] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.145 ns" { SC[3] {} SC[3]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.747ns 0.768ns 1.176ns 1.362ns } { 0.000ns 0.842ns 0.438ns 0.419ns 0.000ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[3\] source 6.896 ns - Longest register " "Info: - Longest clock path from clock \"SC\[3\]\" to source register is 6.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SC\[3\] 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'SC\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[3] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.747 ns) + CELL(0.438 ns) 3.027 ns decoder4_16:inst22\|Mux15~13 2 COMB LCCOMB_X38_Y18_N24 34 " "Info: 2: + IC(1.747 ns) + CELL(0.438 ns) = 3.027 ns; Loc. = LCCOMB_X38_Y18_N24; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { SC[3] decoder4_16:inst22|Mux15~13 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.419 ns) 4.214 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X37_Y14_N20 1 " "Info: 3: + IC(0.768 ns) + CELL(0.419 ns) = 4.214 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 1; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 5.390 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.176 ns) + CELL(0.000 ns) = 5.390 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.150 ns) 6.896 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q 5 REG LCCOMB_X31_Y23_N26 1 " "Info: 5: + IC(1.356 ns) + CELL(0.150 ns) = 6.896 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.849 ns ( 26.81 % ) " "Info: Total cell delay = 1.849 ns ( 26.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.047 ns ( 73.19 % ) " "Info: Total interconnect delay = 5.047 ns ( 73.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.896 ns" { SC[3] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.896 ns" { SC[3] {} SC[3]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.747ns 0.768ns 1.176ns 1.356ns } { 0.000ns 0.842ns 0.438ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.145 ns" { SC[3] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.145 ns" { SC[3] {} SC[3]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.747ns 0.768ns 1.176ns 1.362ns } { 0.000ns 0.842ns 0.438ns 0.419ns 0.000ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.896 ns" { SC[3] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.896 ns" { SC[3] {} SC[3]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.747ns 0.768ns 1.176ns 1.356ns } { 0.000ns 0.842ns 0.438ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.925 ns + " "Info: + Micro setup delay of destination is 0.925 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 1.252ns } { 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.145 ns" { SC[3] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.145 ns" { SC[3] {} SC[3]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.747ns 0.768ns 1.176ns 1.362ns } { 0.000ns 0.842ns 0.438ns 0.419ns 0.000ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "6.896 ns" { SC[3] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "6.896 ns" { SC[3] {} SC[3]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.747ns 0.768ns 1.176ns 1.356ns } { 0.000ns 0.842ns 0.438ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SC\[1\] register SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q register SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 240.62 MHz 4.156 ns Internal " "Info: Clock \"SC\[1\]\" has Internal fmax of 240.62 MHz between source register \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" and destination register \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" (period= 4.156 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.402 ns + Longest register register " "Info: + Longest register to register delay is 1.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q 1 REG LCCOMB_X31_Y23_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.150 ns) 1.402 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 2 REG LCCOMB_X31_Y23_N8 1 " "Info: 2: + IC(1.252 ns) + CELL(0.150 ns) = 1.402 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 10.70 % ) " "Info: Total cell delay = 0.150 ns ( 10.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.252 ns ( 89.30 % ) " "Info: Total interconnect delay = 1.252 ns ( 89.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 1.252ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.249 ns - Smallest " "Info: - Smallest clock skew is 0.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[1\] destination 7.589 ns + Shortest register " "Info: + Shortest clock path from clock \"SC\[1\]\" to destination register is 7.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SC\[1\] 1 CLK PIN_V2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 16; CLK Node = 'SC\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[1] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(0.378 ns) 3.471 ns decoder4_16:inst22\|Mux15~13 2 COMB LCCOMB_X38_Y18_N24 34 " "Info: 2: + IC(2.241 ns) + CELL(0.378 ns) = 3.471 ns; Loc. = LCCOMB_X38_Y18_N24; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { SC[1] decoder4_16:inst22|Mux15~13 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.419 ns) 4.658 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X37_Y14_N20 1 " "Info: 3: + IC(0.768 ns) + CELL(0.419 ns) = 4.658 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 1; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 5.834 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.176 ns) + CELL(0.000 ns) = 5.834 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.393 ns) 7.589 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 5 REG LCCOMB_X31_Y23_N8 1 " "Info: 5: + IC(1.362 ns) + CELL(0.393 ns) = 7.589 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.042 ns ( 26.91 % ) " "Info: Total cell delay = 2.042 ns ( 26.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.547 ns ( 73.09 % ) " "Info: Total interconnect delay = 5.547 ns ( 73.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { SC[1] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.241ns 0.768ns 1.176ns 1.362ns } { 0.000ns 0.852ns 0.378ns 0.419ns 0.000ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[1\] source 7.340 ns - Longest register " "Info: - Longest clock path from clock \"SC\[1\]\" to source register is 7.340 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SC\[1\] 1 CLK PIN_V2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 16; CLK Node = 'SC\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[1] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.241 ns) + CELL(0.378 ns) 3.471 ns decoder4_16:inst22\|Mux15~13 2 COMB LCCOMB_X38_Y18_N24 34 " "Info: 2: + IC(2.241 ns) + CELL(0.378 ns) = 3.471 ns; Loc. = LCCOMB_X38_Y18_N24; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~13'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.619 ns" { SC[1] decoder4_16:inst22|Mux15~13 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.419 ns) 4.658 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X37_Y14_N20 1 " "Info: 3: + IC(0.768 ns) + CELL(0.419 ns) = 4.658 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 1; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.187 ns" { decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 5.834 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.176 ns) + CELL(0.000 ns) = 5.834 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.150 ns) 7.340 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q 5 REG LCCOMB_X31_Y23_N26 1 " "Info: 5: + IC(1.356 ns) + CELL(0.150 ns) = 7.340 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.799 ns ( 24.51 % ) " "Info: Total cell delay = 1.799 ns ( 24.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.541 ns ( 75.49 % ) " "Info: Total interconnect delay = 5.541 ns ( 75.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.340 ns" { SC[1] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.340 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.241ns 0.768ns 1.176ns 1.356ns } { 0.000ns 0.852ns 0.378ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { SC[1] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.241ns 0.768ns 1.176ns 1.362ns } { 0.000ns 0.852ns 0.378ns 0.419ns 0.000ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.340 ns" { SC[1] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.340 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.241ns 0.768ns 1.176ns 1.356ns } { 0.000ns 0.852ns 0.378ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.925 ns + " "Info: + Micro setup delay of destination is 0.925 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 1.252ns } { 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.589 ns" { SC[1] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.589 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.241ns 0.768ns 1.176ns 1.362ns } { 0.000ns 0.852ns 0.378ns 0.419ns 0.000ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.340 ns" { SC[1] decoder4_16:inst22|Mux15~13 SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.340 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~13 {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.241ns 0.768ns 1.176ns 1.356ns } { 0.000ns 0.852ns 0.378ns 0.419ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "EN register SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q register SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 240.62 MHz 4.156 ns Internal " "Info: Clock \"EN\" has Internal fmax of 240.62 MHz between source register \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q\" and destination register \"SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q\" (period= 4.156 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.402 ns + Longest register register " "Info: + Longest register to register delay is 1.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q 1 REG LCCOMB_X31_Y23_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.150 ns) 1.402 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 2 REG LCCOMB_X31_Y23_N8 1 " "Info: 2: + IC(1.252 ns) + CELL(0.150 ns) = 1.402 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 10.70 % ) " "Info: Total cell delay = 0.150 ns ( 10.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.252 ns ( 89.30 % ) " "Info: Total interconnect delay = 1.252 ns ( 89.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 1.252ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.249 ns - Smallest " "Info: - Smallest clock skew is 0.249 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 5.986 ns + Shortest register " "Info: + Shortest clock path from clock \"EN\" to destination register is 5.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns EN 1 CLK PIN_W26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 32; CLK Node = 'EN'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 160 -392 -224 176 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.275 ns) 3.055 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 2 COMB LCCOMB_X37_Y14_N20 1 " "Info: 2: + IC(1.918 ns) + CELL(0.275 ns) = 3.055 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 1; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.193 ns" { EN SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 4.231 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 3 COMB CLKCTRL_G12 32 " "Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.231 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.393 ns) 5.986 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q 4 REG LCCOMB_X31_Y23_N8 1 " "Info: 4: + IC(1.362 ns) + CELL(0.393 ns) = 5.986 ns; Loc. = LCCOMB_X31_Y23_N8; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.530 ns ( 25.56 % ) " "Info: Total cell delay = 1.530 ns ( 25.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.456 ns ( 74.44 % ) " "Info: Total interconnect delay = 4.456 ns ( 74.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.986 ns" { EN SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.986 ns" { EN {} EN~combout {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.918ns 1.176ns 1.362ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 5.737 ns - Longest register " "Info: - Longest clock path from clock \"EN\" to source register is 5.737 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns EN 1 CLK PIN_W26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 32; CLK Node = 'EN'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 160 -392 -224 176 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.275 ns) 3.055 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 2 COMB LCCOMB_X37_Y14_N20 1 " "Info: 2: + IC(1.918 ns) + CELL(0.275 ns) = 3.055 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 1; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.193 ns" { EN SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.176 ns) + CELL(0.000 ns) 4.231 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 3 COMB CLKCTRL_G12 32 " "Info: 3: + IC(1.176 ns) + CELL(0.000 ns) = 4.231 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.176 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.150 ns) 5.737 ns SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q 4 REG LCCOMB_X31_Y23_N26 1 " "Info: 4: + IC(1.356 ns) + CELL(0.150 ns) = 5.737 ns; Loc. = LCCOMB_X31_Y23_N26; Fanout = 1; REG Node = 'SRAM_32:inst18\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_2\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 22.43 % ) " "Info: Total cell delay = 1.287 ns ( 22.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.450 ns ( 77.57 % ) " "Info: Total interconnect delay = 4.450 ns ( 77.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.737 ns" { EN SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.737 ns" { EN {} EN~combout {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.918ns 1.176ns 1.356ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.986 ns" { EN SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.986 ns" { EN {} EN~combout {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.918ns 1.176ns 1.362ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.737 ns" { EN SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.737 ns" { EN {} EN~combout {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.918ns 1.176ns 1.356ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.925 ns + " "Info: + Micro setup delay of destination is 0.925 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "1.402 ns" { SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 1.252ns } { 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.986 ns" { EN SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.986 ns" { EN {} EN~combout {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.918ns 1.176ns 1.362ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.737 ns" { EN SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.737 ns" { EN {} EN~combout {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst18|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_2|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.918ns 1.176ns 1.356ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "WE 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"WE\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q WE 2.994 ns " "Info: Found hold time violation between source  pin or register \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" and destination pin or register \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" for clock \"WE\" (Hold time is 2.994 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.404 ns + Largest " "Info: + Largest clock skew is 3.404 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE destination 7.416 ns + Longest register " "Info: + Longest clock path from clock \"WE\" to destination register is 7.416 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns WE 1 CLK PIN_G26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'WE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 136 -376 -208 152 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.565 ns) + CELL(0.150 ns) 3.577 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 2 COMB LCCOMB_X33_Y18_N30 32 " "Info: 2: + IC(2.565 ns) + CELL(0.150 ns) = 3.577 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { WE SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.446 ns) + CELL(0.393 ns) 7.416 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q 3 REG LCCOMB_X33_Y18_N12 1 " "Info: 3: + IC(3.446 ns) + CELL(0.393 ns) = 7.416 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.405 ns ( 18.95 % ) " "Info: Total cell delay = 1.405 ns ( 18.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.011 ns ( 81.05 % ) " "Info: Total interconnect delay = 6.011 ns ( 81.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { WE SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.416 ns" { WE {} WE~combout {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.565ns 3.446ns } { 0.000ns 0.862ns 0.150ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "WE source 4.012 ns - Shortest register " "Info: - Shortest clock path from clock \"WE\" to source register is 4.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns WE 1 CLK PIN_G26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'WE'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { WE } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 136 -376 -208 152 "WE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.565 ns) + CELL(0.150 ns) 3.577 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 2 COMB LCCOMB_X33_Y18_N30 32 " "Info: 2: + IC(2.565 ns) + CELL(0.150 ns) = 3.577 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.715 ns" { WE SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 4.012 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q 3 REG LCCOMB_X33_Y18_N18 1 " "Info: 3: + IC(0.285 ns) + CELL(0.150 ns) = 4.012 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.162 ns ( 28.96 % ) " "Info: Total cell delay = 1.162 ns ( 28.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.850 ns ( 71.04 % ) " "Info: Total interconnect delay = 2.850 ns ( 71.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { WE SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { WE {} WE~combout {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.565ns 0.285ns } { 0.000ns 0.862ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { WE SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.416 ns" { WE {} WE~combout {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.565ns 3.446ns } { 0.000ns 0.862ns 0.150ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { WE SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { WE {} WE~combout {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.565ns 0.285ns } { 0.000ns 0.862ns 0.150ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.410 ns - Shortest register register " "Info: - Shortest register to register delay is 0.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q 1 REG LCCOMB_X33_Y18_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 0.410 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q 2 REG LCCOMB_X33_Y18_N12 1 " "Info: 2: + IC(0.260 ns) + CELL(0.150 ns) = 0.410 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.59 % ) " "Info: Total cell delay = 0.150 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.260 ns ( 63.41 % ) " "Info: Total interconnect delay = 0.260 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.416 ns" { WE SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.416 ns" { WE {} WE~combout {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.565ns 3.446ns } { 0.000ns 0.862ns 0.150ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.012 ns" { WE SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.012 ns" { WE {} WE~combout {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.565ns 0.285ns } { 0.000ns 0.862ns 0.150ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SC\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SC\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q SC\[0\] 2.994 ns " "Info: Found hold time violation between source  pin or register \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" and destination pin or register \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" for clock \"SC\[0\]\" (Hold time is 2.994 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.404 ns + Largest " "Info: + Largest clock skew is 3.404 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[0\] destination 8.370 ns + Longest register " "Info: + Longest clock path from clock \"SC\[0\]\" to destination register is 8.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SC\[0\] 1 CLK PIN_V1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 16; CLK Node = 'SC\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[0] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(0.150 ns) 3.343 ns decoder4_16:inst22\|Mux15~4 2 COMB LCCOMB_X38_Y18_N20 34 " "Info: 2: + IC(2.341 ns) + CELL(0.150 ns) = 3.343 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~4'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { SC[0] decoder4_16:inst22|Mux15~4 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.275 ns) 4.531 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X33_Y18_N30 32 " "Info: 3: + IC(0.913 ns) + CELL(0.275 ns) = 4.531 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.446 ns) + CELL(0.393 ns) 8.370 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q 4 REG LCCOMB_X33_Y18_N12 1 " "Info: 4: + IC(3.446 ns) + CELL(0.393 ns) = 8.370 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 19.95 % ) " "Info: Total cell delay = 1.670 ns ( 19.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 80.05 % ) " "Info: Total interconnect delay = 6.700 ns ( 80.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.370 ns" { SC[0] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.370 ns" { SC[0] {} SC[0]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.341ns 0.913ns 3.446ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[0\] source 4.966 ns - Shortest register " "Info: - Shortest clock path from clock \"SC\[0\]\" to source register is 4.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SC\[0\] 1 CLK PIN_V1 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 16; CLK Node = 'SC\[0\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[0] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(0.150 ns) 3.343 ns decoder4_16:inst22\|Mux15~4 2 COMB LCCOMB_X38_Y18_N20 34 " "Info: 2: + IC(2.341 ns) + CELL(0.150 ns) = 3.343 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~4'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { SC[0] decoder4_16:inst22|Mux15~4 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.275 ns) 4.531 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X33_Y18_N30 32 " "Info: 3: + IC(0.913 ns) + CELL(0.275 ns) = 4.531 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 4.966 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q 4 REG LCCOMB_X33_Y18_N18 1 " "Info: 4: + IC(0.285 ns) + CELL(0.150 ns) = 4.966 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 28.74 % ) " "Info: Total cell delay = 1.427 ns ( 28.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.539 ns ( 71.26 % ) " "Info: Total interconnect delay = 3.539 ns ( 71.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { SC[0] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.966 ns" { SC[0] {} SC[0]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.341ns 0.913ns 0.285ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.370 ns" { SC[0] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.370 ns" { SC[0] {} SC[0]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.341ns 0.913ns 3.446ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { SC[0] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.966 ns" { SC[0] {} SC[0]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.341ns 0.913ns 0.285ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.410 ns - Shortest register register " "Info: - Shortest register to register delay is 0.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q 1 REG LCCOMB_X33_Y18_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 0.410 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q 2 REG LCCOMB_X33_Y18_N12 1 " "Info: 2: + IC(0.260 ns) + CELL(0.150 ns) = 0.410 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.59 % ) " "Info: Total cell delay = 0.150 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.260 ns ( 63.41 % ) " "Info: Total interconnect delay = 0.260 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.370 ns" { SC[0] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.370 ns" { SC[0] {} SC[0]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.341ns 0.913ns 3.446ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { SC[0] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.966 ns" { SC[0] {} SC[0]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.341ns 0.913ns 0.285ns } { 0.000ns 0.852ns 0.150ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SC\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SC\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q SC\[2\] 2.994 ns " "Info: Found hold time violation between source  pin or register \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" and destination pin or register \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" for clock \"SC\[2\]\" (Hold time is 2.994 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.404 ns + Largest " "Info: + Largest clock skew is 3.404 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[2\] destination 7.991 ns + Longest register " "Info: + Longest clock path from clock \"SC\[2\]\" to destination register is 7.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SC\[2\] 1 CLK PIN_N23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 16; CLK Node = 'SC\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[2] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.376 ns) 2.964 ns decoder4_16:inst22\|Mux15~4 2 COMB LCCOMB_X38_Y18_N20 34 " "Info: 2: + IC(1.746 ns) + CELL(0.376 ns) = 2.964 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~4'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { SC[2] decoder4_16:inst22|Mux15~4 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.275 ns) 4.152 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X33_Y18_N30 32 " "Info: 3: + IC(0.913 ns) + CELL(0.275 ns) = 4.152 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.446 ns) + CELL(0.393 ns) 7.991 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q 4 REG LCCOMB_X33_Y18_N12 1 " "Info: 4: + IC(3.446 ns) + CELL(0.393 ns) = 7.991 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.886 ns ( 23.60 % ) " "Info: Total cell delay = 1.886 ns ( 23.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.105 ns ( 76.40 % ) " "Info: Total interconnect delay = 6.105 ns ( 76.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { SC[2] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { SC[2] {} SC[2]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.746ns 0.913ns 3.446ns } { 0.000ns 0.842ns 0.376ns 0.275ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[2\] source 4.587 ns - Shortest register " "Info: - Shortest clock path from clock \"SC\[2\]\" to source register is 4.587 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SC\[2\] 1 CLK PIN_N23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 16; CLK Node = 'SC\[2\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[2] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.746 ns) + CELL(0.376 ns) 2.964 ns decoder4_16:inst22\|Mux15~4 2 COMB LCCOMB_X38_Y18_N20 34 " "Info: 2: + IC(1.746 ns) + CELL(0.376 ns) = 2.964 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~4'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.122 ns" { SC[2] decoder4_16:inst22|Mux15~4 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.275 ns) 4.152 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X33_Y18_N30 32 " "Info: 3: + IC(0.913 ns) + CELL(0.275 ns) = 4.152 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 4.587 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q 4 REG LCCOMB_X33_Y18_N18 1 " "Info: 4: + IC(0.285 ns) + CELL(0.150 ns) = 4.587 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.643 ns ( 35.82 % ) " "Info: Total cell delay = 1.643 ns ( 35.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.944 ns ( 64.18 % ) " "Info: Total interconnect delay = 2.944 ns ( 64.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.587 ns" { SC[2] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.587 ns" { SC[2] {} SC[2]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.746ns 0.913ns 0.285ns } { 0.000ns 0.842ns 0.376ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { SC[2] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { SC[2] {} SC[2]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.746ns 0.913ns 3.446ns } { 0.000ns 0.842ns 0.376ns 0.275ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.587 ns" { SC[2] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.587 ns" { SC[2] {} SC[2]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.746ns 0.913ns 0.285ns } { 0.000ns 0.842ns 0.376ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.410 ns - Shortest register register " "Info: - Shortest register to register delay is 0.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q 1 REG LCCOMB_X33_Y18_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 0.410 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q 2 REG LCCOMB_X33_Y18_N12 1 " "Info: 2: + IC(0.260 ns) + CELL(0.150 ns) = 0.410 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.59 % ) " "Info: Total cell delay = 0.150 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.260 ns ( 63.41 % ) " "Info: Total interconnect delay = 0.260 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.991 ns" { SC[2] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.991 ns" { SC[2] {} SC[2]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.746ns 0.913ns 3.446ns } { 0.000ns 0.842ns 0.376ns 0.275ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.587 ns" { SC[2] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.587 ns" { SC[2] {} SC[2]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.746ns 0.913ns 0.285ns } { 0.000ns 0.842ns 0.376ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SC\[3\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SC\[3\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q SC\[3\] 2.994 ns " "Info: Found hold time violation between source  pin or register \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" and destination pin or register \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" for clock \"SC\[3\]\" (Hold time is 2.994 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.404 ns + Largest " "Info: + Largest clock skew is 3.404 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[3\] destination 7.857 ns + Longest register " "Info: + Longest clock path from clock \"SC\[3\]\" to destination register is 7.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SC\[3\] 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'SC\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[3] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.275 ns) 2.830 ns decoder4_16:inst22\|Mux15~4 2 COMB LCCOMB_X38_Y18_N20 34 " "Info: 2: + IC(1.713 ns) + CELL(0.275 ns) = 2.830 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~4'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { SC[3] decoder4_16:inst22|Mux15~4 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.275 ns) 4.018 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X33_Y18_N30 32 " "Info: 3: + IC(0.913 ns) + CELL(0.275 ns) = 4.018 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.446 ns) + CELL(0.393 ns) 7.857 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q 4 REG LCCOMB_X33_Y18_N12 1 " "Info: 4: + IC(3.446 ns) + CELL(0.393 ns) = 7.857 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.785 ns ( 22.72 % ) " "Info: Total cell delay = 1.785 ns ( 22.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.072 ns ( 77.28 % ) " "Info: Total interconnect delay = 6.072 ns ( 77.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { SC[3] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { SC[3] {} SC[3]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.713ns 0.913ns 3.446ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[3\] source 4.453 ns - Shortest register " "Info: - Shortest clock path from clock \"SC\[3\]\" to source register is 4.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SC\[3\] 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'SC\[3\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[3] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.275 ns) 2.830 ns decoder4_16:inst22\|Mux15~4 2 COMB LCCOMB_X38_Y18_N20 34 " "Info: 2: + IC(1.713 ns) + CELL(0.275 ns) = 2.830 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~4'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { SC[3] decoder4_16:inst22|Mux15~4 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.275 ns) 4.018 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X33_Y18_N30 32 " "Info: 3: + IC(0.913 ns) + CELL(0.275 ns) = 4.018 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 4.453 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q 4 REG LCCOMB_X33_Y18_N18 1 " "Info: 4: + IC(0.285 ns) + CELL(0.150 ns) = 4.453 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.542 ns ( 34.63 % ) " "Info: Total cell delay = 1.542 ns ( 34.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.911 ns ( 65.37 % ) " "Info: Total interconnect delay = 2.911 ns ( 65.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { SC[3] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.453 ns" { SC[3] {} SC[3]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.713ns 0.913ns 0.285ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { SC[3] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { SC[3] {} SC[3]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.713ns 0.913ns 3.446ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { SC[3] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.453 ns" { SC[3] {} SC[3]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.713ns 0.913ns 0.285ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.410 ns - Shortest register register " "Info: - Shortest register to register delay is 0.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q 1 REG LCCOMB_X33_Y18_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 0.410 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q 2 REG LCCOMB_X33_Y18_N12 1 " "Info: 2: + IC(0.260 ns) + CELL(0.150 ns) = 0.410 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.59 % ) " "Info: Total cell delay = 0.150 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.260 ns ( 63.41 % ) " "Info: Total interconnect delay = 0.260 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.857 ns" { SC[3] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.857 ns" { SC[3] {} SC[3]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 1.713ns 0.913ns 3.446ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.453 ns" { SC[3] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "4.453 ns" { SC[3] {} SC[3]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.713ns 0.913ns 0.285ns } { 0.000ns 0.842ns 0.275ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SC\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SC\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q SC\[1\] 2.994 ns " "Info: Found hold time violation between source  pin or register \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" and destination pin or register \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" for clock \"SC\[1\]\" (Hold time is 2.994 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.404 ns + Largest " "Info: + Largest clock skew is 3.404 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[1\] destination 8.629 ns + Longest register " "Info: + Longest clock path from clock \"SC\[1\]\" to destination register is 8.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SC\[1\] 1 CLK PIN_V2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 16; CLK Node = 'SC\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[1] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.312 ns) + CELL(0.438 ns) 3.602 ns decoder4_16:inst22\|Mux15~4 2 COMB LCCOMB_X38_Y18_N20 34 " "Info: 2: + IC(2.312 ns) + CELL(0.438 ns) = 3.602 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~4'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { SC[1] decoder4_16:inst22|Mux15~4 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.275 ns) 4.790 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X33_Y18_N30 32 " "Info: 3: + IC(0.913 ns) + CELL(0.275 ns) = 4.790 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.446 ns) + CELL(0.393 ns) 8.629 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q 4 REG LCCOMB_X33_Y18_N12 1 " "Info: 4: + IC(3.446 ns) + CELL(0.393 ns) = 8.629 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.958 ns ( 22.69 % ) " "Info: Total cell delay = 1.958 ns ( 22.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.671 ns ( 77.31 % ) " "Info: Total interconnect delay = 6.671 ns ( 77.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { SC[1] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.312ns 0.913ns 3.446ns } { 0.000ns 0.852ns 0.438ns 0.275ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[1\] source 5.225 ns - Shortest register " "Info: - Shortest clock path from clock \"SC\[1\]\" to source register is 5.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SC\[1\] 1 CLK PIN_V2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 16; CLK Node = 'SC\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[1] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.312 ns) + CELL(0.438 ns) 3.602 ns decoder4_16:inst22\|Mux15~4 2 COMB LCCOMB_X38_Y18_N20 34 " "Info: 2: + IC(2.312 ns) + CELL(0.438 ns) = 3.602 ns; Loc. = LCCOMB_X38_Y18_N20; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~4'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.750 ns" { SC[1] decoder4_16:inst22|Mux15~4 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.275 ns) 4.790 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X33_Y18_N30 32 " "Info: 3: + IC(0.913 ns) + CELL(0.275 ns) = 4.790 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 5.225 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q 4 REG LCCOMB_X33_Y18_N18 1 " "Info: 4: + IC(0.285 ns) + CELL(0.150 ns) = 5.225 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 32.82 % ) " "Info: Total cell delay = 1.715 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.510 ns ( 67.18 % ) " "Info: Total interconnect delay = 3.510 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.225 ns" { SC[1] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.225 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.312ns 0.913ns 0.285ns } { 0.000ns 0.852ns 0.438ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { SC[1] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.312ns 0.913ns 3.446ns } { 0.000ns 0.852ns 0.438ns 0.275ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.225 ns" { SC[1] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.225 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.312ns 0.913ns 0.285ns } { 0.000ns 0.852ns 0.438ns 0.275ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.410 ns - Shortest register register " "Info: - Shortest register to register delay is 0.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q 1 REG LCCOMB_X33_Y18_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 0.410 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q 2 REG LCCOMB_X33_Y18_N12 1 " "Info: 2: + IC(0.260 ns) + CELL(0.150 ns) = 0.410 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.59 % ) " "Info: Total cell delay = 0.150 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.260 ns ( 63.41 % ) " "Info: Total interconnect delay = 0.260 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.629 ns" { SC[1] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.629 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.312ns 0.913ns 3.446ns } { 0.000ns 0.852ns 0.438ns 0.275ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.225 ns" { SC[1] decoder4_16:inst22|Mux15~4 SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "5.225 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~4 {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.312ns 0.913ns 0.285ns } { 0.000ns 0.852ns 0.438ns 0.275ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "EN 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"EN\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q EN 2.994 ns " "Info: Found hold time violation between source  pin or register \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q\" and destination pin or register \"SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q\" for clock \"EN\" (Hold time is 2.994 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.404 ns + Largest " "Info: + Largest clock skew is 3.404 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 7.350 ns + Longest register " "Info: + Longest clock path from clock \"EN\" to destination register is 7.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns EN 1 CLK PIN_W26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 32; CLK Node = 'EN'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 160 -392 -224 176 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(0.378 ns) 3.511 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 2 COMB LCCOMB_X33_Y18_N30 32 " "Info: 2: + IC(2.271 ns) + CELL(0.378 ns) = 3.511 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { EN SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.446 ns) + CELL(0.393 ns) 7.350 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q 3 REG LCCOMB_X33_Y18_N12 1 " "Info: 3: + IC(3.446 ns) + CELL(0.393 ns) = 7.350 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.839 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.633 ns ( 22.22 % ) " "Info: Total cell delay = 1.633 ns ( 22.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.717 ns ( 77.78 % ) " "Info: Total interconnect delay = 5.717 ns ( 77.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.350 ns" { EN SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.350 ns" { EN {} EN~combout {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.271ns 3.446ns } { 0.000ns 0.862ns 0.378ns 0.393ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN source 3.946 ns - Shortest register " "Info: - Shortest clock path from clock \"EN\" to source register is 3.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns EN 1 CLK PIN_W26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 32; CLK Node = 'EN'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 160 -392 -224 176 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.271 ns) + CELL(0.378 ns) 3.511 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 2 COMB LCCOMB_X33_Y18_N30 32 " "Info: 2: + IC(2.271 ns) + CELL(0.378 ns) = 3.511 ns; Loc. = LCCOMB_X33_Y18_N30; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { EN SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.150 ns) 3.946 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q 3 REG LCCOMB_X33_Y18_N18 1 " "Info: 3: + IC(0.285 ns) + CELL(0.150 ns) = 3.946 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.435 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.390 ns ( 35.23 % ) " "Info: Total cell delay = 1.390 ns ( 35.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.556 ns ( 64.77 % ) " "Info: Total interconnect delay = 2.556 ns ( 64.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { EN SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.946 ns" { EN {} EN~combout {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.271ns 0.285ns } { 0.000ns 0.862ns 0.378ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.350 ns" { EN SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.350 ns" { EN {} EN~combout {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.271ns 3.446ns } { 0.000ns 0.862ns 0.378ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { EN SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.946 ns" { EN {} EN~combout {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.271ns 0.285ns } { 0.000ns 0.862ns 0.378ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.410 ns - Shortest register register " "Info: - Shortest register to register delay is 0.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q 1 REG LCCOMB_X33_Y18_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 0.410 ns SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q 2 REG LCCOMB_X33_Y18_N12 1 " "Info: 2: + IC(0.260 ns) + CELL(0.150 ns) = 0.410 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_1\|SRAM4:SRAM16_1\|SRAM:SRAM4_3\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.150 ns ( 36.59 % ) " "Info: Total cell delay = 0.150 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.260 ns ( 63.41 % ) " "Info: Total interconnect delay = 0.260 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.350 ns" { EN SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "7.350 ns" { EN {} EN~combout {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.271ns 3.446ns } { 0.000ns 0.862ns 0.378ns 0.393ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.946 ns" { EN SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.946 ns" { EN {} EN~combout {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.271ns 0.285ns } { 0.000ns 0.862ns 0.378ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.410 ns" { SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM0|Q {} SRAM_32:inst7|SRAM_16:SRAM32_1|SRAM4:SRAM16_1|SRAM:SRAM4_3|d_latch:SRAM1|Q {} } { 0.000ns 0.260ns } { 0.000ns 0.150ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q D\[13\] EN 5.586 ns register " "Info: tsu for register \"SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" (data pin = \"D\[13\]\", clock pin = \"EN\") is 5.586 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.428 ns + Longest pin register " "Info: + Longest pin to register delay is 8.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns D\[13\] 1 PIN PIN_T7 32 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_T7; Fanout = 32; PIN Node = 'D\[13\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[13] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 104 -384 -208 120 "D\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.176 ns) + CELL(0.420 ns) 8.428 ns SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q 2 REG LCCOMB_X50_Y19_N6 1 " "Info: 2: + IC(7.176 ns) + CELL(0.420 ns) = 8.428 ns; Loc. = LCCOMB_X50_Y19_N6; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "7.596 ns" { D[13] SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.252 ns ( 14.86 % ) " "Info: Total cell delay = 1.252 ns ( 14.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.176 ns ( 85.14 % ) " "Info: Total interconnect delay = 7.176 ns ( 85.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.428 ns" { D[13] SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.428 ns" { D[13] {} D[13]~combout {} SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 7.176ns } { 0.000ns 0.832ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.859 ns + " "Info: + Micro setup delay of destination is 0.859 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "EN destination 3.701 ns - Shortest register " "Info: - Shortest clock path from clock \"EN\" to destination register is 3.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns EN 1 CLK PIN_W26 32 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 32; CLK Node = 'EN'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { EN } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 160 -392 -224 176 "EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.150 ns) 2.762 ns SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 2 COMB LCCOMB_X51_Y18_N4 32 " "Info: 2: + IC(1.750 ns) + CELL(0.150 ns) = 2.762 ns; Loc. = LCCOMB_X51_Y18_N4; Fanout = 32; COMB Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { EN SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.150 ns) 3.701 ns SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q 3 REG LCCOMB_X50_Y19_N6 1 " "Info: 3: + IC(0.789 ns) + CELL(0.150 ns) = 3.701 ns; Loc. = LCCOMB_X50_Y19_N6; Fanout = 1; REG Node = 'SRAM_32:inst7\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.162 ns ( 31.40 % ) " "Info: Total cell delay = 1.162 ns ( 31.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.539 ns ( 68.60 % ) " "Info: Total interconnect delay = 2.539 ns ( 68.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { EN SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.701 ns" { EN {} EN~combout {} SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.750ns 0.789ns } { 0.000ns 0.862ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.428 ns" { D[13] SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.428 ns" { D[13] {} D[13]~combout {} SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 7.176ns } { 0.000ns 0.832ns 0.420ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { EN SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.701 ns" { EN {} EN~combout {} SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst7|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.750ns 0.789ns } { 0.000ns 0.862ns 0.150ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SC\[1\] output3\[6\] SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q 19.237 ns register " "Info: tco from clock \"SC\[1\]\" to destination pin \"output3\[6\]\" through register \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q\" is 19.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[1\] source 8.589 ns + Longest register " "Info: + Longest clock path from clock \"SC\[1\]\" to source register is 8.589 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SC\[1\] 1 CLK PIN_V2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 16; CLK Node = 'SC\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[1] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.436 ns) 3.628 ns decoder4_16:inst22\|Mux15~11 2 COMB LCCOMB_X38_Y18_N0 34 " "Info: 2: + IC(2.340 ns) + CELL(0.436 ns) = 3.628 ns; Loc. = LCCOMB_X38_Y18_N0; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { SC[1] decoder4_16:inst22|Mux15~11 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.438 ns) 5.144 ns SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X38_Y26_N28 1 " "Info: 3: + IC(1.078 ns) + CELL(0.438 ns) = 5.144 ns; Loc. = LCCOMB_X38_Y26_N28; Fanout = 1; COMB Node = 'SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { decoder4_16:inst22|Mux15~11 SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.000 ns) 6.951 ns SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 4 COMB CLKCTRL_G9 32 " "Info: 4: + IC(1.807 ns) + CELL(0.000 ns) = 6.951 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.271 ns) 8.589 ns SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q 5 REG LCCOMB_X24_Y22_N8 1 " "Info: 5: + IC(1.367 ns) + CELL(0.271 ns) = 8.589 ns; Loc. = LCCOMB_X24_Y22_N8; Fanout = 1; REG Node = 'SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.997 ns ( 23.25 % ) " "Info: Total cell delay = 1.997 ns ( 23.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.592 ns ( 76.75 % ) " "Info: Total interconnect delay = 6.592 ns ( 76.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.589 ns" { SC[1] decoder4_16:inst22|Mux15~11 SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.589 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~11 {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.340ns 1.078ns 1.807ns 1.367ns } { 0.000ns 0.852ns 0.436ns 0.438ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.648 ns + Longest register pin " "Info: + Longest register to pin delay is 10.648 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q 1 REG LCCOMB_X24_Y22_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X24_Y22_N8; Fanout = 1; REG Node = 'SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_3\|SRAM:SRAM4_1\|d_latch:SRAM1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.438 ns) 1.934 ns SRAM_32:inst13\|Q\[13\]~149 2 COMB LCCOMB_X31_Y26_N26 1 " "Info: 2: + IC(1.496 ns) + CELL(0.438 ns) = 1.934 ns; Loc. = LCCOMB_X31_Y26_N26; Fanout = 1; COMB Node = 'SRAM_32:inst13\|Q\[13\]~149'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1|Q SRAM_32:inst13|Q[13]~149 } "NODE_NAME" } } { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 2.336 ns SRAM_32:inst13\|Q\[13\]~152 3 COMB LCCOMB_X31_Y26_N8 1 " "Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 2.336 ns; Loc. = LCCOMB_X31_Y26_N8; Fanout = 1; COMB Node = 'SRAM_32:inst13\|Q\[13\]~152'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { SRAM_32:inst13|Q[13]~149 SRAM_32:inst13|Q[13]~152 } "NODE_NAME" } } { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.898 ns) + CELL(0.413 ns) 5.647 ns SRAM_32:inst13\|Q\[13\]~153 4 COMB LCCOMB_X57_Y16_N2 7 " "Info: 4: + IC(2.898 ns) + CELL(0.413 ns) = 5.647 ns; Loc. = LCCOMB_X57_Y16_N2; Fanout = 7; COMB Node = 'SRAM_32:inst13\|Q\[13\]~153'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.311 ns" { SRAM_32:inst13|Q[13]~152 SRAM_32:inst13|Q[13]~153 } "NODE_NAME" } } { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.388 ns) 6.331 ns Seg_Display32:inst1\|Mux21~0 5 COMB LCCOMB_X57_Y16_N16 1 " "Info: 5: + IC(0.296 ns) + CELL(0.388 ns) = 6.331 ns; Loc. = LCCOMB_X57_Y16_N16; Fanout = 1; COMB Node = 'Seg_Display32:inst1\|Mux21~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { SRAM_32:inst13|Q[13]~153 Seg_Display32:inst1|Mux21~0 } "NODE_NAME" } } { "Seg_Display32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Display32.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.685 ns) + CELL(2.632 ns) 10.648 ns output3\[6\] 6 PIN PIN_Y23 0 " "Info: 6: + IC(1.685 ns) + CELL(2.632 ns) = 10.648 ns; Loc. = PIN_Y23; Fanout = 0; PIN Node = 'output3\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { Seg_Display32:inst1|Mux21~0 output3[6] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1088 1016 1192 1104 "output3\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.021 ns ( 37.76 % ) " "Info: Total cell delay = 4.021 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.627 ns ( 62.24 % ) " "Info: Total interconnect delay = 6.627 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.648 ns" { SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1|Q SRAM_32:inst13|Q[13]~149 SRAM_32:inst13|Q[13]~152 SRAM_32:inst13|Q[13]~153 Seg_Display32:inst1|Mux21~0 output3[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.648 ns" { SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1|Q {} SRAM_32:inst13|Q[13]~149 {} SRAM_32:inst13|Q[13]~152 {} SRAM_32:inst13|Q[13]~153 {} Seg_Display32:inst1|Mux21~0 {} output3[6] {} } { 0.000ns 1.496ns 0.252ns 2.898ns 0.296ns 1.685ns } { 0.000ns 0.438ns 0.150ns 0.413ns 0.388ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.589 ns" { SC[1] decoder4_16:inst22|Mux15~11 SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.589 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~11 {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1|Q {} } { 0.000ns 0.000ns 2.340ns 1.078ns 1.807ns 1.367ns } { 0.000ns 0.852ns 0.436ns 0.438ns 0.000ns 0.271ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "10.648 ns" { SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1|Q SRAM_32:inst13|Q[13]~149 SRAM_32:inst13|Q[13]~152 SRAM_32:inst13|Q[13]~153 Seg_Display32:inst1|Mux21~0 output3[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "10.648 ns" { SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_3|SRAM:SRAM4_1|d_latch:SRAM1|Q {} SRAM_32:inst13|Q[13]~149 {} SRAM_32:inst13|Q[13]~152 {} SRAM_32:inst13|Q[13]~153 {} Seg_Display32:inst1|Mux21~0 {} output3[6] {} } { 0.000ns 1.496ns 0.252ns 2.898ns 0.296ns 1.685ns } { 0.000ns 0.438ns 0.150ns 0.413ns 0.388ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SC\[1\] output6\[6\] 18.016 ns Longest " "Info: Longest tpd from source pin \"SC\[1\]\" to destination pin \"output6\[6\]\" is 18.016 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SC\[1\] 1 CLK PIN_V2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 16; CLK Node = 'SC\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[1] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.290 ns) + CELL(0.393 ns) 3.535 ns decoder4_16:inst22\|Mux15~14 2 COMB LCCOMB_X38_Y18_N14 34 " "Info: 2: + IC(2.290 ns) + CELL(0.393 ns) = 3.535 ns; Loc. = LCCOMB_X38_Y18_N14; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~14'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { SC[1] decoder4_16:inst22|Mux15~14 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.067 ns) + CELL(0.150 ns) 8.752 ns SRAM_32:inst13\|Q\[27\]~305 3 COMB LCCOMB_X45_Y22_N6 1 " "Info: 3: + IC(5.067 ns) + CELL(0.150 ns) = 8.752 ns; Loc. = LCCOMB_X45_Y22_N6; Fanout = 1; COMB Node = 'SRAM_32:inst13\|Q\[27\]~305'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { decoder4_16:inst22|Mux15~14 SRAM_32:inst13|Q[27]~305 } "NODE_NAME" } } { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 9.152 ns SRAM_32:inst13\|Q\[27\]~306 4 COMB LCCOMB_X45_Y22_N24 1 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 9.152 ns; Loc. = LCCOMB_X45_Y22_N24; Fanout = 1; COMB Node = 'SRAM_32:inst13\|Q\[27\]~306'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { SRAM_32:inst13|Q[27]~305 SRAM_32:inst13|Q[27]~306 } "NODE_NAME" } } { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.742 ns) + CELL(0.393 ns) 12.287 ns SRAM_32:inst13\|Q\[27\]~307 5 COMB LCCOMB_X24_Y23_N12 7 " "Info: 5: + IC(2.742 ns) + CELL(0.393 ns) = 12.287 ns; Loc. = LCCOMB_X24_Y23_N12; Fanout = 7; COMB Node = 'SRAM_32:inst13\|Q\[27\]~307'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.135 ns" { SRAM_32:inst13|Q[27]~306 SRAM_32:inst13|Q[27]~307 } "NODE_NAME" } } { "SRAM_32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM_32.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.436 ns) 13.028 ns Seg_Display32:inst1\|Mux42~0 6 COMB LCCOMB_X24_Y23_N22 1 " "Info: 6: + IC(0.305 ns) + CELL(0.436 ns) = 13.028 ns; Loc. = LCCOMB_X24_Y23_N22; Fanout = 1; COMB Node = 'Seg_Display32:inst1\|Mux42~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.741 ns" { SRAM_32:inst13|Q[27]~307 Seg_Display32:inst1|Mux42~0 } "NODE_NAME" } } { "Seg_Display32.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Seg_Display32.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.356 ns) + CELL(2.632 ns) 18.016 ns output6\[6\] 7 PIN PIN_R2 0 " "Info: 7: + IC(2.356 ns) + CELL(2.632 ns) = 18.016 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'output6\[6\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "4.988 ns" { Seg_Display32:inst1|Mux42~0 output6[6] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1136 1016 1192 1152 "output6\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.006 ns ( 27.79 % ) " "Info: Total cell delay = 5.006 ns ( 27.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.010 ns ( 72.21 % ) " "Info: Total interconnect delay = 13.010 ns ( 72.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "18.016 ns" { SC[1] decoder4_16:inst22|Mux15~14 SRAM_32:inst13|Q[27]~305 SRAM_32:inst13|Q[27]~306 SRAM_32:inst13|Q[27]~307 Seg_Display32:inst1|Mux42~0 output6[6] } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "18.016 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~14 {} SRAM_32:inst13|Q[27]~305 {} SRAM_32:inst13|Q[27]~306 {} SRAM_32:inst13|Q[27]~307 {} Seg_Display32:inst1|Mux42~0 {} output6[6] {} } { 0.000ns 0.000ns 2.290ns 5.067ns 0.250ns 2.742ns 0.305ns 2.356ns } { 0.000ns 0.852ns 0.393ns 0.150ns 0.150ns 0.393ns 0.436ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q D\[9\] SC\[1\] 6.071 ns register " "Info: th for register \"SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q\" (data pin = \"D\[9\]\", clock pin = \"SC\[1\]\") is 6.071 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SC\[1\] destination 8.437 ns + Longest register " "Info: + Longest clock path from clock \"SC\[1\]\" to destination register is 8.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SC\[1\] 1 CLK PIN_V2 16 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 16; CLK Node = 'SC\[1\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SC[1] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 1000 -200 -32 1016 "SC\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.340 ns) + CELL(0.436 ns) 3.628 ns decoder4_16:inst22\|Mux15~11 2 COMB LCCOMB_X38_Y18_N0 34 " "Info: 2: + IC(2.340 ns) + CELL(0.436 ns) = 3.628 ns; Loc. = LCCOMB_X38_Y18_N0; Fanout = 34; COMB Node = 'decoder4_16:inst22\|Mux15~11'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.776 ns" { SC[1] decoder4_16:inst22|Mux15~11 } "NODE_NAME" } } { "decoder4_16.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/decoder4_16.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.078 ns) + CELL(0.438 ns) 5.144 ns SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig 3 COMB LCCOMB_X38_Y26_N28 1 " "Info: 3: + IC(1.078 ns) + CELL(0.438 ns) = 5.144 ns; Loc. = LCCOMB_X38_Y26_N28; Fanout = 1; COMB Node = 'SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { decoder4_16:inst22|Mux15~11 SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(0.000 ns) 6.951 ns SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl 4 COMB CLKCTRL_G9 32 " "Info: 4: + IC(1.807 ns) + CELL(0.000 ns) = 6.951 ns; Loc. = CLKCTRL_G9; Fanout = 32; COMB Node = 'SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_0\|SRAM:SRAM4_3\|clock_sig~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.807 ns" { SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl } "NODE_NAME" } } { "SRAM.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/SRAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.150 ns) 8.437 ns SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q 5 REG LCCOMB_X30_Y28_N18 1 " "Info: 5: + IC(1.336 ns) + CELL(0.150 ns) = 8.437 ns; Loc. = LCCOMB_X30_Y28_N18; Fanout = 1; REG Node = 'SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.876 ns ( 22.24 % ) " "Info: Total cell delay = 1.876 ns ( 22.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.561 ns ( 77.76 % ) " "Info: Total interconnect delay = 6.561 ns ( 77.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.437 ns" { SC[1] decoder4_16:inst22|Mux15~11 SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.437 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~11 {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.340ns 1.078ns 1.807ns 1.336ns } { 0.000ns 0.852ns 0.436ns 0.438ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.366 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.366 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns D\[9\] 1 PIN PIN_A13 32 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 32; PIN Node = 'D\[9\]'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[9] } "NODE_NAME" } } { "Block_SRAM32.bdf" "" { Schematic "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/Block_SRAM32.bdf" { { 104 -384 -208 120 "D\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.092 ns) + CELL(0.275 ns) 2.366 ns SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q 2 REG LCCOMB_X30_Y28_N18 1 " "Info: 2: + IC(1.092 ns) + CELL(0.275 ns) = 2.366 ns; Loc. = LCCOMB_X30_Y28_N18; Fanout = 1; REG Node = 'SRAM_32:inst16\|SRAM_16:SRAM32_0\|SRAM4:SRAM16_2\|SRAM:SRAM4_1\|d_latch:SRAM0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { D[9] SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d_latch.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab8/M_SRAM16/d_latch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 53.85 % ) " "Info: Total cell delay = 1.274 ns ( 53.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.092 ns ( 46.15 % ) " "Info: Total interconnect delay = 1.092 ns ( 46.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.366 ns" { D[9] SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.366 ns" { D[9] {} D[9]~combout {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.092ns } { 0.000ns 0.999ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "8.437 ns" { SC[1] decoder4_16:inst22|Mux15~11 SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "8.437 ns" { SC[1] {} SC[1]~combout {} decoder4_16:inst22|Mux15~11 {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_0|SRAM:SRAM4_3|clock_sig~clkctrl {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 2.340ns 1.078ns 1.807ns 1.336ns } { 0.000ns 0.852ns 0.436ns 0.438ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.366 ns" { D[9] SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.366 ns" { D[9] {} D[9]~combout {} SRAM_32:inst16|SRAM_16:SRAM32_0|SRAM4:SRAM16_2|SRAM:SRAM4_1|d_latch:SRAM0|Q {} } { 0.000ns 0.000ns 1.092ns } { 0.000ns 0.999ns 0.275ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1033 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1033 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 21 21:34:47 2017 " "Info: Processing ended: Tue Nov 21 21:34:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1072 s " "Info: Quartus II Full Compilation was successful. 0 errors, 1072 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
