

================================================================
== Vivado HLS Report for 'sinGen_big_mult_v3small_71_24_17_s'
================================================================
* Date:           Mon Sep 03 14:23:44 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        SineGenerator
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   55|   55|   55|   55|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   30|   30|         6|          -|          -|     5|    no    |
        |- Loop 2  |    8|    8|         2|          -|          -|     4|    no    |
        |- Loop 3  |   12|   12|         3|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   2434|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|       0|      0|
|Memory           |        0|      -|     164|      8|
|Multiplexer      |        -|      -|       -|    157|
|Register         |        -|      -|     342|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     506|   2599|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+---+----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------+--------------------------+---------+-------+---+----+
    |sinGen_mul_41s_24ns_41_4_U0  |sinGen_mul_41s_24ns_41_4  |        0|      3|  0|   0|
    +-----------------------------+--------------------------+---------+-------+---+----+
    |Total                        |                          |        0|      3|  0|   0|
    +-----------------------------+--------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------+-----------------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory |                  Module                 | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------------------------------------+---------+----+----+------+-----+------+-------------+
    |pp_V_U   |sinGen_big_mult_v3small_71_24_17_s_pp_V  |        0|  82|   4|     5|   41|     1|          205|
    |pps_V_U  |sinGen_big_mult_v3small_71_24_17_s_pp_V  |        0|  82|   4|     5|   41|     1|          205|
    +---------+-----------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total    |                                         |        0| 164|   8|    10|   82|     2|          410|
    +---------+-----------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Ui_1_fu_429_p2         |     +    |      0|  0|    7|           5|           7|
    |i_3_fu_363_p2          |     +    |      0|  0|    3|           3|           1|
    |i_4_fu_211_p2          |     +    |      0|  0|    3|           3|           1|
    |tmp_28_fu_233_p2       |     +    |      0|  0|    7|           5|           7|
    |tmp_31_fu_396_p2       |     +    |      0|  0|    3|           3|           1|
    |tmp_33_fu_352_p2       |     +    |      0|  0|    3|           3|           2|
    |tmp_35_fu_383_p2       |     +    |      0|  0|   41|          41|          41|
    |tmp_48_fu_260_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_49_fu_264_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_50_fu_269_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_54_fu_295_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_66_fu_453_p2       |     -    |      0|  0|    7|           7|           7|
    |tmp_70_fu_486_p2       |     -    |      0|  0|    7|           7|           7|
    |Ui_fu_239_p3           |  Select  |      0|  0|    7|           1|           7|
    |tmp_51_fu_273_p3       |  Select  |      0|  0|    7|           1|           7|
    |tmp_52_fu_281_p3       |  Select  |      0|  0|   71|           1|          71|
    |tmp_53_fu_288_p3       |  Select  |      0|  0|    7|           1|           7|
    |tmp_67_fu_459_p3       |  Select  |      0|  0|    7|           1|           7|
    |tmp_68_fu_467_p3       |  Select  |      0|  0|    7|           1|           7|
    |tmp_69_fu_475_p3       |  Select  |      0|  0|    7|           1|           7|
    |tmp_76_fu_517_p3       |  Select  |      0|  0|   95|           1|          95|
    |p_Result_29_fu_321_p2  |    and   |      0|  0|   98|          71|          71|
    |p_demorgan_fu_536_p2   |    and   |      0|  0|  136|          95|          95|
    |tmp_80_fu_548_p2       |    and   |      0|  0|  136|          95|          95|
    |tmp_81_fu_554_p2       |    and   |      0|  0|  136|          95|          95|
    |exitcond2_fu_205_p2    |   icmp   |      0|  0|    2|           3|           3|
    |exitcond3_fu_341_p2    |   icmp   |      0|  0|    2|           3|           3|
    |exitcond_fu_390_p2     |   icmp   |      0|  0|    2|           3|           4|
    |tmp_46_fu_247_p2       |   icmp   |      0|  0|    3|           7|           7|
    |tmp_64_fu_443_p2       |   icmp   |      0|  0|   11|          32|          32|
    |tmp_s_fu_217_p2        |   icmp   |      0|  0|    2|           3|           4|
    |tmp_57_fu_309_p2       |   lshr   |      0|  0|  216|          71|          71|
    |tmp_58_fu_315_p2       |   lshr   |      0|  0|  216|           2|          71|
    |tmp_78_fu_530_p2       |   lshr   |      0|  0|  295|           2|          95|
    |p_Result_28_fu_560_p2  |    or    |      0|  0|  136|          95|          95|
    |tmp_74_fu_501_p2       |    shl   |      0|  0|  295|          95|          95|
    |tmp_77_fu_524_p2       |    shl   |      0|  0|  295|           2|          95|
    |tmp_79_fu_542_p2       |    xor   |      0|  0|  136|          95|           2|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      0|  0| 2434|         882|        1243|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |   6|         15|    1|         15|
    |ap_return       |  95|          2|   95|        190|
    |i_1_reg_166     |   3|          2|    3|          6|
    |i_2_reg_189     |   3|          2|    3|          6|
    |i_reg_154       |   3|          2|    3|          6|
    |pp_V_address0   |   3|          4|    3|         12|
    |pps_V_address0  |   3|          6|    3|         18|
    |pps_V_d0        |  41|          3|   41|        123|
    +----------------+----+-----------+-----+-----------+
    |Total           | 157|         36|  152|        376|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |Lo_assign_reg_601  |   6|   0|    7|          1|
    |Ui_reg_610         |   7|   0|    7|          0|
    |ap_CS_fsm          |  14|   0|   14|          0|
    |ap_return_preg     |  95|   0|   95|          0|
    |i_1_reg_166        |   3|   0|    3|          0|
    |i_2_reg_189        |   3|   0|    3|          0|
    |i_3_reg_645        |   3|   0|    3|          0|
    |i_4_reg_596        |   3|   0|    3|          0|
    |i_reg_154          |   3|   0|    3|          0|
    |p_Val2_s_reg_177   |  95|   0|   95|          0|
    |tmp_31_reg_653     |   3|   0|    3|          0|
    |tmp_32_reg_630     |   3|   0|   64|         61|
    |tmp_60_reg_622     |  41|   0|   41|          0|
    |tmp_63_reg_668     |  17|   0|   17|          0|
    |tmp_64_reg_673     |   1|   0|    1|          0|
    |tmp_67_reg_678     |   7|   0|    7|          0|
    |tmp_68_reg_683     |   7|   0|    7|          0|
    |tmp_69_reg_688     |   7|   0|    7|          0|
    |tmp_reg_588        |  24|   0|   41|         17|
    +-------------------+----+----+-----+-----------+
    |Total              | 342|   0|  421|         79|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | sinGen_big_mult_v3small<71, 24, 17> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | sinGen_big_mult_v3small<71, 24, 17> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | sinGen_big_mult_v3small<71, 24, 17> | return value |
|ap_done    | out |    1| ap_ctrl_hs | sinGen_big_mult_v3small<71, 24, 17> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | sinGen_big_mult_v3small<71, 24, 17> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | sinGen_big_mult_v3small<71, 24, 17> | return value |
|ap_return  | out |   95| ap_ctrl_hs | sinGen_big_mult_v3small<71, 24, 17> | return value |
|a_V        |  in |   71|   ap_none  |                 a_V                 |    scalar    |
|b_V        |  in |   24|   ap_none  |                 b_V                 |    scalar    |
+-----------+-----+-----+------------+-------------------------------------+--------------+

