# vsim -c -do "run -all; exit;" -L altera_mf_ver -L altera_ver -L cycloneive_ver -wlf memory_control_tb.wlf work.memory_control_tb 
# Start time: 20:37:01 on Mar 27,2018
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.3b linux_x86_64 May 29 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.cpu_types_pkg
# Loading work.memory_control_tb_sv_unit
# Loading work.memory_control_tb
# Loading work.caches_if
# Loading work.cache_control_if
# Loading work.cpu_ram_if
# Loading work.test
# Loading work.memory_control
# run -all
# ==Case           1 is correct==, ramWEN = 1, ramaddr = 0000008c, ramstore = 000000ab, dwait[0] = 1
# ==Case           2 is correct==, iREN = 3, iload[1] = 000000dd
# ==Case           3.1 is correct==, snoop address is correct
# ==Case           3.2 is correct==, ramaddr = 00000508, ramstore = 000000a1, ramWEN = 1
# ==Case           3.3 is correct==, dload of cache0 is correct and ccinvalidate is asserted for cache1
# ==Case           4.1 is correct==, snoop address is correct
# ==Case           4.2 is correct==, ramaddr = 00000508, ramREN = 1
# ==Case           4.3 is correct==, dload of cache0 is correct and ccinvalidate is asserted for cache1
# End time: 20:37:01 on Mar 27,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
