
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.560166                       # Number of seconds simulated
sim_ticks                                560166218000                       # Number of ticks simulated
final_tick                               560166218000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 430287                       # Simulator instruction rate (inst/s)
host_op_rate                                   721542                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4761176296                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668292                       # Number of bytes of host memory used
host_seconds                                   117.65                       # Real time elapsed on the host
sim_insts                                    50623983                       # Number of instructions simulated
sim_ops                                      84890989                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1534208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1581312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     82987776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        82987776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              736                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            23972                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24708                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1296684                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1296684                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              84089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2738844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2822934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         84089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            84089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       148148484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148148484                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       148148484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             84089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2738844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            150971418                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20998341                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5824771                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           229                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           111                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    63746362                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    560166218000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       1120332436                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    50623983                       # Number of instructions committed
system.cpu.committedOps                      84890989                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              84453176                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      945802                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4246002                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     84453176                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           186431374                       # number of times the integer registers were read
system.cpu.num_int_register_writes           73686125                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             53064910                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            29599781                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26823104                       # number of memory refs
system.cpu.num_load_insts                    20998333                       # Number of load instructions
system.cpu.num_store_insts                    5824771                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 1120332436                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           7126259                       # Number of branches fetched
system.cpu.op_class::No_OpClass                177072      0.21%      0.21% # Class of executed instruction
system.cpu.op_class::IntAlu                  56884014     67.01%     67.22% # Class of executed instruction
system.cpu.op_class::IntMult                       15      0.00%     67.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1004199      1.18%     68.40% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.40% # Class of executed instruction
system.cpu.op_class::MemRead                 20997361     24.73%     93.14% # Class of executed instruction
system.cpu.op_class::MemWrite                 5824081      6.86%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   84890989                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.818397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823112                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             47050                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            570.098023                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            764000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.818397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          299                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53693274                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53693274                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20958388                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20958388                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       807090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         807090                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      21765478                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         21765478                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     21765478                       # number of overall hits
system.cpu.dcache.overall_hits::total        21765478                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        39953                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         39953                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      5017681                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5017681                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      5057634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5057634                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      5057634                       # number of overall misses
system.cpu.dcache.overall_misses::total       5057634                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  11419395500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11419395500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 462968582000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 462968582000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 474387977500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 474387977500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 474387977500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 474387977500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20998341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20998341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5824771                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5824771                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26823112                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26823112                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26823112                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26823112                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001903                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.861438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.861438                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.188555                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.188555                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.188555                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.188555                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 285820.726854                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 285820.726854                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 92267.440278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92267.440278                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 93796.422893                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93796.422893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 93796.422893                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93796.422893                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11377                       # number of writebacks
system.cpu.dcache.writebacks::total             11377                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        39953                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39953                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      5017681                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5017681                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5057634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5057634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5057634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5057634                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  11379442500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11379442500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 457950901000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 457950901000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 469330343500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 469330343500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 469330343500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 469330343500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001903                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.861438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.861438                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.188555                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.188555                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.188555                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.188555                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 284820.726854                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 284820.726854                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 91267.440278                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91267.440278                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 92796.422893                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92796.422893                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 92796.422893                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92796.422893                       # average overall mshr miss latency
system.cpu.dcache.replacements                  46538                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.430732                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            63746362                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               755                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          84432.267550                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            444000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   449.430732                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.877794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.877794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         127493479                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        127493479                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     63745607                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        63745607                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      63745607                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         63745607                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     63745607                       # number of overall hits
system.cpu.icache.overall_hits::total        63745607                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           755                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          755                       # number of overall misses
system.cpu.icache.overall_misses::total           755                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    267539500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    267539500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    267539500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    267539500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    267539500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    267539500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     63746362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     63746362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     63746362                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     63746362                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     63746362                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     63746362                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 354356.953642                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 354356.953642                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 354356.953642                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 354356.953642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 354356.953642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 354356.953642                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          291                       # number of writebacks
system.cpu.icache.writebacks::total               291                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          755                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          755                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          755                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          755                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          755                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    266784500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    266784500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    266784500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    266784500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    266784500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    266784500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 353356.953642                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 353356.953642                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 353356.953642                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 353356.953642                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 353356.953642                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 353356.953642                       # average overall mshr miss latency
system.cpu.icache.replacements                    291                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.837164                       # Cycle average of tags in use
system.l2.tags.total_refs                    10141149                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     26075                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    388.922301                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    433500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.709689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          7.479652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2035.647823                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.003652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.993969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998944                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1791                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  81155379                       # Number of tag accesses
system.l2.tags.data_accesses                 81155379                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        11377                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11377                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks         5035946                       # number of WriteClean hits
system.l2.WriteClean_hits::total              5035946                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data           2507633                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              2507633                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   130                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          21562                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21562                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    19                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 21692                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21711                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   19                       # number of overall hits
system.l2.overall_hits::cpu.data                21692                       # number of overall hits
system.l2.overall_hits::total                   21711                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data         2502951                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            2502951                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             6967                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6967                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           736                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              736                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        18391                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18391                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 736                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               25358                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26094                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                736                       # number of overall misses
system.l2.overall_misses::cpu.data              25358                       # number of overall misses
system.l2.overall_misses::total                 26094                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 421404386500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 421404386500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   2545046000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2545046000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    265434500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    265434500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  11093104000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11093104000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     265434500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   13638150000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      13903584500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    265434500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  13638150000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     13903584500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        11377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11377                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks      5035946                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total          5035946                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data       5010584                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5010584                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           7097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            755                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        39953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         39953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               755                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             47050                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                47805                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              755                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            47050                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               47805                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499533                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499533                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.981682                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981682                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.974834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974834                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.460316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.460316                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.974834                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.538959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.545842                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.974834                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.538959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.545842                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 168363.018892                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 168363.018892                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 365300.129180                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 365300.129180                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 360644.701087                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 360644.701087                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 603181.121201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 603181.121201                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 360644.701087                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 537824.355233                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 532826.875910                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 360644.701087                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 537824.355233                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 532826.875910                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                23186                       # number of writebacks
system.l2.writebacks::total                     23186                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data      2502951                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       2502951                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         6967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6967                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          736                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          736                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        18391                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18391                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            736                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          25358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26094                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           736                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         25358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26094                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 396374987500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 396374987500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2475376000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2475376000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    258074500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    258074500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  10909194000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10909194000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    258074500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  13384570000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13642644500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    258074500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  13384570000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13642644500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499533                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499533                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.981682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981682                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.974834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974834                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.460316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.460316                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.974834                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.538959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.545842                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.974834                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.538959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.545842                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 158363.063240                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 158363.063240                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 355300.129180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 355300.129180                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 350644.701087                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 350644.701087                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 593181.121201                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 593181.121201                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 350644.701087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 527824.355233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 522826.875910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 350644.701087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 527824.355233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 522826.875910                       # average overall mshr miss latency
system.l2.replacements                          24027                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1023.690723                       # Cycle average of tags in use
system.l3.tags.total_refs                     5066996                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     61076                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     82.962146                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      833.279106                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          2.190031                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        188.221586                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.813749                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.002139                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.183810                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999698                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          248                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                5194757780                       # Number of tag accesses
system.l3.tags.data_accesses               5194757780                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        23186                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            23186                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks         2520400                       # number of WriteClean hits
system.l3.WriteClean_hits::total              2520400                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data           1252237                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              1252237                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           1228                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              1228                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  1230                       # number of demand (read+write) hits
system.l3.demand_hits::total                     1230                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 1230                       # number of overall hits
system.l3.overall_hits::total                    1230                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data         1250869                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total            1250869                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data             6810                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6810                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          736                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data        17163                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           17899                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 736                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               23973                       # number of demand (read+write) misses
system.l3.demand_misses::total                  24709                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                736                       # number of overall misses
system.l3.overall_misses::cpu.data              23973                       # number of overall misses
system.l3.overall_misses::total                 24709                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 349183346500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 349183346500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   2393641500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2393641500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    249978500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data  10687859000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total  10937837500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     249978500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   13081500500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      13331479000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    249978500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  13081500500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     13331479000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        23186                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        23186                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks      2520400                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total          2520400                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data       2503106                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          2503106                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6812                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6812                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          736                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        18391                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         19127                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               736                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             25203                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                25939                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              736                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            25203                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               25939                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499727                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499727                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999706                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999706                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.933228                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.935798                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.951196                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.952581                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.951196                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.952581                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 279152.610305                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 279152.610305                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 351489.207048                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 351489.207048                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 339644.701087                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 622726.737750                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 611086.513213                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 339644.701087                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 545676.406791                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 539539.398600                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 339644.701087                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 545676.406791                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 539539.398600                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                43801                       # number of writebacks
system.l3.writebacks::total                     43801                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks          301                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           301                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::cpu.data      1250869                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total       1250869                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6810                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6810                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          736                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data        17163                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        17899                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            736                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          23973                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             24709                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           736                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         23973                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            24709                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 330674884500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 330674884500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   2291491500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   2291491500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    238938500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data  10430414000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total  10669352500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    238938500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  12721905500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  12960844000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    238938500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  12721905500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  12960844000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499727                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499727                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999706                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999706                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.933228                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.935798                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.951196                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.952581                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.951196                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.952581                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 264356.127220                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 264356.127220                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 336489.207048                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 336489.207048                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 324644.701087                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 607726.737750                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 596086.513213                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 324644.701087                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 530676.406791                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 524539.398600                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 324644.701087                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 530676.406791                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 524539.398600                       # average overall mshr miss latency
system.l3.replacements                          60052                       # number of replacements
system.membus.snoop_filter.tot_requests       1323858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1299150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              17899                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43801                       # Transaction distribution
system.membus.trans_dist::WriteClean          1252883                       # Transaction distribution
system.membus.trans_dist::CleanEvict              304                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          1250870                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6809                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6809                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17899                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      2597274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      2597274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2597274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     84569088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     84569088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84569088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1275578                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1275578    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1275578                       # Request fanout histogram
system.membus.reqLayer2.occupancy          9431908500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          125644500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      5105218                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      5057413                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3785828                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3785827                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             40708                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        56657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          291                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean         8809229                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           52250                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5010584                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5010584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7097                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7097                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           755                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        39953                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15197752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15199553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    326039872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              326106816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3835652                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244388032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8894041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.425659                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.494443                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5108212     57.43%     57.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3785828     42.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8894041                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10118196000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1132500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2575867000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      2552546                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      2526607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops        1291225                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops      1291225                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 560166218000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             19127                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        66987                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean         3773283                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           16566                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         2503106                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        2503106                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6812                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6812                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        19127                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      7601991                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    164449600                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1312935                       # Total snoops (count)
system.tol3bus.snoopTraffic                  82987776                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3841980                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.336083                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.472368                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2550755     66.39%     66.39% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1291225     33.61%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3841980                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         5080059000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1290461500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
