<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='127' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getPhysRegClass(unsigned int Reg) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='144' u='c' c='_ZNK4llvm14SIRegisterInfo9isSGPRRegERKNS_19MachineRegisterInfoEj'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='125'>/// Return the &apos;base&apos; register class for this register.
  /// e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR1 -&gt; SReg_32, etc.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='465' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel18getOperandRegClassEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='952' u='c' c='_ZN4llvm19GCNHazardRecognizer27fixSMEMtoVectorWriteHazardsEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNHazardRecognizer.cpp' l='1037' u='c' c='_ZN4llvm19GCNHazardRecognizer21fixVcmpxExecWARHazardEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='280' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='307' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='438' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='169' u='c' c='_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='177' u='c' c='_ZL17getCopyRegClassesRKN4llvm12MachineInstrERKNS_14SIRegisterInfoERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='470' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='549' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='737' u='c' c='_ZNK4llvm14SIRegisterInfo9spillSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='911' u='c' c='_ZNK4llvm14SIRegisterInfo11restoreSGPRENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerEb'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1298' ll='1327' type='const llvm::TargetRegisterClass * llvm::SIRegisterInfo::getPhysRegClass(unsigned int Reg) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1598' u='c' c='_ZNK4llvm14SIRegisterInfo17getRegClassForRegERKNS_19MachineRegisterInfoEj'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1296'>// FIXME: This is very slow. It might be worth creating a map from physreg to
// register class.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='848' u='c' c='_ZN12_GLOBAL__N_115SIWholeQuadMode15lowerCopyInstrsEv'/>
