

================================================================
== Vitis HLS Report for 'yolo_acc_top'
================================================================
* Date:           Tue Nov 19 23:11:31 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        yolo_acc_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.648 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1384472|  1384472|  13.845 ms|  13.845 ms|  1384473|  1384473|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150                                  |yolo_acc_top_Pipeline_VITIS_LOOP_25_1                                  |       10|       10|   0.100 us|   0.100 us|       10|       10|       no|
        |grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171  |yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4  |  1384456|  1384456|  13.845 ms|  13.845 ms|  1384456|  1384456|       no|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%bias_en_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %bias_en"   --->   Operation 8 'read' 'bias_en_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%leaky_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %leaky"   --->   Operation 9 'read' 'leaky_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%fold_input_ch_read = read i4 @_ssdm_op_Read.s_axilite.i4, i4 %fold_input_ch"   --->   Operation 10 'read' 'fold_input_ch_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%input_w_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %input_w"   --->   Operation 11 'read' 'input_w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%input_h_read = read i9 @_ssdm_op_Read.s_axilite.i9, i9 %input_h"   --->   Operation 12 'read' 'input_h_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%kernel_bias_fp_V = alloca i64 1" [src/yolo_acc.cpp:20]   --->   Operation 13 'alloca' 'kernel_bias_fp_V' <Predicate = true> <Delay = 2.32>

State 2 <SV = 1> <Delay = 6.50>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 14 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.89ns)   --->   "%call_ln0 = call void @yolo_acc_top_Pipeline_VITIS_LOOP_25_1, i4 %fold_input_ch_read, i16 %kernel_bias_fp_V, i1 %bias_en_read, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%cast = zext i9 %input_w_read"   --->   Operation 16 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%cast1 = zext i4 %fold_input_ch_read"   --->   Operation 17 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (4.35ns)   --->   "%bound = mul i13 %cast, i13 %cast1"   --->   Operation 18 'mul' 'bound' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cast2 = zext i9 %input_h_read"   --->   Operation 19 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%cast3 = zext i13 %bound"   --->   Operation 20 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [4/4] (2.15ns) (root node of the DSP)   --->   "%bound4 = mul i22 %cast2, i22 %cast3"   --->   Operation 21 'mul' 'bound4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @yolo_acc_top_Pipeline_VITIS_LOOP_25_1, i4 %fold_input_ch_read, i16 %kernel_bias_fp_V, i1 %bias_en_read, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 23 [3/4] (2.15ns) (root node of the DSP)   --->   "%bound4 = mul i22 %cast2, i22 %cast3"   --->   Operation 23 'mul' 'bound4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty_24 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [2/4] (2.15ns) (root node of the DSP)   --->   "%bound4 = mul i22 %cast2, i22 %cast3"   --->   Operation 25 'mul' 'bound4' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.64>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%input_w_cast = zext i9 %input_w_read"   --->   Operation 26 'zext' 'input_w_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (1.82ns)   --->   "%sub_i_i55 = add i10 %input_w_cast, i10 1023"   --->   Operation 27 'add' 'sub_i_i55' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%input_h_cast = zext i9 %input_h_read"   --->   Operation 28 'zext' 'input_h_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (1.82ns)   --->   "%sub_i_i = add i10 %input_h_cast, i10 1023"   --->   Operation 29 'add' 'sub_i_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/4] (0.00ns) (root node of the DSP)   --->   "%bound4 = mul i22 %cast2, i22 %cast3"   --->   Operation 30 'mul' 'bound4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 31 [1/1] (1.77ns)   --->   "%cmp_i_i32_mid111 = icmp_eq  i10 %sub_i_i55, i10 0"   --->   Operation 31 'icmp' 'cmp_i_i32_mid111' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln1027 = icmp_eq  i4 %fold_input_ch_read, i4 0"   --->   Operation 32 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%empty_25 = wait i32 @_ssdm_op_Wait"   --->   Operation 33 'wait' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (3.05ns)   --->   "%call_ln1027 = call void @yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4, i10 %sub_i_i, i10 %sub_i_i55, i22 %bound4, i13 %bound, i1 %cmp_i_i32_mid111, i4 %fold_input_ch_read, i1 %icmp_ln1027, i64 %inStream_a_V_data_V, i8 %inStream_a_V_keep_V, i8 %inStream_a_V_strb_V, i2 %inStream_a_V_user_V, i1 %inStream_a_V_last_V, i5 %inStream_a_V_id_V, i6 %inStream_a_V_dest_V, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V, i16 %kernel_bias_fp_V, i1 %bias_en_read, i1 %leaky_read, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V"   --->   Operation 34 'call' 'call_ln1027' <Predicate = true> <Delay = 3.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.71>
ST_6 : Operation 35 [1/2] (4.71ns)   --->   "%call_ln1027 = call void @yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4, i10 %sub_i_i, i10 %sub_i_i55, i22 %bound4, i13 %bound, i1 %cmp_i_i32_mid111, i4 %fold_input_ch_read, i1 %icmp_ln1027, i64 %inStream_a_V_data_V, i8 %inStream_a_V_keep_V, i8 %inStream_a_V_strb_V, i2 %inStream_a_V_user_V, i1 %inStream_a_V_last_V, i5 %inStream_a_V_id_V, i6 %inStream_a_V_dest_V, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V, i16 %kernel_bias_fp_V, i1 %bias_en_read, i1 %leaky_read, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V"   --->   Operation 35 'call' 'call_ln1027' <Predicate = true> <Delay = 4.71> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [src/yolo_acc.cpp:4]   --->   Operation 36 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inStream_a_V_data_V, i8 %inStream_a_V_keep_V, i8 %inStream_a_V_strb_V, i2 %inStream_a_V_user_V, i1 %inStream_a_V_last_V, i5 %inStream_a_V_id_V, i6 %inStream_a_V_dest_V, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inStream_a_V_data_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_a_V_keep_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_a_V_strb_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %inStream_a_V_user_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_a_V_last_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %inStream_a_V_id_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inStream_a_V_dest_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %inStream_b_V_data_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_b_V_keep_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %inStream_b_V_strb_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %inStream_b_V_user_V"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_b_V_last_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %inStream_b_V_id_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inStream_b_V_dest_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_12, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %outStream_V_data_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outStream_V_keep_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %outStream_V_strb_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %outStream_V_user_V"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStream_V_last_V"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %outStream_V_id_V"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %outStream_V_dest_V"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %input_h"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_h, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_h, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i9 %input_w"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_w, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %input_w, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %fold_input_ch"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %fold_input_ch, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %fold_input_ch, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %leaky"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %leaky, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %leaky, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %bias_en"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %bias_en, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %bias_en, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %outStream_V_data_V, i8 %outStream_V_keep_V, i8 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_14" [src/yolo_acc.cpp:25]   --->   Operation 77 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_a_V_data_V, i8 %inStream_a_V_keep_V, i8 %inStream_a_V_strb_V, i2 %inStream_a_V_user_V, i1 %inStream_a_V_last_V, i5 %inStream_a_V_id_V, i6 %inStream_a_V_dest_V, void @empty_15" [src/yolo_acc.cpp:25]   --->   Operation 78 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %inStream_b_V_data_V, i8 %inStream_b_V_keep_V, i8 %inStream_b_V_strb_V, i2 %inStream_b_V_user_V, i1 %inStream_b_V_last_V, i5 %inStream_b_V_id_V, i6 %inStream_b_V_dest_V, void @empty_6" [src/yolo_acc.cpp:25]   --->   Operation 79 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [src/yolo_acc.cpp:91]   --->   Operation 80 'ret' 'ret_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_a_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_a_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_b_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fold_input_ch]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leaky]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_en_read             (read               ) [ 00111110]
leaky_read               (read               ) [ 00111110]
fold_input_ch_read       (read               ) [ 00111110]
input_w_read             (read               ) [ 00111100]
input_h_read             (read               ) [ 00111100]
kernel_bias_fp_V         (alloca             ) [ 00111110]
empty                    (wait               ) [ 00000000]
cast                     (zext               ) [ 00000000]
cast1                    (zext               ) [ 00000000]
bound                    (mul                ) [ 00011110]
cast2                    (zext               ) [ 00011100]
cast3                    (zext               ) [ 00011100]
call_ln0                 (call               ) [ 00000000]
empty_24                 (wait               ) [ 00000000]
input_w_cast             (zext               ) [ 00000000]
sub_i_i55                (add                ) [ 00000010]
input_h_cast             (zext               ) [ 00000000]
sub_i_i                  (add                ) [ 00000010]
bound4                   (mul                ) [ 00000010]
cmp_i_i32_mid111         (icmp               ) [ 00000010]
icmp_ln1027              (icmp               ) [ 00000010]
empty_25                 (wait               ) [ 00000000]
call_ln1027              (call               ) [ 00000000]
spectopmodule_ln4        (spectopmodule      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specinterface_ln0        (specinterface      ) [ 00000000]
specaxissidechannel_ln25 (specaxissidechannel) [ 00000000]
specaxissidechannel_ln25 (specaxissidechannel) [ 00000000]
specaxissidechannel_ln25 (specaxissidechannel) [ 00000000]
ret_ln91                 (ret                ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_a_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_a_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_a_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_a_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_a_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_a_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_a_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_a_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inStream_b_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inStream_b_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="inStream_b_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="inStream_b_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="inStream_b_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="inStream_b_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="inStream_b_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_b_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="input_h">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_h"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="input_w">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_w"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="fold_input_ch">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fold_input_ch"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="leaky">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leaky"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="bias_en">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_en"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yolo_acc_top_Pipeline_VITIS_LOOP_25_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="kernel_bias_fp_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_bias_fp_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="bias_en_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_en_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="leaky_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="leaky_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="fold_input_ch_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fold_input_ch_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="input_w_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_w_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_h_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_h_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="1"/>
<pin id="153" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="154" dir="0" index="3" bw="1" slack="1"/>
<pin id="155" dir="0" index="4" bw="64" slack="0"/>
<pin id="156" dir="0" index="5" bw="8" slack="0"/>
<pin id="157" dir="0" index="6" bw="8" slack="0"/>
<pin id="158" dir="0" index="7" bw="2" slack="0"/>
<pin id="159" dir="0" index="8" bw="1" slack="0"/>
<pin id="160" dir="0" index="9" bw="5" slack="0"/>
<pin id="161" dir="0" index="10" bw="6" slack="0"/>
<pin id="162" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="10" slack="0"/>
<pin id="174" dir="0" index="2" bw="10" slack="0"/>
<pin id="175" dir="0" index="3" bw="22" slack="0"/>
<pin id="176" dir="0" index="4" bw="13" slack="3"/>
<pin id="177" dir="0" index="5" bw="1" slack="0"/>
<pin id="178" dir="0" index="6" bw="4" slack="4"/>
<pin id="179" dir="0" index="7" bw="1" slack="0"/>
<pin id="180" dir="0" index="8" bw="64" slack="0"/>
<pin id="181" dir="0" index="9" bw="8" slack="0"/>
<pin id="182" dir="0" index="10" bw="8" slack="0"/>
<pin id="183" dir="0" index="11" bw="2" slack="0"/>
<pin id="184" dir="0" index="12" bw="1" slack="0"/>
<pin id="185" dir="0" index="13" bw="5" slack="0"/>
<pin id="186" dir="0" index="14" bw="6" slack="0"/>
<pin id="187" dir="0" index="15" bw="64" slack="0"/>
<pin id="188" dir="0" index="16" bw="8" slack="0"/>
<pin id="189" dir="0" index="17" bw="8" slack="0"/>
<pin id="190" dir="0" index="18" bw="2" slack="0"/>
<pin id="191" dir="0" index="19" bw="1" slack="0"/>
<pin id="192" dir="0" index="20" bw="5" slack="0"/>
<pin id="193" dir="0" index="21" bw="6" slack="0"/>
<pin id="194" dir="0" index="22" bw="16" slack="2147483647"/>
<pin id="195" dir="0" index="23" bw="1" slack="4"/>
<pin id="196" dir="0" index="24" bw="1" slack="4"/>
<pin id="197" dir="0" index="25" bw="64" slack="0"/>
<pin id="198" dir="0" index="26" bw="8" slack="0"/>
<pin id="199" dir="0" index="27" bw="8" slack="0"/>
<pin id="200" dir="0" index="28" bw="2" slack="0"/>
<pin id="201" dir="0" index="29" bw="1" slack="0"/>
<pin id="202" dir="0" index="30" bw="5" slack="0"/>
<pin id="203" dir="0" index="31" bw="6" slack="0"/>
<pin id="204" dir="1" index="32" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1027/5 "/>
</bind>
</comp>

<comp id="227" class="1004" name="cast_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="1"/>
<pin id="229" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="cast1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="1"/>
<pin id="232" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="bound_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="0"/>
<pin id="236" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="cast2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="1"/>
<pin id="241" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="cast3_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="13" slack="0"/>
<pin id="244" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast3/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="input_w_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="4"/>
<pin id="248" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_w_cast/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sub_i_i55_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i55/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="input_h_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="4"/>
<pin id="258" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="input_h_cast/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sub_i_i_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i_i/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="cmp_i_i32_mid111_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="10" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i32_mid111/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="icmp_ln1027_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="4"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1027/5 "/>
</bind>
</comp>

<comp id="279" class="1007" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="9" slack="0"/>
<pin id="281" dir="0" index="1" bw="13" slack="0"/>
<pin id="282" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound4/2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="bias_en_read_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bias_en_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="leaky_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="4"/>
<pin id="294" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="leaky_read "/>
</bind>
</comp>

<comp id="297" class="1005" name="fold_input_ch_read_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="1"/>
<pin id="299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fold_input_ch_read "/>
</bind>
</comp>

<comp id="305" class="1005" name="input_w_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="1"/>
<pin id="307" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_w_read "/>
</bind>
</comp>

<comp id="311" class="1005" name="input_h_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="1"/>
<pin id="313" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_h_read "/>
</bind>
</comp>

<comp id="317" class="1005" name="bound_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="13" slack="3"/>
<pin id="319" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="322" class="1005" name="cast2_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="22" slack="1"/>
<pin id="324" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="cast2 "/>
</bind>
</comp>

<comp id="327" class="1005" name="cast3_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="22" slack="1"/>
<pin id="329" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="cast3 "/>
</bind>
</comp>

<comp id="332" class="1005" name="sub_i_i55_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="1"/>
<pin id="334" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i55 "/>
</bind>
</comp>

<comp id="337" class="1005" name="sub_i_i_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="1"/>
<pin id="339" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="342" class="1005" name="bound4_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="22" slack="1"/>
<pin id="344" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="bound4 "/>
</bind>
</comp>

<comp id="347" class="1005" name="cmp_i_i32_mid111_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp_i_i32_mid111 "/>
</bind>
</comp>

<comp id="352" class="1005" name="icmp_ln1027_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="1"/>
<pin id="354" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1027 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="58" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="52" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="50" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="46" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="56" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="166"><net_src comp="18" pin="0"/><net_sink comp="150" pin=6"/></net>

<net id="167"><net_src comp="20" pin="0"/><net_sink comp="150" pin=7"/></net>

<net id="168"><net_src comp="22" pin="0"/><net_sink comp="150" pin=8"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="150" pin=9"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="150" pin=10"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="206"><net_src comp="0" pin="0"/><net_sink comp="171" pin=8"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="171" pin=9"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="171" pin=10"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="171" pin=11"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="171" pin=12"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="171" pin=13"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="171" pin=14"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="171" pin=15"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="171" pin=16"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="171" pin=17"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="171" pin=18"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="171" pin=19"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="171" pin=20"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="171" pin=21"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="171" pin=25"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="171" pin=26"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="171" pin=27"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="171" pin=28"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="171" pin=29"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="171" pin=30"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="171" pin=31"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="233" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="2"/><net_sink comp="171" pin=2"/></net>

<net id="263"><net_src comp="256" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="259" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="270"><net_src comp="249" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="266" pin="2"/><net_sink comp="171" pin=5"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="278"><net_src comp="273" pin="2"/><net_sink comp="171" pin=7"/></net>

<net id="283"><net_src comp="239" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="242" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="285"><net_src comp="279" pin="2"/><net_sink comp="171" pin=3"/></net>

<net id="289"><net_src comp="120" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="150" pin=3"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="171" pin=23"/></net>

<net id="295"><net_src comp="126" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="171" pin=24"/></net>

<net id="300"><net_src comp="132" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="171" pin=6"/></net>

<net id="308"><net_src comp="138" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="314"><net_src comp="144" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="320"><net_src comp="233" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="325"><net_src comp="239" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="330"><net_src comp="242" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="335"><net_src comp="249" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="340"><net_src comp="259" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="345"><net_src comp="279" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="171" pin=3"/></net>

<net id="350"><net_src comp="266" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="171" pin=5"/></net>

<net id="355"><net_src comp="273" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="171" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {5 6 }
	Port: outStream_V_keep_V | {5 6 }
	Port: outStream_V_strb_V | {5 6 }
	Port: outStream_V_user_V | {5 6 }
	Port: outStream_V_last_V | {5 6 }
	Port: outStream_V_id_V | {5 6 }
	Port: outStream_V_dest_V | {5 6 }
 - Input state : 
	Port: yolo_acc_top : inStream_a_V_data_V | {5 6 }
	Port: yolo_acc_top : inStream_a_V_keep_V | {5 6 }
	Port: yolo_acc_top : inStream_a_V_strb_V | {5 6 }
	Port: yolo_acc_top : inStream_a_V_user_V | {5 6 }
	Port: yolo_acc_top : inStream_a_V_last_V | {5 6 }
	Port: yolo_acc_top : inStream_a_V_id_V | {5 6 }
	Port: yolo_acc_top : inStream_a_V_dest_V | {5 6 }
	Port: yolo_acc_top : inStream_b_V_data_V | {2 3 5 6 }
	Port: yolo_acc_top : inStream_b_V_keep_V | {2 3 5 6 }
	Port: yolo_acc_top : inStream_b_V_strb_V | {2 3 5 6 }
	Port: yolo_acc_top : inStream_b_V_user_V | {2 3 5 6 }
	Port: yolo_acc_top : inStream_b_V_last_V | {2 3 5 6 }
	Port: yolo_acc_top : inStream_b_V_id_V | {2 3 5 6 }
	Port: yolo_acc_top : inStream_b_V_dest_V | {2 3 5 6 }
	Port: yolo_acc_top : input_h | {1 }
	Port: yolo_acc_top : input_w | {1 }
	Port: yolo_acc_top : fold_input_ch | {1 }
	Port: yolo_acc_top : leaky | {1 }
	Port: yolo_acc_top : bias_en | {1 }
  - Chain level:
	State 1
	State 2
		bound : 1
		cast3 : 2
		bound4 : 3
	State 3
	State 4
	State 5
		sub_i_i55 : 1
		sub_i_i : 1
		cmp_i_i32_mid111 : 2
		call_ln1027 : 3
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   |                 grp_yolo_acc_top_Pipeline_VITIS_LOOP_25_1_fu_150                 |    0    |  6.352  |    46   |    58   |
|          | grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171 |    2    | 13.1812 |   547   |   1038  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                   bound_fu_233                                   |    0    |    0    |    0    |    51   |
|          |                                    grp_fu_279                                    |    1    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                 sub_i_i55_fu_249                                 |    0    |    0    |    0    |    14   |
|          |                                  sub_i_i_fu_259                                  |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                              cmp_i_i32_mid111_fu_266                             |    0    |    0    |    0    |    11   |
|          |                                icmp_ln1027_fu_273                                |    0    |    0    |    0    |    9    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             bias_en_read_read_fu_120                             |    0    |    0    |    0    |    0    |
|          |                              leaky_read_read_fu_126                              |    0    |    0    |    0    |    0    |
|   read   |                          fold_input_ch_read_read_fu_132                          |    0    |    0    |    0    |    0    |
|          |                             input_w_read_read_fu_138                             |    0    |    0    |    0    |    0    |
|          |                             input_h_read_read_fu_144                             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                    cast_fu_227                                   |    0    |    0    |    0    |    0    |
|          |                                   cast1_fu_230                                   |    0    |    0    |    0    |    0    |
|   zext   |                                   cast2_fu_239                                   |    0    |    0    |    0    |    0    |
|          |                                   cast3_fu_242                                   |    0    |    0    |    0    |    0    |
|          |                                input_w_cast_fu_246                               |    0    |    0    |    0    |    0    |
|          |                                input_h_cast_fu_256                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |    3    | 19.5332 |   593   |   1195  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|kernel_bias_fp_V|    0   |   32   |    8   |    0   |
+----------------+--------+--------+--------+--------+
|      Total     |    0   |   32   |    8   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   bias_en_read_reg_286   |    1   |
|      bound4_reg_342      |   22   |
|       bound_reg_317      |   13   |
|       cast2_reg_322      |   22   |
|       cast3_reg_327      |   22   |
| cmp_i_i32_mid111_reg_347 |    1   |
|fold_input_ch_read_reg_297|    4   |
|    icmp_ln1027_reg_352   |    1   |
|   input_h_read_reg_311   |    9   |
|   input_w_read_reg_305   |    9   |
|    leaky_read_reg_292    |    1   |
|     sub_i_i55_reg_332    |   10   |
|      sub_i_i_reg_337     |   10   |
+--------------------------+--------+
|           Total          |   125  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Comp                                       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171 |  p1  |   2  |  10  |   20   ||    9    |
| grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171 |  p2  |   2  |  10  |   20   ||    9    |
| grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171 |  p3  |   2  |  22  |   44   ||    9    |
| grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171 |  p5  |   2  |   1  |    2   ||    9    |
| grp_yolo_acc_top_Pipeline_VITIS_LOOP_42_2_VITIS_LOOP_45_3_VITIS_LOOP_48_4_fu_171 |  p7  |   2  |   1  |    2   ||    9    |
|                                    grp_fu_279                                    |  p0  |   2  |   9  |   18   ||    9    |
|                                    grp_fu_279                                    |  p1  |   2  |  13  |   26   ||    9    |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Total                                      |      |      |      |   132  ||  11.116 ||    63   |
|----------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |   19   |   593  |  1195  |    -   |
|   Memory  |    0   |    -   |    -   |   32   |    8   |    0   |
|Multiplexer|    -   |    -   |   11   |    -   |   63   |    -   |
|  Register |    -   |    -   |    -   |   125  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   30   |   750  |  1266  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
