sv work ../../../../../../rtl/verilog/axi4/core/peripheral_axi4_mpram.sv

sv work ../../../../../../bench/verilog/tests/core/axi4/peripheral_mpram_testbench.sv
