
*** Running vivado
    with args -log system_rgb_test_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_rgb_test_0_1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_rgb_test_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_Dilate_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_move_en_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_Erode_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/csi2_d_phy_rx_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/if'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_ColorDetect_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_debounce_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_cam_ov7670_ov7725_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_PWM_gen_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/rgb2dvi_v1_2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_RGB24_16_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_IICctrl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/IP/csi_to_axis_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_ram_read_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_RGB16_24_V1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_ov7725_regData_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_servo_ctrl_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_region_cut_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_vga_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/XUP_xadc_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/UDP_IP/xup_rgb2hsv_top_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 278.727 ; gain = 30.023
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.cache/ip 
Command: synth_design -top system_rgb_test_0_1 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 398.965 ; gain = 108.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_rgb_test_0_1' [c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb_test_0_1/synth/system_rgb_test_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'rgb_test' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/rgb_test.v:3]
INFO: [Synth 8-6157] synthesizing module 'RGB2YCbCR' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/rgb2gray.v:7]
INFO: [Synth 8-6155] done synthesizing module 'RGB2YCbCR' (1#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/rgb2gray.v:7]
INFO: [Synth 8-6157] synthesizing module 'hdmi_num_test' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/hdmi_num_test.v:6]
	Parameter c_data_min bound to: 30 - type: integer 
	Parameter c_data_max bound to: 50 - type: integer 
	Parameter r_data_min bound to: 40 - type: integer 
	Parameter r_data_max bound to: 80 - type: integer 
	Parameter addrmax_data bound to: 800 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'num0' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num0.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num0.v:30]
INFO: [Synth 8-6155] done synthesizing module 'num0' (2#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num0.v:23]
INFO: [Synth 8-6157] synthesizing module 'num1' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num1.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'num1' (3#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num1.v:6]
INFO: [Synth 8-6157] synthesizing module 'num2' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num2.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'num2' (4#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num2.v:23]
INFO: [Synth 8-6157] synthesizing module 'num3' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num3.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num3.v:30]
INFO: [Synth 8-6155] done synthesizing module 'num3' (5#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num3.v:23]
INFO: [Synth 8-6157] synthesizing module 'num4' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num4.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num4.v:30]
INFO: [Synth 8-6155] done synthesizing module 'num4' (6#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num4.v:23]
INFO: [Synth 8-6157] synthesizing module 'num5' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num5.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num5.v:30]
INFO: [Synth 8-6155] done synthesizing module 'num5' (7#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num5.v:23]
INFO: [Synth 8-6157] synthesizing module 'num6' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num6.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num6.v:30]
INFO: [Synth 8-6155] done synthesizing module 'num6' (8#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num6.v:23]
INFO: [Synth 8-6157] synthesizing module 'num7' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num7.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num7.v:30]
INFO: [Synth 8-6155] done synthesizing module 'num7' (9#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num7.v:23]
INFO: [Synth 8-6157] synthesizing module 'num8' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num8.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num8.v:30]
INFO: [Synth 8-6155] done synthesizing module 'num8' (10#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num8.v:23]
INFO: [Synth 8-6157] synthesizing module 'num9' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num9.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num9.v:30]
INFO: [Synth 8-6155] done synthesizing module 'num9' (11#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/num9.v:23]
INFO: [Synth 8-6157] synthesizing module 'num10' [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/num10.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/num10.v:30]
INFO: [Synth 8-6155] done synthesizing module 'num10' (12#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/num10.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_num_test' (13#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/imports/new/hdmi_num_test.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb_test' (14#1) [C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/new/rgb_test.v:3]
INFO: [Synth 8-6155] done synthesizing module 'system_rgb_test_0_1' (15#1) [c:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb_test_0_1/synth/system_rgb_test_0_1.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 481.754 ; gain = 191.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 481.754 ; gain = 191.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 481.754 ; gain = 191.023
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 751.621 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 751.621 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.145 . Memory (MB): peak = 753.699 ; gain = 2.078
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 753.699 ; gain = 462.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 753.699 ; gain = 462.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 753.699 ; gain = 462.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 753.699 ; gain = 462.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---ROMs : 
	                              ROMs := 11    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RGB2YCbCR 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module num0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module num1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module num2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module num3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module num4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module num5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module num6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module num7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module num8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module num9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module num10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module hdmi_num_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rgb_test 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register inst/num_show/rom_addr1_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register inst/num_show/rom_addr1_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register inst/num_show/rom_addr1_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register inst/num_show/rom_addr1_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register inst/num_show/rom_addr1_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register inst/num_show/rom_addr1_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register inst/num_show/rom_addr1_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register inst/num_show/rom_addr1_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register inst/num_show/rom_addr1_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register inst/num_show/rom_addr1_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register inst/num_show/rom_addr1_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register inst/num_show/rom_addr1_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
DSP Report: Generating DSP inst/rgb2gray/Gy, operation Mode is: A*(B:0x96).
DSP Report: operator inst/rgb2gray/Gy is absorbed into DSP inst/rgb2gray/Gy.
DSP Report: Generating DSP inst/rgb2gray/By, operation Mode is: A*(B:0x1d).
DSP Report: operator inst/rgb2gray/By is absorbed into DSP inst/rgb2gray/By.
DSP Report: Generating DSP inst/rgb2gray/Ry, operation Mode is: A*(B:0x4d).
DSP Report: operator inst/rgb2gray/Ry is absorbed into DSP inst/rgb2gray/Ry.
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[1]' (FD) to 'inst/RGB_render_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[2]' (FD) to 'inst/RGB_render_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[3]' (FD) to 'inst/RGB_render_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[4]' (FD) to 'inst/RGB_render_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[5]' (FD) to 'inst/RGB_render_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[6]' (FD) to 'inst/RGB_render_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[8]' (FD) to 'inst/RGB_render_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[9]' (FD) to 'inst/RGB_render_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[10]' (FD) to 'inst/RGB_render_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[11]' (FD) to 'inst/RGB_render_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[12]' (FD) to 'inst/RGB_render_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[13]' (FD) to 'inst/RGB_render_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[14]' (FD) to 'inst/RGB_render_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[16]' (FD) to 'inst/RGB_render_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[17]' (FD) to 'inst/RGB_render_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[18]' (FD) to 'inst/RGB_render_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[19]' (FD) to 'inst/RGB_render_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[20]' (FD) to 'inst/RGB_render_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[21]' (FD) to 'inst/RGB_render_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/RGB_render_reg[22]' (FD) to 'inst/RGB_render_reg[23]'
INFO: [Synth 8-3332] Sequential element (inst/num_show/rom_addr1_reg_rep[4]) is unused and will be removed from module system_rgb_test_0_1.
INFO: [Synth 8-3332] Sequential element (inst/num_show/rom_addr1_reg_rep[3]) is unused and will be removed from module system_rgb_test_0_1.
INFO: [Synth 8-3332] Sequential element (inst/num_show/rom_addr1_reg_rep[2]) is unused and will be removed from module system_rgb_test_0_1.
INFO: [Synth 8-3332] Sequential element (inst/num_show/rom_addr1_reg_rep[1]) is unused and will be removed from module system_rgb_test_0_1.
INFO: [Synth 8-3332] Sequential element (inst/num_show/rom_addr1_reg_rep[0]) is unused and will be removed from module system_rgb_test_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 753.699 ; gain = 462.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+--------------------------------+---------------+----------------+
|Module Name         | RTL Object                     | Depth x Width | Implemented As | 
+--------------------+--------------------------------+---------------+----------------+
|num0                | q                              | 1024x1        | LUT            | 
|num1                | q                              | 1024x1        | LUT            | 
|num2                | q                              | 1024x1        | LUT            | 
|num3                | q                              | 1024x1        | LUT            | 
|num4                | q                              | 1024x1        | LUT            | 
|num5                | q                              | 1024x1        | LUT            | 
|num6                | q                              | 1024x1        | LUT            | 
|num7                | q                              | 1024x1        | LUT            | 
|num8                | q                              | 1024x1        | LUT            | 
|num9                | q                              | 1024x1        | LUT            | 
|num10               | q                              | 1024x1        | LUT            | 
|system_rgb_test_0_1 | inst/num_show/num0_inst/q      | 1024x1        | LUT            | 
|system_rgb_test_0_1 | inst/num_show/num0_inst/q_reg  | 1024x1        | Block RAM      | 
|system_rgb_test_0_1 | inst/num_show/num1_inst/q_reg  | 1024x1        | Block RAM      | 
|system_rgb_test_0_1 | inst/num_show/num2_inst/q_reg  | 1024x1        | Block RAM      | 
|system_rgb_test_0_1 | inst/num_show/num3_inst/q_reg  | 1024x1        | Block RAM      | 
|system_rgb_test_0_1 | inst/num_show/num4_inst/q_reg  | 1024x1        | Block RAM      | 
|system_rgb_test_0_1 | inst/num_show/num5_inst/q_reg  | 1024x1        | Block RAM      | 
|system_rgb_test_0_1 | inst/num_show/num6_inst/q_reg  | 1024x1        | Block RAM      | 
|system_rgb_test_0_1 | inst/num_show/num7_inst/q_reg  | 1024x1        | Block RAM      | 
|system_rgb_test_0_1 | inst/num_show/num8_inst/q_reg  | 1024x1        | Block RAM      | 
|system_rgb_test_0_1 | inst/num_show/num9_inst/q_reg  | 1024x1        | Block RAM      | 
|system_rgb_test_0_1 | inst/num_show/num10_inst/q_reg | 1024x1        | Block RAM      | 
+--------------------+--------------------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|RGB2YCbCR   | A*(B:0x96)  | 8      | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB2YCbCR   | A*(B:0x1d)  | 8      | 5      | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RGB2YCbCR   | A*(B:0x4d)  | 8      | 7      | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance insti_0/inst/num_show/num0_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_1/inst/num_show/num1_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_2/inst/num_show/num2_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/num_show/num3_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_4/inst/num_show/num4_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_5/inst/num_show/num5_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_6/inst/num_show/num6_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_7/inst/num_show/num7_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_8/inst/num_show/num8_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_9/inst/num_show/num9_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_10/inst/num_show/num10_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 798.766 ; gain = 508.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 798.914 ; gain = 508.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/num_show/num0_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/num_show/num1_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/num_show/num2_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/num_show/num3_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/num_show/num4_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/num_show/num5_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/num_show/num6_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/num_show/num7_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/num_show/num8_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/num_show/num9_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/num_show/num10_inst/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 818.719 ; gain = 527.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 818.719 ; gain = 527.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 818.719 ; gain = 527.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 818.719 ; gain = 527.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 818.719 ; gain = 527.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 818.719 ; gain = 527.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 818.719 ; gain = 527.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY4      |     5|
|2     |DSP48E1     |     3|
|3     |LUT1        |     1|
|4     |LUT2        |     4|
|5     |LUT3        |    19|
|6     |LUT4        |    20|
|7     |LUT5        |    12|
|8     |LUT6        |    20|
|9     |RAMB18E1    |     1|
|10    |RAMB18E1_1  |     1|
|11    |RAMB18E1_10 |     1|
|12    |RAMB18E1_2  |     1|
|13    |RAMB18E1_3  |     1|
|14    |RAMB18E1_4  |     1|
|15    |RAMB18E1_5  |     1|
|16    |RAMB18E1_6  |     1|
|17    |RAMB18E1_7  |     1|
|18    |RAMB18E1_8  |     1|
|19    |RAMB18E1_9  |     1|
|20    |FDRE        |   131|
+------+------------+------+

Report Instance Areas: 
+------+-----------------+--------------+------+
|      |Instance         |Module        |Cells |
+------+-----------------+--------------+------+
|1     |top              |              |   226|
|2     |  inst           |rgb_test      |   226|
|3     |    num_show     |hdmi_num_test |   167|
|4     |      num0_inst  |num0          |     2|
|5     |      num10_inst |num10         |     3|
|6     |      num1_inst  |num1          |     1|
|7     |      num2_inst  |num2          |     1|
|8     |      num3_inst  |num3          |     2|
|9     |      num4_inst  |num4          |     1|
|10    |      num5_inst  |num5          |     1|
|11    |      num6_inst  |num6          |     1|
|12    |      num7_inst  |num7          |     2|
|13    |      num8_inst  |num8          |     1|
|14    |      num9_inst  |num9          |     1|
|15    |    rgb2gray     |RGB2YCbCR     |    45|
+------+-----------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:24 . Memory (MB): peak = 818.719 ; gain = 527.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:14 . Memory (MB): peak = 818.719 ; gain = 256.043
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:24 . Memory (MB): peak = 818.719 ; gain = 527.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 818.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 818.719 ; gain = 539.992
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 818.719 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.runs/system_rgb_test_0_1_synth_1/system_rgb_test_0_1.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 818.719 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/FPGA/SparkCameraPlus/project/beta/sparkcamplus/spartan_cam.runs/system_rgb_test_0_1_synth_1/system_rgb_test_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_rgb_test_0_1_utilization_synth.rpt -pb system_rgb_test_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 11:49:34 2020...
