{
  "design": {
    "design_info": {
      "boundary_crc": "0xDF1130DC6405C359",
      "device": "xczu7ev-ffvc1156-2-e",
      "name": "hardware_accelerator",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "controller_0": "",
      "axi_slave_0": "",
      "input_mem_0": "",
      "weight_mem_0": "",
      "systolic_array_0": "",
      "output_mem_0": "",
      "axi_master_0": "",
      "and_gate_0": "",
      "vir_input_mem_0": "",
      "mux_0": "",
      "mux_1": ""
    },
    "interface_ports": {
      "S_AXI_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "16"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "M_AXI_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          }
        }
      }
    },
    "ports": {
      "S_AXI_ACLK_0": {
        "type": "clk",
        "direction": "I"
      },
      "S_AXI_ARESETN_0": {
        "type": "rst",
        "direction": "I"
      },
      "ACLK": {
        "direction": "I"
      },
      "ARESETN": {
        "direction": "I"
      },
      "convolution_interrupt_0": {
        "type": "intr",
        "direction": "O"
      },
      "multiplication_interrupt_0": {
        "type": "intr",
        "direction": "O"
      },
      "M_AXI_ACLK_0": {
        "type": "clk",
        "direction": "I"
      },
      "M_AXI_ARESETN_0": {
        "type": "rst",
        "direction": "I"
      }
    },
    "components": {
      "controller_0": {
        "vlnv": "xilinx.com:module_ref:controller:1.0",
        "xci_name": "hardware_accelerator_controller_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "arestn": {
            "direction": "I"
          },
          "ended_reading_cnvtn_data": {
            "direction": "I"
          },
          "image_dimension": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "kernel_dimension": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ended_reading_mltn_data": {
            "direction": "I"
          },
          "matrix_a_dimension": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "matrix_b_dimension": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rst_module": {
            "direction": "O"
          },
          "cvltn_or_mltpn": {
            "direction": "O"
          },
          "vir_wr_enable": {
            "direction": "O"
          },
          "ou_wr_enable": {
            "direction": "O"
          },
          "start_cnvtn_writing_fsm": {
            "direction": "O"
          },
          "start_mltpn_writing_fsm": {
            "direction": "O"
          },
          "in_mem_rd_addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "wt_mem_rd_addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "vr_mem_wr_addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ou_mem_wr_addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ou_mem_rd_addr": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rd_address": {
            "direction": "O",
            "left": "4",
            "right": "0"
          }
        }
      },
      "axi_slave_0": {
        "vlnv": "xilinx.com:module_ref:axi_slave:1.0",
        "xci_name": "hardware_accelerator_axi_slave_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_slave",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "6",
                "value_src": "auto"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "hardware_accelerator_S_AXI_ACLK_0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "5",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "convolution_interrupt": {
            "type": "intr",
            "direction": "O"
          },
          "multiplication_interrupt": {
            "type": "intr",
            "direction": "O"
          },
          "S_AXI_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "S_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "start_convolution": {
            "direction": "O"
          },
          "image_address": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "image_dimensions": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "kernel_address": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "kernel_dimension": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ended_convolution": {
            "direction": "I"
          },
          "start_multiplication": {
            "direction": "O"
          },
          "matrix_a_address": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "matrix_a_dimension": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "matrix_b_address": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "matrix_b_dimension": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ended_multiplication": {
            "direction": "I"
          }
        }
      },
      "input_mem_0": {
        "vlnv": "xilinx.com:module_ref:input_mem:1.0",
        "xci_name": "hardware_accelerator_input_mem_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "input_mem",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "arestn": {
            "direction": "I"
          },
          "wr_enable": {
            "direction": "I"
          },
          "wr_address": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rd_address": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wr_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "matrix_a_dimension": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "counter": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "rd_32bit_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "rd_288bit_data": {
            "direction": "O",
            "left": "287",
            "right": "0"
          }
        }
      },
      "weight_mem_0": {
        "vlnv": "xilinx.com:module_ref:weight_mem:1.0",
        "xci_name": "hardware_accelerator_weight_mem_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "weight_mem",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "arestn": {
            "direction": "I"
          },
          "wr_enable": {
            "direction": "I"
          },
          "kernel_dimension": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wr_address": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rd_address": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "counter": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "wr_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "matrix_b_dimension": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rd_32bit_data": {
            "direction": "O",
            "left": "287",
            "right": "0"
          },
          "rd_288bit_data": {
            "direction": "O",
            "left": "287",
            "right": "0"
          }
        }
      },
      "systolic_array_0": {
        "vlnv": "xilinx.com:module_ref:systolic_array:1.0",
        "xci_name": "hardware_accelerator_systolic_array_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "systolic_array",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "input_data": {
            "direction": "I",
            "left": "287",
            "right": "0"
          },
          "weight_data": {
            "direction": "I",
            "left": "287",
            "right": "0"
          },
          "rd_address": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rd_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "output_mem_0": {
        "vlnv": "xilinx.com:module_ref:output_mem:1.0",
        "xci_name": "hardware_accelerator_output_mem_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "output_mem",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "arestn": {
            "direction": "I"
          },
          "wr_enable": {
            "direction": "I"
          },
          "wr_address": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "rd_address": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wr_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rd_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "axi_master_0": {
        "vlnv": "xilinx.com:module_ref:axi_master:1.0",
        "xci_name": "hardware_accelerator_axi_master_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_master",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M_AXI",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "hardware_accelerator_M_AXI_ACLK_0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "M_AXI_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "M_AXI_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "start_convolution": {
            "direction": "I"
          },
          "image_address": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "image_dimension": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "kernel_address": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "kernel_dimension": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ended_convolution": {
            "direction": "O"
          },
          "start_multiplication": {
            "direction": "I"
          },
          "matrix_a_address": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "matrix_a_dimension": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "matrix_b_address": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "matrix_b_dimension": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ended_multiplication": {
            "direction": "O"
          },
          "output_memory_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "start_cnvtn_writing_fsm": {
            "direction": "I"
          },
          "start_mltpn_writing_fsm": {
            "direction": "I"
          },
          "input_memory_address": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "weight_memory_address": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "output_memory_address": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "capture_in_data": {
            "direction": "O"
          },
          "capture_wi_data": {
            "direction": "O"
          },
          "ended_reading_cnvtn_data": {
            "direction": "O"
          },
          "ended_reading_mltn_data": {
            "direction": "O"
          },
          "rd_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "and_gate_0": {
        "vlnv": "xilinx.com:module_ref:and_gate:1.0",
        "xci_name": "hardware_accelerator_and_gate_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "and_gate",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in1": {
            "direction": "I"
          },
          "in2": {
            "direction": "I"
          },
          "and_value": {
            "direction": "O"
          }
        }
      },
      "vir_input_mem_0": {
        "vlnv": "xilinx.com:module_ref:vir_input_mem:1.0",
        "xci_name": "hardware_accelerator_vir_input_mem_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vir_input_mem",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "arestn": {
            "direction": "I"
          },
          "wr_enable": {
            "direction": "I"
          },
          "wr_address": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "wr_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "rd_address": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "rd_data": {
            "direction": "O",
            "left": "287",
            "right": "0"
          }
        }
      },
      "mux_0": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "xci_name": "hardware_accelerator_mux_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in1": {
            "direction": "I",
            "left": "287",
            "right": "0"
          },
          "in2": {
            "direction": "I",
            "left": "287",
            "right": "0"
          },
          "select_in": {
            "direction": "I"
          },
          "mux_out": {
            "direction": "O",
            "left": "287",
            "right": "0"
          }
        }
      },
      "mux_1": {
        "vlnv": "xilinx.com:module_ref:mux:1.0",
        "xci_name": "hardware_accelerator_mux_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "mux",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in1": {
            "direction": "I",
            "left": "287",
            "right": "0"
          },
          "in2": {
            "direction": "I",
            "left": "287",
            "right": "0"
          },
          "select_in": {
            "direction": "I"
          },
          "mux_out": {
            "direction": "O",
            "left": "287",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_0_1": {
        "interface_ports": [
          "S_AXI_0",
          "axi_slave_0/S_AXI"
        ]
      },
      "axi_master_0_M_AXI": {
        "interface_ports": [
          "M_AXI_0",
          "axi_master_0/M_AXI"
        ]
      }
    },
    "nets": {
      "controller_0_cvltn_or_mltpn": {
        "ports": [
          "controller_0/cvltn_or_mltpn",
          "mux_0/select_in",
          "mux_1/select_in"
        ]
      },
      "mux_0_out": {
        "ports": [
          "mux_0/mux_out",
          "systolic_array_0/input_data"
        ]
      },
      "mux_1_out": {
        "ports": [
          "mux_1/mux_out",
          "systolic_array_0/weight_data"
        ]
      },
      "controller_0_ou_mem_rd_addr": {
        "ports": [
          "controller_0/ou_mem_rd_addr",
          "systolic_array_0/rd_address"
        ]
      },
      "controller_0_rst_module": {
        "ports": [
          "controller_0/rst_module",
          "and_gate_0/in1"
        ]
      },
      "S_AXI_ACLK_0_1": {
        "ports": [
          "S_AXI_ACLK_0",
          "controller_0/clk",
          "axi_slave_0/S_AXI_ACLK",
          "input_mem_0/clk",
          "weight_mem_0/clk",
          "systolic_array_0/clk",
          "output_mem_0/clk",
          "vir_input_mem_0/clk"
        ]
      },
      "S_AXI_ARESETN_0_1": {
        "ports": [
          "S_AXI_ARESETN_0",
          "controller_0/arestn",
          "axi_slave_0/S_AXI_ARESETN",
          "output_mem_0/arestn",
          "and_gate_0/in2"
        ]
      },
      "and_gate_0_out": {
        "ports": [
          "and_gate_0/and_value",
          "input_mem_0/arestn",
          "weight_mem_0/arestn",
          "systolic_array_0/aresetn",
          "vir_input_mem_0/arestn"
        ]
      },
      "input_mem_0_rd_data": {
        "ports": [
          "input_mem_0/rd_32bit_data",
          "vir_input_mem_0/wr_data"
        ]
      },
      "controller_0_vir_wr_enable": {
        "ports": [
          "controller_0/vir_wr_enable",
          "vir_input_mem_0/wr_enable"
        ]
      },
      "controller_0_ou_wr_enable": {
        "ports": [
          "controller_0/ou_wr_enable",
          "output_mem_0/wr_enable"
        ]
      },
      "controller_0_ou_mem_wr_addr": {
        "ports": [
          "controller_0/ou_mem_wr_addr",
          "output_mem_0/wr_address"
        ]
      },
      "axi_master_0_rd_data": {
        "ports": [
          "axi_master_0/rd_data",
          "input_mem_0/wr_data",
          "weight_mem_0/wr_data"
        ]
      },
      "systolic_array_0_rd_data": {
        "ports": [
          "systolic_array_0/rd_data",
          "output_mem_0/wr_data"
        ]
      },
      "controller_0_in_mem_rd_addr": {
        "ports": [
          "controller_0/in_mem_rd_addr",
          "input_mem_0/rd_address"
        ]
      },
      "controller_0_wt_mem_rd_addr": {
        "ports": [
          "controller_0/wt_mem_rd_addr",
          "weight_mem_0/rd_address"
        ]
      },
      "controller_0_vr_mem_wr_addr": {
        "ports": [
          "controller_0/vr_mem_wr_addr",
          "vir_input_mem_0/wr_address"
        ]
      },
      "controller_0_rd_address": {
        "ports": [
          "controller_0/rd_address",
          "input_mem_0/counter",
          "weight_mem_0/counter",
          "vir_input_mem_0/rd_address"
        ]
      },
      "axi_slave_0_kernel_dimension": {
        "ports": [
          "axi_slave_0/kernel_dimension",
          "controller_0/kernel_dimension",
          "weight_mem_0/kernel_dimension",
          "axi_master_0/kernel_dimension"
        ]
      },
      "axi_slave_0_convolution_interrupt": {
        "ports": [
          "axi_slave_0/convolution_interrupt",
          "convolution_interrupt_0"
        ]
      },
      "axi_slave_0_matrix_a_dimension": {
        "ports": [
          "axi_slave_0/matrix_a_dimension",
          "controller_0/matrix_a_dimension",
          "input_mem_0/matrix_a_dimension",
          "axi_master_0/matrix_a_dimension"
        ]
      },
      "axi_slave_0_matrix_b_dimension": {
        "ports": [
          "axi_slave_0/matrix_b_dimension",
          "controller_0/matrix_b_dimension",
          "weight_mem_0/matrix_b_dimension",
          "axi_master_0/matrix_b_dimension"
        ]
      },
      "axi_slave_0_multiplication_interrupt": {
        "ports": [
          "axi_slave_0/multiplication_interrupt",
          "multiplication_interrupt_0"
        ]
      },
      "axi_slave_0_image_dimensions": {
        "ports": [
          "axi_slave_0/image_dimensions",
          "controller_0/image_dimension",
          "axi_master_0/image_dimension"
        ]
      },
      "vir_input_mem_0_rd_data": {
        "ports": [
          "vir_input_mem_0/rd_data",
          "mux_0/in1"
        ]
      },
      "weight_mem_0_rd_32bit_data": {
        "ports": [
          "weight_mem_0/rd_32bit_data",
          "mux_1/in1"
        ]
      },
      "weight_mem_0_rd_288bit_data": {
        "ports": [
          "weight_mem_0/rd_288bit_data",
          "mux_0/in2"
        ]
      },
      "input_mem_0_rd_288bit_data": {
        "ports": [
          "input_mem_0/rd_288bit_data",
          "mux_1/in2"
        ]
      },
      "axi_slave_0_start_convolution": {
        "ports": [
          "axi_slave_0/start_convolution",
          "axi_master_0/start_convolution"
        ]
      },
      "axi_slave_0_image_address": {
        "ports": [
          "axi_slave_0/image_address",
          "axi_master_0/image_address"
        ]
      },
      "axi_slave_0_kernel_address": {
        "ports": [
          "axi_slave_0/kernel_address",
          "axi_master_0/kernel_address"
        ]
      },
      "axi_slave_0_start_multiplication": {
        "ports": [
          "axi_slave_0/start_multiplication",
          "axi_master_0/start_multiplication"
        ]
      },
      "axi_slave_0_matrix_a_address": {
        "ports": [
          "axi_slave_0/matrix_a_address",
          "axi_master_0/matrix_a_address"
        ]
      },
      "axi_slave_0_matrix_b_address": {
        "ports": [
          "axi_slave_0/matrix_b_address",
          "axi_master_0/matrix_b_address"
        ]
      },
      "output_mem_0_rd_data": {
        "ports": [
          "output_mem_0/rd_data",
          "axi_master_0/output_memory_data"
        ]
      },
      "controller_0_start_cnvtn_writing_fsm": {
        "ports": [
          "controller_0/start_cnvtn_writing_fsm",
          "axi_master_0/start_cnvtn_writing_fsm"
        ]
      },
      "controller_0_start_mltpn_writing_fsm": {
        "ports": [
          "controller_0/start_mltpn_writing_fsm",
          "axi_master_0/start_mltpn_writing_fsm"
        ]
      },
      "M_AXI_ACLK_0_1": {
        "ports": [
          "M_AXI_ACLK_0",
          "axi_master_0/M_AXI_ACLK"
        ]
      },
      "M_AXI_ARESETN_0_1": {
        "ports": [
          "M_AXI_ARESETN_0",
          "axi_master_0/M_AXI_ARESETN"
        ]
      },
      "axi_master_0_ended_convolution": {
        "ports": [
          "axi_master_0/ended_convolution",
          "axi_slave_0/ended_convolution"
        ]
      },
      "axi_master_0_ended_multiplication": {
        "ports": [
          "axi_master_0/ended_multiplication",
          "axi_slave_0/ended_multiplication"
        ]
      },
      "axi_master_0_input_memory_address": {
        "ports": [
          "axi_master_0/input_memory_address",
          "input_mem_0/wr_address"
        ]
      },
      "axi_master_0_weight_memory_address": {
        "ports": [
          "axi_master_0/weight_memory_address",
          "weight_mem_0/wr_address"
        ]
      },
      "axi_master_0_output_memory_address": {
        "ports": [
          "axi_master_0/output_memory_address",
          "output_mem_0/rd_address"
        ]
      },
      "axi_master_0_capture_in_data": {
        "ports": [
          "axi_master_0/capture_in_data",
          "input_mem_0/wr_enable"
        ]
      },
      "axi_master_0_capture_wi_data": {
        "ports": [
          "axi_master_0/capture_wi_data",
          "weight_mem_0/wr_enable"
        ]
      },
      "axi_master_0_ended_reading_cnvtn_data": {
        "ports": [
          "axi_master_0/ended_reading_cnvtn_data",
          "controller_0/ended_reading_cnvtn_data"
        ]
      },
      "axi_master_0_ended_reading_mltn_data": {
        "ports": [
          "axi_master_0/ended_reading_mltn_data",
          "controller_0/ended_reading_mltn_data"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI_0": {
            "range": "64K",
            "width": "32",
            "segments": {
              "SEG_axi_slave_0_reg0": {
                "address_block": "/axi_slave_0/S_AXI/reg0",
                "offset": "0x0000",
                "range": "64K"
              }
            }
          }
        },
        "memory_maps": {
          "M_AXI_0": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_master_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_M_AXI_0_Reg": {
                "address_block": "/M_AXI_0/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}