#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar  9 11:09:54 2021
# Process ID: 23220
# Current directory: C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7496 C:\Users\George\Desktop\Github\Bronco Pong\Testing stuff out\HDMI_Digilent\vivado_proj\Zybo-Z7-20-HDMI.xpr
# Log file: C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/vivado.log
# Journal file: C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout -routing
close_project
create_project HDMI_rev1 {C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_rev1} -part xc7z020clg400-3
open_project {C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.xpr}
update_compile_order -fileset sources_1
current_project HDMI_rev1
create_bd_design "design_1"
update_compile_order -fileset sources_1
current_project Zybo-Z7-20-HDMI
open_bd_design {C:/Users/George/Desktop/Github/Bronco Pong/Testing stuff out/HDMI_Digilent/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
current_project HDMI_rev1
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tc:6.2 v_tc_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:8.0 v_tpg_0
endgroup
set_property location {2.5 796 -24} [get_bd_cells v_tc_0]
set_property location {1.5 351 -21} [get_bd_cells v_tpg_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
set_property location {2 473 -323} [get_bd_cells axi_vdma_0]
set_property location {2 804 305} [get_bd_cells v_tc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property location {3.5 1217 -1} [get_bd_cells v_axi4s_vid_out_0]
set_property location {2 860 228} [get_bd_cells v_tc_0]
set_property location {3 1156 -15} [get_bd_cells v_axi4s_vid_out_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property location {1 52 -153} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.VIDEO_MODE {480p} CONFIG.GEN_F0_VSYNC_VSTART {489} CONFIG.GEN_F1_VSYNC_VSTART {489} CONFIG.GEN_HACTIVE_SIZE {640} CONFIG.GEN_HSYNC_END {752} CONFIG.GEN_HFRAME_SIZE {800} CONFIG.GEN_F0_VSYNC_HSTART {695} CONFIG.GEN_F0_VFRAME_SIZE {525} CONFIG.GEN_F1_VFRAME_SIZE {525} CONFIG.GEN_F0_VSYNC_VEND {491} CONFIG.GEN_F1_VSYNC_VEND {491} CONFIG.GEN_HSYNC_START {656} CONFIG.GEN_VACTIVE_SIZE {480}] [get_bd_cells v_tc_0]
connect_bd_intf_net [get_bd_intf_pins v_tc_0/vtiming_out] [get_bd_intf_pins v_axi4s_vid_out_0/vtiming_in]
startgroup
set_property -dict [list CONFIG.enable_detection {false} CONFIG.enable_generation {true}] [get_bd_cells v_tc_0]
endgroup
startgroup
set_property -dict [list CONFIG.HAS_AXI4_LITE {false}] [get_bd_cells v_tc_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins v_tpg_0/m_axis_video] [get_bd_intf_pins v_axi4s_vid_out_0/video_in]
set_property location {3.5 955 13} [get_bd_cells v_axi4s_vid_out_0]
set_property location {2 430 184} [get_bd_cells v_tc_0]
set_property location {2 395 143} [get_bd_cells v_tc_0]
set_property location {3 860 27} [get_bd_cells v_axi4s_vid_out_0]
set_property location {3 948 18} [get_bd_cells v_axi4s_vid_out_0]
set_property location {2.5 820 -293} [get_bd_cells axi_vdma_0]
save_bd_design
