module: test_sram_sp

sources:
  - ../../verilog/sram_sp.sv
  - ../../verilog/sram_sp_impl_plain.sv

toplevel: sram_sp

simulators:
  - vcs

parameters:
  MEM_SIZE: 32
