Project Information                        c:\max2work\pt8633\v63\d1v63drb.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/25/2003 12:09:04

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

d1v63drb  EPM7128LC84      27       41       0      115     53          89 %

User Pins:                 27       41       0  



Project Information                        c:\max2work\pt8633\v63\d1v63drb.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Line 3, File c:\max2work\pt8633\v63\klkcntdr.tdf:
   Symbolic name "ad0" was declared but never used
Info: Reserved unused input pin 'BBCKLIK' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board


Project Information                        c:\max2work\pt8633\v63\d1v63drb.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'PAGE1' chosen for auto global Output Enable


Project Information                        c:\max2work\pt8633\v63\d1v63drb.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

d1v63drb@61                       ABU0
d1v63drb@60                       ABU1
d1v63drb@58                       ABU2
d1v63drb@57                       ABU3
d1v63drb@56                       ABU4
d1v63drb@55                       ABU5
d1v63drb@54                       ABU6
d1v63drb@52                       ABU7
d1v63drb@51                       ABU8
d1v63drb@50                       ABU9
d1v63drb@49                       ABU10
d1v63drb@48                       ABU11
d1v63drb@46                       ABU12
d1v63drb@45                       ABU13
d1v63drb@44                       ABU14
d1v63drb@28                       ADDEN
d1v63drb@27                       ADJUST
d1v63drb@2                        A0
d1v63drb@14                       BBCKLIK
d1v63drb@29                       CHECKSUM
d1v63drb@83                       CLK
d1v63drb@76                       D0
d1v63drb@75                       D1
d1v63drb@74                       D2
d1v63drb@73                       D3
d1v63drb@70                       D4
d1v63drb@69                       D5
d1v63drb@68                       D6
d1v63drb@67                       D7
d1v63drb@65                       D8
d1v63drb@64                       D9
d1v63drb@63                       D10
d1v63drb@71                       FIELD2
d1v63drb@79                       HINT
d1v63drb@34                       HLOAD1
d1v63drb@9                        H0
d1v63drb@10                       H1
d1v63drb@11                       H2
d1v63drb@12                       H3
d1v63drb@4                        H4
d1v63drb@16                       H5
d1v63drb@17                       H6
d1v63drb@18                       H7
d1v63drb@20                       H8
d1v63drb@21                       H9
d1v63drb@22                       H10
d1v63drb@6                        KLIK
d1v63drb@62                       MOVEBIT
d1v63drb@1                        MRES
d1v63drb@15                       NOTH3
d1v63drb@8                        NOTH5
d1v63drb@84                       PAGE1
d1v63drb@31                       RAMDATA
d1v63drb@24                       SOUND
d1v63drb@81                       SYS_H
d1v63drb@77                       SYSSEL
d1v63drb@33                       S0
d1v63drb@5                        S1
d1v63drb@35                       TXTBLK0
d1v63drb@36                       TXTBLK1
d1v63drb@37                       TXTNR0
d1v63drb@39                       TXTNR1
d1v63drb@40                       TXTNR2
d1v63drb@41                       TXTNR3
d1v63drb@23                       WINDOW
d1v63drb@25                       3OR4
d1v63drb@30                       3OR4BUF
d1v63drb@80                       16X9


Project Information                        c:\max2work\pt8633\v63\d1v63drb.rpt

** FILE HIERARCHY **



|3dffs:35|
|3dffs:22|
|resetgen:45|
|hdecodwb:69|
|txtadr3:78|
|lcntwdr:80|
|ramdrw:81|
|klkcntdr:82|


Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

***** Logic for device 'd1v63drb' compiled without errors.




Device: EPM7128LC84

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    MultiVolt I/O                              = OFF



Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** ERROR SUMMARY **

Info: Chip 'd1v63drb' in device 'EPM7128LC84' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                             
                                                                             
                                      V                             S        
                       N              C        P        S        V  Y        
                       O     K        C     M  A        Y  1  H  C  S        
                       T  G  L        I     R  G  C  G  S  6  I  C  S        
              H  H  H  H  N  I  S  H  N  A  E  E  L  N  _  X  N  I  E  D  D  
              2  1  0  5  D  K  1  4  T  0  S  1  K  D  H  9  T  O  L  0  1  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
      H3 | 12                                                              74 | D2 
   VCCIO | 13                                                              73 | D3 
 BBCKLIK | 14                                                              72 | GND 
   NOTH3 | 15                                                              71 | FIELD2 
      H5 | 16                                                              70 | D4 
      H6 | 17                                                              69 | D5 
      H7 | 18                                                              68 | D6 
     GND | 19                                                              67 | D7 
      H8 | 20                                                              66 | VCCIO 
      H9 | 21                                                              65 | D8 
     H10 | 22                         EPM7128LC84                          64 | D9 
  WINDOW | 23                                                              63 | D10 
   SOUND | 24                                                              62 | MOVEBIT 
    3OR4 | 25                                                              61 | ABU0 
   VCCIO | 26                                                              60 | ABU1 
  ADJUST | 27                                                              59 | GND 
   ADDEN | 28                                                              58 | ABU2 
CHECKSUM | 29                                                              57 | ABU3 
 3OR4BUF | 30                                                              56 | ABU4 
 RAMDATA | 31                                                              55 | ABU5 
     GND | 32                                                              54 | ABU6 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              S  H  T  T  T  V  T  T  T  G  V  A  A  A  G  A  A  A  A  A  V  
              0  L  X  X  X  C  X  X  X  N  C  B  B  B  N  B  B  B  B  B  C  
                 O  T  T  T  C  T  T  T  D  C  U  U  U  D  U  U  U  U  U  C  
                 A  B  B  N  I  N  N  N     I  1  1  1     1  1  9  8  7  I  
                 D  L  L  R  O  R  R  R     N  4  3  2     1  0           O  
                 1  K  K  0     1  2  3     T                                
                    0  1                                                     
                                                                             


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    13/16( 81%)   8/ 8(100%)  11/16( 68%)  32/36( 88%) 
B:    LC17 - LC32    16/16(100%)   8/ 8(100%)  16/16(100%)  36/36(100%) 
C:    LC33 - LC48    11/16( 68%)   8/ 8(100%)  16/16(100%)  29/36( 80%) 
D:    LC49 - LC64    14/16( 87%)   8/ 8(100%)  16/16(100%)  32/36( 88%) 
E:    LC65 - LC80    15/16( 93%)   8/ 8(100%)   9/16( 56%)  36/36(100%) 
F:    LC81 - LC96    16/16(100%)   8/ 8(100%)   0/16(  0%)  26/36( 72%) 
G:   LC97 - LC112    16/16(100%)   8/ 8(100%)   1/16(  6%)  33/36( 91%) 
H:  LC113 - LC128    14/16( 87%)   8/ 8(100%)   2/16( 12%)  30/36( 83%) 


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            64/64     (100%)
Total logic cells used:                        115/128    ( 89%)
Total shareable expanders used:                 53/128    ( 41%)
Total Turbo logic cells used:                  115/128    ( 89%)
Total shareable expanders not available (n/a):  18/128    ( 14%)
Average fan-in:                                  8.95
Total fan-in:                                  1030

Total input pins required:                      27
Total output pins required:                     41
Total bidirectional pins required:               0
Total logic cells required:                    115
Total flipflops required:                       97
Total product terms required:                  430
Total logic cells lending parallel expanders:    1
Total shareable expanders in database:          52

Synthesized logic cells:                         0/ 128   (  0%)



Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  27   (43)  (C)      INPUT               0      0   0    0    0    0    1  ADJUST
   2      -   -       INPUT               0      0   0    0    0    1    0  A0
  14   (32)  (B)      INPUT               0      0   0    0    0    0    0  BBCKLIK
  83      -   -       INPUT               0      0   0    0    0   18   42  CLK
  76  (120)  (H)      INPUT               0      0   0    0    0    1    0  D0
  75  (118)  (H)      INPUT               0      0   0    0    0    1    0  D1
  74  (117)  (H)      INPUT               0      0   0    0    0    1    0  D2
  73  (115)  (H)      INPUT               0      0   0    0    0    2    0  D3
  70  (109)  (G)      INPUT               0      0   0    0    0    1    0  D4
  69  (107)  (G)      INPUT               0      0   0    0    0    2    0  D5
  68  (105)  (G)      INPUT               0      0   0    0    0    1    0  D6
  67  (104)  (G)      INPUT               0      0   0    0    0    1    0  D7
  65  (101)  (G)      INPUT               0      0   0    0    0    1    0  D8
  64   (99)  (G)      INPUT               0      0   0    0    0    1    0  D9
  63   (97)  (G)      INPUT               0      0   0    0    0    1    0  D10
  71  (112)  (G)      INPUT               0      0   0    0    0    0    8  FIELD2
   6   (13)  (A)      INPUT               0      0   0    0    0    0    1  KLIK
  62   (96)  (F)      INPUT               0      0   0    0    0    0    1  MOVEBIT
   1      -   -       INPUT               0      0   0    0    0    1   11  MRES
  84      -   -       INPUT  G            0      0   0    0    0    0    0  PAGE1
  24   (46)  (C)      INPUT               0      0   0    0    0    0    1  SOUND
  81  (128)  (H)      INPUT               0      0   0    0    0    0    1  SYS_H
  77  (123)  (H)      INPUT               0      0   0    0    0    6    6  SYSSEL
  33   (64)  (D)      INPUT               0      0   0    0    0    1    0  S0
   5   (14)  (A)      INPUT               0      0   0    0    0    0    1  S1
  25   (45)  (C)      INPUT               0      0   0    0    0    1    0  3OR4
  80  (126)  (H)      INPUT               0      0   0    0    0    1    1  16X9


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  61     94    F        TRI      t        0      0   0    0    3    0    0  ABU0
  60     93    F        TRI      t        0      0   0    0    3    0    0  ABU1
  58     91    F        TRI      t        0      0   0    0    3    0    0  ABU2
  57     88    F        TRI      t        0      0   0    0    3    0    0  ABU3
  56     86    F        TRI      t        0      0   0    0    3    0    0  ABU4
  55     85    F        TRI      t        0      0   0    0    3    0    0  ABU5
  54     83    F        TRI      t        0      0   0    0    3    0    0  ABU6
  52     80    E        TRI      t        0      0   0    0    3    0    0  ABU7
  51     77    E        TRI      t        0      0   0    0    3    0    0  ABU8
  50     75    E        TRI      t        0      0   0    0    3    0    0  ABU9
  49     73    E        TRI      t        0      0   0    0    3    0    0  ABU10
  48     72    E        TRI      t        0      0   0    0    3    0    0  ABU11
  46     69    E        TRI      t        0      0   0    0    3    0    0  ABU12
  45     67    E        TRI      t        0      0   0    0    3    0    0  ABU13
  44     65    E        TRI      t        0      0   0    0    5    0    0  ABU14
  28     40    C         FF      t        7      0   0    1   14    1    0  ADDEN (|hdecodwb:69|:54)
  29     38    C         FF      t        0      0   0    1   13    0    0  CHECKSUM (|hdecodwb:69|:55)
  79    125    H     OUTPUT      t        0      0   0    1    3    0    0  HINT
  34     61    D         FF      t        0      0   0    1   11    1   23  HLOAD1 (|hdecodwb:69|:57)
   9      8    A         FF      t        0      0   0    2    2   18   11  H0 (|lcntwdr:80|:67)
  10      6    A         FF      t        0      0   0    2    3   17   11  H1 (|lcntwdr:80|:66)
  11      5    A         FF      t        2      0   0    3   12   16   11  H2 (|lcntwdr:80|:65)
  12      3    A         FF      t        2      1   1    3   12    0    0  H3 (|lcntwdr:80|~64~1)
   4     16    A         FF      t        1      0   1    3   12   16   11  H4 (|lcntwdr:80|:63)
  16     27    B         FF      t        1      0   1    3   12    0    0  H5 (|lcntwdr:80|~62~1)
  17     25    B         FF      t        2      0   1    2   12   16   11  H6 (|lcntwdr:80|:61)
  18     24    B         FF      t        1      0   1    2   12   16   11  H7 (|lcntwdr:80|:60)
  20     21    B         FF      t        0      0   0    2   10   16   11  H8 (|lcntwdr:80|:59)
  21     19    B         FF      t        1      0   1    2   12   15   11  H9 (|lcntwdr:80|:58)
  22     17    B         FF      t        1      0   1    2   12   15   11  H10 (|lcntwdr:80|:57)
  15     29    B         FF      t !      2      1   1    3   12   16   11  NOTH3 (|lcntwdr:80|:64)
   8     11    A         FF      t !      1      0   1    3   12   16   11  NOTH5 (|lcntwdr:80|:62)
  31     35    C         FF      t        0      0   0    1   14    1    0  RAMDATA (|hdecodwb:69|ramdata)
  35     59    D         FF      t        0      0   0    1    1    1    0  TXTBLK0 (|3dffs:22|sa)
  36     57    D     OUTPUT      t        0      0   0    1    1    0    0  TXTBLK1
  37     56    D         FF      t        0      0   0    0    7    4    0  TXTNR0 (|txtadr3:78|:40)
  39     53    D         FF      t        0      0   0    0    2    3    0  TXTNR1 (|txtadr3:78|:39)
  40     51    D         FF      t        0      0   0    0    3    2    0  TXTNR2 (|txtadr3:78|:38)
  41     49    D         FF      t        0      0   0    0    4    1    0  TXTNR3 (|txtadr3:78|:37)
  23     48    C         FF      t        0      0   0    2   14   16   15  WINDOW (|lcntwdr:80|:68)
  30     37    C         FF      t        0      0   0    1    1    2    2  3OR4BUF (|3dffs:35|sa)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -     33    C       DFFE      t        8      0   1    1   11    0    1  |hdecodwb:69|frame_A_reset
   -     52    D       DFFE      t        8      0   0    1   11    0    1  |hdecodwb:69|frame_B_reset
   -      9    A       DFFE      t        0      0   0    1   11    0    1  |hdecodwb:69|hsync
   -     54    D       DFFE      t        0      0   0    1   12    1    0  |hdecodwb:69|pause
   -     36    C       TFFE      t        0      0   0    1   12    1    3  |hdecodwb:69.hint (|hdecodwb:69|:53)
   -     62    D       TFFE      t        4      0   0    1   14    0   15  |hdecodwb:69.count (|hdecodwb:69|:56)
   -     58    D       TFFE      t        0      0   0    2   14    0   16  |hdecodwb:69.ramadj (|hdecodwb:69|:58)
   -     60    D       DFFE      t        4      0   0    1   13    1    1  |hdecodwb:69.frameb (|hdecodwb:69|:59)
   -     28    B       TFFE      t        8      0   0    1   13    1    1  |hdecodwb:69.framea (|hdecodwb:69|:60)
   -     30    B       DFFE      t        0      0   0    1   11    5    1  |hdecodwb:69.upint (|hdecodwb:69|:61)
   -     12    A       DFFE      t        0      0   0    2    8    0    9  |klkcntdr:82|frame_count0
   -     71    E       DFFE      t        2      0   1    2    8    0    9  |klkcntdr:82|frame_count1
   -     70    E       DFFE      t        1      0   1    1    4    0    9  |klkcntdr:82|frame_count2
   -     10    A       DFFE      t        4      0   1    2    8    0    8  |klkcntdr:82|frame_count3
   -      7    A       TFFE      t        1      0   1    2    8    0    8  |klkcntdr:82|frame_count4
   -     78    E       TFFE      t        0      0   0    1    7    0    8  |klkcntdr:82|frame_count5
   -     74    E       TFFE      t        5      0   0    2    8    0    7  |klkcntdr:82|frame_count6
   -     79    E       DFFE      t        0      0   0    0    8    0    7  |klkcntdr:82|rammemo
   -     66    E       TFFE      t        0      0   0    2    9    1    1  |klkcntdr:82.klik1 (|klkcntdr:82|:34)
  (6)    13    A       DFFE      t        0      0   0    2    0   13    0  |lcntwdr:80|hclr
   -     47    C       DFFE      t        0      0   0    2   11    1    0  |lcntwdr:80|rstwindow
   -     84    F       DFFE      t        0      0   0    1    1    0    1  |ramdrw:81|adjust_memo
 (27)    43    C       TFFE      t        0      0   0    1    2    1   13  |ramdrw:81|hsound0
   -     63    D       TFFE      t        0      0   0    1    3    1   12  |ramdrw:81|hsound1
   -    116    H       TFFE      t        0      0   0    1    4    1   11  |ramdrw:81|hsound2
   -     55    D       TFFE      t        0      0   0    1    5    1   10  |ramdrw:81|hsound3
   -    113    H       TFFE      t        0      0   0    1    6    1    9  |ramdrw:81|hsound4
 (62)    96    F       TFFE      t        0      0   0    1    7    1    8  |ramdrw:81|hsound5
 (73)   115    H       TFFE      t        0      0   0    1    8    1    7  |ramdrw:81|hsound6
   -     95    F       TFFE      t        0      0   0    1    9    1    6  |ramdrw:81|hsound7
 (80)   126    H       TFFE      t        1      0   0    1   16    1    6  |ramdrw:81|hsound8
   -    122    H       TFFE      t        0      0   0    1   13    1    6  |ramdrw:81|hsound9
 (76)   120    H       TFFE      t        0      0   0    1   16    1    5  |ramdrw:81|hsound10
   -    119    H       TFFE      t        0      0   0    1   16    1    5  |ramdrw:81|hsound11
 (75)   118    H       TFFE      t        0      0   0    1   14    1    4  |ramdrw:81|hsound12
 (77)   123    H       TFFE      t        0      0   0    1   16    1    4  |ramdrw:81|hsound13
 (24)    46    C       DFFE      t        0      0   0    0    3    0    6  |ramdrw:81|linenr0
   -    121    H       DFFE      t        1      0   1    0    7    0    5  |ramdrw:81|linenr1
   -     42    C       DFFE      t        1      0   1    0    5    0    5  |ramdrw:81|linenr2
 (68)   105    G       TFFE      t        0      0   0    0    7    0    4  |ramdrw:81|linenr3
   -    100    G       TFFE      t        0      0   0    0    7    0    4  |ramdrw:81|linenr4
   -     81    F       DFFE      t        0      0   0    1    4    1   15  |ramdrw:81|logo_ram0
   -     68    E       DFFE      t        1      0   1    1    5    1   14  |ramdrw:81|logo_ram1
   -     98    G       TFFE      t        0      0   0    1    6    1   13  |ramdrw:81|logo_ram2
 (64)    99    G       TFFE      t        0      0   0    1    7    1   12  |ramdrw:81|logo_ram3
   -     90    F       TFFE      t        0      0   0    1    8    1   11  |ramdrw:81|logo_ram4
   -     87    F       TFFE      t        0      0   0    1    9    1   10  |ramdrw:81|logo_ram5
   -     82    F       TFFE      t        0      0   0    1   10    1    9  |ramdrw:81|logo_ram6
 (65)   101    G       TFFE      t        0      0   0    1   11    1    8  |ramdrw:81|logo_ram7
 (67)   104    G       TFFE      t        0      0   0    1   12    1    7  |ramdrw:81|logo_ram8
   -    103    G       TFFE      t        0      0   0    2   12    1    6  |ramdrw:81|logo_ram9
 (71)   112    G       TFFE      t        0      0   0    1   14    1    5  |ramdrw:81|logo_ram10
 (63)    97    G       TFFE      t        0      0   0    1   15    1    4  |ramdrw:81|logo_ram11
   -    111    G       TFFE      t        0      0   0    1   16    1    3  |ramdrw:81|logo_ram12
   -    108    G       TFFE      t        0      0   0    1   17    1    2  |ramdrw:81|logo_ram13
   -    106    G       TFFE      t        0      0   0    1   18    1    1  |ramdrw:81|logo_ram14
   -      2    A       TFFE      t        0      0   0    1    1    0    4  |ramdrw:81|offset0
   -    102    G       TFFE      t        0      0   0    1    1    0    4  |ramdrw:81|offset1
   -      1    A       TFFE      t        0      0   0    1    1    0   10  |ramdrw:81|offset2
   -    110    G       DFFE      t        1      0   1    1    4    0   10  |ramdrw:81|offset3
 (14)    32    B       TFFE      t        0      0   0    1    4    0    8  |ramdrw:81|offset4
 (70)   109    G       TFFE      t        0      0   0    1    5    0    7  |ramdrw:81|offset5
 (69)   107    G       TFFE      t        0      0   0    1    6    0    6  |ramdrw:81|offset6
   -     23    B       TFFE      t        0      0   0    1    7    0    5  |ramdrw:81|offset7
   -     22    B       TFFE      t        0      0   0    1    8    0    4  |ramdrw:81|offset8
   -     31    B       DFFE      t        0      0   0    0   10    0    1  |ramdrw:81|rst
   -     20    B       TFFE      t        0      0   0    0   12    0    8  |ramdrw:81|updown
   -     18    B       DFFE      t        0      0   0    0   11    0    1  |ramdrw:81.ram_rst (|ramdrw:81|:56)
   -    124    H       TFFE      t        0      0   0    1    3    1    2  |resetgen:45|d0
   -    114    H       TFFE      t        0      0   0    1    3    1    2  |resetgen:45|d1
   -     92    F       DFFE      t        0      0   0    1    1    2    0  |3dffs:22.s1b (|3dffs:22|sb)
   -     89    F       DFFE      t        0      0   0    1    1    3    2  |3dffs:35.s1b (|3dffs:35|sb)
   -    127    H       DFFE      t        0      0   0    1    1    1   17  |3dffs:35.s0b (|3dffs:35|sc)
   -     26    B       PEXP      t        0      0   0    0    0    0    0  _LC026


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                   Logic cells placed in LAB 'A'
        +------------------------- LC9 |hdecodwb:69|hsync
        | +----------------------- LC8 H0
        | | +--------------------- LC6 H1
        | | | +------------------- LC5 H2
        | | | | +----------------- LC3 H3
        | | | | | +--------------- LC16 H4
        | | | | | | +------------- LC12 |klkcntdr:82|frame_count0
        | | | | | | | +----------- LC10 |klkcntdr:82|frame_count3
        | | | | | | | | +--------- LC7 |klkcntdr:82|frame_count4
        | | | | | | | | | +------- LC13 |lcntwdr:80|hclr
        | | | | | | | | | | +----- LC11 NOTH5
        | | | | | | | | | | | +--- LC2 |ramdrw:81|offset0
        | | | | | | | | | | | | +- LC1 |ramdrw:81|offset2
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'A':
LC8  -> * * * * * * - - - - * - - | * * * * - - - - | <-- H0
LC6  -> * - * * * * - - - - * - - | * * * * - - - - | <-- H1
LC5  -> * - - * * * - - - - * - - | * * * * - - - - | <-- H2
LC16 -> * - - * * * - - - - * - - | * * * * - - - - | <-- H4
LC12 -> - - - - - - * * * - - - - | * - - - * - - - | <-- |klkcntdr:82|frame_count0
LC10 -> - - - - - - * * * - - - - | * - - - * - - - | <-- |klkcntdr:82|frame_count3
LC7  -> - - - - - - * * * - - - - | * - - - * - - - | <-- |klkcntdr:82|frame_count4
LC13 -> - * * * * * - - - - * - - | * * - - - - - - | <-- |lcntwdr:80|hclr
LC11 -> * - - * * * - - - - * - - | * * * * - - - - | <-- NOTH5

Pin
2    -> - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> * * * * * * - - - * * - - | * * * * * * * * | <-- CLK
76   -> - * - - - - - - - - - - - | * - - - - - - - | <-- D0
75   -> - - * - - - - - - - - - - | * - - - - - - - | <-- D1
74   -> - - - * - - - - - - - - - | * - - - - - - - | <-- D2
73   -> - - - - * - - - - - - - - | * * - - - - - - | <-- D3
70   -> - - - - - * - - - - - - - | * - - - - - - - | <-- D4
69   -> - - - - - - - - - - * - - | * * - - - - - - | <-- D5
71   -> - - - - - - * * * - - - - | * - - - * - * - | <-- FIELD2
1    -> - - - - - - - - - - - * * | * * - - - - * * | <-- MRES
84   -> - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
81   -> - - - - - - - - - * - - - | * - - - - - - - | <-- SYS_H
77   -> - - - * * * * * * - * - - | * * - - * - - - | <-- SYSSEL
LC25 -> * - - * * * - - - - * - - | * * * * - - - - | <-- H6
LC24 -> * - - * * * - - - - * - - | * * * * - - - - | <-- H7
LC21 -> * - - * * * - - - - * - - | * * * * - - - - | <-- H8
LC19 -> * - - * * * - - - - * - - | * * * * - - - - | <-- H9
LC17 -> * - - * * * - - - - * - - | * * * * - - - - | <-- H10
LC71 -> - - - - - - * * * - - - - | * - - - * - - - | <-- |klkcntdr:82|frame_count1
LC70 -> - - - - - - * * * - - - - | * - - - * - - - | <-- |klkcntdr:82|frame_count2
LC78 -> - - - - - - * * * - - - - | * - - - * - - - | <-- |klkcntdr:82|frame_count5
LC74 -> - - - - - - * * * - - - - | * - - - * - - - | <-- |klkcntdr:82|frame_count6
LC79 -> - - - - - - * * * - - - - | * - - - * - - - | <-- |klkcntdr:82|rammemo
LC29 -> * - - * * * - - - - * - - | * * * * - - - - | <-- NOTH3
LC127-> - - - - - - - - - - - * * | * * * - - - * * | <-- |3dffs:35.s0b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC28 |hdecodwb:69.framea
        | +----------------------------- LC30 |hdecodwb:69.upint
        | | +--------------------------- LC27 H5
        | | | +------------------------- LC25 H6
        | | | | +----------------------- LC24 H7
        | | | | | +--------------------- LC21 H8
        | | | | | | +------------------- LC19 H9
        | | | | | | | +----------------- LC17 H10
        | | | | | | | | +--------------- LC29 NOTH3
        | | | | | | | | | +------------- LC32 |ramdrw:81|offset4
        | | | | | | | | | | +----------- LC23 |ramdrw:81|offset7
        | | | | | | | | | | | +--------- LC22 |ramdrw:81|offset8
        | | | | | | | | | | | | +------- LC31 |ramdrw:81|rst
        | | | | | | | | | | | | | +----- LC20 |ramdrw:81|updown
        | | | | | | | | | | | | | | +--- LC18 |ramdrw:81.ram_rst
        | | | | | | | | | | | | | | | +- LC26 
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'B':
LC28 -> * - - - - - - - - - - - - - - - | - * - - * - - - | <-- |hdecodwb:69.framea
LC25 -> * * * * * * * * * - - - - - - - | * * * * - - - - | <-- H6
LC24 -> * * * * * * * * * - - - - - - - | * * * * - - - - | <-- H7
LC21 -> * * * * * * * * * - - - - - - - | * * * * - - - - | <-- H8
LC19 -> * * * * * - * * * - - - - - - - | * * * * - - - - | <-- H9
LC17 -> * * * * * - * * * - - - - - - - | * * * * - - - - | <-- H10
LC29 -> * * * * * * * * * - - - - - - - | * * * * - - - - | <-- NOTH3
LC32 -> - - - - - - - - - * * * * * * - | - * - - - * * - | <-- |ramdrw:81|offset4
LC23 -> - - - - - - - - - - * * * * * - | - * - - - - * - | <-- |ramdrw:81|offset7
LC22 -> - - - - - - - - - - - * * * * - | - * - - - - * - | <-- |ramdrw:81|offset8
LC31 -> - - - - - - - - - - - - - * - - | - * - - - - - - | <-- |ramdrw:81|rst
LC20 -> - - - - - - - - - * * * - * * - | - * - - - - * - | <-- |ramdrw:81|updown

Pin
2    -> - - - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> * * * * * * * * * - - - - - - - | * * * * * * * * | <-- CLK
73   -> - - - - - - - - * - - - - - - - | * * - - - - - - | <-- D3
69   -> - - * - - - - - - - - - - - - - | * * - - - - - - | <-- D5
68   -> - - - * - - - - - - - - - - - - | - * - - - - - - | <-- D6
67   -> - - - - * - - - - - - - - - - - | - * - - - - - - | <-- D7
65   -> - - - - - * - - - - - - - - - - | - * - - - - - - | <-- D8
64   -> - - - - - - * - - - - - - - - - | - * - - - - - - | <-- D9
63   -> - - - - - - - * - - - - - - - - | - * - - - - - - | <-- D10
1    -> - - - - - - - - - * * * - - - - | * * - - - - * * | <-- MRES
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
77   -> - - * - - - - - * - - - - - - - | * * - - * - - - | <-- SYSSEL
LC33 -> * - - - - - - - - - - - - - - - | - * - - - - - - | <-- |hdecodwb:69|frame_A_reset
LC8  -> * * * * * * * * * - - - - - - - | * * * * - - - - | <-- H0
LC6  -> * * * * * * * * * - - - - - - - | * * * * - - - - | <-- H1
LC5  -> * * * * * * * * * - - - - - - - | * * * * - - - - | <-- H2
LC16 -> * * * * * * * * * - - - - - - - | * * * * - - - - | <-- H4
LC13 -> - - * * * * * * * - - - - - - - | * * - - - - - - | <-- |lcntwdr:80|hclr
LC11 -> * * * * * * * * * - - - - - - - | * * * * - - - - | <-- NOTH5
LC2  -> - - - - - - - - - - - - * * * - | - * - - - * - - | <-- |ramdrw:81|offset0
LC102-> - - - - - - - - - - - - * * * - | - * - - * - - - | <-- |ramdrw:81|offset1
LC1  -> - - - - - - - - - * * * * * * - | - * - - - - * - | <-- |ramdrw:81|offset2
LC110-> - - - - - - - - - * * * * * * - | - * - - - - * - | <-- |ramdrw:81|offset3
LC109-> - - - - - - - - - - * * * * * - | - * - - - * * - | <-- |ramdrw:81|offset5
LC107-> - - - - - - - - - - * * * * * - | - * - - - * - - | <-- |ramdrw:81|offset6
LC127-> - - - - - - - - - * * * * * * - | * * * - - - * * | <-- |3dffs:35.s0b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                               Logic cells placed in LAB 'C'
        +--------------------- LC40 ADDEN
        | +------------------- LC38 CHECKSUM
        | | +----------------- LC33 |hdecodwb:69|frame_A_reset
        | | | +--------------- LC36 |hdecodwb:69.hint
        | | | | +------------- LC47 |lcntwdr:80|rstwindow
        | | | | | +----------- LC35 RAMDATA
        | | | | | | +--------- LC43 |ramdrw:81|hsound0
        | | | | | | | +------- LC46 |ramdrw:81|linenr0
        | | | | | | | | +----- LC42 |ramdrw:81|linenr2
        | | | | | | | | | +--- LC48 WINDOW
        | | | | | | | | | | +- LC37 3OR4BUF
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'C':
LC40 -> * - - - - - - - - - - | - - * - - - - - | <-- ADDEN
LC36 -> - - - * - - - - - - - | - - * - - - - * | <-- |hdecodwb:69.hint
LC47 -> - - - - - - - - - * - | - - * - - - - - | <-- |lcntwdr:80|rstwindow
LC35 -> - - - - - * - - - - - | - - * - - - - - | <-- RAMDATA
LC46 -> - - - - - - - * * - - | - - * - - - * * | <-- |ramdrw:81|linenr0
LC42 -> - - - - - - - - * - - | - - * - - - * * | <-- |ramdrw:81|linenr2
LC48 -> - - - - - - - - - * - | - - * - * * * - | <-- WINDOW
LC37 -> * * - - - - - - - - - | - - * * - - - - | <-- 3OR4BUF

Pin
2    -> - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> * * * * * * * - - * - | * * * * * * * * | <-- CLK
1    -> - - - - - - - - - - - | * * - - - - * * | <-- MRES
84   -> - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
25   -> - - - - - - - - - - * | - - * - - - - - | <-- 3OR4
80   -> - - - - * - - - - * - | - - * - - - - - | <-- 16X9
LC54 -> - - - - - * - - - - - | - - * - - - - - | <-- |hdecodwb:69|pause
LC62 -> - - - - - - * - - - - | - - * * - * - * | <-- |hdecodwb:69.count
LC58 -> - - - - - - * - - - - | - - * * - * - * | <-- |hdecodwb:69.ramadj
LC61 -> - - - - - - - * * - * | - - * - * * * * | <-- HLOAD1
LC8  -> * * * * * * - - - * - | * * * * - - - - | <-- H0
LC6  -> * * * * * * - - - * - | * * * * - - - - | <-- H1
LC5  -> * * * * * * - - - * - | * * * * - - - - | <-- H2
LC16 -> * * * * * * - - - * - | * * * * - - - - | <-- H4
LC25 -> * * * * * * - - - * - | * * * * - - - - | <-- H6
LC24 -> * * * * * * - - - * - | * * * * - - - - | <-- H7
LC21 -> * * * * * * - - - * - | * * * * - - - - | <-- H8
LC19 -> * * * * * * - - - * - | * * * * - - - - | <-- H9
LC17 -> * * * * * * - - - * - | * * * * - - - - | <-- H10
LC29 -> * * * * * * - - - * - | * * * * - - - - | <-- NOTH3
LC11 -> * * * * * * - - - * - | * * * * - - - - | <-- NOTH5
LC121-> - - - - - - - - * - - | - - * - - - * * | <-- |ramdrw:81|linenr1
LC89 -> * * - - - * - - - - - | - - * * - - - - | <-- |3dffs:35.s1b
LC127-> - - - - - - - * * * - | * * * - - - * * | <-- |3dffs:35.s0b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                     Logic cells placed in LAB 'D'
        +--------------------------- LC52 |hdecodwb:69|frame_B_reset
        | +------------------------- LC54 |hdecodwb:69|pause
        | | +----------------------- LC62 |hdecodwb:69.count
        | | | +--------------------- LC58 |hdecodwb:69.ramadj
        | | | | +------------------- LC60 |hdecodwb:69.frameb
        | | | | | +----------------- LC61 HLOAD1
        | | | | | | +--------------- LC63 |ramdrw:81|hsound1
        | | | | | | | +------------- LC55 |ramdrw:81|hsound3
        | | | | | | | | +----------- LC59 TXTBLK0
        | | | | | | | | | +--------- LC57 TXTBLK1
        | | | | | | | | | | +------- LC56 TXTNR0
        | | | | | | | | | | | +----- LC53 TXTNR1
        | | | | | | | | | | | | +--- LC51 TXTNR2
        | | | | | | | | | | | | | +- LC49 TXTNR3
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':
LC52 -> - - - - * - - - - - - - - - | - - - * - - - - | <-- |hdecodwb:69|frame_B_reset
LC62 -> - - * - - - * * - - - - - - | - - * * - * - * | <-- |hdecodwb:69.count
LC58 -> - - - * - - * * - - - - - - | - - * * - * - * | <-- |hdecodwb:69.ramadj
LC60 -> - - - - * - - - - - - - - - | - - - * * - - - | <-- |hdecodwb:69.frameb
LC63 -> - - - - - - * * - - - - - - | - - - * - * - * | <-- |ramdrw:81|hsound1
LC59 -> - - - - - - - - - - * - - - | - - - * - - - - | <-- TXTBLK0
LC56 -> - - - - - - - - - - * * * * | - - - * - - - - | <-- TXTNR0
LC53 -> - - - - - - - - - - * * * * | - - - * - - - - | <-- TXTNR1
LC51 -> - - - - - - - - - - * - * * | - - - * - - - - | <-- TXTNR2
LC49 -> - - - - - - - - - - * - - * | - - - * - - - - | <-- TXTNR3

Pin
27   -> - - - * - - - - - - - - - - | - - - * - - - - | <-- ADJUST
2    -> - - - - - - - - - * - - - - | - - - * - - - - | <-- A0
83   -> * * * * * * * * - - - - - - | * * * * * * * * | <-- CLK
1    -> - - - - - - - - - - - - - - | * * - - - - * * | <-- MRES
84   -> - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
33   -> - - - - - - - - * - - - - - | - - - * - - - - | <-- S0
LC9  -> - - - * - - - - - - - - - - | - - - * - - - - | <-- |hdecodwb:69|hsync
LC30 -> - - - - - - - - * - * * * * | - - - * - * - - | <-- |hdecodwb:69.upint
LC8  -> * * * * * * - - - - - - - - | * * * * - - - - | <-- H0
LC6  -> * * * * * * - - - - - - - - | * * * * - - - - | <-- H1
LC5  -> * * * * * * - - - - - - - - | * * * * - - - - | <-- H2
LC16 -> * * * * * * - - - - - - - - | * * * * - - - - | <-- H4
LC25 -> * * * * * * - - - - - - - - | * * * * - - - - | <-- H6
LC24 -> * * * * * * - - - - - - - - | * * * * - - - - | <-- H7
LC21 -> * * * * * * - - - - - - - - | * * * * - - - - | <-- H8
LC19 -> * * * * * * - - - - - - - - | * * * * - - - - | <-- H9
LC17 -> * * * * * * - - - - - - - - | * * * * - - - - | <-- H10
LC29 -> * * * * * * - - - - - - - - | * * * * - - - - | <-- NOTH3
LC11 -> * * * * * * - - - - - - - - | * * * * - - - - | <-- NOTH5
LC43 -> - - - - - - * * - - - - - - | - - - * - * - * | <-- |ramdrw:81|hsound0
LC116-> - - - - - - - * - - - - - - | - - - * - * - * | <-- |ramdrw:81|hsound2
LC92 -> - - - - - - - - - * * - - - | - - - * - - - - | <-- |3dffs:22.s1b
LC89 -> - - * * - - - - - - - - - - | - - * * - - - - | <-- |3dffs:35.s1b
LC37 -> - * * - - - - - - - - - - - | - - * * - - - - | <-- 3OR4BUF


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                       Logic cells placed in LAB 'E'
        +----------------------------- LC80 ABU7
        | +--------------------------- LC77 ABU8
        | | +------------------------- LC75 ABU9
        | | | +----------------------- LC73 ABU10
        | | | | +--------------------- LC72 ABU11
        | | | | | +------------------- LC69 ABU12
        | | | | | | +----------------- LC67 ABU13
        | | | | | | | +--------------- LC65 ABU14
        | | | | | | | | +------------- LC71 |klkcntdr:82|frame_count1
        | | | | | | | | | +----------- LC70 |klkcntdr:82|frame_count2
        | | | | | | | | | | +--------- LC78 |klkcntdr:82|frame_count5
        | | | | | | | | | | | +------- LC74 |klkcntdr:82|frame_count6
        | | | | | | | | | | | | +----- LC79 |klkcntdr:82|rammemo
        | | | | | | | | | | | | | +--- LC66 |klkcntdr:82.klik1
        | | | | | | | | | | | | | | +- LC68 |ramdrw:81|logo_ram1
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'E':
LC71 -> - - - - - - - - * * * * * * - | * - - - * - - - | <-- |klkcntdr:82|frame_count1
LC70 -> - - - - - - - - * * * * * * - | * - - - * - - - | <-- |klkcntdr:82|frame_count2
LC78 -> - - - - - - - - * - * * * * - | * - - - * - - - | <-- |klkcntdr:82|frame_count5
LC74 -> - - - - - - - - * - - * * * - | * - - - * - - - | <-- |klkcntdr:82|frame_count6
LC79 -> - - - - - - - - * * * * - - - | * - - - * - - - | <-- |klkcntdr:82|rammemo
LC66 -> - - - - - - - * - - - - - * - | - - - - * - - - | <-- |klkcntdr:82.klik1
LC68 -> - - - - - - - - - - - - - - * | - - - - * * * - | <-- |ramdrw:81|logo_ram1

Pin
2    -> - - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - - - - - - - - * | * * * * * * * * | <-- CLK
71   -> - - - - - - - - * * * * - - - | * - - - * - * - | <-- FIELD2
6    -> - - - - - - - - - - - - - * - | - - - - * - - - | <-- KLIK
1    -> - - - - - - - - - - - - - - - | * * - - - - * * | <-- MRES
84   -> - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
77   -> - - - - - - - - * - - * - * - | * * - - * - - - | <-- SYSSEL
LC60 -> - - - - - - - * - - - - - - - | - - - * * - - - | <-- |hdecodwb:69.frameb
LC28 -> - - - - - - - * - - - - - - - | - * - - * - - - | <-- |hdecodwb:69.framea
LC61 -> - - - - - - - - - - - - - * * | - - * - * * * * | <-- HLOAD1
LC12 -> - - - - - - - - * * * * * * - | * - - - * - - - | <-- |klkcntdr:82|frame_count0
LC10 -> - - - - - - - - * - * * * * - | * - - - * - - - | <-- |klkcntdr:82|frame_count3
LC7  -> - - - - - - - - * - * * * * - | * - - - * - - - | <-- |klkcntdr:82|frame_count4
LC95 -> * - - - - - - - - - - - - - - | - - - - * - - * | <-- |ramdrw:81|hsound7
LC126-> - * - - - - - - - - - - - - - | - - - - * - - * | <-- |ramdrw:81|hsound8
LC122-> - - * - - - - - - - - - - - - | - - - - * - - * | <-- |ramdrw:81|hsound9
LC120-> - - - * - - - - - - - - - - - | - - - - * - - * | <-- |ramdrw:81|hsound10
LC119-> - - - - * - - - - - - - - - - | - - - - * - - * | <-- |ramdrw:81|hsound11
LC118-> - - - - - * - - - - - - - - - | - - - - * - - * | <-- |ramdrw:81|hsound12
LC123-> - - - - - - * - - - - - - - - | - - - - * - - * | <-- |ramdrw:81|hsound13
LC81 -> - - - - - - - - - - - - - - * | - - - - * * * - | <-- |ramdrw:81|logo_ram0
LC101-> * - - - - - - - - - - - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram7
LC104-> - * - - - - - - - - - - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram8
LC103-> - - * - - - - - - - - - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram9
LC112-> - - - * - - - - - - - - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram10
LC97 -> - - - - * - - - - - - - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram11
LC111-> - - - - - * - - - - - - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram12
LC108-> - - - - - - * - - - - - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram13
LC106-> - - - - - - - * - - - - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram14
LC102-> - - - - - - - - - - - - - - * | - * - - * - - - | <-- |ramdrw:81|offset1
LC18 -> - - - - - - - - - - - - * - - | - - - - * - - - | <-- |ramdrw:81.ram_rst
LC48 -> * * * * * * * * - - - - - - * | - - * - * * * - | <-- WINDOW


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC94 ABU0
        | +----------------------------- LC93 ABU1
        | | +--------------------------- LC91 ABU2
        | | | +------------------------- LC88 ABU3
        | | | | +----------------------- LC86 ABU4
        | | | | | +--------------------- LC85 ABU5
        | | | | | | +------------------- LC83 ABU6
        | | | | | | | +----------------- LC84 |ramdrw:81|adjust_memo
        | | | | | | | | +--------------- LC96 |ramdrw:81|hsound5
        | | | | | | | | | +------------- LC95 |ramdrw:81|hsound7
        | | | | | | | | | | +----------- LC81 |ramdrw:81|logo_ram0
        | | | | | | | | | | | +--------- LC90 |ramdrw:81|logo_ram4
        | | | | | | | | | | | | +------- LC87 |ramdrw:81|logo_ram5
        | | | | | | | | | | | | | +----- LC82 |ramdrw:81|logo_ram6
        | | | | | | | | | | | | | | +--- LC92 |3dffs:22.s1b
        | | | | | | | | | | | | | | | +- LC89 |3dffs:35.s1b
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'F':
LC96 -> - - - - - * - - * * - - - - - - | - - - - - * - * | <-- |ramdrw:81|hsound5
LC81 -> * - - - - - - - - - * * * * - - | - - - - * * * - | <-- |ramdrw:81|logo_ram0
LC90 -> - - - - * - - - - - - * * * - - | - - - - - * * - | <-- |ramdrw:81|logo_ram4
LC87 -> - - - - - * - - - - - - * * - - | - - - - - * * - | <-- |ramdrw:81|logo_ram5
LC82 -> - - - - - - * - - - - - - * - - | - - - - - * * - | <-- |ramdrw:81|logo_ram6

Pin
2    -> - - - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - * * * * * * * - - | * * * * * * * * | <-- CLK
1    -> - - - - - - - - - - - - - - - - | * * - - - - * * | <-- MRES
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
24   -> - - - - - - - - - - - - - - - * | - - - - - * - - | <-- SOUND
5    -> - - - - - - - - - - - - - - * - | - - - - - * - - | <-- S1
LC62 -> - - - - - - - - * * - - - - - - | - - * * - * - * | <-- |hdecodwb:69.count
LC58 -> - - - - - - - * * * - - - - - - | - - * * - * - * | <-- |hdecodwb:69.ramadj
LC30 -> - - - - - - - - - - - - - - * - | - - - * - * - - | <-- |hdecodwb:69.upint
LC61 -> - - - - - - - - - - * * * * - * | - - * - * * * * | <-- HLOAD1
LC43 -> * - - - - - - - * * - - - - - - | - - - * - * - * | <-- |ramdrw:81|hsound0
LC63 -> - * - - - - - - * * - - - - - - | - - - * - * - * | <-- |ramdrw:81|hsound1
LC116-> - - * - - - - - * * - - - - - - | - - - * - * - * | <-- |ramdrw:81|hsound2
LC55 -> - - - * - - - - * * - - - - - - | - - - - - * - * | <-- |ramdrw:81|hsound3
LC113-> - - - - * - - - * * - - - - - - | - - - - - * - * | <-- |ramdrw:81|hsound4
LC115-> - - - - - - * - - * - - - - - - | - - - - - * - * | <-- |ramdrw:81|hsound6
LC68 -> - * - - - - - - - - - * * * - - | - - - - * * * - | <-- |ramdrw:81|logo_ram1
LC98 -> - - * - - - - - - - - * * * - - | - - - - - * * - | <-- |ramdrw:81|logo_ram2
LC99 -> - - - * - - - - - - - * * * - - | - - - - - * * - | <-- |ramdrw:81|logo_ram3
LC2  -> - - - - - - - - - - * - - - - - | - * - - - * - - | <-- |ramdrw:81|offset0
LC32 -> - - - - - - - - - - - * - - - - | - * - - - * * - | <-- |ramdrw:81|offset4
LC109-> - - - - - - - - - - - - * - - - | - * - - - * * - | <-- |ramdrw:81|offset5
LC107-> - - - - - - - - - - - - - * - - | - * - - - * - - | <-- |ramdrw:81|offset6
LC48 -> * * * * * * * - - - * * * * - - | - - * - * * * - | <-- WINDOW


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                                         Logic cells placed in LAB 'G'
        +------------------------------- LC105 |ramdrw:81|linenr3
        | +----------------------------- LC100 |ramdrw:81|linenr4
        | | +--------------------------- LC98 |ramdrw:81|logo_ram2
        | | | +------------------------- LC99 |ramdrw:81|logo_ram3
        | | | | +----------------------- LC101 |ramdrw:81|logo_ram7
        | | | | | +--------------------- LC104 |ramdrw:81|logo_ram8
        | | | | | | +------------------- LC103 |ramdrw:81|logo_ram9
        | | | | | | | +----------------- LC112 |ramdrw:81|logo_ram10
        | | | | | | | | +--------------- LC97 |ramdrw:81|logo_ram11
        | | | | | | | | | +------------- LC111 |ramdrw:81|logo_ram12
        | | | | | | | | | | +----------- LC108 |ramdrw:81|logo_ram13
        | | | | | | | | | | | +--------- LC106 |ramdrw:81|logo_ram14
        | | | | | | | | | | | | +------- LC102 |ramdrw:81|offset1
        | | | | | | | | | | | | | +----- LC110 |ramdrw:81|offset3
        | | | | | | | | | | | | | | +--- LC109 |ramdrw:81|offset5
        | | | | | | | | | | | | | | | +- LC107 |ramdrw:81|offset6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'G'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'G':
LC105-> * * - - - - - - - - * - - - - - | - - - - - - * * | <-- |ramdrw:81|linenr3
LC100-> * * - - - - - - - - - * - - - - | - - - - - - * * | <-- |ramdrw:81|linenr4
LC98 -> - - * * * * * * * * * * - - - - | - - - - - * * - | <-- |ramdrw:81|logo_ram2
LC99 -> - - - * * * * * * * * * - - - - | - - - - - * * - | <-- |ramdrw:81|logo_ram3
LC101-> - - - - * * * * * * * * - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram7
LC104-> - - - - - * * * * * * * - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram8
LC103-> - - - - - - * * * * * * - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram9
LC112-> - - - - - - - * * * * * - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram10
LC97 -> - - - - - - - - * * * * - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram11
LC111-> - - - - - - - - - * * * - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram12
LC108-> - - - - - - - - - - * * - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram13
LC106-> - - - - - - - - - - - * - - - - | - - - - * - * - | <-- |ramdrw:81|logo_ram14
LC110-> - - - * - - - - - - - - - * * * | - * - - - - * - | <-- |ramdrw:81|offset3
LC109-> - - - - - - - - - - - - - - * * | - * - - - * * - | <-- |ramdrw:81|offset5

Pin
2    -> - - - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - * * * * * * * * * * - - - - | * * * * * * * * | <-- CLK
71   -> - - - - - - * - - - - - - - - - | * - - - * - * - | <-- FIELD2
1    -> - - - - - - - - - - - - * * * * | * * - - - - * * | <-- MRES
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
LC61 -> * * * * * * * * * * * * - - - - | - - * - * * * * | <-- HLOAD1
LC46 -> * * - - - - - * - - - - - - - - | - - * - - - * * | <-- |ramdrw:81|linenr0
LC121-> * * - - - - - - * - - - - - - - | - - * - - - * * | <-- |ramdrw:81|linenr1
LC42 -> * * - - - - - - - * - - - - - - | - - * - - - * * | <-- |ramdrw:81|linenr2
LC81 -> - - * * * * * * * * * * - - - - | - - - - * * * - | <-- |ramdrw:81|logo_ram0
LC68 -> - - * * * * * * * * * * - - - - | - - - - * * * - | <-- |ramdrw:81|logo_ram1
LC90 -> - - - - * * * * * * * * - - - - | - - - - - * * - | <-- |ramdrw:81|logo_ram4
LC87 -> - - - - * * * * * * * * - - - - | - - - - - * * - | <-- |ramdrw:81|logo_ram5
LC82 -> - - - - * * * * * * * * - - - - | - - - - - * * - | <-- |ramdrw:81|logo_ram6
LC1  -> - - * - - - - - - - - - - * * * | - * - - - - * - | <-- |ramdrw:81|offset2
LC32 -> - - - - - - - - - - - - - - * * | - * - - - * * - | <-- |ramdrw:81|offset4
LC23 -> - - - - * - - - - - - - - - - - | - * - - - - * - | <-- |ramdrw:81|offset7
LC22 -> - - - - - * - - - - - - - - - - | - * - - - - * - | <-- |ramdrw:81|offset8
LC20 -> - - - - - - - - - - - - - * * * | - * - - - - * - | <-- |ramdrw:81|updown
LC48 -> - - * * * * * * * * * * - - - - | - - * - * * * - | <-- WINDOW
LC127-> * * - - - - - - - - - - * * * * | * * * - - - * * | <-- |3dffs:35.s0b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                     Logic cells placed in LAB 'H'
        +--------------------------- LC125 HINT
        | +------------------------- LC116 |ramdrw:81|hsound2
        | | +----------------------- LC113 |ramdrw:81|hsound4
        | | | +--------------------- LC115 |ramdrw:81|hsound6
        | | | | +------------------- LC126 |ramdrw:81|hsound8
        | | | | | +----------------- LC122 |ramdrw:81|hsound9
        | | | | | | +--------------- LC120 |ramdrw:81|hsound10
        | | | | | | | +------------- LC119 |ramdrw:81|hsound11
        | | | | | | | | +----------- LC118 |ramdrw:81|hsound12
        | | | | | | | | | +--------- LC123 |ramdrw:81|hsound13
        | | | | | | | | | | +------- LC121 |ramdrw:81|linenr1
        | | | | | | | | | | | +----- LC124 |resetgen:45|d0
        | | | | | | | | | | | | +--- LC114 |resetgen:45|d1
        | | | | | | | | | | | | | +- LC127 |3dffs:35.s0b
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC116-> - * * * * * * * * * - - - - | - - - * - * - * | <-- |ramdrw:81|hsound2
LC113-> - - * * * * * * * * - - - - | - - - - - * - * | <-- |ramdrw:81|hsound4
LC115-> - - - * * * * * * * - - - - | - - - - - * - * | <-- |ramdrw:81|hsound6
LC126-> - - - - * * * * * * - - - - | - - - - * - - * | <-- |ramdrw:81|hsound8
LC122-> - - - - * * * * * * - - - - | - - - - * - - * | <-- |ramdrw:81|hsound9
LC120-> - - - - * - * * * * - - - - | - - - - * - - * | <-- |ramdrw:81|hsound10
LC119-> - - - - * - * * * * - - - - | - - - - * - - * | <-- |ramdrw:81|hsound11
LC118-> - - - - * - * * * * - - - - | - - - - * - - * | <-- |ramdrw:81|hsound12
LC123-> - - - - * - * * - * - - - - | - - - - * - - * | <-- |ramdrw:81|hsound13
LC121-> - - - - - - - - - - * - - - | - - * - - - * * | <-- |ramdrw:81|linenr1
LC124-> * - - - - - - - - - - * * - | - - - - - - - * | <-- |resetgen:45|d0
LC114-> * - - - - - - - - - - * * - | - - - - - - - * | <-- |resetgen:45|d1
LC127-> - - - - - - - - - - * - - - | * * * - - - * * | <-- |3dffs:35.s0b

Pin
2    -> - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - * * * * * * * * * - - - - | * * * * * * * * | <-- CLK
62   -> - - - - - - - - - - - - - * | - - - - - - - * | <-- MOVEBIT
1    -> * - - - - - - - - - - * * - | * * - - - - * * | <-- MRES
84   -> - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
LC36 -> * - - - - - - - - - - * * - | - - * - - - - * | <-- |hdecodwb:69.hint
LC62 -> - * * * * * * * * * - - - - | - - * * - * - * | <-- |hdecodwb:69.count
LC58 -> - * * * * * * * * * - - - - | - - * * - * - * | <-- |hdecodwb:69.ramadj
LC61 -> - - - - - - - - - - * - - * | - - * - * * * * | <-- HLOAD1
LC84 -> - - - - - * - - - - - - - - | - - - - - - - * | <-- |ramdrw:81|adjust_memo
LC43 -> - * * * * * * * * * - - - - | - - - * - * - * | <-- |ramdrw:81|hsound0
LC63 -> - * * * * * * * * * - - - - | - - - * - * - * | <-- |ramdrw:81|hsound1
LC55 -> - - * * * * * * * * - - - - | - - - - - * - * | <-- |ramdrw:81|hsound3
LC96 -> - - - * * * * * * * - - - - | - - - - - * - * | <-- |ramdrw:81|hsound5
LC95 -> - - - - * * * * * * - - - - | - - - - * - - * | <-- |ramdrw:81|hsound7
LC46 -> - - - - - - - - - - * - - - | - - * - - - * * | <-- |ramdrw:81|linenr0
LC42 -> - - - - - - - - - - * - - - | - - * - - - * * | <-- |ramdrw:81|linenr2
LC105-> - - - - - - - - - - * - - - | - - - - - - * * | <-- |ramdrw:81|linenr3
LC100-> - - - - - - - - - - * - - - | - - - - - - * * | <-- |ramdrw:81|linenr4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:               c:\max2work\pt8633\v63\d1v63drb.rpt
d1v63drb

** EQUATIONS **

ADJUST   : INPUT;
A0       : INPUT;
BBCKLIK  : INPUT;
CLK      : INPUT;
D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
D8       : INPUT;
D9       : INPUT;
D10      : INPUT;
FIELD2   : INPUT;
KLIK     : INPUT;
MOVEBIT  : INPUT;
MRES     : INPUT;
PAGE1    : INPUT;
SOUND    : INPUT;
SYS_H    : INPUT;
SYSSEL   : INPUT;
S0       : INPUT;
S1       : INPUT;
3OR4     : INPUT;
16X9     : INPUT;

-- Node name is 'ABU0' 
-- Equation name is 'ABU0', location is LC094, type is output.
ABU0     = TRI(_LC094, GLOBAL(!PAGE1));
_LC094   = LCELL( _EQ001 $  GND);
  _EQ001 =  _LC081 &  WINDOW
         #  _LC043 & !WINDOW;

-- Node name is 'ABU1' 
-- Equation name is 'ABU1', location is LC093, type is output.
ABU1     = TRI(_LC093, GLOBAL(!PAGE1));
_LC093   = LCELL( _EQ002 $  GND);
  _EQ002 =  _LC068 &  WINDOW
         #  _LC063 & !WINDOW;

-- Node name is 'ABU2' 
-- Equation name is 'ABU2', location is LC091, type is output.
ABU2     = TRI(_LC091, GLOBAL(!PAGE1));
_LC091   = LCELL( _EQ003 $  GND);
  _EQ003 =  _LC098 &  WINDOW
         #  _LC116 & !WINDOW;

-- Node name is 'ABU3' 
-- Equation name is 'ABU3', location is LC088, type is output.
ABU3     = TRI(_LC088, GLOBAL(!PAGE1));
_LC088   = LCELL( _EQ004 $  GND);
  _EQ004 =  _LC099 &  WINDOW
         #  _LC055 & !WINDOW;

-- Node name is 'ABU4' 
-- Equation name is 'ABU4', location is LC086, type is output.
ABU4     = TRI(_LC086, GLOBAL(!PAGE1));
_LC086   = LCELL( _EQ005 $  GND);
  _EQ005 =  _LC090 &  WINDOW
         #  _LC113 & !WINDOW;

-- Node name is 'ABU5' 
-- Equation name is 'ABU5', location is LC085, type is output.
ABU5     = TRI(_LC085, GLOBAL(!PAGE1));
_LC085   = LCELL( _EQ006 $  GND);
  _EQ006 =  _LC087 &  WINDOW
         #  _LC096 & !WINDOW;

-- Node name is 'ABU6' 
-- Equation name is 'ABU6', location is LC083, type is output.
ABU6     = TRI(_LC083, GLOBAL(!PAGE1));
_LC083   = LCELL( _EQ007 $  GND);
  _EQ007 =  _LC082 &  WINDOW
         #  _LC115 & !WINDOW;

-- Node name is 'ABU7' 
-- Equation name is 'ABU7', location is LC080, type is output.
ABU7     = TRI(_LC080, GLOBAL(!PAGE1));
_LC080   = LCELL( _EQ008 $  GND);
  _EQ008 =  _LC101 &  WINDOW
         #  _LC095 & !WINDOW;

-- Node name is 'ABU8' 
-- Equation name is 'ABU8', location is LC077, type is output.
ABU8     = TRI(_LC077, GLOBAL(!PAGE1));
_LC077   = LCELL( _EQ009 $  GND);
  _EQ009 =  _LC104 &  WINDOW
         #  _LC126 & !WINDOW;

-- Node name is 'ABU9' 
-- Equation name is 'ABU9', location is LC075, type is output.
ABU9     = TRI(_LC075, GLOBAL(!PAGE1));
_LC075   = LCELL( _EQ010 $  GND);
  _EQ010 =  _LC103 &  WINDOW
         #  _LC122 & !WINDOW;

-- Node name is 'ABU10' 
-- Equation name is 'ABU10', location is LC073, type is output.
ABU10    = TRI(_LC073, GLOBAL(!PAGE1));
_LC073   = LCELL( _EQ011 $  GND);
  _EQ011 =  _LC112 &  WINDOW
         #  _LC120 & !WINDOW;

-- Node name is 'ABU11' 
-- Equation name is 'ABU11', location is LC072, type is output.
ABU11    = TRI(_LC072, GLOBAL(!PAGE1));
_LC072   = LCELL( _EQ012 $  GND);
  _EQ012 =  _LC097 &  WINDOW
         #  _LC119 & !WINDOW;

-- Node name is 'ABU12' 
-- Equation name is 'ABU12', location is LC069, type is output.
ABU12    = TRI(_LC069, GLOBAL(!PAGE1));
_LC069   = LCELL( _EQ013 $  GND);
  _EQ013 =  _LC111 &  WINDOW
         #  _LC118 & !WINDOW;

-- Node name is 'ABU13' 
-- Equation name is 'ABU13', location is LC067, type is output.
ABU13    = TRI(_LC067, GLOBAL(!PAGE1));
_LC067   = LCELL( _EQ014 $  GND);
  _EQ014 =  _LC108 &  WINDOW
         #  _LC123 & !WINDOW;

-- Node name is 'ABU14' 
-- Equation name is 'ABU14', location is LC065, type is output.
ABU14    = TRI(_LC065, GLOBAL(!PAGE1));
_LC065   = LCELL( _EQ015 $  GND);
  _EQ015 =  _LC060 &  _LC066 & !WINDOW
         #  _LC028 &  _LC066 & !WINDOW
         #  _LC106 &  WINDOW;

-- Node name is 'ADDEN' = '|hdecodwb:69.addenable' from file "hdecodwb.tdf" line 15, column 3
-- Equation name is 'ADDEN', type is output 
 ADDEN   = TFFE( _EQ016,  CLK, !_EQ017,  VCC,  VCC);
  _EQ016 = !ADDEN &  H0 &  H1 & !H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              _LC089 & !NOTH3 &  NOTH5;
  _EQ017 =  H0 & !H1 & !H7 & !H8 &  H9 &  H10 &  NOTH3 &  _X001 &  _X002 & 
              _X003 &  _X004 &  _X005 &  _X006 &  _X007;
  _X001  = EXP( H2 & !H4);
  _X002  = EXP(!H2 & !3OR4BUF);
  _X003  = EXP( H2 &  H6);
  _X004  = EXP( H4 &  3OR4BUF);
  _X005  = EXP(!NOTH5 &  3OR4BUF);
  _X006  = EXP( H2 &  NOTH5);
  _X007  = EXP(!H6 &  3OR4BUF);

-- Node name is 'CHECKSUM' = '|hdecodwb:69.checksum' from file "hdecodwb.tdf" line 13, column 9
-- Equation name is 'CHECKSUM', type is output 
 CHECKSUM = DFFE( _EQ018 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ018 = !H0 &  H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC089 & 
             !NOTH3 & !NOTH5 &  3OR4BUF
         # !H0 &  H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC089 & 
              NOTH3 & !NOTH5 & !3OR4BUF;

-- Node name is 'HINT' 
-- Equation name is 'HINT', location is LC125, type is output.
 HINT    = LCELL( _EQ019 $  GND);
  _EQ019 =  _LC036 &  _LC114 &  _LC124 &  MRES;

-- Node name is 'HLOAD1' = '|hdecodwb:69.hload1' from file "hdecodwb.tdf" line 13, column 24
-- Equation name is 'HLOAD1', type is output 
 HLOAD1  = DFFE( _EQ020 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ020 =  H0 &  H1 &  H2 & !H4 &  H6 &  H7 &  H8 & !H9 &  H10 & !NOTH3 & 
              NOTH5;

-- Node name is 'H0' = '|lcntwdr:80.h0' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'H0', type is output 
 H0      = DFFE( _EQ021 $  VCC,  CLK,  VCC,  VCC,  VCC);
  _EQ021 =  H0 & !_LC013
         # !D0 &  _LC013;

-- Node name is 'H1' = '|lcntwdr:80.h1' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'H1', type is output 
 H1      = DFFE( _EQ022 $  VCC,  CLK,  VCC,  VCC,  VCC);
  _EQ022 =  H0 &  H1 & !_LC013
         # !H0 & !H1 & !_LC013
         # !D1 &  _LC013;

-- Node name is 'H2' = '|lcntwdr:80.h2' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'H2', type is output 
 H2      = DFFE( _EQ023 $  VCC,  CLK,  VCC,  VCC,  VCC);
  _EQ023 =  H0 &  H1 &  H2 & !_LC013 &  _X008
         # !H2 & !_LC013 &  _X009
         # !D2 &  _LC013;
  _X008  = EXP( H4 & !H6 &  H7 & !H8 &  H9 &  H10 &  NOTH3 &  NOTH5 &  SYSSEL);
  _X009  = EXP( H0 &  H1);

-- Node name is 'H3' = '|lcntwdr~80.h3~1' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'H3', type is output 
 H3      = DFFE( _EQ024 $  VCC,  CLK,  VCC,  VCC,  VCC);
  _EQ024 =  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC013 &  NOTH3 &  NOTH5 & 
              SYSSEL
         #  H0 &  H1 &  H2 & !_LC013 & !NOTH3
         # !_LC013 &  NOTH3 &  _X010
         # !D3 &  _LC013;
  _X010  = EXP( H0 &  H1 &  H2);

-- Node name is 'H4' = '|lcntwdr:80.h4' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'H4', type is output 
 H4      = TFFE( _EQ025,  CLK,  VCC,  VCC,  VCC);
  _EQ025 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC013 & 
              NOTH3 &  NOTH5 &  SYSSEL
         #  H0 &  H1 &  H2 & !_LC013 & !NOTH3
         #  D4 & !H4 &  _LC013
         # !D4 &  H4 &  _LC013;

-- Node name is 'H5' = '|lcntwdr~80.h5~1' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'H5', type is output 
-- _LC027 borrows parallel expanders from _LC026 
 H5      = DFFE( _EQ026 $ !NOTH5,  CLK,  VCC,  VCC,  VCC);
  _EQ026 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC013 & 
              NOTH5 &  SYSSEL
         #  H0 &  H1 &  H2 &  H4 & !_LC013 & !NOTH3
         #  D5 &  _LC013 &  NOTH5
         # !D5 &  _LC013 & !NOTH5;

-- Node name is 'H6' = '|lcntwdr:80.h6' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'H6', type is output 
 H6      = DFFE( _EQ027 $  VCC,  CLK,  VCC,  VCC,  VCC);
  _EQ027 =  H0 &  H1 &  H2 &  H4 &  H6 & !_LC013 & !NOTH3 & !NOTH5
         # !H6 &  H7 & !H8 &  H9 &  H10 & !_LC013
         # !H6 & !_LC013 &  _X011
         # !D6 &  _LC013;
  _X011  = EXP( H0 &  H1 &  H2 &  H4 & !NOTH3 & !NOTH5);

-- Node name is 'H7' = '|lcntwdr:80.h7' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'H7', type is output 
 H7      = TFFE( _EQ028,  CLK,  VCC,  VCC,  VCC);
  _EQ028 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC013 & 
             !NOTH3 & !NOTH5
         #  H0 &  H1 &  H2 &  H4 &  H6 & !_LC013 & !NOTH3 & !NOTH5
         #  D7 & !H7 &  _LC013
         # !D7 &  H7 &  _LC013;

-- Node name is 'H8' = '|lcntwdr:80.h8' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'H8', type is output 
 H8      = TFFE( _EQ029,  CLK,  VCC,  VCC,  VCC);
  _EQ029 =  H0 &  H1 &  H2 &  H4 &  H6 &  H7 & !_LC013 & !NOTH3 & !NOTH5
         #  D8 & !H8 &  _LC013
         # !D8 &  H8 &  _LC013;

-- Node name is 'H9' = '|lcntwdr:80.h9' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'H9', type is output 
 H9      = TFFE( _EQ030,  CLK,  VCC,  VCC,  VCC);
  _EQ030 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC013 & 
             !NOTH3 & !NOTH5
         #  H0 &  H1 &  H2 &  H4 &  H6 &  H7 &  H8 & !_LC013 & !NOTH3 & 
             !NOTH5
         #  D9 & !H9 &  _LC013
         # !D9 &  H9 &  _LC013;

-- Node name is 'H10' = '|lcntwdr:80.h10' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'H10', type is output 
 H10     = TFFE( _EQ031,  CLK,  VCC,  VCC,  VCC);
  _EQ031 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC013 & 
             !NOTH3 & !NOTH5
         #  H0 &  H1 &  H2 &  H4 &  H6 &  H7 &  H8 &  H9 & !_LC013 & !NOTH3 & 
             !NOTH5
         #  D10 & !H10 &  _LC013
         # !D10 &  H10 &  _LC013;

-- Node name is 'NOTH3' = '|lcntwdr:80.h3' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'NOTH3', type is output 
NOTH3    = _LC029~NOT;
_LC029~NOT = DFFE( _EQ032 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ032 =  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC013 &  NOTH3 &  NOTH5 & 
              SYSSEL
         #  H0 &  H1 &  H2 & !_LC013 & !NOTH3
         # !_LC013 &  NOTH3 &  _X010
         # !D3 &  _LC013;
  _X010  = EXP( H0 &  H1 &  H2);

-- Node name is 'NOTH5' = '|lcntwdr:80.h5' from file "lcntwdr.tdf" line 27, column 4
-- Equation name is 'NOTH5', type is output 
NOTH5    = _LC011~NOT;
_LC011~NOT = TFFE( _EQ033,  CLK,  VCC,  VCC,  VCC);
  _EQ033 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC013 & 
              NOTH5 &  SYSSEL
         #  H0 &  H1 &  H2 &  H4 & !_LC013 & !NOTH3
         #  D5 &  _LC013 &  NOTH5
         # !D5 &  _LC013 & !NOTH5;

-- Node name is 'RAMDATA' = '|hdecodwb:69.rambit' from file "hdecodwb.tdf" line 15, column 19
-- Equation name is 'RAMDATA', type is output 
 RAMDATA = TFFE( _EQ034,  CLK, !_LC054,  VCC,  VCC);
  _EQ034 =  H0 & !H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC089 & 
              NOTH3 &  NOTH5 & !RAMDATA;

-- Node name is 'TXTBLK0' = '|3dffs:22.s2b' from file "3dffs.tdf" line 7, column 3
-- Equation name is 'TXTBLK0', type is output 
 TXTBLK0 = DFFE( S0 $  GND,  _LC030,  VCC,  VCC,  VCC);

-- Node name is 'TXTBLK1' 
-- Equation name is 'TXTBLK1', location is LC057, type is output.
 TXTBLK1 = LCELL( _EQ035 $  VCC);
  _EQ035 = !A0 & !_LC092;

-- Node name is 'TXTNR0' = '|txtadr3:78.txtnr0' from file "txtadr3.tdf" line 8, column 8
-- Equation name is 'TXTNR0', type is output 
 TXTNR0  = TFFE(!_EQ036,  _LC030,  VCC,  VCC,  VCC);
  _EQ036 = !_LC092 & !TXTBLK0 & !TXTNR0 & !TXTNR1 & !TXTNR2 & !TXTNR3;

-- Node name is 'TXTNR1' = '|txtadr3:78.txtnr1' from file "txtadr3.tdf" line 8, column 8
-- Equation name is 'TXTNR1', type is output 
 TXTNR1  = TFFE( TXTNR0,  _LC030,  VCC,  VCC,  VCC);

-- Node name is 'TXTNR2' = '|txtadr3:78.txtnr2' from file "txtadr3.tdf" line 8, column 8
-- Equation name is 'TXTNR2', type is output 
 TXTNR2  = TFFE( _EQ037,  _LC030,  VCC,  VCC,  VCC);
  _EQ037 =  TXTNR0 &  TXTNR1;

-- Node name is 'TXTNR3' = '|txtadr3:78.txtnr3' from file "txtadr3.tdf" line 8, column 8
-- Equation name is 'TXTNR3', type is output 
 TXTNR3  = TFFE( _EQ038,  _LC030,  VCC,  VCC,  VCC);
  _EQ038 =  TXTNR0 &  TXTNR1 &  TXTNR2;

-- Node name is 'WINDOW' = '|lcntwdr:80.window' from file "lcntwdr.tdf" line 29, column 3
-- Equation name is 'WINDOW', type is output 
 WINDOW  = TFFE( _EQ039,  CLK, !_LC047,  VCC,  VCC);
  _EQ039 = !H0 &  H1 & !H2 &  H4 & !H6 &  H7 & !H8 &  H9 & !H10 &  _LC127 & 
              NOTH3 &  NOTH5 & !WINDOW &  16X9
         # !H0 & !H1 &  H2 &  H4 &  H6 & !H7 & !H8 &  H9 & !H10 &  _LC127 & 
              NOTH3 &  NOTH5 & !WINDOW & !16X9;

-- Node name is '3OR4BUF' = '|3dffs:35.s2b' from file "3dffs.tdf" line 7, column 3
-- Equation name is '3OR4BUF', type is output 
 3OR4BUF = DFFE( 3OR4 $  GND,  HLOAD1,  VCC,  VCC,  VCC);

-- Node name is '|hdecodwb:69|:56' = '|hdecodwb:69.count' from file "hdecodwb.tdf" line 15, column 13
-- Equation name is '_LC062', type is buried 
_LC062   = TFFE( _EQ040,  CLK, !_EQ041,  VCC,  VCC);
  _EQ040 =  H0 & !H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !_LC062 & 
              _LC089 & !NOTH3 &  NOTH5;
  _EQ041 = !H0 &  H1 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH5 &  _X012 & 
              _X013 &  _X014 &  _X015;
  _X012  = EXP(!H2 &  3OR4BUF);
  _X013  = EXP( NOTH3 &  3OR4BUF);
  _X014  = EXP( H2 & !3OR4BUF);
  _X015  = EXP(!NOTH3 & !3OR4BUF);

-- Node name is '|hdecodwb:69|:60' = '|hdecodwb:69.framea' from file "hdecodwb.tdf" line 16, column 11
-- Equation name is '_LC028', type is buried 
_LC028   = TFFE(!_EQ042,  CLK, !_LC033,  VCC,  VCC);
  _EQ042 =  _X016 &  _X017 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 & 
              _X023;
  _X016  = EXP( H0 &  H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !_LC028 & 
              NOTH3 & !NOTH5);
  _X017  = EXP( H0 &  H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !_LC028 & 
             !NOTH3 &  NOTH5);
  _X018  = EXP( H0 &  H1 & !H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !_LC028 & 
             !NOTH3 & !NOTH5);
  _X019  = EXP( H0 & !H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !_LC028 & 
             !NOTH3 &  NOTH5);
  _X020  = EXP( H0 & !H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !_LC028 & 
              NOTH3 & !NOTH5);
  _X021  = EXP( H0 &  H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !_LC028 & 
              NOTH3 &  NOTH5);
  _X022  = EXP( H0 & !H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !_LC028 & 
             !NOTH3 &  NOTH5);
  _X023  = EXP( H0 & !H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !_LC028 & 
              NOTH3 & !NOTH5);

-- Node name is '|hdecodwb:69|frame_A_reset' from file "hdecodwb.tdf" line 14, column 18
-- Equation name is '_LC033', type is buried 
_LC033   = DFFE( _EQ043 $  _EQ044,  CLK,  VCC,  VCC,  VCC);
  _EQ043 = !H0 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & !NOTH5 & 
              _X024 &  _X025 &  _X026 &  _X027 &  _X028 &  _X029 &  _X030
         # !H0 &  H1 &  H2 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & !NOTH5 & 
              _X024 &  _X025 &  _X026 &  _X027 &  _X028 &  _X029 &  _X030
         # !H0 &  H1 & !H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
              _X024 &  _X025 &  _X026 &  _X027 &  _X028 &  _X029 &  _X030;
  _X024  = EXP( H1 & !H2 &  H4 &  NOTH3);
  _X025  = EXP(!H1 & !H2 &  H4 & !NOTH3);
  _X026  = EXP(!H1 &  H2 &  NOTH3 &  NOTH5);
  _X027  = EXP(!H1 & !H2 &  NOTH3 & !NOTH5);
  _X028  = EXP( H1 & !NOTH3 &  NOTH5);
  _X029  = EXP(!H1 &  H2 & !H4);
  _X030  = EXP(!H4 &  NOTH5);
  _EQ044 = !H0 & !H6 & !H7 & !H8 &  H9 &  H10 &  _X024 &  _X025 &  _X026 & 
              _X027 &  _X028 &  _X029 &  _X030;
  _X024  = EXP( H1 & !H2 &  H4 &  NOTH3);
  _X025  = EXP(!H1 & !H2 &  H4 & !NOTH3);
  _X026  = EXP(!H1 &  H2 &  NOTH3 &  NOTH5);
  _X027  = EXP(!H1 & !H2 &  NOTH3 & !NOTH5);
  _X028  = EXP( H1 & !NOTH3 &  NOTH5);
  _X029  = EXP(!H1 &  H2 & !H4);
  _X030  = EXP(!H4 &  NOTH5);

-- Node name is '|hdecodwb:69|:59' = '|hdecodwb:69.frameb' from file "hdecodwb.tdf" line 16, column 3
-- Equation name is '_LC060', type is buried 
_LC060   = DFFE( _EQ045 $  VCC,  CLK, !_LC052,  VCC,  VCC);
  _EQ045 = !_LC060 &  _X031 &  _X032 &  _X033 &  _X034;
  _X031  = EXP(!H0 & !H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
              NOTH5);
  _X032  = EXP(!H0 & !H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5);
  _X033  = EXP(!H0 & !H1 & !H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
             !NOTH5);
  _X034  = EXP(!H0 & !H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
              NOTH5);

-- Node name is '|hdecodwb:69|frame_B_reset' from file "hdecodwb.tdf" line 14, column 3
-- Equation name is '_LC052', type is buried 
_LC052   = DFFE( _EQ046 $  VCC,  CLK,  VCC,  VCC,  VCC);
  _EQ046 =  _X035 &  _X036 &  _X037 &  _X038 &  _X039 &  _X040 &  _X041 & 
              _X042;
  _X035  = EXP( H0 &  H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5);
  _X036  = EXP(!H0 &  H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
             !NOTH5);
  _X037  = EXP( H0 &  H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
              NOTH5);
  _X038  = EXP( H0 &  H1 & !H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
             !NOTH5);
  _X039  = EXP(!H0 &  H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5);
  _X040  = EXP(!H0 &  H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5);
  _X041  = EXP(!H0 &  H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
              NOTH5);
  _X042  = EXP( H0 &  H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
              NOTH5);

-- Node name is '|hdecodwb:69|:53' = '|hdecodwb:69.hint' from file "hdecodwb.tdf" line 15, column 27
-- Equation name is '_LC036', type is buried 
_LC036   = TFFE( _EQ047,  CLK, !_EQ048,  VCC,  VCC);
  _EQ047 =  H0 & !H1 &  H2 & !H4 &  H6 &  H7 &  H8 & !H9 &  H10 & !_LC036 & 
             !NOTH3 &  NOTH5;
  _EQ048 =  H0 &  H1 &  H2 & !H4 &  H6 & !H7 &  H8 & !H9 &  H10 & !NOTH3 & 
             !NOTH5;

-- Node name is '|hdecodwb:69|hsync' from file "hdecodwb.tdf" line 13, column 3
-- Equation name is '_LC009', type is buried 
_LC009   = DFFE( _EQ049 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ049 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 &  H8 & !H9 &  H10 & !NOTH3 & 
              NOTH5;

-- Node name is '|hdecodwb:69|pause' from file "hdecodwb.tdf" line 13, column 18
-- Equation name is '_LC054', type is buried 
_LC054   = DFFE( _EQ050 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ050 =  H0 & !H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
             !NOTH5 &  3OR4BUF
         #  H0 & !H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5 & !3OR4BUF;

-- Node name is '|hdecodwb:69|:58' = '|hdecodwb:69.ramadj' from file "hdecodwb.tdf" line 15, column 32
-- Equation name is '_LC058', type is buried 
_LC058   = TFFE( _EQ051,  CLK, !_LC009,  VCC,  VCC);
  _EQ051 = !ADJUST &  H0 & !H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
             !_LC058 &  _LC089 &  NOTH3 &  NOTH5;

-- Node name is '|hdecodwb:69|:61' = '|hdecodwb:69.upint' from file "hdecodwb.tdf" line 14, column 32
-- Equation name is '_LC030', type is buried 
_LC030   = DFFE( _EQ052 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ052 = !H0 & !H1 & !H2 &  H4 &  H6 &  H7 &  H8 & !H9 &  H10 & !NOTH3 & 
             !NOTH5;

-- Node name is '|klkcntdr:82|frame_count0' from file "klkcntdr.tdf" line 8, column 14
-- Equation name is '_LC012', type is buried 
_LC012   = DFFE( _EQ053 $ !_LC079, !FIELD2,  VCC,  VCC,  VCC);
  _EQ053 = !_LC007 &  _LC010 & !_LC070 &  _LC071 &  _LC074 & !_LC078 & 
             !_LC079 & !SYSSEL
         #  _LC012 & !_LC079;

-- Node name is '|klkcntdr:82|frame_count1' from file "klkcntdr.tdf" line 8, column 14
-- Equation name is '_LC071', type is buried 
_LC071   = DFFE( _EQ054 $  _EQ055, !FIELD2,  VCC,  VCC,  VCC);
  _EQ054 =  _LC007 &  _LC010 &  _LC012 & !_LC070 & !_LC071 &  _LC074 & 
             !_LC078 & !_LC079 &  SYSSEL &  _X043
         # !_LC007 &  _LC010 & !_LC012 & !_LC070 &  _LC071 &  _LC074 & 
             !_LC078 & !_LC079 & !SYSSEL &  _X043
         #  _LC012 &  _LC071 & !_LC079 &  _X043;
  _X043  = EXP(!_LC012 & !_LC071);
  _EQ055 = !_LC079 &  _X043;
  _X043  = EXP(!_LC012 & !_LC071);

-- Node name is '|klkcntdr:82|frame_count2' from file "klkcntdr.tdf" line 8, column 14
-- Equation name is '_LC070', type is buried 
_LC070   = DFFE( _EQ056 $ !_LC079, !FIELD2,  VCC,  VCC,  VCC);
  _EQ056 =  _LC012 &  _LC070 &  _LC071 & !_LC079
         # !_LC070 & !_LC071 & !_LC079
         # !_LC012 & !_LC070 & !_LC079;

-- Node name is '|klkcntdr:82|frame_count3' from file "klkcntdr.tdf" line 8, column 14
-- Equation name is '_LC010', type is buried 
_LC010   = DFFE( _EQ057 $  _EQ058, !FIELD2,  VCC,  VCC,  VCC);
  _EQ057 =  _LC007 &  _LC010 &  _LC012 & !_LC070 & !_LC071 &  _LC074 & 
             !_LC078 & !_LC079 &  SYSSEL &  _X044 &  _X045 &  _X046
         # !_LC007 &  _LC010 & !_LC012 & !_LC070 &  _LC071 &  _LC074 & 
             !_LC078 & !_LC079 & !SYSSEL &  _X044 &  _X045 &  _X046
         #  _LC010 &  _LC012 &  _LC070 &  _LC071 & !_LC079 &  _X044 &  _X045 & 
              _X046;
  _X044  = EXP(!_LC010 & !_LC070);
  _X045  = EXP(!_LC010 & !_LC071);
  _X046  = EXP(!_LC010 & !_LC012);
  _EQ058 = !_LC079 &  _X044 &  _X045 &  _X046;
  _X044  = EXP(!_LC010 & !_LC070);
  _X045  = EXP(!_LC010 & !_LC071);
  _X046  = EXP(!_LC010 & !_LC012);

-- Node name is '|klkcntdr:82|frame_count4' from file "klkcntdr.tdf" line 8, column 14
-- Equation name is '_LC007', type is buried 
_LC007   = TFFE( _EQ059, !FIELD2,  VCC,  VCC,  VCC);
  _EQ059 =  _LC007 &  _LC010 &  _LC012 & !_LC070 & !_LC071 &  _LC074 & 
             !_LC078 &  SYSSEL
         # !_LC007 &  _LC010 &  _LC012 &  _LC070 &  _LC071 & !_LC079
         #  _LC007 &  _LC010 &  _LC012 &  _LC070 &  _LC071
         #  _LC007 &  _LC079;

-- Node name is '|klkcntdr:82|frame_count5' from file "klkcntdr.tdf" line 8, column 14
-- Equation name is '_LC078', type is buried 
_LC078   = TFFE( _EQ060, !FIELD2,  VCC,  VCC,  VCC);
  _EQ060 =  _LC007 &  _LC010 &  _LC012 &  _LC070 &  _LC071 & !_LC078 & 
             !_LC079
         #  _LC007 &  _LC010 &  _LC012 &  _LC070 &  _LC071 &  _LC078
         #  _LC078 &  _LC079;

-- Node name is '|klkcntdr:82|frame_count6' from file "klkcntdr.tdf" line 8, column 14
-- Equation name is '_LC074', type is buried 
_LC074   = TFFE(!_EQ061, !FIELD2,  VCC,  VCC,  VCC);
  _EQ061 =  _X047 &  _X048 &  _X049 &  _X050 &  _X051;
  _X047  = EXP( _LC007 &  _LC010 &  _LC012 & !_LC070 & !_LC071 &  _LC074 & 
             !_LC078 &  SYSSEL);
  _X048  = EXP( _LC007 &  _LC010 &  _LC012 &  _LC070 &  _LC071 & !_LC074 & 
              _LC078 & !_LC079);
  _X049  = EXP(!_LC007 &  _LC010 & !_LC012 & !_LC070 &  _LC071 &  _LC074 & 
             !_LC078 & !SYSSEL);
  _X050  = EXP( _LC007 &  _LC010 &  _LC012 &  _LC070 &  _LC071 &  _LC074 & 
              _LC078);
  _X051  = EXP( _LC074 &  _LC079);

-- Node name is '|klkcntdr:82|:34' = '|klkcntdr:82.klik1' from file "klkcntdr.tdf" line 9, column 3
-- Equation name is '_LC066', type is buried 
_LC066   = TFFE( _EQ062,  HLOAD1, !_EQ063,  VCC,  VCC);
  _EQ062 =  KLIK & !_LC007 &  _LC010 &  _LC012 & !_LC066 &  _LC070 & !_LC071 & 
             !_LC074 & !_LC078 &  SYSSEL
         #  KLIK & !_LC007 &  _LC010 & !_LC012 & !_LC066 &  _LC070 &  _LC071 & 
             !_LC074 & !_LC078;
  _EQ063 =  _LC007 & !_LC010 & !_LC012 &  _LC070 & !_LC071 & !_LC074 & 
             !_LC078 & !SYSSEL;

-- Node name is '|klkcntdr:82|rammemo' from file "klkcntdr.tdf" line 8, column 21
-- Equation name is '_LC079', type is buried 
_LC079   = DFFE( GND $  VCC,  _LC018, !_EQ064,  VCC,  VCC);
  _EQ064 = !_LC007 & !_LC010 & !_LC012 & !_LC070 & !_LC071 & !_LC074 & 
             !_LC078;

-- Node name is '|lcntwdr:80|hclr' from file "lcntwdr.tdf" line 28, column 3
-- Equation name is '_LC013', type is buried 
_LC013   = DFFE( SYS_H $  GND,  CLK,  VCC,  VCC,  VCC);

-- Node name is '|lcntwdr:80|rstwindow' from file "lcntwdr.tdf" line 30, column 3
-- Equation name is '_LC047', type is buried 
_LC047   = DFFE( _EQ065 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ065 = !H0 &  H1 & !H2 &  H4 &  H6 &  H7 &  H8 &  H9 & !H10 & !NOTH3 & 
              NOTH5 &  16X9
         # !H0 &  H1 &  H2 &  H4 & !H6 & !H7 & !H8 & !H9 &  H10 &  NOTH3 & 
              NOTH5;

-- Node name is '|ramdrw:81|adjust_memo' from file "ramdrw.tdf" line 77, column 3
-- Equation name is '_LC084', type is buried 
_LC084   = DFFE( _LC058 $  GND,  CLK,  VCC,  VCC,  VCC);

-- Node name is '|ramdrw:81|hsound0' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC043', type is buried 
_LC043   = TFFE( _LC062,  CLK, !_LC058,  VCC,  VCC);

-- Node name is '|ramdrw:81|hsound1' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC063', type is buried 
_LC063   = TFFE( _EQ066,  CLK, !_LC058,  VCC,  VCC);
  _EQ066 =  _LC043 &  _LC062;

-- Node name is '|ramdrw:81|hsound2' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC116', type is buried 
_LC116   = TFFE( _EQ067,  CLK, !_LC058,  VCC,  VCC);
  _EQ067 =  _LC043 &  _LC062 &  _LC063;

-- Node name is '|ramdrw:81|hsound3' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC055', type is buried 
_LC055   = TFFE( _EQ068,  CLK, !_LC058,  VCC,  VCC);
  _EQ068 =  _LC043 &  _LC062 &  _LC063 &  _LC116;

-- Node name is '|ramdrw:81|hsound4' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC113', type is buried 
_LC113   = TFFE( _EQ069,  CLK, !_LC058,  VCC,  VCC);
  _EQ069 =  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC116;

-- Node name is '|ramdrw:81|hsound5' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC096', type is buried 
_LC096   = TFFE( _EQ070,  CLK, !_LC058,  VCC,  VCC);
  _EQ070 =  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC113 &  _LC116;

-- Node name is '|ramdrw:81|hsound6' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC115', type is buried 
_LC115   = TFFE( _EQ071,  CLK, !_LC058,  VCC,  VCC);
  _EQ071 =  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC096 &  _LC113 & 
              _LC116;

-- Node name is '|ramdrw:81|hsound7' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC095', type is buried 
_LC095   = TFFE( _EQ072,  CLK, !_LC058,  VCC,  VCC);
  _EQ072 =  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC096 &  _LC113 & 
              _LC115 &  _LC116;

-- Node name is '|ramdrw:81|hsound8' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC126', type is buried 
_LC126   = TFFE( _EQ073,  CLK, !_LC058,  VCC,  VCC);
  _EQ073 =  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC095 &  _LC096 & 
              _LC113 &  _LC115 &  _LC116 & !_LC126 &  _X052
         #  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC095 &  _LC096 & 
              _LC113 &  _LC115 &  _LC116 &  _LC126;
  _X052  = EXP(!_LC118 &  _LC119 &  _LC120 &  _LC122 &  _LC123);

-- Node name is '|ramdrw:81|hsound9' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC122', type is buried 
_LC122   = TFFE( _EQ074,  CLK, !_LC058,  VCC,  VCC);
  _EQ074 =  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC095 &  _LC096 & 
              _LC113 &  _LC115 &  _LC116 &  _LC126
         # !_LC062 &  _LC084 & !_LC122;

-- Node name is '|ramdrw:81|hsound10' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC120', type is buried 
_LC120   = TFFE( _EQ075,  CLK, !_LC058,  VCC,  VCC);
  _EQ075 =  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC095 &  _LC096 & 
              _LC113 &  _LC115 &  _LC116 & !_LC118 &  _LC119 &  _LC120 & 
              _LC122 &  _LC123 & !_LC126
         #  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC095 &  _LC096 & 
              _LC113 &  _LC115 &  _LC116 &  _LC122 &  _LC126;

-- Node name is '|ramdrw:81|hsound11' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC119', type is buried 
_LC119   = TFFE( _EQ076,  CLK, !_LC058,  VCC,  VCC);
  _EQ076 =  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC095 &  _LC096 & 
              _LC113 &  _LC115 &  _LC116 & !_LC118 &  _LC119 &  _LC120 & 
              _LC122 &  _LC123 & !_LC126
         #  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC095 &  _LC096 & 
              _LC113 &  _LC115 &  _LC116 &  _LC120 &  _LC122 &  _LC126;

-- Node name is '|ramdrw:81|hsound12' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC118', type is buried 
_LC118   = TFFE( _EQ077,  CLK, !_LC058,  VCC,  VCC);
  _EQ077 =  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC095 &  _LC096 & 
              _LC113 &  _LC115 &  _LC116 &  _LC119 &  _LC120 &  _LC122 & 
              _LC126;

-- Node name is '|ramdrw:81|hsound13' from file "ramdrw.tdf" line 76, column 9
-- Equation name is '_LC123', type is buried 
_LC123   = TFFE( _EQ078,  CLK, !_LC058,  VCC,  VCC);
  _EQ078 =  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC095 &  _LC096 & 
              _LC113 &  _LC115 &  _LC116 & !_LC118 &  _LC119 &  _LC120 & 
              _LC122 &  _LC123 & !_LC126
         #  _LC043 &  _LC055 &  _LC062 &  _LC063 &  _LC095 &  _LC096 & 
              _LC113 &  _LC115 &  _LC116 &  _LC118 &  _LC119 &  _LC120 & 
              _LC122 &  _LC126;

-- Node name is '|ramdrw:81|linenr0' from file "ramdrw.tdf" line 81, column 9
-- Equation name is '_LC046', type is buried 
_LC046   = DFFE( _EQ079 $  _LC127,  HLOAD1,  VCC,  VCC,  VCC);
  _EQ079 =  _LC046 &  _LC127;

-- Node name is '|ramdrw:81|linenr1' from file "ramdrw.tdf" line 81, column 9
-- Equation name is '_LC121', type is buried 
_LC121   = DFFE( _EQ080 $ !_LC127,  HLOAD1,  VCC,  VCC,  VCC);
  _EQ080 =  _LC042 &  _LC046 &  _LC100 &  _LC105 &  _LC121 &  _LC127
         #  _LC046 & !_LC121 &  _LC127
         # !_LC046 &  _LC121 &  _LC127;

-- Node name is '|ramdrw:81|linenr2' from file "ramdrw.tdf" line 81, column 9
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( _EQ081 $  _LC127,  HLOAD1,  VCC,  VCC,  VCC);
  _EQ081 =  _LC042 &  _LC046 &  _LC121 &  _LC127
         # !_LC042 & !_LC121 &  _LC127
         # !_LC042 & !_LC046 &  _LC127;

-- Node name is '|ramdrw:81|linenr3' from file "ramdrw.tdf" line 81, column 9
-- Equation name is '_LC105', type is buried 
_LC105   = TFFE( _EQ082,  HLOAD1,  VCC,  VCC,  VCC);
  _EQ082 =  _LC042 &  _LC046 & !_LC100 &  _LC105 &  _LC121 &  _LC127
         #  _LC042 &  _LC046 & !_LC105 &  _LC121
         # !_LC105 & !_LC127;

-- Node name is '|ramdrw:81|linenr4' from file "ramdrw.tdf" line 81, column 9
-- Equation name is '_LC100', type is buried 
_LC100   = TFFE( _EQ083,  HLOAD1,  VCC,  VCC,  VCC);
  _EQ083 =  _LC042 &  _LC046 & !_LC100 &  _LC105 &  _LC121 &  _LC127
         #  _LC042 &  _LC046 &  _LC100 &  _LC105 &  _LC121
         #  _LC100 & !_LC127;

-- Node name is '|ramdrw:81|logo_ram0' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC081', type is buried 
_LC081   = DFFE( _EQ084 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ084 = !HLOAD1 & !_LC081 &  WINDOW
         # !HLOAD1 &  _LC081 & !WINDOW
         #  HLOAD1 &  _LC002;

-- Node name is '|ramdrw:81|logo_ram1' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC068', type is buried 
_LC068   = DFFE( _EQ085 $  GND,  CLK,  VCC,  VCC,  VCC);
  _EQ085 = !HLOAD1 &  _LC068 & !_LC081 &  WINDOW
         # !HLOAD1 & !_LC068 &  _LC081 &  WINDOW
         # !HLOAD1 &  _LC068 & !WINDOW
         #  HLOAD1 &  _LC102;

-- Node name is '|ramdrw:81|logo_ram2' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC098', type is buried 
_LC098   = TFFE( _EQ086,  CLK,  VCC,  VCC,  VCC);
  _EQ086 = !HLOAD1 &  _LC068 &  _LC081 &  WINDOW
         #  HLOAD1 &  _LC001 & !_LC098
         #  HLOAD1 & !_LC001 &  _LC098;

-- Node name is '|ramdrw:81|logo_ram3' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC099', type is buried 
_LC099   = TFFE( _EQ087,  CLK,  VCC,  VCC,  VCC);
  _EQ087 = !HLOAD1 &  _LC068 &  _LC081 &  _LC098 &  WINDOW
         #  HLOAD1 & !_LC099 &  _LC110
         #  HLOAD1 &  _LC099 & !_LC110;

-- Node name is '|ramdrw:81|logo_ram4' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC090', type is buried 
_LC090   = TFFE( _EQ088,  CLK,  VCC,  VCC,  VCC);
  _EQ088 = !HLOAD1 &  _LC068 &  _LC081 &  _LC098 &  _LC099 &  WINDOW
         #  HLOAD1 &  _LC032 & !_LC090
         #  HLOAD1 & !_LC032 &  _LC090;

-- Node name is '|ramdrw:81|logo_ram5' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC087', type is buried 
_LC087   = TFFE( _EQ089,  CLK,  VCC,  VCC,  VCC);
  _EQ089 = !HLOAD1 &  _LC068 &  _LC081 &  _LC090 &  _LC098 &  _LC099 & 
              WINDOW
         #  HLOAD1 & !_LC087 &  _LC109
         #  HLOAD1 &  _LC087 & !_LC109;

-- Node name is '|ramdrw:81|logo_ram6' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC082', type is buried 
_LC082   = TFFE( _EQ090,  CLK,  VCC,  VCC,  VCC);
  _EQ090 = !HLOAD1 &  _LC068 &  _LC081 &  _LC087 &  _LC090 &  _LC098 & 
              _LC099 &  WINDOW
         #  HLOAD1 & !_LC082 &  _LC107
         #  HLOAD1 &  _LC082 & !_LC107;

-- Node name is '|ramdrw:81|logo_ram7' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC101', type is buried 
_LC101   = TFFE( _EQ091,  CLK,  VCC,  VCC,  VCC);
  _EQ091 = !HLOAD1 &  _LC068 &  _LC081 &  _LC082 &  _LC087 &  _LC090 & 
              _LC098 &  _LC099 &  WINDOW
         #  HLOAD1 &  _LC023 & !_LC101
         #  HLOAD1 & !_LC023 &  _LC101;

-- Node name is '|ramdrw:81|logo_ram8' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC104', type is buried 
_LC104   = TFFE( _EQ092,  CLK,  VCC,  VCC,  VCC);
  _EQ092 = !HLOAD1 &  _LC068 &  _LC081 &  _LC082 &  _LC087 &  _LC090 & 
              _LC098 &  _LC099 &  _LC101 &  WINDOW
         #  HLOAD1 &  _LC022 & !_LC104
         #  HLOAD1 & !_LC022 &  _LC104;

-- Node name is '|ramdrw:81|logo_ram9' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC103', type is buried 
_LC103   = TFFE( _EQ093,  CLK,  VCC,  VCC,  VCC);
  _EQ093 = !HLOAD1 &  _LC068 &  _LC081 &  _LC082 &  _LC087 &  _LC090 & 
              _LC098 &  _LC099 &  _LC101 &  _LC104 &  WINDOW
         #  FIELD2 &  HLOAD1 & !_LC103
         # !FIELD2 &  HLOAD1 &  _LC103;

-- Node name is '|ramdrw:81|logo_ram10' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC112', type is buried 
_LC112   = TFFE( _EQ094,  CLK,  VCC,  VCC,  VCC);
  _EQ094 = !HLOAD1 &  _LC068 &  _LC081 &  _LC082 &  _LC087 &  _LC090 & 
              _LC098 &  _LC099 &  _LC101 &  _LC103 &  _LC104 &  WINDOW
         #  HLOAD1 &  _LC046 & !_LC112
         #  HLOAD1 & !_LC046 &  _LC112;

-- Node name is '|ramdrw:81|logo_ram11' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC097', type is buried 
_LC097   = TFFE( _EQ095,  CLK,  VCC,  VCC,  VCC);
  _EQ095 = !HLOAD1 &  _LC068 &  _LC081 &  _LC082 &  _LC087 &  _LC090 & 
              _LC098 &  _LC099 &  _LC101 &  _LC103 &  _LC104 &  _LC112 & 
              WINDOW
         #  HLOAD1 & !_LC097 &  _LC121
         #  HLOAD1 &  _LC097 & !_LC121;

-- Node name is '|ramdrw:81|logo_ram12' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC111', type is buried 
_LC111   = TFFE( _EQ096,  CLK,  VCC,  VCC,  VCC);
  _EQ096 = !HLOAD1 &  _LC068 &  _LC081 &  _LC082 &  _LC087 &  _LC090 & 
              _LC097 &  _LC098 &  _LC099 &  _LC101 &  _LC103 &  _LC104 & 
              _LC112 &  WINDOW
         #  HLOAD1 &  _LC042 & !_LC111
         #  HLOAD1 & !_LC042 &  _LC111;

-- Node name is '|ramdrw:81|logo_ram13' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC108', type is buried 
_LC108   = TFFE( _EQ097,  CLK,  VCC,  VCC,  VCC);
  _EQ097 = !HLOAD1 &  _LC068 &  _LC081 &  _LC082 &  _LC087 &  _LC090 & 
              _LC097 &  _LC098 &  _LC099 &  _LC101 &  _LC103 &  _LC104 & 
              _LC111 &  _LC112 &  WINDOW
         #  HLOAD1 &  _LC105 & !_LC108
         #  HLOAD1 & !_LC105 &  _LC108;

-- Node name is '|ramdrw:81|logo_ram14' from file "ramdrw.tdf" line 79, column 11
-- Equation name is '_LC106', type is buried 
_LC106   = TFFE( _EQ098,  CLK,  VCC,  VCC,  VCC);
  _EQ098 = !HLOAD1 &  _LC068 &  _LC081 &  _LC082 &  _LC087 &  _LC090 & 
              _LC097 &  _LC098 &  _LC099 &  _LC101 &  _LC103 &  _LC104 & 
              _LC108 &  _LC111 &  _LC112 &  WINDOW
         #  HLOAD1 &  _LC100 & !_LC106
         #  HLOAD1 & !_LC100 &  _LC106;

-- Node name is '|ramdrw:81|offset0' from file "ramdrw.tdf" line 80, column 9
-- Equation name is '_LC002', type is buried 
_LC002   = TFFE( GND,  _LC127,  MRES,  VCC,  VCC);

-- Node name is '|ramdrw:81|offset1' from file "ramdrw.tdf" line 80, column 9
-- Equation name is '_LC102', type is buried 
_LC102   = TFFE( GND,  _LC127,  MRES,  VCC,  VCC);

-- Node name is '|ramdrw:81|offset2' from file "ramdrw.tdf" line 80, column 9
-- Equation name is '_LC001', type is buried 
_LC001   = TFFE( VCC,  _LC127,  MRES,  VCC,  VCC);

-- Node name is '|ramdrw:81|offset3' from file "ramdrw.tdf" line 80, column 9
-- Equation name is '_LC110', type is buried 
_LC110   = DFFE( _EQ099 $  _LC020,  _LC127,  MRES,  VCC,  VCC);
  _EQ099 = !_LC001 &  _LC110
         #  _LC001 & !_LC110;

-- Node name is '|ramdrw:81|offset4' from file "ramdrw.tdf" line 80, column 9
-- Equation name is '_LC032', type is buried 
_LC032   = TFFE( _EQ100,  _LC127,  MRES,  VCC,  VCC);
  _EQ100 =  _LC001 & !_LC020 &  _LC110
         # !_LC001 &  _LC020 & !_LC110;

-- Node name is '|ramdrw:81|offset5' from file "ramdrw.tdf" line 80, column 9
-- Equation name is '_LC109', type is buried 
_LC109   = TFFE( _EQ101,  _LC127,  MRES,  VCC,  VCC);
  _EQ101 =  _LC001 & !_LC020 &  _LC032 &  _LC110
         # !_LC001 &  _LC020 & !_LC032 & !_LC110;

-- Node name is '|ramdrw:81|offset6' from file "ramdrw.tdf" line 80, column 9
-- Equation name is '_LC107', type is buried 
_LC107   = TFFE( _EQ102,  _LC127,  MRES,  VCC,  VCC);
  _EQ102 =  _LC001 & !_LC020 &  _LC032 &  _LC109 &  _LC110
         # !_LC001 &  _LC020 & !_LC032 & !_LC109 & !_LC110;

-- Node name is '|ramdrw:81|offset7' from file "ramdrw.tdf" line 80, column 9
-- Equation name is '_LC023', type is buried 
_LC023   = TFFE( _EQ103,  _LC127,  MRES,  VCC,  VCC);
  _EQ103 =  _LC001 & !_LC020 &  _LC032 &  _LC107 &  _LC109 &  _LC110
         # !_LC001 &  _LC020 & !_LC032 & !_LC107 & !_LC109 & !_LC110;

-- Node name is '|ramdrw:81|offset8' from file "ramdrw.tdf" line 80, column 9
-- Equation name is '_LC022', type is buried 
_LC022   = TFFE( _EQ104,  _LC127,  MRES,  VCC,  VCC);
  _EQ104 =  _LC001 & !_LC020 &  _LC023 &  _LC032 &  _LC107 &  _LC109 & 
              _LC110
         # !_LC001 &  _LC020 & !_LC023 & !_LC032 & !_LC107 & !_LC109 & 
             !_LC110;

-- Node name is '|ramdrw:81|:56' = '|ramdrw:81.ram_rst' from file "ramdrw.tdf" line 82, column 10
-- Equation name is '_LC018', type is buried 
_LC018   = DFFE( _EQ105 $  GND,  _LC127,  VCC,  VCC,  VCC);
  _EQ105 =  _LC001 & !_LC002 &  _LC020 &  _LC022 & !_LC023 & !_LC032 & 
             !_LC102 & !_LC107 & !_LC109 & !_LC110;

-- Node name is '|ramdrw:81|rst' from file "ramdrw.tdf" line 78, column 3
-- Equation name is '_LC031', type is buried 
_LC031   = DFFE( _EQ106 $  GND,  _LC127,  VCC,  VCC,  VCC);
  _EQ106 = !_LC001 & !_LC002 & !_LC022 & !_LC023 & !_LC032 & !_LC102 & 
             !_LC107 & !_LC109 & !_LC110;

-- Node name is '|ramdrw:81|updown' from file "ramdrw.tdf" line 82, column 3
-- Equation name is '_LC020', type is buried 
_LC020   = TFFE( _EQ107,  _LC127, !_LC031,  VCC,  VCC);
  _EQ107 = !_LC001 & !_LC002 & !_LC020 &  _LC022 & !_LC023 & !_LC032 & 
             !_LC102 &  _LC107 & !_LC109 & !_LC110;

-- Node name is '|resetgen:45|d0' from file "resetgen.tdf" line 7, column 4
-- Equation name is '_LC124', type is buried 
_LC124   = TFFE( _EQ108,  _LC036,  MRES,  VCC,  VCC);
  _EQ108 = !_LC114 &  _LC124 &  MRES
         # !_LC124 &  MRES;

-- Node name is '|resetgen:45|d1' from file "resetgen.tdf" line 7, column 4
-- Equation name is '_LC114', type is buried 
_LC114   = TFFE( _EQ109,  _LC036,  MRES,  VCC,  VCC);
  _EQ109 = !_LC114 &  _LC124 &  MRES;

-- Node name is '|3dffs:22|sb' = '|3dffs:22.s1b' from file "3dffs.tdf" line 7, column 6
-- Equation name is '_LC092', type is buried 
_LC092   = DFFE( S1 $  GND,  _LC030,  VCC,  VCC,  VCC);

-- Node name is '|3dffs:35|sc' = '|3dffs:35.s0b' from file "3dffs.tdf" line 7, column 9
-- Equation name is '_LC127', type is buried 
_LC127   = DFFE( MOVEBIT $  GND,  HLOAD1,  VCC,  VCC,  VCC);

-- Node name is '|3dffs:35|sb' = '|3dffs:35.s1b' from file "3dffs.tdf" line 7, column 6
-- Equation name is '_LC089', type is buried 
_LC089   = DFFE( SOUND $  GND,  HLOAD1,  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X010 occurs in LABs A, B




Project Information                        c:\max2work\pt8633\v63\d1v63drb.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = off
      Automatic Global Clear              = off
      Automatic Global Preset             = off
      Automatic Global Output Enable      = off
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = on

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off
ADT PALACE Compilation                    = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:09
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:12


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,732K
