{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681190202701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681190202715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 10:46:42 2023 " "Processing started: Tue Apr 11 10:46:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681190202715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681190202715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_UART -c FIFO_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_UART -c FIFO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681190202715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1681190203137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "baudrate.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/baudrate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_UART " "Found entity 1: FIFO_UART" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1mhz " "Found entity 1: clock_1mhz" {  } { { "clock_1mhz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/clock_1mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8bit " "Found entity 1: counter_8bit" {  } { { "counter_8bit.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/counter_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1hz " "Found entity 1: clock_1hz" {  } { { "clock_1hz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/clock_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_var.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_var.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_var " "Found entity 1: clock_var" {  } { { "clock_var.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/clock_var.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO_UART " "Elaborating entity \"FIFO_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681190212677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"baudrate:uart_baud\"" {  } { { "FIFO_UART.v" "uart_baud" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:uart_Tx\"" {  } { { "FIFO_UART.v" "uart_Tx" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:FIFO " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:FIFO\"" {  } { { "FIFO_UART.v" "FIFO" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO:FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "scfifo_component" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO:FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681190212745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO:FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212745 ""}  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1681190212745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dm31 " "Found entity 1: scfifo_dm31" {  } { { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dm31 FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated " "Elaborating entity \"scfifo_dm31\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ks31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ks31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ks31 " "Found entity 1: a_dpfifo_ks31" {  } { { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ks31 FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo " "Elaborating entity \"a_dpfifo_ks31\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\"" {  } { { "db/scfifo_dm31.tdf" "dpfifo" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_fefifo_08f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_ks31.tdf" "fifo_state" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/cntr_fo7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_fefifo_08f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_4711.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_4711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_4711 " "Found entity 1: dpram_4711" {  } { { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_4711 FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram " "Elaborating entity \"dpram_4711\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\"" {  } { { "db/a_dpfifo_ks31.tdf" "FIFOram" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0k1 " "Found entity 1: altsyncram_q0k1" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190212965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190212965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0k1 FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1 " "Elaborating entity \"altsyncram_q0k1\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\"" {  } { { "db/dpram_4711.tdf" "altsyncram1" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190212965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/cntr_3ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190213012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190213012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_ks31.tdf" "rd_ptr_count" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190213012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_8bit counter_8bit:counter_8bit " "Elaborating entity \"counter_8bit\" for hierarchy \"counter_8bit:counter_8bit\"" {  } { { "FIFO_UART.v" "counter_8bit" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190213028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_8bit.v(12) " "Verilog HDL assignment warning at counter_8bit.v(12): truncated value with size 32 to match size of target (8)" {  } { { "counter_8bit.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/counter_8bit.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681190213028 "|FIFO_UART|counter_8bit:counter_8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_var clock_var:clock_var " "Elaborating entity \"clock_var\" for hierarchy \"clock_var:clock_var\"" {  } { { "FIFO_UART.v" "clock_var" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190213028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_var.v(14) " "Verilog HDL assignment warning at clock_var.v(14): truncated value with size 32 to match size of target (26)" {  } { { "clock_var.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/clock_var.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681190213028 "|FIFO_UART|clock_var:clock_var"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1681190213562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1681190213689 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1681190214172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1681190214316 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681190214316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681190214371 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681190214371 ""} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Implemented 137 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681190214371 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1681190214371 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681190214371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681190214413 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 10:46:54 2023 " "Processing ended: Tue Apr 11 10:46:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681190214413 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681190214413 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681190214413 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681190214413 ""}
