#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 17 07:29:28 2018
# Process ID: 7109
# Current directory: /home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex
# Command line: vivado -notrace -source /home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1_ex.tcl
# Log file: /home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/vivado.log
# Journal file: /home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/project/project.srcs/sources_1/ip/mig_7series_1/mig_7series_1_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 6142.070 ; gain = 67.723 ; free physical = 22187 ; free virtual = 26869
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
Post Processing the example_design
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_7series_1'...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/xsim/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/xsim/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/modelsim/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/modelsim/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/questa/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/questa/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/ies/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/ies/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/vcs/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/vcs/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/riviera/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/riviera/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/activehdl/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/activehdl/mig_a.prj'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [exportsim-Tcl-29] Script generated: '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/xcelium/mig_7series_1.sh'
INFO: [SIM-utils-43] Exported '/home/feilong/Storages/fpga/25_uart_send_pic_to_hdmi_version_two/exp/mig_7series_1_ex/mig_7series_1_ex.ip_user_files/sim_scripts/mig_7series_1/xcelium/mig_a.prj'
export_ip_user_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6250.957 ; gain = 0.000 ; free physical = 21919 ; free virtual = 26772
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 17 07:36:52 2018...
