#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun May  1 11:34:42 2022
# Process ID: 17463
# Current directory: /home/david/prj_wsl/fpga_dev/reuse/gen_logic/fifo_sync/platforms/vivado_2021.2
# Command line: vivado
# Log file: /home/david/prj_wsl/fpga_dev/reuse/gen_logic/fifo_sync/platforms/vivado_2021.2/vivado.log
# Journal file: /home/david/prj_wsl/fpga_dev/reuse/gen_logic/fifo_sync/platforms/vivado_2021.2/vivado.jou
# Running On: DESKTOP-7M0SPE8, OS: Linux, CPU Frequency: 3693.064 MHz, CPU Physical cores: 12, Host memory: 16751 MB
#-----------------------------------------------------------
start_gui
create_project project_1 /home/david/prj_wsl/fpga_dev/reuse/gen_logic/fifo_sync/platforms/vivado_2021.2/fifo_sync/prj -part xc7a35tcpg236-1
set_property target_language VHDL [current_project]
add_files -norecurse /home/david/prj_wsl/fpga_dev/reuse/gen_logic/fifo_sync/rtl/fifo_sync.vhd
update_compile_order -fileset sources_1
file mkdir /home/david/prj_wsl/fpga_dev/reuse/gen_logic/fifo_sync/platforms/vivado_2021.2/fifo_sync/prj/project_1.srcs/constrs_1
close [ open /home/david/prj_wsl/fpga_dev/reuse/gen_logic/fifo_sync/platforms/vivado_2021.2/fifo_sync/src/timing_constraints.xdc w ]
add_files -fileset constrs_1 /home/david/prj_wsl/fpga_dev/reuse/gen_logic/fifo_sync/platforms/vivado_2021.2/fifo_sync/src/timing_constraints.xdc
close_project
create_project ram_sp /home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/platforms/vivado_2021.2/ram_sp/prj -part xc7a35tcpg236-1
set_property target_language VHDL [current_project]
add_files -norecurse {/home/david/prj_wsl/fpga_dev/reuse/gen_logic/gen_utils/rtl/gen_utils_pkg.vhd /home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/rtl/ram_sp.vhd}
update_compile_order -fileset sources_1
file mkdir /home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/platforms/vivado_2021.2/ram_sp/prj/ram_sp.srcs/constrs_1
close [ open /home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/platforms/vivado_2021.2/ram_sp/src/timing_constrs.xdc w ]
add_files -fileset constrs_1 /home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/platforms/vivado_2021.2/ram_sp/src/timing_constrs.xdc
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/sim/ram_sp_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property file_type {VHDL 2008} [get_files  /home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/rtl/ram_sp.vhd]
set_property file_type {VHDL 2008} [get_files  /home/david/prj_wsl/fpga_dev/reuse/memory/ram_sp/sim/ram_sp_tb.vhd]
set_property file_type {VHDL 2008} [get_files  /home/david/prj_wsl/fpga_dev/reuse/gen_logic/gen_utils/rtl/gen_utils_pkg.vhd]
launch_simulation
source ram_sp_tb.tcl
run all
close_sim
launch_simulation
source ram_sp_tb.tcl
close_sim
launch_simulation
source ram_sp_tb.tcl
run all
launch_runs synth_1 -jobs 10
wait_on_run synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/david/prj_wsl/fpga_dev/reuse/gen_logic/gen_utils/rtl/gen_utils_pkg.vhd] -no_script -reset -force -quiet
remove_files  /home/david/prj_wsl/fpga_dev/reuse/gen_logic/gen_utils/rtl/gen_utils_pkg.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/david/prj_wsl/fpga_dev/reuse/memory/mem_utils_pkg.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property file_type {VHDL 2008} [get_files  /home/david/prj_wsl/fpga_dev/reuse/memory/mem_utils_pkg.vhd]
