// Seed: 241017672
module module_0 (
    output supply0 id_0,
    input tri id_1
    , id_9,
    input wand id_2,
    input supply0 id_3,
    input wire id_4,
    input supply0 id_5,
    output wor id_6,
    input tri id_7
);
  wire id_10;
  wor  id_11;
  assign id_9  = 1;
  assign id_11 = -1;
  wire id_12;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    inout wire id_0,
    input wand id_1,
    input wire id_2
    , id_5,
    input tri0 id_3
);
  wire id_6;
  bufif1 primCall (id_0, id_2, id_1);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_0,
      id_3
  );
endmodule
