<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_gpio_2_0_synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/design_1_axi_gpio_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_2_1_synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/design_1_axi_gpio_2_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_2_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_2_3_synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/design_1_axi_gpio_2_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_2_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_0_0_synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/design_1_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_Controller_0_0_synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_ps7_0_100M_0_synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_gpio_2_2_synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/design_1_axi_gpio_2_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_2_0_synth_1"/>
	</Run>
	<Run Id="design_1_axi_gpio_0_1_synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/design_1_axi_gpio_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
	</Run>
	<Run Id="design_1_PE_array_0_1_synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/design_1_PE_array_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/FPGA/PE_array/project_1/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_gpio_2_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_2_1_synth_1"/>
		<Parent Id="design_1_axi_gpio_2_3_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_0_synth_1"/>
		<Parent Id="design_1_Controller_0_0_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_axi_gpio_2_2_synth_1"/>
		<Parent Id="design_1_axi_gpio_0_1_synth_1"/>
		<Parent Id="design_1_PE_array_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

