# do ProcessorProject_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/embed/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/etudiant/Documents/LIGUORI_RADOLANIRINA_GA/FlipFlop_D.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:40 on Feb 25,2020
# vcom -reportprogress 300 -93 -work work /home/etudiant/Documents/LIGUORI_RADOLANIRINA_GA/FlipFlop_D.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FlipFlop_D
# -- Compiling architecture Behavior of FlipFlop_D
# End time: 12:05:40 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/etudiant/Documents/LIGUORI_RADOLANIRINA_GA/FSM_detect.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:40 on Feb 25,2020
# vcom -reportprogress 300 -93 -work work /home/etudiant/Documents/LIGUORI_RADOLANIRINA_GA/FSM_detect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FSM_detect
# -- Compiling architecture Behavior of FSM_detect
# End time: 12:05:40 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work /home/etudiant/Documents/LIGUORI_RADOLANIRINA_GA/test_FSM_detect.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:05:51 on Feb 25,2020
# vcom -reportprogress 300 -work work /home/etudiant/Documents/LIGUORI_RADOLANIRINA_GA/test_FSM_detect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity test_FSM_detect
# -- Compiling architecture archictecture of test_FSM_detect
# End time: 12:05:51 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -i -l msim_transcript rtl_work.test_fsm_detect
# vsim -i -l msim_transcript rtl_work.test_fsm_detect 
# Start time: 12:06:02 on Feb 25,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.test_fsm_detect(archictecture)
# Loading rtl_work.fsm_detect(behavior)
# Loading rtl_work.flipflop_d(behavior)
add wave -position insertpoint  \
sim:/test_fsm_detect/w_w \
sim:/test_fsm_detect/setn_w \
sim:/test_fsm_detect/resetn_w \
sim:/test_fsm_detect/CLK_w \
sim:/test_fsm_detect/z_w
run
# End time: 12:33:46 on Feb 25,2020, Elapsed time: 0:27:44
# Errors: 0, Warnings: 0
