<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p147" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_147{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_147{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_147{left:808px;bottom:1141px;letter-spacing:-0.16px;}
#t4_147{left:70px;bottom:1083px;letter-spacing:0.12px;}
#t5_147{left:152px;bottom:1083px;letter-spacing:0.16px;}
#t6_147{left:70px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_147{left:70px;bottom:1042px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t8_147{left:143px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t9_147{left:70px;bottom:1025px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_147{left:70px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_147{left:70px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_147{left:70px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_147{left:70px;bottom:950px;letter-spacing:-0.15px;}
#te_147{left:70px;bottom:882px;letter-spacing:0.16px;}
#tf_147{left:151px;bottom:882px;letter-spacing:0.21px;word-spacing:-0.03px;}
#tg_147{left:70px;bottom:857px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_147{left:70px;bottom:840px;letter-spacing:-0.16px;word-spacing:-0.75px;}
#ti_147{left:70px;bottom:823px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#tj_147{left:70px;bottom:807px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tk_147{left:70px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_147{left:70px;bottom:773px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_147{left:70px;bottom:749px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_147{left:70px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#to_147{left:70px;bottom:715px;letter-spacing:-0.16px;word-spacing:-1.27px;}
#tp_147{left:70px;bottom:698px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tq_147{left:70px;bottom:681px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_147{left:70px;bottom:623px;letter-spacing:0.13px;}
#ts_147{left:152px;bottom:623px;letter-spacing:0.14px;word-spacing:0.01px;}
#tt_147{left:70px;bottom:599px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tu_147{left:263px;bottom:599px;letter-spacing:-0.19px;}
#tv_147{left:310px;bottom:599px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tw_147{left:70px;bottom:582px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_147{left:70px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_147{left:70px;bottom:541px;letter-spacing:-0.17px;word-spacing:-0.87px;}
#tz_147{left:661px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#t10_147{left:837px;bottom:541px;}
#t11_147{left:70px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_147{left:734px;bottom:531px;}
#t13_147{left:745px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t14_147{left:70px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_147{left:70px;bottom:483px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t16_147{left:70px;bottom:466px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t17_147{left:70px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t18_147{left:70px;bottom:423px;}
#t19_147{left:96px;bottom:426px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t1a_147{left:96px;bottom:409px;letter-spacing:-0.15px;word-spacing:-0.35px;}
#t1b_147{left:336px;bottom:409px;}
#t1c_147{left:348px;bottom:409px;letter-spacing:-0.17px;}
#t1d_147{left:70px;bottom:383px;}
#t1e_147{left:96px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1f_147{left:70px;bottom:362px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_147{left:70px;bottom:345px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1h_147{left:70px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_147{left:70px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_147{left:70px;bottom:287px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1k_147{left:70px;bottom:270px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1l_147{left:70px;bottom:254px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1m_147{left:70px;bottom:133px;letter-spacing:-0.15px;}
#t1n_147{left:92px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t1o_147{left:92px;bottom:116px;letter-spacing:-0.13px;word-spacing:0.02px;}

.s1_147{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_147{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_147{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_147{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_147{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_147{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_147{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s8_147{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s9_147{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.sa_147{font-size:14px;font-family:Symbol_3ef;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts147" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Symbol_3ef;
	src: url("fonts/Symbol_3ef.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg147Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg147" style="-webkit-user-select: none;"><object width="935" height="1210" data="147/147.svg" type="image/svg+xml" id="pdf147" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_147" class="t s1_147">Vol. 3A </span><span id="t2_147" class="t s1_147">4-41 </span>
<span id="t3_147" class="t s2_147">PAGING </span>
<span id="t4_147" class="t s3_147">4.9.3 </span><span id="t5_147" class="t s3_147">Caching Paging-Related Information about Memory Typing </span>
<span id="t6_147" class="t s4_147">A processor may cache information from the paging-structure entries in TLBs and paging-structure caches (see </span>
<span id="t7_147" class="t s5_147">Section 4.10</span><span id="t8_147" class="t s4_147">). These structures may include information about memory typing. The processor may use memory- </span>
<span id="t9_147" class="t s4_147">typing information from the TLBs and paging-structure caches instead of from the paging structures in memory. </span>
<span id="ta_147" class="t s4_147">This fact implies that, if software modifies a paging-structure entry to change the memory-typing bits, the </span>
<span id="tb_147" class="t s4_147">processor might not use that change for a subsequent translation using that entry or for access to an affected </span>
<span id="tc_147" class="t s4_147">linear address. See Section 4.10.4.2 for how software can ensure that the processor uses the modified memory </span>
<span id="td_147" class="t s4_147">typing. </span>
<span id="te_147" class="t s6_147">4.10 </span><span id="tf_147" class="t s6_147">CACHING TRANSLATION INFORMATION </span>
<span id="tg_147" class="t s4_147">The Intel-64 and IA-32 architectures may accelerate the address-translation process by caching data from the </span>
<span id="th_147" class="t s4_147">paging structures on the processor. Because the processor does not ensure that the data that it caches are always </span>
<span id="ti_147" class="t s4_147">consistent with the structures in memory, it is important for software developers to understand how and when the </span>
<span id="tj_147" class="t s4_147">processor may cache such data. They should also understand what actions software can take to remove cached </span>
<span id="tk_147" class="t s4_147">data that may be inconsistent and when it should do so. This section provides software developers information </span>
<span id="tl_147" class="t s4_147">about the relevant processor operation. </span>
<span id="tm_147" class="t s4_147">Section 4.10.1 introduces process-context identifiers (PCIDs), which a logical processor may use to distinguish </span>
<span id="tn_147" class="t s4_147">information cached for different linear-address spaces. Section 4.10.2 and Section 4.10.3 describe how the </span>
<span id="to_147" class="t s4_147">processor may cache information in translation lookaside buffers (TLBs) and paging-structure caches, respectively. </span>
<span id="tp_147" class="t s4_147">Section 4.10.4 explains how software can remove inconsistent cached information by invalidating portions of the </span>
<span id="tq_147" class="t s4_147">TLBs and paging-structure caches. Section 4.10.5 describes special considerations for multiprocessor systems. </span>
<span id="tr_147" class="t s3_147">4.10.1 </span><span id="ts_147" class="t s3_147">Process-Context Identifiers (PCIDs) </span>
<span id="tt_147" class="t s4_147">Process-context identifiers (</span><span id="tu_147" class="t s7_147">PCIDs</span><span id="tv_147" class="t s4_147">) are a facility by which a logical processor may cache information for multiple </span>
<span id="tw_147" class="t s4_147">linear-address spaces. The processor may retain cached information when software switches to a different linear- </span>
<span id="tx_147" class="t s4_147">address space with a different PCID (e.g., by loading CR3; see Section 4.10.4.1 for details). </span>
<span id="ty_147" class="t s4_147">A PCID is a 12-bit identifier. Non-zero PCIDs are enabled by setting the PCIDE flag (bit </span><span id="tz_147" class="t s4_147">17) of CR4. If CR4.PCIDE </span><span id="t10_147" class="t s4_147">= </span>
<span id="t11_147" class="t s4_147">0, the current PCID is always 000H; otherwise, the current PCID is the value of bits 11:0 of CR3. </span>
<span id="t12_147" class="t s8_147">1 </span>
<span id="t13_147" class="t s4_147">Not all proces- </span>
<span id="t14_147" class="t s4_147">sors allow CR4.PCIDE to be set to 1; see Section 4.1.4 for how to determine whether this is allowed. </span>
<span id="t15_147" class="t s4_147">The processor ensures that CR4.PCIDE can be 1 only in IA-32e mode (thus, 32-bit paging and PAE paging use only </span>
<span id="t16_147" class="t s4_147">PCID 000H). In addition, software can change CR4.PCIDE from 0 to 1 only if CR3[11:0] = 000H. These require- </span>
<span id="t17_147" class="t s4_147">ments are enforced by the following limitations on the MOV CR instruction: </span>
<span id="t18_147" class="t s9_147">• </span><span id="t19_147" class="t s4_147">MOV to CR4 causes a general-protection exception (#GP) if it would change CR4.PCIDE from 0 to 1 and either </span>
<span id="t1a_147" class="t s4_147">IA32_EFER.LMA = 0 or CR3[11:0] </span><span id="t1b_147" class="t sa_147">≠ </span><span id="t1c_147" class="t s4_147">000H. </span>
<span id="t1d_147" class="t s9_147">• </span><span id="t1e_147" class="t s4_147">MOV to CR0 causes a general-protection exception if it would clear CR0.PG to 0 while CR4.PCIDE = 1. </span>
<span id="t1f_147" class="t s4_147">When a logical processor creates entries in the TLBs (Section 4.10.2) and paging-structure caches (Section </span>
<span id="t1g_147" class="t s4_147">4.10.3), it associates those entries with the current PCID. When using entries in the TLBs and paging-structure </span>
<span id="t1h_147" class="t s4_147">caches to translate a linear address, a logical processor uses only those entries associated with the current PCID </span>
<span id="t1i_147" class="t s4_147">(see Section 4.10.2.4 for an exception). </span>
<span id="t1j_147" class="t s4_147">If CR4.PCIDE = 0, a logical processor does not cache information for any PCID other than 000H. This is because </span>
<span id="t1k_147" class="t s4_147">(1) if CR4.PCIDE = 0, the logical processor will associate any newly cached information with the current PCID, </span>
<span id="t1l_147" class="t s4_147">000H; and (2) if MOV to CR4 clears CR4.PCIDE, all cached information is invalidated (see Section 4.10.4.1). </span>
<span id="t1m_147" class="t s5_147">1. </span><span id="t1n_147" class="t s5_147">Note that, while HLAT paging (Section 4.5.3) does not use CR3 to locate the first paging structure, it does use the PCID in CR3[11:0] </span>
<span id="t1o_147" class="t s5_147">when CR4.PCIDE = 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
