#--  Synopsys, Inc.
#--  Version J-2015.03M-SP1-2
#--  Project file E:\LiberoProjects\sha256_project\synthesis\scratchproject.prs

#project files
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/AHB_slave_dummy.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/sha256_control.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/sha256_hash_core.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/sha256_Ki_rom.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/sha256_Kt_rom.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/sha256_msg_sch.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/sha256_padding.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/sha256_regs.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/gv_sha256.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/limiter_1cycle.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/reg_2x32.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/sha256_controller.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/component/work/SHA256_BLOCK/SHA256_BLOCK.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/mux_9_1.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/reg_1x32.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/component/work/reg9_1x32/reg9_1x32.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/component/work/sha256_system_sb/CCC_0/sha256_system_sb_CCC_0_FCCC.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/component/work/sha256_system_sb/FABOSC_0/sha256_system_sb_FABOSC_0_OSC.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/component/work/sha256_system_sb_MSS/sha256_system_sb_MSS_syn.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/component/work/sha256_system_sb_MSS/sha256_system_sb_MSS.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "E:/LiberoProjects/sha256_project/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "E:/LiberoProjects/sha256_project/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "E:/LiberoProjects/sha256_project/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "E:/LiberoProjects/sha256_project/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "E:/LiberoProjects/sha256_project/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "E:/LiberoProjects/sha256_project/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "E:/LiberoProjects/sha256_project/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_pkg.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "E:/LiberoProjects/sha256_project/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd"
add_file -vhdl -lib COREAHBLITE_LIB "E:/LiberoProjects/sha256_project/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/components.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/component/work/sha256_system_sb/sha256_system_sb.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/hdl/zero_concat.vhd"
add_file -vhdl -lib work "E:/LiberoProjects/sha256_project/component/work/sha256_system/sha256_system.vhd"
add_file -fpga_constraint "E:/LiberoProjects/sha256_project/designer/sha256_system/synthesis.fdc"



#implementation: "synthesis"
impl -add E:\LiberoProjects\sha256_project\synthesis -type fpga

#device options
set_option -technology SmartFusion2
set_option -part M2S060
set_option -package FBGA484
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "work.sha256_system"

# mapper_options
set_option -frequency 100.000
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "E:/LiberoProjects/sha256_project/synthesis/sha256_system.edn"
impl -active "synthesis"
