{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 14:53:40 2024 " "Info: Processing started: Wed Oct 09 14:53:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off model -c model " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off model -c model" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "model.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file model.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 model " "Info: Found entity 1: model" {  } { { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram/ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "RAM/ram.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/RAM/ram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu181.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu/alu181.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU181-behav " "Info: Found design unit 1: ALU181-behav" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU181 " "Info: Found entity 1: ALU181" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "ALU/alu.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/alu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff1/dff1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff1/dff1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff1-bhv " "Info: Found design unit 1: dff1-bhv" {  } { { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dff1 " "Info: Found entity 1: dff1" {  } { { "DFF1/dff1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/DFF1/dff1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg/reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "REG/reg.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/REG/reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc/pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "PC/pc.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/PC/pc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step/step.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file step/step.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 step " "Info: Found entity 1: step" {  } { { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/STEP/step.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctl/ia.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ctl/ia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ia-behav " "Info: Found design unit 1: ia-behav" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ia " "Info: Found entity 1: ia" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctl/sm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ctl/sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sm-rtl " "Info: Found design unit 1: sm-rtl" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sm " "Info: Found entity 1: sm" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctl/ctl.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctl/ctl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ctl " "Info: Found entity 1: ctl" {  } { { "CTL/ctl.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ctl.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "model " "Info: Elaborating entity \"model\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst6 " "Warning: Primitive \"GND\" of instance \"inst6\" not used" {  } { { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 240 392 424 272 "inst6" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step step:inst4 " "Info: Elaborating entity \"step\" for hierarchy \"step:inst4\"" {  } { { "model.bdf" "inst4" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 184 -376 -280 312 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst1 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst1\"" {  } { { "model.bdf" "inst1" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 192 112 272 384 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181 alu:inst1\|ALU181:inst " "Info: Elaborating entity \"ALU181\" for hierarchy \"alu:inst1\|ALU181:inst\"" {  } { { "ALU/alu.bdf" "inst" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/alu.bdf" { { 56 392 544 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S ALU181.vhd(24) " "Warning (10492): VHDL Process Statement warning at ALU181.vhd(24): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F9 ALU181.vhd(45) " "Warning (10492): VHDL Process Statement warning at ALU181.vhd(45): signal \"F9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "F9 ALU181.vhd(21) " "Warning (10631): VHDL Process Statement warning at ALU181.vhd(21): inferring latch(es) for signal or variable \"F9\", which holds its previous value in one or more paths through the process" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[0\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[0\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[1\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[1\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[2\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[2\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[3\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[3\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[4\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[4\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[5\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[5\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[6\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[6\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[7\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[7\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[8\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[8\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[9\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[9\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[10\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[10\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[11\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[11\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[12\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[12\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[13\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[13\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[14\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[14\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[15\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[15\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F9\[16\] ALU181.vhd(21) " "Info (10041): Inferred latch for \"F9\[16\]\" at ALU181.vhd(21)" {  } { { "ALU/ALU181.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/ALU181.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff1 alu:inst1\|dff1:inst1 " "Info: Elaborating entity \"dff1\" for hierarchy \"alu:inst1\|dff1:inst1\"" {  } { { "ALU/alu.bdf" "inst1" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/alu.bdf" { { 40 152 280 136 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri0.vhd 2 1 " "Warning: Using design file lpm_bustri0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri0-SYN " "Info: Found design unit 1: lpm_bustri0-SYN" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_bustri0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Info: Found entity 1: lpm_bustri0" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_bustri0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 alu:inst1\|lpm_bustri0:inst5 " "Info: Elaborating entity \"lpm_bustri0\" for hierarchy \"alu:inst1\|lpm_bustri0:inst5\"" {  } { { "ALU/alu.bdf" "inst5" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/ALU/alu.bdf" { { 72 624 704 112 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri alu:inst1\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"alu:inst1\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "lpm_bustri_component" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst1\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"alu:inst1\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst1\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"alu:inst1\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_bustri0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctl ctl:inst5 " "Info: Elaborating entity \"ctl\" for hierarchy \"ctl:inst5\"" {  } { { "model.bdf" "inst5" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 736 112 272 928 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sm ctl:inst5\|sm:inst2 " "Info: Elaborating entity \"sm\" for hierarchy \"ctl:inst5\|sm:inst2\"" {  } { { "CTL/ctl.bdf" "inst2" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ctl.bdf" { { 8 672 848 200 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ia ctl:inst5\|ia:inst " "Info: Elaborating entity \"ia\" for hierarchy \"ctl:inst5\|ia:inst\"" {  } { { "CTL/ctl.bdf" "inst" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ctl.bdf" { { 56 344 504 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RD ia.vhd(34) " "Warning (10631): VHDL Process Statement warning at ia.vhd(34): inferring latch(es) for signal or variable \"RD\", which holds its previous value in one or more paths through the process" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RS1 ia.vhd(34) " "Warning (10631): VHDL Process Statement warning at ia.vhd(34): inferring latch(es) for signal or variable \"RS1\", which holds its previous value in one or more paths through the process" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RS2 ia.vhd(34) " "Warning (10631): VHDL Process Statement warning at ia.vhd(34): inferring latch(es) for signal or variable \"RS2\", which holds its previous value in one or more paths through the process" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FUNCT3 ia.vhd(34) " "Warning (10631): VHDL Process Statement warning at ia.vhd(34): inferring latch(es) for signal or variable \"FUNCT3\", which holds its previous value in one or more paths through the process" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IMM ia.vhd(34) " "Warning (10631): VHDL Process Statement warning at ia.vhd(34): inferring latch(es) for signal or variable \"IMM\", which holds its previous value in one or more paths through the process" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[0\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[0\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[1\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[1\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[2\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[2\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[3\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[3\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[4\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[4\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[5\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[5\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[6\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[6\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[7\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[7\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[8\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[8\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[9\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[9\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[10\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[10\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[11\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[11\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[12\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[12\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[13\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[13\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[14\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[14\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM\[15\] ia.vhd(34) " "Info (10041): Inferred latch for \"IMM\[15\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FUNCT3\[0\] ia.vhd(34) " "Info (10041): Inferred latch for \"FUNCT3\[0\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FUNCT3\[1\] ia.vhd(34) " "Info (10041): Inferred latch for \"FUNCT3\[1\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FUNCT3\[2\] ia.vhd(34) " "Info (10041): Inferred latch for \"FUNCT3\[2\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS2\[0\] ia.vhd(34) " "Info (10041): Inferred latch for \"RS2\[0\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS2\[1\] ia.vhd(34) " "Info (10041): Inferred latch for \"RS2\[1\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS1\[0\] ia.vhd(34) " "Info (10041): Inferred latch for \"RS1\[0\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS1\[1\] ia.vhd(34) " "Info (10041): Inferred latch for \"RS1\[1\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[0\] ia.vhd(34) " "Info (10041): Inferred latch for \"RD\[0\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[1\] ia.vhd(34) " "Info (10041): Inferred latch for \"RD\[1\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[2\] ia.vhd(34) " "Info (10041): Inferred latch for \"RD\[2\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RD\[3\] ia.vhd(34) " "Info (10041): Inferred latch for \"RD\[3\]\" at ia.vhd(34)" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_latch0.vhd 2 1 " "Warning: Using design file lpm_latch0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_latch0-SYN " "Info: Found design unit 1: lpm_latch0-SYN" {  } { { "lpm_latch0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_latch0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Info: Found entity 1: lpm_latch0" {  } { { "lpm_latch0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_latch0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 ctl:inst5\|lpm_latch0:inst3 " "Info: Elaborating entity \"lpm_latch0\" for hierarchy \"ctl:inst5\|lpm_latch0:inst3\"" {  } { { "CTL/ctl.bdf" "inst3" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ctl.bdf" { { 72 160 320 176 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "lpm_latch_component" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_latch0.vhd" 75 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_latch0.vhd" 75 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component " "Info: Instantiated megafunction \"ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Info: Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_latch0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_latch0.vhd" 75 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst " "Info: Elaborating entity \"reg\" for hierarchy \"reg:inst\"" {  } { { "model.bdf" "inst" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { -24 112 264 168 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.vhd 2 1 " "Warning: Using design file lpm_mux0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_mux0.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 reg:inst\|lpm_mux0:inst8 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"reg:inst\|lpm_mux0:inst8\"" {  } { { "REG/reg.bdf" "inst8" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/REG/reg.bdf" { { 120 568 720 232 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX reg:inst\|lpm_mux0:inst8\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"reg:inst\|lpm_mux0:inst8\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_mux0.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg:inst\|lpm_mux0:inst8\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"reg:inst\|lpm_mux0:inst8\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_mux0.vhd" 137 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg:inst\|lpm_mux0:inst8\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"reg:inst\|lpm_mux0:inst8\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_mux0.vhd" 137 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p4e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_p4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p4e " "Info: Found entity 1: mux_p4e" {  } { { "db/mux_p4e.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/db/mux_p4e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p4e reg:inst\|lpm_mux0:inst8\|LPM_MUX:lpm_mux_component\|mux_p4e:auto_generated " "Info: Elaborating entity \"mux_p4e\" for hierarchy \"reg:inst\|lpm_mux0:inst8\|LPM_MUX:lpm_mux_component\|mux_p4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst2 " "Info: Elaborating entity \"ram\" for hierarchy \"ram:inst2\"" {  } { { "model.bdf" "inst2" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 408 112 264 568 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dq1.vhd 2 1 " "Warning: Using design file lpm_ram_dq1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq1-SYN " "Info: Found design unit 1: lpm_ram_dq1-SYN" {  } { { "lpm_ram_dq1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_ram_dq1.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq1 " "Info: Found entity 1: lpm_ram_dq1" {  } { { "lpm_ram_dq1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_ram_dq1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq1 ram:inst2\|lpm_ram_dq1:inst7 " "Info: Elaborating entity \"lpm_ram_dq1\" for hierarchy \"ram:inst2\|lpm_ram_dq1:inst7\"" {  } { { "RAM/ram.bdf" "inst7" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/RAM/ram.bdf" { { 24 544 704 136 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:inst2\|lpm_ram_dq1:inst7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:inst2\|lpm_ram_dq1:inst7\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "altsyncram_component" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_ram_dq1.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst2\|lpm_ram_dq1:inst7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram:inst2\|lpm_ram_dq1:inst7\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_ram_dq1.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst2\|lpm_ram_dq1:inst7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram:inst2\|lpm_ram_dq1:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./RAM/ram.mif " "Info: Parameter \"init_file\" = \"./RAM/ram.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Info: Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq1.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_ram_dq1.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bi1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_1bi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bi1 " "Info: Found entity 1: altsyncram_1bi1" {  } { { "db/altsyncram_1bi1.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/db/altsyncram_1bi1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bi1 ram:inst2\|lpm_ram_dq1:inst7\|altsyncram:altsyncram_component\|altsyncram_1bi1:auto_generated " "Info: Elaborating entity \"altsyncram_1bi1\" for hierarchy \"ram:inst2\|lpm_ram_dq1:inst7\|altsyncram:altsyncram_component\|altsyncram_1bi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:inst3 " "Info: Elaborating entity \"pc\" for hierarchy \"pc:inst3\"" {  } { { "model.bdf" "inst3" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 568 112 256 728 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Warning: Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_counter0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 pc:inst3\|lpm_counter0:inst " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"pc:inst3\|lpm_counter0:inst\"" {  } { { "PC/pc.bdf" "inst" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/PC/pc.bdf" { { 32 336 480 144 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter pc:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"pc:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pc:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"pc:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pc:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"pc:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q3j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_q3j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q3j " "Info: Found entity 1: cntr_q3j" {  } { { "db/cntr_q3j.tdf" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/db/cntr_q3j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q3j pc:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_q3j:auto_generated " "Info: Elaborating entity \"cntr_q3j\" for hierarchy \"pc:inst3\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_q3j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[15\] alu:inst1\|dff1:inst1\|q1\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[15\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[14\] alu:inst1\|dff1:inst1\|q1\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[14\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[13\] alu:inst1\|dff1:inst1\|q1\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[13\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[12\] alu:inst1\|dff1:inst1\|q1\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[12\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[11\] alu:inst1\|dff1:inst1\|q1\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[11\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[10\] alu:inst1\|dff1:inst1\|q1\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[10\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[9\] alu:inst1\|dff1:inst1\|q1\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[9\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[8\] alu:inst1\|dff1:inst1\|q1\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[8\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[7\] alu:inst1\|dff1:inst1\|q1\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[6\] alu:inst1\|dff1:inst1\|q1\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[5\] alu:inst1\|dff1:inst1\|q1\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[4\] alu:inst1\|dff1:inst1\|q1\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[3\] alu:inst1\|dff1:inst1\|q1\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\] alu:inst1\|dff1:inst1\|q1\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\] alu:inst1\|dff1:inst1\|q1\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[0\] alu:inst1\|dff1:inst1\|q1\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"reg:inst\|lpm_bustri0:inst9\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"alu:inst1\|dff1:inst1\|q1\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ctl:inst5\|ia:inst\|IMM\[14\] ctl:inst5\|ia:inst\|IMM\[15\] " "Info: Duplicate LATCH primitive \"ctl:inst5\|ia:inst\|IMM\[14\]\" merged with LATCH primitive \"ctl:inst5\|ia:inst\|IMM\[15\]\"" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ctl:inst5\|ia:inst\|IMM\[13\] ctl:inst5\|ia:inst\|IMM\[15\] " "Info: Duplicate LATCH primitive \"ctl:inst5\|ia:inst\|IMM\[13\]\" merged with LATCH primitive \"ctl:inst5\|ia:inst\|IMM\[15\]\"" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ctl:inst5\|ia:inst\|IMM\[12\] ctl:inst5\|ia:inst\|IMM\[15\] " "Info: Duplicate LATCH primitive \"ctl:inst5\|ia:inst\|IMM\[12\]\" merged with LATCH primitive \"ctl:inst5\|ia:inst\|IMM\[15\]\"" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ctl:inst5\|ia:inst\|IMM\[11\] ctl:inst5\|ia:inst\|IMM\[15\] " "Info: Duplicate LATCH primitive \"ctl:inst5\|ia:inst\|IMM\[11\]\" merged with LATCH primitive \"ctl:inst5\|ia:inst\|IMM\[15\]\"" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "ctl:inst5\|ia:inst\|IMM\[10\] ctl:inst5\|ia:inst\|IMM\[15\] " "Info: Duplicate LATCH primitive \"ctl:inst5\|ia:inst\|IMM\[10\]\" merged with LATCH primitive \"ctl:inst5\|ia:inst\|IMM\[15\]\"" {  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[11\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[9\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[10\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[8\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|ia:inst\|IMM\[15\] " "Warning: Latch ctl:inst5\|ia:inst\|IMM\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|ia:inst\|IMM\[9\] " "Warning: Latch ctl:inst5\|ia:inst\|IMM\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|ia:inst\|IMM\[8\] " "Warning: Latch ctl:inst5\|ia:inst\|IMM\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|ia:inst\|IMM\[7\] " "Warning: Latch ctl:inst5\|ia:inst\|IMM\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|ia:inst\|IMM\[6\] " "Warning: Latch ctl:inst5\|ia:inst\|IMM\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|ia:inst\|IMM\[5\] " "Warning: Latch ctl:inst5\|ia:inst\|IMM\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|ia:inst\|IMM\[4\] " "Warning: Latch ctl:inst5\|ia:inst\|IMM\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|ia:inst\|IMM\[3\] " "Warning: Latch ctl:inst5\|ia:inst\|IMM\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|ia:inst\|IMM\[2\] " "Warning: Latch ctl:inst5\|ia:inst\|IMM\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[2\]" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|ia:inst\|IMM\[1\] " "Warning: Latch ctl:inst5\|ia:inst\|IMM\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|ia:inst\|IMM\[0\] " "Warning: Latch ctl:inst5\|ia:inst\|IMM\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CTL/ia.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/ia.vhd" 34 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[15\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[14\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[13\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[12\] " "Warning: Latch ctl:inst5\|lpm_latch0:inst3\|lpm_latch:lpm_latch_component\|latches\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctl:inst5\|sm:inst2\|state.s1 " "Warning: Ports D and ENA on the latch are fed by the same signal ctl:inst5\|sm:inst2\|state.s1" {  } { { "CTL/sm.vhd" "" { Text "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/CTL/sm.vhd" 29 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lpm_latch.tdf" "" { Text "d:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "STEP/step.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/STEP/step.bdf" { { 160 248 312 240 "inst" "" } } } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "C\[11\] GND " "Warning (13410): Pin \"C\[11\]\" is stuck at GND" {  } { { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 392 -632 -456 408 "C\[24..0\]" "" } { 752 272 328 768 "C\[24..0\]" "" } { 8 56 112 24 "C\[21..21\]" "" } { 24 56 112 40 "C\[22..22\]" "" } { 40 56 112 56 "C\[23..23\]" "" } { 56 56 112 72 "C\[24..24\]" "" } { 88 56 112 104 "C\[20..19\]" "" } { 104 56 112 120 "C\[18..18\]" "" } { 224 56 112 240 "C\[16..16\]" "" } { 240 56 112 256 "C\[17..17\]" "" } { 272 56 112 288 "C\[15..12\]" "" } { 288 56 112 304 "C\[10..10\]" "" } { 304 56 112 320 "C\[11..11\]" "" } { 320 56 112 336 "C\[9..9\]" "" } { 440 56 112 456 "C\[8..8\]" "" } { 472 56 112 488 "C\[7..7\]" "" } { 488 56 112 504 "C\[6..6\]" "" } { 816 56 112 832 "C\[1..1\]" "" } { 848 56 112 864 "C\[0..0\]" "" } { 584 56 112 600 "C\[5..5\]" "" } { 616 56 112 632 "C\[4..4\]" "" } { 664 56 112 680 "C\[2..2\]" "" } { 384 -456 -400 400 "C\[24..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[10\] GND " "Warning (13410): Pin \"C\[10\]\" is stuck at GND" {  } { { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 392 -632 -456 408 "C\[24..0\]" "" } { 752 272 328 768 "C\[24..0\]" "" } { 8 56 112 24 "C\[21..21\]" "" } { 24 56 112 40 "C\[22..22\]" "" } { 40 56 112 56 "C\[23..23\]" "" } { 56 56 112 72 "C\[24..24\]" "" } { 88 56 112 104 "C\[20..19\]" "" } { 104 56 112 120 "C\[18..18\]" "" } { 224 56 112 240 "C\[16..16\]" "" } { 240 56 112 256 "C\[17..17\]" "" } { 272 56 112 288 "C\[15..12\]" "" } { 288 56 112 304 "C\[10..10\]" "" } { 304 56 112 320 "C\[11..11\]" "" } { 320 56 112 336 "C\[9..9\]" "" } { 440 56 112 456 "C\[8..8\]" "" } { 472 56 112 488 "C\[7..7\]" "" } { 488 56 112 504 "C\[6..6\]" "" } { 816 56 112 832 "C\[1..1\]" "" } { 848 56 112 864 "C\[0..0\]" "" } { 584 56 112 600 "C\[5..5\]" "" } { 616 56 112 632 "C\[4..4\]" "" } { 664 56 112 680 "C\[2..2\]" "" } { 384 -456 -400 400 "C\[24..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "C\[3\] GND " "Warning (13410): Pin \"C\[3\]\" is stuck at GND" {  } { { "model.bdf" "" { Schematic "C:/Users/djm18/Desktop/classes/hardDesign/programs/model/model.bdf" { { 392 -632 -456 408 "C\[24..0\]" "" } { 752 272 328 768 "C\[24..0\]" "" } { 8 56 112 24 "C\[21..21\]" "" } { 24 56 112 40 "C\[22..22\]" "" } { 40 56 112 56 "C\[23..23\]" "" } { 56 56 112 72 "C\[24..24\]" "" } { 88 56 112 104 "C\[20..19\]" "" } { 104 56 112 120 "C\[18..18\]" "" } { 224 56 112 240 "C\[16..16\]" "" } { 240 56 112 256 "C\[17..17\]" "" } { 272 56 112 288 "C\[15..12\]" "" } { 288 56 112 304 "C\[10..10\]" "" } { 304 56 112 320 "C\[11..11\]" "" } { 320 56 112 336 "C\[9..9\]" "" } { 440 56 112 456 "C\[8..8\]" "" } { 472 56 112 488 "C\[7..7\]" "" } { 488 56 112 504 "C\[6..6\]" "" } { 816 56 112 832 "C\[1..1\]" "" } { 848 56 112 864 "C\[0..0\]" "" } { 584 56 112 600 "C\[5..5\]" "" } { 616 56 112 632 "C\[4..4\]" "" } { 664 56 112 680 "C\[2..2\]" "" } { 384 -456 -400 400 "C\[24..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "507 " "Info: Implemented 507 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Info: Implemented 62 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "427 " "Info: Implemented 427 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4468 " "Info: Peak virtual memory: 4468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 14:53:42 2024 " "Info: Processing ended: Wed Oct 09 14:53:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
