[中文版](/about_zh_cn/)

*Last Updated: 2022/8/28*

# Jingbo Gao (高靖博)

**Email:** gaojingbo0620 **at** outlook **dot** com

## About

* Experienced in FPGA-based NPU (Neural Processing Unit) design
* Familiar with computer arch/µarch, RTL design and EDA tools (DC/VCS/Verdi/Vivado)

## Experience

* RTL Design Engineer, **Alibaba T-Head Semiconductor**, Jul 2022 - Present
    * μArch Design and RTL Coding
* RTL Design Intern, **Alibaba T-Head Semiconductor**, Jun 2021 - Sep 2021
    * I-Cache Design and Verification

## Education

* MS, Microelectronics and Solid State Electronics, **Fudan University**, 2019 - 2022
    * Grade: 3.8 out of 4.0 (Rank 1 out of 47)
    * Focus on FPGA-based NPUs (Neural Processing Units) for data centers
    * Thesis: FPGA-Based Reconfigurable Accelerator for EfficientNets
* UG Exchange Program, **Hong Kong University of Science and Technology**, 2018
    * Grade: 4.0 out of 4.3
    * Courses Taken
        * Computer Organization
        * Computer Communication Network
        * Digital VLSI System Design and Design Automation (for PhD/MPhil)
        * IC Fabrication Technology
        * Machine Learning
* BE, Microelectronic Science and Engineering, **Fudan University**, 2015 - 2019
    * Grade: 3.5 out of 4.0
    * Shanghai Outstanding Graduate Award
    * Thesis: Design and Implementation of TCP Offload Engine

## Publications

1. Zhen Li, Su Zheng, Jide Zhang, Yao Lu, <u>**Jingbo Gao**</u>, Jun Tao, Lingli Wang, "Adaptable approximate multiplier design based on input distribution and polarity", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2022. [[link](https://ieeexplore.ieee.org/document/9861394)]
2. Su Zheng, Zhen Li, Yao Lu, <u>**Jingbo Gao**</u>, Jide Zhang, Lingli Wang, "HEAM: High-efficiency approximate multiplier optimization for deep neural networks", International Symposium on Circuits and Systems (ISCAS), 2022. [[link](https://arxiv.org/abs/2201.08022)]
3. <u>**Jingbo Gao**</u>, Yu Qian, Yihan Hu, Xitian Fan, Wai-Shing Luk, Wei Cao, Lingli Wang, "LETA: A lightweight exchangeable-track accelerator for EfficientNet based on FPGA", International Conference on Field-Programmable Technology (FPT), 2021. [[link](https://ieeexplore.ieee.org/document/9609919)]
4. Xuan Feng, Yue Li, Yu Qian, <u>**Jingbo Gao**</u>, Wei Cao, Lingli Wang, "A high-precision flexible symmetry-aware architecture for element-wise activation functions", International Conference on Field-Programmable Technology (FPT), 2021. [[link](https://ieeexplore.ieee.org/document/9609865)]
5. <u>**Jingbo Gao**</u>, Wenbo Yin, Wai-Shing Luk, Lingli Wang, "Scalable multi-session TCP offload engine for latency-sensitive applications", China Semiconductor Technology International Conference (CSTIC), 2020. [[link](https://ieeexplore.ieee.org/document/9282453)]
6. Jue Deng, Wen Zhuang, Luke Bao, Xiaoying Wu, <u>**Jingbo Gao**</u>, Bingjie Wang, Xuemei Sun, Huisheng Peng, "A tactile sensing textile with bending-independent pressure perception and spatial acuity", Carbon, vol. 149, pp. 63-70, 2019. [[link](https://www.sciencedirect.com/science/article/pii/S0008622319303422)]

## Honors & Awards
* Second Prize, [Integrated Circuit EDA Elite Challenge Competition](https://eda.icisc.cn/), 2020
* National First Prize, [Contemporary Undergraduate Mathematical Contest in Modeling](http://www.mcm.edu.cn/), 2018