# ğŸ‘‹ Hi, Iâ€™m Ajay Jangam  

- ğŸŒ± Graduated in **Electronics and Communication Engineering (ECE)**  
- ğŸ’¡ Passionate about backend VLSI, RTL to GDSII, and physical design automation
- ğŸ‘€ Interested in working as a **VLSI Engineer**  
- ğŸ› ï¸ Expertise in **Physical Design flow and concepts**  
- ğŸ“Œ Skills: **Floorplanning | Placement | Clock Tree Synthesis (CTS) | Routing | Timing Closure**  
- âš™ï¸ Strong understanding of **Power Optimization | Area Efficiency | Signal Integrity**  
- ğŸ¯ Career Goal: To work as a **VLSI Physical Design Engineer** and contribute to advanced chip design projects  
#################### ğŸ˜„ Pronouns  
- Jay 
#################### âš¡ Fun Fact  
- Physical Design is like **city planning for electrons** â€“ arranging paths for efficient traffic. 

ğŸ”— Connect with me  
<p style="margin-left: 20px; margin-top: 5px;">
  <a href="https://www.linkedin.com/in/jangamajay" target="_blank">
    <img src="https://upload.wikimedia.org/wikipedia/commons/0/01/LinkedIn_Logo.svg" width="80" height="24" alt="LinkedIn Profile"/>
  </a>
</p>


                                                                      
#################### ğŸ”— Pinned Projects
