Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Wed Jan 03 17:50:16 2018
| Host         : RETouch3-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file async_245_fifo_timing_summary_routed.rpt -rpx async_245_fifo_timing_summary_routed.rpx
| Design       : async_245_fifo
| Device       : 7a15t-ftg256
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.125        0.000                      0                 4360        0.089        0.000                      0                 4360        4.500        0.000                       0                  1630  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk               3.728        0.000                      0                 2746        0.089        0.000                      0                 2746        4.500        0.000                       0                  1630  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_clk              i_clk                    2.125        0.000                      0                 1614        0.188        0.000                      0                 1614  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 IIC_NUM_02/U1/C1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 1.178ns (19.656%)  route 4.815ns (80.344%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.554     5.138    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X49Y87         FDCE                                         r  IIC_NUM_02/U1/C1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  IIC_NUM_02/U1/C1_reg[7]/Q
                         net (fo=13, routed)          1.525     7.119    IIC_NUM_02/U1/p_0_in[2]
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.146     7.265 f  IIC_NUM_02/U1/C1[2]_i_7__1/O
                         net (fo=12, routed)          1.199     8.464    IIC_NUM_02/U1/C1[2]_i_7__1_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.328     8.792 r  IIC_NUM_02/U1/i[4]_i_13__1/O
                         net (fo=2, routed)           0.753     9.545    IIC_NUM_02/U1/i[4]_i_13__1_n_0
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.669 r  IIC_NUM_02/U1/i[4]_i_4__1/O
                         net (fo=1, routed)           0.670    10.339    IIC_NUM_02/U1/i[4]_i_4__1_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.463 r  IIC_NUM_02/U1/i[4]_i_1__1/O
                         net (fo=5, routed)           0.668    11.131    IIC_NUM_02/U1/i[4]_i_1__1_n_0
    SLICE_X55Y85         FDCE                                         r  IIC_NUM_02/U1/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.437    14.841    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X55Y85         FDCE                                         r  IIC_NUM_02/U1/i_reg[2]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y85         FDCE (Setup_fdce_C_CE)      -0.205    14.859    IIC_NUM_02/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.704ns (11.946%)  route 5.189ns (88.054%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.551     5.135    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X47Y62         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.252     9.843    IIC_NUM_19/U1/iic_en
    SLICE_X44Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.967 f  IIC_NUM_19/U1/i[4]_i_3__24/O
                         net (fo=1, routed)           0.545    10.513    IIC_NUM_19/U1/i[4]_i_3__24_n_0
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.637 r  IIC_NUM_19/U1/i[4]_i_1__26/O
                         net (fo=5, routed)           0.392    11.028    IIC_NUM_19/i
    SLICE_X44Y36         FDCE                                         r  IIC_NUM_19/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.443    14.848    IIC_NUM_19/i_clk_IBUF_BUFG
    SLICE_X44Y36         FDCE                                         r  IIC_NUM_19/i_reg[0]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X44Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.787    IIC_NUM_19/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/i_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.704ns (11.946%)  route 5.189ns (88.054%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.551     5.135    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X47Y62         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.252     9.843    IIC_NUM_19/U1/iic_en
    SLICE_X44Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.967 f  IIC_NUM_19/U1/i[4]_i_3__24/O
                         net (fo=1, routed)           0.545    10.513    IIC_NUM_19/U1/i[4]_i_3__24_n_0
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.637 r  IIC_NUM_19/U1/i[4]_i_1__26/O
                         net (fo=5, routed)           0.392    11.028    IIC_NUM_19/i
    SLICE_X44Y36         FDCE                                         r  IIC_NUM_19/i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.443    14.848    IIC_NUM_19/i_clk_IBUF_BUFG
    SLICE_X44Y36         FDCE                                         r  IIC_NUM_19/i_reg[2]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X44Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.787    IIC_NUM_19/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.704ns (11.946%)  route 5.189ns (88.054%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.551     5.135    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X47Y62         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.252     9.843    IIC_NUM_19/U1/iic_en
    SLICE_X44Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.967 f  IIC_NUM_19/U1/i[4]_i_3__24/O
                         net (fo=1, routed)           0.545    10.513    IIC_NUM_19/U1/i[4]_i_3__24_n_0
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.637 r  IIC_NUM_19/U1/i[4]_i_1__26/O
                         net (fo=5, routed)           0.392    11.028    IIC_NUM_19/i
    SLICE_X44Y36         FDCE                                         r  IIC_NUM_19/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.443    14.848    IIC_NUM_19/i_clk_IBUF_BUFG
    SLICE_X44Y36         FDCE                                         r  IIC_NUM_19/i_reg[3]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X44Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.787    IIC_NUM_19/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.704ns (11.946%)  route 5.189ns (88.054%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.551     5.135    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X47Y62         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.252     9.843    IIC_NUM_19/U1/iic_en
    SLICE_X44Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.967 f  IIC_NUM_19/U1/i[4]_i_3__24/O
                         net (fo=1, routed)           0.545    10.513    IIC_NUM_19/U1/i[4]_i_3__24_n_0
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.637 r  IIC_NUM_19/U1/i[4]_i_1__26/O
                         net (fo=5, routed)           0.392    11.028    IIC_NUM_19/i
    SLICE_X44Y36         FDCE                                         r  IIC_NUM_19/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.443    14.848    IIC_NUM_19/i_clk_IBUF_BUFG
    SLICE_X44Y36         FDCE                                         r  IIC_NUM_19/i_reg[4]/C
                         clock pessimism              0.179    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X44Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.787    IIC_NUM_19/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -11.028    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 nolabel_line311/o_iic_en_reg/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_19/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.851ns  (logic 0.704ns (12.031%)  route 5.147ns (87.968%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.551     5.135    nolabel_line311/i_clk_IBUF_BUFG
    SLICE_X47Y62         FDCE                                         r  nolabel_line311/o_iic_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y62         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  nolabel_line311/o_iic_en_reg/Q
                         net (fo=47, routed)          4.252     9.843    IIC_NUM_19/U1/iic_en
    SLICE_X44Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.967 f  IIC_NUM_19/U1/i[4]_i_3__24/O
                         net (fo=1, routed)           0.545    10.513    IIC_NUM_19/U1/i[4]_i_3__24_n_0
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.124    10.637 r  IIC_NUM_19/U1/i[4]_i_1__26/O
                         net (fo=5, routed)           0.350    10.986    IIC_NUM_19/i
    SLICE_X43Y36         FDCE                                         r  IIC_NUM_19/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.442    14.847    IIC_NUM_19/i_clk_IBUF_BUFG
    SLICE_X43Y36         FDCE                                         r  IIC_NUM_19/i_reg[1]/C
                         clock pessimism              0.179    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X43Y36         FDCE (Setup_fdce_C_CE)      -0.205    14.786    IIC_NUM_19/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -10.986    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 IIC_NUM_02/U1/C1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/i_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.178ns (20.048%)  route 4.698ns (79.952%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.554     5.138    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X49Y87         FDCE                                         r  IIC_NUM_02/U1/C1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  IIC_NUM_02/U1/C1_reg[7]/Q
                         net (fo=13, routed)          1.525     7.119    IIC_NUM_02/U1/p_0_in[2]
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.146     7.265 f  IIC_NUM_02/U1/C1[2]_i_7__1/O
                         net (fo=12, routed)          1.199     8.464    IIC_NUM_02/U1/C1[2]_i_7__1_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.328     8.792 r  IIC_NUM_02/U1/i[4]_i_13__1/O
                         net (fo=2, routed)           0.753     9.545    IIC_NUM_02/U1/i[4]_i_13__1_n_0
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.669 r  IIC_NUM_02/U1/i[4]_i_4__1/O
                         net (fo=1, routed)           0.670    10.339    IIC_NUM_02/U1/i[4]_i_4__1_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.463 r  IIC_NUM_02/U1/i[4]_i_1__1/O
                         net (fo=5, routed)           0.551    11.014    IIC_NUM_02/U1/i[4]_i_1__1_n_0
    SLICE_X55Y87         FDCE                                         r  IIC_NUM_02/U1/i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.438    14.842    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X55Y87         FDCE                                         r  IIC_NUM_02/U1/i_reg[3]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X55Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.860    IIC_NUM_02/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -11.014    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 IIC_NUM_02/U1/C1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.876ns  (logic 1.178ns (20.048%)  route 4.698ns (79.952%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.554     5.138    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X49Y87         FDCE                                         r  IIC_NUM_02/U1/C1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  IIC_NUM_02/U1/C1_reg[7]/Q
                         net (fo=13, routed)          1.525     7.119    IIC_NUM_02/U1/p_0_in[2]
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.146     7.265 f  IIC_NUM_02/U1/C1[2]_i_7__1/O
                         net (fo=12, routed)          1.199     8.464    IIC_NUM_02/U1/C1[2]_i_7__1_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.328     8.792 r  IIC_NUM_02/U1/i[4]_i_13__1/O
                         net (fo=2, routed)           0.753     9.545    IIC_NUM_02/U1/i[4]_i_13__1_n_0
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.669 r  IIC_NUM_02/U1/i[4]_i_4__1/O
                         net (fo=1, routed)           0.670    10.339    IIC_NUM_02/U1/i[4]_i_4__1_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.463 r  IIC_NUM_02/U1/i[4]_i_1__1/O
                         net (fo=5, routed)           0.551    11.014    IIC_NUM_02/U1/i[4]_i_1__1_n_0
    SLICE_X55Y87         FDCE                                         r  IIC_NUM_02/U1/i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.438    14.842    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X55Y87         FDCE                                         r  IIC_NUM_02/U1/i_reg[4]/C
                         clock pessimism              0.258    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X55Y87         FDCE (Setup_fdce_C_CE)      -0.205    14.860    IIC_NUM_02/U1/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -11.014    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.867ns  (required time - arrival time)
  Source:                 IIC_NUM_02/U1/C1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.178ns (20.126%)  route 4.675ns (79.874%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.554     5.138    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X49Y87         FDCE                                         r  IIC_NUM_02/U1/C1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  IIC_NUM_02/U1/C1_reg[7]/Q
                         net (fo=13, routed)          1.525     7.119    IIC_NUM_02/U1/p_0_in[2]
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.146     7.265 f  IIC_NUM_02/U1/C1[2]_i_7__1/O
                         net (fo=12, routed)          1.199     8.464    IIC_NUM_02/U1/C1[2]_i_7__1_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.328     8.792 r  IIC_NUM_02/U1/i[4]_i_13__1/O
                         net (fo=2, routed)           0.753     9.545    IIC_NUM_02/U1/i[4]_i_13__1_n_0
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.669 r  IIC_NUM_02/U1/i[4]_i_4__1/O
                         net (fo=1, routed)           0.670    10.339    IIC_NUM_02/U1/i[4]_i_4__1_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.463 r  IIC_NUM_02/U1/i[4]_i_1__1/O
                         net (fo=5, routed)           0.528    10.991    IIC_NUM_02/U1/i[4]_i_1__1_n_0
    SLICE_X55Y86         FDCE                                         r  IIC_NUM_02/U1/i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.437    14.841    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X55Y86         FDCE                                         r  IIC_NUM_02/U1/i_reg[0]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X55Y86         FDCE (Setup_fdce_C_CE)      -0.205    14.859    IIC_NUM_02/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  3.867    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 IIC_NUM_02/U1/C1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_02/U1/i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 1.178ns (20.111%)  route 4.679ns (79.889%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.554     5.138    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X49Y87         FDCE                                         r  IIC_NUM_02/U1/C1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.456     5.594 f  IIC_NUM_02/U1/C1_reg[7]/Q
                         net (fo=13, routed)          1.525     7.119    IIC_NUM_02/U1/p_0_in[2]
    SLICE_X50Y89         LUT4 (Prop_lut4_I3_O)        0.146     7.265 f  IIC_NUM_02/U1/C1[2]_i_7__1/O
                         net (fo=12, routed)          1.199     8.464    IIC_NUM_02/U1/C1[2]_i_7__1_n_0
    SLICE_X49Y86         LUT6 (Prop_lut6_I0_O)        0.328     8.792 r  IIC_NUM_02/U1/i[4]_i_13__1/O
                         net (fo=2, routed)           0.753     9.545    IIC_NUM_02/U1/i[4]_i_13__1_n_0
    SLICE_X52Y87         LUT4 (Prop_lut4_I0_O)        0.124     9.669 r  IIC_NUM_02/U1/i[4]_i_4__1/O
                         net (fo=1, routed)           0.670    10.339    IIC_NUM_02/U1/i[4]_i_4__1_n_0
    SLICE_X52Y87         LUT6 (Prop_lut6_I1_O)        0.124    10.463 r  IIC_NUM_02/U1/i[4]_i_1__1/O
                         net (fo=5, routed)           0.532    10.995    IIC_NUM_02/U1/i[4]_i_1__1_n_0
    SLICE_X54Y85         FDCE                                         r  IIC_NUM_02/U1/i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.437    14.841    IIC_NUM_02/U1/i_clk_IBUF_BUFG
    SLICE_X54Y85         FDCE                                         r  IIC_NUM_02/U1/i_reg[1]/C
                         clock pessimism              0.258    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X54Y85         FDCE (Setup_fdce_C_CE)      -0.169    14.895    IIC_NUM_02/U1/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.895    
                         arrival time                         -10.995    
  -------------------------------------------------------------------
                         slack                                  3.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 IIC_NUM_17/i_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/w_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.297%)  route 0.264ns (58.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.567     1.511    IIC_NUM_17/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDCE                                         r  IIC_NUM_17/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  IIC_NUM_17/i_reg[2]/Q
                         net (fo=27, routed)          0.264     1.916    IIC_NUM_17/i_reg_n_0_[2]
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.961 r  IIC_NUM_17/w_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.961    IIC_NUM_17/w_data[5]_i_1_n_0
    SLICE_X51Y51         FDCE                                         r  IIC_NUM_17/w_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.835     2.025    IIC_NUM_17/i_clk_IBUF_BUFG
    SLICE_X51Y51         FDCE                                         r  IIC_NUM_17/w_data_reg[5]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y51         FDCE (Hold_fdce_C_D)         0.092     1.872    IIC_NUM_17/w_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 IIC_NUM_08/j_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.561     1.505    IIC_NUM_08/i_clk_IBUF_BUFG
    SLICE_X55Y62         FDCE                                         r  IIC_NUM_08/j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  IIC_NUM_08/j_reg[3]/Q
                         net (fo=1, routed)           0.054     1.700    IIC_NUM_08/j_reg_n_0_[3]
    SLICE_X54Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.745 r  IIC_NUM_08/i[3]_i_1__35/O
                         net (fo=1, routed)           0.000     1.745    IIC_NUM_08/i[3]_i_1__35_n_0
    SLICE_X54Y62         FDCE                                         r  IIC_NUM_08/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.830     2.020    IIC_NUM_08/i_clk_IBUF_BUFG
    SLICE_X54Y62         FDCE                                         r  IIC_NUM_08/i_reg[3]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X54Y62         FDCE (Hold_fdce_C_D)         0.121     1.639    IIC_NUM_08/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 IIC_NUM_21/reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/U1/D_NOT_OUT1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.564     1.508    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  IIC_NUM_21/reg_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  IIC_NUM_21/reg_addr_reg[3]/Q
                         net (fo=1, routed)           0.054     1.703    IIC_NUM_21/U1/reg_addr_reg[5][3]
    SLICE_X42Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.748 r  IIC_NUM_21/U1/D_NOT_OUT1[3]_i_1__20/O
                         net (fo=1, routed)           0.000     1.748    IIC_NUM_21/U1/D_NOT_OUT1[3]_i_1__20_n_0
    SLICE_X42Y49         FDCE                                         r  IIC_NUM_21/U1/D_NOT_OUT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.834     2.024    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  IIC_NUM_21/U1/D_NOT_OUT1_reg[3]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X42Y49         FDCE (Hold_fdce_C_D)         0.121     1.642    IIC_NUM_21/U1/D_NOT_OUT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 IIC_NUM_20/reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/U1/D_NOT_OUT1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.561     1.505    IIC_NUM_20/i_clk_IBUF_BUFG
    SLICE_X39Y39         FDCE                                         r  IIC_NUM_20/reg_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  IIC_NUM_20/reg_addr_reg[3]/Q
                         net (fo=1, routed)           0.056     1.702    IIC_NUM_20/U1/reg_addr_reg[5][3]
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.747 r  IIC_NUM_20/U1/D_NOT_OUT1[3]_i_1__19/O
                         net (fo=1, routed)           0.000     1.747    IIC_NUM_20/U1/D_NOT_OUT1[3]_i_1__19_n_0
    SLICE_X38Y39         FDCE                                         r  IIC_NUM_20/U1/D_NOT_OUT1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.830     2.020    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  IIC_NUM_20/U1/D_NOT_OUT1_reg[3]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X38Y39         FDCE (Hold_fdce_C_D)         0.120     1.638    IIC_NUM_20/U1/D_NOT_OUT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 IIC_NUM_20/U1/i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_20/U1/i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.271ns (55.829%)  route 0.214ns (44.171%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.561     1.505    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X34Y41         FDCE                                         r  IIC_NUM_20/U1/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDCE (Prop_fdce_C_Q)         0.164     1.669 r  IIC_NUM_20/U1/i_reg[3]/Q
                         net (fo=50, routed)          0.214     1.883    IIC_NUM_20/U1/i_reg[0]_1[2]
    SLICE_X37Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.928 r  IIC_NUM_20/U1/i[2]_i_2__19/O
                         net (fo=1, routed)           0.000     1.928    IIC_NUM_20/U1/i[2]_i_2__19_n_0
    SLICE_X37Y41         MUXF7 (Prop_muxf7_I0_O)      0.062     1.990 r  IIC_NUM_20/U1/i_reg[2]_i_1__19/O
                         net (fo=1, routed)           0.000     1.990    IIC_NUM_20/U1/i_reg[2]_i_1__19_n_0
    SLICE_X37Y41         FDCE                                         r  IIC_NUM_20/U1/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.831     2.021    IIC_NUM_20/U1/i_clk_IBUF_BUFG
    SLICE_X37Y41         FDCE                                         r  IIC_NUM_20/U1/i_reg[2]/C
                         clock pessimism             -0.251     1.770    
    SLICE_X37Y41         FDCE (Hold_fdce_C_D)         0.105     1.875    IIC_NUM_20/U1/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 IIC_NUM_01/reg_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_01/U1/D_NOT_OUT1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.559     1.503    IIC_NUM_01/i_clk_IBUF_BUFG
    SLICE_X53Y66         FDCE                                         r  IIC_NUM_01/reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  IIC_NUM_01/reg_addr_reg[1]/Q
                         net (fo=2, routed)           0.065     1.709    IIC_NUM_01/U1/reg_addr_reg[5][1]
    SLICE_X52Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.754 r  IIC_NUM_01/U1/D_NOT_OUT1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.754    IIC_NUM_01/U1/D_NOT_OUT1[1]_i_1__0_n_0
    SLICE_X52Y66         FDCE                                         r  IIC_NUM_01/U1/D_NOT_OUT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.827     2.017    IIC_NUM_01/U1/i_clk_IBUF_BUFG
    SLICE_X52Y66         FDCE                                         r  IIC_NUM_01/U1/D_NOT_OUT1_reg[1]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X52Y66         FDCE (Hold_fdce_C_D)         0.121     1.637    IIC_NUM_01/U1/D_NOT_OUT1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 IIC_NUM_13/reg_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_13/U1/D_NOT_OUT1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.561     1.505    IIC_NUM_13/i_clk_IBUF_BUFG
    SLICE_X43Y56         FDCE                                         r  IIC_NUM_13/reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.646 r  IIC_NUM_13/reg_addr_reg[1]/Q
                         net (fo=2, routed)           0.066     1.712    IIC_NUM_13/U1/reg_addr_reg[5][1]
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.045     1.757 r  IIC_NUM_13/U1/D_NOT_OUT1[1]_i_1__12/O
                         net (fo=1, routed)           0.000     1.757    IIC_NUM_13/U1/D_NOT_OUT1[1]_i_1__12_n_0
    SLICE_X42Y56         FDCE                                         r  IIC_NUM_13/U1/D_NOT_OUT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.831     2.020    IIC_NUM_13/U1/i_clk_IBUF_BUFG
    SLICE_X42Y56         FDCE                                         r  IIC_NUM_13/U1/D_NOT_OUT1_reg[1]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X42Y56         FDCE (Hold_fdce_C_D)         0.121     1.639    IIC_NUM_13/U1/D_NOT_OUT1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 IIC_NUM_08/reg_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_08/U1/D_NOT_OUT1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.562     1.506    IIC_NUM_08/i_clk_IBUF_BUFG
    SLICE_X55Y61         FDCE                                         r  IIC_NUM_08/reg_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDCE (Prop_fdce_C_Q)         0.141     1.647 r  IIC_NUM_08/reg_addr_reg[1]/Q
                         net (fo=2, routed)           0.068     1.715    IIC_NUM_08/U1/reg_addr_reg[5][1]
    SLICE_X54Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.760 r  IIC_NUM_08/U1/D_NOT_OUT1[1]_i_1__7/O
                         net (fo=1, routed)           0.000     1.760    IIC_NUM_08/U1/D_NOT_OUT1[1]_i_1__7_n_0
    SLICE_X54Y61         FDCE                                         r  IIC_NUM_08/U1/D_NOT_OUT1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.832     2.022    IIC_NUM_08/U1/i_clk_IBUF_BUFG
    SLICE_X54Y61         FDCE                                         r  IIC_NUM_08/U1/D_NOT_OUT1_reg[1]/C
                         clock pessimism             -0.504     1.519    
    SLICE_X54Y61         FDCE (Hold_fdce_C_D)         0.120     1.639    IIC_NUM_08/U1/D_NOT_OUT1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 IIC_NUM_21/U1/i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/U1/Go_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.209ns (42.155%)  route 0.287ns (57.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.564     1.508    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X38Y49         FDCE                                         r  IIC_NUM_21/U1/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  IIC_NUM_21/U1/i_reg[1]/Q
                         net (fo=74, routed)          0.287     1.958    IIC_NUM_21/U1/rSCL_reg_0[1]
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.045     2.003 r  IIC_NUM_21/U1/Go[2]_i_1__20/O
                         net (fo=1, routed)           0.000     2.003    IIC_NUM_21/U1/Go[2]_i_1__20_n_0
    SLICE_X40Y50         FDCE                                         r  IIC_NUM_21/U1/Go_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.832     2.021    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X40Y50         FDCE                                         r  IIC_NUM_21/U1/Go_reg[2]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.091     1.867    IIC_NUM_21/U1/Go_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 IIC_NUM_17/i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/reg_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.188ns (34.914%)  route 0.350ns (65.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.567     1.511    IIC_NUM_17/i_clk_IBUF_BUFG
    SLICE_X53Y49         FDCE                                         r  IIC_NUM_17/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  IIC_NUM_17/i_reg[0]/Q
                         net (fo=24, routed)          0.350     2.002    IIC_NUM_17/i_reg_n_0_[0]
    SLICE_X52Y50         LUT5 (Prop_lut5_I2_O)        0.047     2.049 r  IIC_NUM_17/reg_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.049    IIC_NUM_17/reg_addr[2]_i_1_n_0
    SLICE_X52Y50         FDCE                                         r  IIC_NUM_17/reg_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.835     2.025    IIC_NUM_17/i_clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  IIC_NUM_17/reg_addr_reg[2]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X52Y50         FDCE (Hold_fdce_C_D)         0.131     1.911    IIC_NUM_17/reg_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y65   IIC_NUM_01/U1/i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y67   IIC_NUM_01/U1/i_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y66   IIC_NUM_01/U1/i_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y65   IIC_NUM_01/U1/i_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y67   IIC_NUM_01/U1/i_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X50Y67   IIC_NUM_01/U1/isAck_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y67   IIC_NUM_01/U1/isDone_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83   IIC_NUM_04/U1/i_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y83   IIC_NUM_04/U1/i_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   IIC_NUM_10/U1/isAck_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y59   IIC_NUM_10/U1/isDone_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y58   IIC_NUM_10/U1/isQ_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y57   IIC_NUM_13/U1/i_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y56   IIC_NUM_13/U1/isAck_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y54   IIC_NUM_13/U1/isDone_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   IIC_NUM_13/U1/isQ_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   IIC_NUM_06/U1/C1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y71   IIC_NUM_06/U1/C1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   IIC_NUM_09/U1/C1_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X44Y60   IIC_NUM_10/U1/isAck_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y59   IIC_NUM_10/U1/isDone_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y58   IIC_NUM_10/U1/isQ_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X40Y56   IIC_NUM_13/U1/isAck_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y54   IIC_NUM_13/U1/isDone_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y54   IIC_NUM_13/U1/isQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y71   IIC_NUM_01/U1/isQ_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y43   IIC_NUM_15/U1/C1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y39   IIC_NUM_18/U1/C1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y40   IIC_NUM_18/U1/C1_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_clk
  To Clock:  i_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[4]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 0.456ns (6.114%)  route 7.002ns (93.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         7.002    12.600    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X61Y86         FDCE                                         f  IIC_NUM_04/U1/C1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.503    14.907    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  IIC_NUM_04/U1/C1_reg[4]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X61Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.725    IIC_NUM_04/U1/C1_reg[4]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.125ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[6]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 0.456ns (6.114%)  route 7.002ns (93.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         7.002    12.600    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X61Y86         FDCE                                         f  IIC_NUM_04/U1/C1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.503    14.907    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X61Y86         FDCE                                         r  IIC_NUM_04/U1/C1_reg[6]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X61Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.725    IIC_NUM_04/U1/C1_reg[6]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  2.125    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[8]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 0.456ns (6.156%)  route 6.951ns (93.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         6.951    12.549    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X61Y87         FDCE                                         f  IIC_NUM_04/U1/C1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.504    14.908    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X61Y87         FDCE                                         r  IIC_NUM_04/U1/C1_reg[8]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X61Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.726    IIC_NUM_04/U1/C1_reg[8]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[5]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 0.456ns (6.114%)  route 7.002ns (93.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         7.002    12.600    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X60Y86         FDCE                                         f  IIC_NUM_04/U1/C1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.503    14.907    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X60Y86         FDCE                                         r  IIC_NUM_04/U1/C1_reg[5]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X60Y86         FDCE (Recov_fdce_C_CLR)     -0.319    14.811    IIC_NUM_04/U1/C1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 0.456ns (6.156%)  route 6.951ns (93.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         6.951    12.549    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X60Y87         FDCE                                         f  IIC_NUM_04/U1/C1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.504    14.908    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X60Y87         FDCE                                         r  IIC_NUM_04/U1/C1_reg[0]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X60Y87         FDCE (Recov_fdce_C_CLR)     -0.319    14.812    IIC_NUM_04/U1/C1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.549    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[9]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 0.456ns (6.406%)  route 6.662ns (93.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         6.662    12.260    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X62Y86         FDCE                                         f  IIC_NUM_04/U1/C1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.504    14.908    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X62Y86         FDCE                                         r  IIC_NUM_04/U1/C1_reg[9]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X62Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.726    IIC_NUM_04/U1/C1_reg[9]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.470ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/C1_reg[1]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.456ns (6.410%)  route 6.658ns (93.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         6.658    12.256    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X63Y86         FDCE                                         f  IIC_NUM_04/U1/C1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.504    14.908    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X63Y86         FDCE                                         r  IIC_NUM_04/U1/C1_reg[1]/C
                         clock pessimism              0.258    15.166    
                         clock uncertainty           -0.035    15.131    
    SLICE_X63Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.726    IIC_NUM_04/U1/C1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -12.256    
  -------------------------------------------------------------------
                         slack                                  2.470    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/i_reg[3]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 0.456ns (6.423%)  route 6.644ns (93.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         6.644    12.242    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X62Y84         FDCE                                         f  IIC_NUM_04/U1/i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.503    14.907    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X62Y84         FDCE                                         r  IIC_NUM_04/U1/i_reg[3]/C
                         clock pessimism              0.258    15.165    
                         clock uncertainty           -0.035    15.130    
    SLICE_X62Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.725    IIC_NUM_04/U1/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/Go_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 0.456ns (6.707%)  route 6.343ns (93.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         6.343    11.941    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X62Y83         FDCE                                         f  IIC_NUM_04/U1/Go_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.502    14.906    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X62Y83         FDCE                                         r  IIC_NUM_04/U1/Go_reg[0]/C
                         clock pessimism              0.258    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.724    IIC_NUM_04/U1/Go_reg[0]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -11.941    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 SYS_RST/o_rst_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_04/U1/i_reg[0]/CLR
                            (recovery check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (i_clk rise@10.000ns - i_clk rise@0.000ns)
  Data Path Delay:        6.795ns  (logic 0.456ns (6.711%)  route 6.339ns (93.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.558     5.142    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X49Y55         FDPE                                         r  SYS_RST/o_rst_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDPE (Prop_fdpe_C_Q)         0.456     5.598 f  SYS_RST/o_rst_reg_rep__6/Q
                         net (fo=124, routed)         6.339    11.937    IIC_NUM_04/U1/o_rst_reg_rep__6[0]
    SLICE_X63Y83         FDCE                                         f  IIC_NUM_04/U1/i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        1.502    14.906    IIC_NUM_04/U1/i_clk_IBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  IIC_NUM_04/U1/i_reg[0]/C
                         clock pessimism              0.258    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X63Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.724    IIC_NUM_04/U1/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  2.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__9/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/C1_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.617%)  route 0.204ns (55.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.671 f  SYS_RST/o_rst_reg_rep__9/Q
                         net (fo=124, routed)         0.204     1.874    IIC_NUM_17/U1/o_rst_reg_rep__9[1]
    SLICE_X47Y48         FDCE                                         f  IIC_NUM_17/U1/C1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.835     2.025    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X47Y48         FDCE                                         r  IIC_NUM_17/U1/C1_reg[2]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X47Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    IIC_NUM_17/U1/C1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__4/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/w_data_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.773%)  route 0.238ns (59.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.671 f  SYS_RST/o_rst_reg_rep__4/Q
                         net (fo=124, routed)         0.238     1.909    IIC_NUM_21/o_rst_reg_rep__4
    SLICE_X44Y49         FDCE                                         f  IIC_NUM_21/w_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X44Y49         FDCE                                         r  IIC_NUM_21/w_data_reg[0]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X44Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    IIC_NUM_21/w_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__4/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/w_data_reg[5]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.773%)  route 0.238ns (59.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.671 f  SYS_RST/o_rst_reg_rep__4/Q
                         net (fo=124, routed)         0.238     1.909    IIC_NUM_21/o_rst_reg_rep__4
    SLICE_X44Y49         FDCE                                         f  IIC_NUM_21/w_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X44Y49         FDCE                                         r  IIC_NUM_21/w_data_reg[5]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X44Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.687    IIC_NUM_21/w_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__4/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/sel_reg/PRE
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.773%)  route 0.238ns (59.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.671 f  SYS_RST/o_rst_reg_rep__4/Q
                         net (fo=124, routed)         0.238     1.909    IIC_NUM_21/o_rst_reg_rep__4
    SLICE_X44Y49         FDPE                                         f  IIC_NUM_21/sel_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.835     2.025    IIC_NUM_21/i_clk_IBUF_BUFG
    SLICE_X44Y49         FDPE                                         r  IIC_NUM_21/sel_reg/C
                         clock pessimism             -0.246     1.779    
    SLICE_X44Y49         FDPE (Remov_fdpe_C_PRE)     -0.095     1.684    IIC_NUM_21/sel_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__9/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/C1_reg[7]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.641%)  route 0.272ns (62.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.671 f  SYS_RST/o_rst_reg_rep__9/Q
                         net (fo=124, routed)         0.272     1.942    IIC_NUM_17/U1/o_rst_reg_rep__9[1]
    SLICE_X46Y46         FDCE                                         f  IIC_NUM_17/U1/C1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.834     2.024    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X46Y46         FDCE                                         r  IIC_NUM_17/U1/C1_reg[7]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X46Y46         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    IIC_NUM_17/U1/C1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__9/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_17/U1/C1_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.609%)  route 0.284ns (63.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X46Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDPE (Prop_fdpe_C_Q)         0.164     1.671 f  SYS_RST/o_rst_reg_rep__9/Q
                         net (fo=124, routed)         0.284     1.955    IIC_NUM_17/U1/o_rst_reg_rep__9[1]
    SLICE_X46Y47         FDCE                                         f  IIC_NUM_17/U1/C1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.835     2.025    IIC_NUM_17/U1/i_clk_IBUF_BUFG
    SLICE_X46Y47         FDCE                                         r  IIC_NUM_17/U1/C1_reg[0]/C
                         clock pessimism             -0.246     1.779    
    SLICE_X46Y47         FDCE (Remov_fdce_C_CLR)     -0.067     1.712    IIC_NUM_17/U1/C1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/U1/D_NOT_OUT1_reg[0]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.471%)  route 0.307ns (68.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=124, routed)         0.307     1.955    IIC_NUM_21/U1/o_rst_reg_rep__9[0]
    SLICE_X42Y49         FDCE                                         f  IIC_NUM_21/U1/D_NOT_OUT1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.834     2.024    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  IIC_NUM_21/U1/D_NOT_OUT1_reg[0]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X42Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    IIC_NUM_21/U1/D_NOT_OUT1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/U1/D_NOT_OUT1_reg[2]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.471%)  route 0.307ns (68.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=124, routed)         0.307     1.955    IIC_NUM_21/U1/o_rst_reg_rep__9[0]
    SLICE_X42Y49         FDCE                                         f  IIC_NUM_21/U1/D_NOT_OUT1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.834     2.024    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  IIC_NUM_21/U1/D_NOT_OUT1_reg[2]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X42Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    IIC_NUM_21/U1/D_NOT_OUT1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/U1/D_NOT_OUT1_reg[3]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.471%)  route 0.307ns (68.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=124, routed)         0.307     1.955    IIC_NUM_21/U1/o_rst_reg_rep__9[0]
    SLICE_X42Y49         FDCE                                         f  IIC_NUM_21/U1/D_NOT_OUT1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.834     2.024    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  IIC_NUM_21/U1/D_NOT_OUT1_reg[3]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X42Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    IIC_NUM_21/U1/D_NOT_OUT1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 SYS_RST/o_rst_reg_rep__10/C
                            (rising edge-triggered cell FDPE clocked by i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IIC_NUM_21/U1/D_NOT_OUT1_reg[5]/CLR
                            (removal check against rising-edge clock i_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_clk rise@0.000ns - i_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.471%)  route 0.307ns (68.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.563     1.507    SYS_RST/i_clk_IBUF_BUFG
    SLICE_X47Y50         FDPE                                         r  SYS_RST/o_rst_reg_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y50         FDPE (Prop_fdpe_C_Q)         0.141     1.648 f  SYS_RST/o_rst_reg_rep__10/Q
                         net (fo=124, routed)         0.307     1.955    IIC_NUM_21/U1/o_rst_reg_rep__9[0]
    SLICE_X42Y49         FDCE                                         f  IIC_NUM_21/U1/D_NOT_OUT1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_clk rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=1629, routed)        0.834     2.024    IIC_NUM_21/U1/i_clk_IBUF_BUFG
    SLICE_X42Y49         FDCE                                         r  IIC_NUM_21/U1/D_NOT_OUT1_reg[5]/C
                         clock pessimism             -0.246     1.778    
    SLICE_X42Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.711    IIC_NUM_21/U1/D_NOT_OUT1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.244    





