# Copyright (C) 2024  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
# File: C:\Users\DAV\ethan\dav\lab3\vga_top_pins.csv
# Generated on: Fri Feb  7 17:26:22 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
blue[3],Output,PIN_N2,2,B2_N0,PIN_N2,3.3-V LVTTL,,,,,
blue[2],Output,PIN_P3,2,B2_N0,PIN_P3,3.3-V LVTTL,,,,,
blue[1],Output,PIN_T1,2,B2_N0,PIN_T1,3.3-V LVTTL,,,,,
blue[0],Output,PIN_P1,2,B2_N0,PIN_P1,3.3-V LVTTL,,,,,
clk,Input,PIN_P11,3,B3_N0,PIN_P11,3.3-V LVTTL,,,,,
green[3],Output,PIN_R1,2,B2_N0,PIN_R1,3.3-V LVTTL,,,,,
green[2],Output,PIN_R2,2,B2_N0,PIN_R2,3.3-V LVTTL,,,,,
green[1],Output,PIN_T2,2,B2_N0,PIN_T2,3.3-V LVTTL,,,,,
green[0],Output,PIN_W1,2,B2_N0,PIN_W1,3.3-V LVTTL,,,,,
hsync,Output,PIN_N3,2,B2_N0,PIN_N3,3.3-V LVTTL,,,,,
red[3],Output,PIN_Y1,3,B3_N0,PIN_Y1,3.3-V LVTTL,,,,,
red[2],Output,PIN_Y2,3,B3_N0,PIN_Y2,3.3-V LVTTL,,,,,
red[1],Output,PIN_V1,2,B2_N0,PIN_V1,3.3-V LVTTL,,,,,
red[0],Output,PIN_AA1,3,B3_N0,PIN_AA1,3.3-V LVTTL,,,,,
rst,Input,PIN_B8,7,B7_N0,PIN_B8,3.3 V Schmitt Trigger,,,,,
vsync,Output,PIN_N1,2,B2_N0,PIN_N1,3.3-V LVTTL,,,,,
