////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2007 Xilinx, Inc.
// All Right Reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 9.2i
//  \   \         Application : ISE
//  /   /         Filename : FULL_ADDER_S.tfw
// /___/   /\     Timestamp : Sat Feb 25 19:44:56 2017
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: 
//Design Name: FULL_ADDER_S
//Device: Xilinx
//
`timescale 1ns/1ps

module FULL_ADDER_S;
    reg A = 1'b0;
    reg B = 1'b0;
    reg Cin = 1'b0;
    wire S;
    wire Cout;


    FULL_ADDER_DE UUT (
        .A(A),
        .B(B),
        .Cin(Cin),
        .S(S),
        .Cout(Cout));

    initial begin
        // -------------  Current Time:  200ns
        #200;
        Cin = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  300ns
        #100;
        B = 1'b1;
        Cin = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  400ns
        #100;
        Cin = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  500ns
        #100;
        A = 1'b1;
        B = 1'b0;
        Cin = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  600ns
        #100;
        Cin = 1'b1;
        // -------------------------------------
        // -------------  Current Time:  700ns
        #100;
        B = 1'b1;
        Cin = 1'b0;
        // -------------------------------------
        // -------------  Current Time:  800ns
        #100;
        Cin = 1'b1;
    end

endmodule

