============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Wed Mar  8 00:29:55 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(156)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 19 trigger nets, 19 data nets.
KIT-1004 : Chipwatcher code = 1110110111011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb011,32'sb010},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb010001},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0101010}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=72) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=72) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb011,32'sb010},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb010001},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0101010}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb011,32'sb010},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb010001},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0101010}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb011,32'sb010},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb010001},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0101010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=72)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=72)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb011,32'sb010},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb010001},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0101010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=19,BUS_CTRL_NUM=50,BUS_WIDTH='{32'sb01110,32'sb011,32'sb010},BUS_DIN_POS='{32'sb0,32'sb01110,32'sb010001},BUS_CTRL_POS='{32'sb0,32'sb0100000,32'sb0101010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1911/17 useful/useless nets, 1081/0 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1696/16 useful/useless nets, 1385/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 293 better
SYN-1014 : Optimize round 2
SYN-1032 : 1482/45 useful/useless nets, 1171/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1490/77 useful/useless nets, 1187/23 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 106 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 20 instances.
SYN-2501 : Optimize round 1, 41 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1032 : 1856/17 useful/useless nets, 1553/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6668, tnet num: 1856, tinst num: 1552, tnode num: 8454, tedge num: 10324.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1856 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 162 (3.70), #lev = 7 (1.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 162 (3.70), #lev = 7 (1.92)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 382 instances into 162 LUTs, name keeping = 76%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 258 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 94 adder to BLE ...
SYN-4008 : Packed 94 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.218126s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (93.6%)

RUN-1004 : used memory is 176 MB, reserved memory is 144 MB, peak memory is 187 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[6] will be merged to another kept net fifo_list/wrusedw[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (165 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1072 instances
RUN-0007 : 419 luts, 467 seqs, 86 mslices, 59 lslices, 19 pads, 17 brams, 0 dsps
RUN-1001 : There are total 1382 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 854 nets have 2 pins
RUN-1001 : 385 nets have [3 - 5] pins
RUN-1001 : 70 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     222     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      9      
RUN-1001 :   Yes  |  No   |  Yes  |     228     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   9   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1070 instances, 419 luts, 467 seqs, 145 slices, 23 macros(145 instances: 86 mslices 59 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5654, tnet num: 1380, tinst num: 1070, tnode num: 7434, tedge num: 9487.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1380 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.198496s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (94.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 341409
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1070.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 214950, overlap = 56.25
PHY-3002 : Step(2): len = 148768, overlap = 56.25
PHY-3002 : Step(3): len = 99519.1, overlap = 51.75
PHY-3002 : Step(4): len = 82937.9, overlap = 56.25
PHY-3002 : Step(5): len = 70647.6, overlap = 56.25
PHY-3002 : Step(6): len = 62838.5, overlap = 56.25
PHY-3002 : Step(7): len = 54228.9, overlap = 56.25
PHY-3002 : Step(8): len = 51693, overlap = 56.25
PHY-3002 : Step(9): len = 48973.2, overlap = 56.25
PHY-3002 : Step(10): len = 43746, overlap = 56.25
PHY-3002 : Step(11): len = 40799.6, overlap = 56.25
PHY-3002 : Step(12): len = 37919.6, overlap = 56.25
PHY-3002 : Step(13): len = 35012.4, overlap = 56.25
PHY-3002 : Step(14): len = 33874.1, overlap = 56.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.62133e-06
PHY-3002 : Step(15): len = 35638.8, overlap = 56.25
PHY-3002 : Step(16): len = 36134.3, overlap = 56.25
PHY-3002 : Step(17): len = 37647.2, overlap = 56.25
PHY-3002 : Step(18): len = 38099.2, overlap = 49.5
PHY-3002 : Step(19): len = 36227.7, overlap = 49.5
PHY-3002 : Step(20): len = 36330.3, overlap = 49.5
PHY-3002 : Step(21): len = 36785.6, overlap = 49.5
PHY-3002 : Step(22): len = 36126.9, overlap = 56.25
PHY-3002 : Step(23): len = 36125.7, overlap = 56.25
PHY-3002 : Step(24): len = 36238.3, overlap = 51.75
PHY-3002 : Step(25): len = 35814.6, overlap = 51.75
PHY-3002 : Step(26): len = 34539.5, overlap = 51.75
PHY-3002 : Step(27): len = 33934.2, overlap = 51.75
PHY-3002 : Step(28): len = 34332.5, overlap = 51.75
PHY-3002 : Step(29): len = 34742.4, overlap = 51.75
PHY-3002 : Step(30): len = 34821.6, overlap = 51.75
PHY-3002 : Step(31): len = 34125.5, overlap = 51.75
PHY-3002 : Step(32): len = 33441.7, overlap = 51.75
PHY-3002 : Step(33): len = 33122.5, overlap = 51.75
PHY-3002 : Step(34): len = 33363.6, overlap = 52.2812
PHY-3002 : Step(35): len = 33116.7, overlap = 52.5
PHY-3002 : Step(36): len = 33113.2, overlap = 52.5
PHY-3002 : Step(37): len = 32687.5, overlap = 52.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.24265e-06
PHY-3002 : Step(38): len = 34194.2, overlap = 52.5938
PHY-3002 : Step(39): len = 34833.7, overlap = 52.8438
PHY-3002 : Step(40): len = 34989.1, overlap = 52.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.04853e-05
PHY-3002 : Step(41): len = 36467.3, overlap = 52.8438
PHY-3002 : Step(42): len = 36733.3, overlap = 53.0938
PHY-3002 : Step(43): len = 37177.3, overlap = 44.0938
PHY-3002 : Step(44): len = 36711.4, overlap = 39.5938
PHY-3002 : Step(45): len = 36656.3, overlap = 39.5938
PHY-3002 : Step(46): len = 36585.5, overlap = 44.0938
PHY-3002 : Step(47): len = 36594.4, overlap = 44.0938
PHY-3002 : Step(48): len = 36465.3, overlap = 44.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012628s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1380 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029681s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(49): len = 48938.7, overlap = 8.90625
PHY-3002 : Step(50): len = 48878.1, overlap = 8.90625
PHY-3002 : Step(51): len = 47642.4, overlap = 10.9062
PHY-3002 : Step(52): len = 47408.8, overlap = 12.0312
PHY-3002 : Step(53): len = 46934.8, overlap = 11.7812
PHY-3002 : Step(54): len = 46507.5, overlap = 14.6562
PHY-3002 : Step(55): len = 45883, overlap = 17.2188
PHY-3002 : Step(56): len = 45319.7, overlap = 17.75
PHY-3002 : Step(57): len = 45281.3, overlap = 17.2188
PHY-3002 : Step(58): len = 44941.8, overlap = 14.8438
PHY-3002 : Step(59): len = 44962, overlap = 13.4062
PHY-3002 : Step(60): len = 44863.4, overlap = 13.3438
PHY-3002 : Step(61): len = 44577.7, overlap = 13.1875
PHY-3002 : Step(62): len = 44627.4, overlap = 12.9062
PHY-3002 : Step(63): len = 44565.2, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000750129
PHY-3002 : Step(64): len = 44381.1, overlap = 10.625
PHY-3002 : Step(65): len = 44381.1, overlap = 10.625
PHY-3002 : Step(66): len = 44254.5, overlap = 12.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00150026
PHY-3002 : Step(67): len = 43971.7, overlap = 11.6562
PHY-3002 : Step(68): len = 43971.7, overlap = 11.6562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1380 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.028046s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.57226e-05
PHY-3002 : Step(69): len = 44667.9, overlap = 41.9688
PHY-3002 : Step(70): len = 44667.9, overlap = 41.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.14451e-05
PHY-3002 : Step(71): len = 45026.1, overlap = 38.25
PHY-3002 : Step(72): len = 45026.1, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.28903e-05
PHY-3002 : Step(73): len = 45594.9, overlap = 33.9688
PHY-3002 : Step(74): len = 45594.9, overlap = 33.9688
PHY-3002 : Step(75): len = 45064.4, overlap = 32.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000125781
PHY-3002 : Step(76): len = 45456.3, overlap = 32.2188
PHY-3002 : Step(77): len = 45584.3, overlap = 32.2812
PHY-3002 : Step(78): len = 45835.3, overlap = 30.3125
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5654, tnet num: 1380, tinst num: 1070, tnode num: 7434, tedge num: 9487.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 63.91 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1382.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55872, over cnt = 167(0%), over = 696, worst = 16
PHY-1001 : End global iterations;  0.096703s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (96.9%)

PHY-1001 : Congestion index: top1 = 34.91, top5 = 20.55, top10 = 13.36, top15 = 9.80.
PHY-1001 : End incremental global routing;  0.164009s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (95.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1380 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036403s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.223283s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (98.0%)

OPT-1001 : Current memory(MB): used = 225, reserve = 193, peak = 225.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 932/1382.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 55872, over cnt = 167(0%), over = 696, worst = 16
PHY-1002 : len = 60328, over cnt = 117(0%), over = 310, worst = 12
PHY-1002 : len = 62024, over cnt = 46(0%), over = 94, worst = 10
PHY-1002 : len = 62784, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 63008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.133673s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (105.2%)

PHY-1001 : Congestion index: top1 = 30.93, top5 = 20.54, top10 = 14.07, top15 = 10.60.
OPT-1001 : End congestion update;  0.190322s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (90.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1380 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027764s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.3%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.218237s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (93.1%)

OPT-1001 : Current memory(MB): used = 227, reserve = 194, peak = 227.
OPT-1001 : End physical optimization;  0.640060s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (92.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 419 LUT to BLE ...
SYN-4008 : Packed 419 LUT and 181 SEQ to BLE.
SYN-4003 : Packing 286 remaining SEQ's ...
SYN-4005 : Packed 155 SEQ with LUT/SLICE
SYN-4006 : 107 single LUT's are left
SYN-4006 : 131 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 550/876 primitive instances ...
PHY-3001 : End packing;  0.042560s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 492 instances
RUN-1001 : 225 mslices, 226 lslices, 19 pads, 17 brams, 0 dsps
RUN-1001 : There are total 1202 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 667 nets have 2 pins
RUN-1001 : 393 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 56 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 490 instances, 451 slices, 23 macros(145 instances: 86 mslices 59 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 46392.2, Over = 40
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4868, tnet num: 1200, tinst num: 490, tnode num: 6163, tedge num: 8470.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.223314s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.74504e-05
PHY-3002 : Step(79): len = 45359.3, overlap = 41.5
PHY-3002 : Step(80): len = 45516, overlap = 40.5
PHY-3002 : Step(81): len = 45559.6, overlap = 40.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.49008e-05
PHY-3002 : Step(82): len = 45667.6, overlap = 39
PHY-3002 : Step(83): len = 45667.6, overlap = 39
PHY-3002 : Step(84): len = 45486, overlap = 37
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.98016e-05
PHY-3002 : Step(85): len = 46323.4, overlap = 35
PHY-3002 : Step(86): len = 46489.2, overlap = 35
PHY-3002 : Step(87): len = 46915.9, overlap = 31
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.151797s wall, 0.000000s user + 0.125000s system = 0.125000s CPU (82.3%)

PHY-3001 : Trial Legalized: Len = 57469.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.024246s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00149535
PHY-3002 : Step(88): len = 53139.5, overlap = 4.5
PHY-3002 : Step(89): len = 52362.5, overlap = 6.5
PHY-3002 : Step(90): len = 50954.6, overlap = 8.5
PHY-3002 : Step(91): len = 50223.8, overlap = 10.25
PHY-3002 : Step(92): len = 49435.9, overlap = 12.25
PHY-3002 : Step(93): len = 49081.7, overlap = 12.75
PHY-3002 : Step(94): len = 48641.8, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0029907
PHY-3002 : Step(95): len = 48674.8, overlap = 13.5
PHY-3002 : Step(96): len = 48616.3, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0059814
PHY-3002 : Step(97): len = 48541.7, overlap = 13.75
PHY-3002 : Step(98): len = 48502.1, overlap = 13
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005095s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 53093.7, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005027s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (310.8%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 53101.7, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4868, tnet num: 1200, tinst num: 490, tnode num: 6163, tedge num: 8470.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 75/1202.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 66616, over cnt = 157(0%), over = 275, worst = 8
PHY-1002 : len = 68008, over cnt = 71(0%), over = 102, worst = 6
PHY-1002 : len = 68920, over cnt = 16(0%), over = 21, worst = 3
PHY-1002 : len = 69120, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 69136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.211221s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (29.6%)

PHY-1001 : Congestion index: top1 = 28.06, top5 = 20.51, top10 = 15.10, top15 = 11.55.
PHY-1001 : End incremental global routing;  0.277575s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (45.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037291s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.339172s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (55.3%)

OPT-1001 : Current memory(MB): used = 230, reserve = 198, peak = 230.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1025/1202.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009131s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.06, top5 = 20.51, top10 = 15.10, top15 = 11.55.
OPT-1001 : End congestion update;  0.072317s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (64.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023391s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.6%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.095818s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (81.5%)

OPT-1001 : Current memory(MB): used = 231, reserve = 198, peak = 231.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022336s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1025/1202.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008502s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (183.8%)

PHY-1001 : Congestion index: top1 = 28.06, top5 = 20.51, top10 = 15.10, top15 = 11.55.
PHY-1001 : End incremental global routing;  0.068552s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032820s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.2%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1025/1202.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008447s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.06, top5 = 20.51, top10 = 15.10, top15 = 11.55.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023715s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.875241s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (78.5%)

RUN-1003 : finish command "place" in  5.438471s wall, 2.375000s user + 0.812500s system = 3.187500s CPU (58.6%)

RUN-1004 : used memory is 215 MB, reserved memory is 183 MB, peak memory is 231 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 492 instances
RUN-1001 : 225 mslices, 226 lslices, 19 pads, 17 brams, 0 dsps
RUN-1001 : There are total 1202 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 667 nets have 2 pins
RUN-1001 : 393 nets have [3 - 5] pins
RUN-1001 : 69 nets have [6 - 10] pins
RUN-1001 : 56 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4868, tnet num: 1200, tinst num: 490, tnode num: 6163, tedge num: 8470.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 225 mslices, 226 lslices, 19 pads, 17 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1200 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 66400, over cnt = 153(0%), over = 274, worst = 8
PHY-1002 : len = 67736, over cnt = 75(0%), over = 107, worst = 6
PHY-1002 : len = 68856, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 68912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.224426s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (27.8%)

PHY-1001 : Congestion index: top1 = 28.41, top5 = 20.46, top10 = 15.03, top15 = 11.54.
PHY-1001 : End global routing;  0.290003s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (32.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 251, reserve = 219, peak = 300.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 516, reserve = 489, peak = 516.
PHY-1001 : End build detailed router design. 4.036608s wall, 3.781250s user + 0.093750s system = 3.875000s CPU (96.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 18768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.072755s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (97.6%)

PHY-1001 : Current memory(MB): used = 547, reserve = 521, peak = 547.
PHY-1001 : End phase 1; 1.084235s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (98.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 552 net; 1.148044s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (98.0%)

PHY-1022 : len = 165032, over cnt = 61(0%), over = 62, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 548, reserve = 522, peak = 548.
PHY-1001 : End initial routed; 4.840291s wall, 5.031250s user + 0.000000s system = 5.031250s CPU (103.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1058(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.263584s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 549, reserve = 522, peak = 549.
PHY-1001 : End phase 2; 5.103963s wall, 5.296875s user + 0.000000s system = 5.296875s CPU (103.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 165032, over cnt = 61(0%), over = 62, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.009211s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 164872, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.055219s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (56.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 164840, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.060016s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 164952, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.068039s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (45.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/1058(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.274641s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (91.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 32 feed throughs used by 23 nets
PHY-1001 : End commit to database; 0.161499s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (87.1%)

PHY-1001 : Current memory(MB): used = 563, reserve = 536, peak = 563.
PHY-1001 : End phase 3; 0.769622s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (81.2%)

PHY-1003 : Routed, final wirelength = 164952
PHY-1001 : Current memory(MB): used = 563, reserve = 537, peak = 563.
PHY-1001 : End export database. 0.015174s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  11.276060s wall, 11.015625s user + 0.093750s system = 11.109375s CPU (98.5%)

RUN-1003 : finish command "route" in  11.867590s wall, 11.390625s user + 0.093750s system = 11.484375s CPU (96.8%)

RUN-1004 : used memory is 505 MB, reserved memory is 479 MB, peak memory is 563 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      724   out of  19600    3.69%
#reg                      474   out of  19600    2.42%
#le                       855
  #lut only               381   out of    855   44.56%
  #reg only               131   out of    855   15.32%
  #lut&reg                343   out of    855   40.12%
#dsp                        0   out of     29    0.00%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                      Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                203
#2        config_inst_syn_9    GCLK               config             config_inst.jtck            97
#3        adc/clk_adc          GCLK               lslice             adc/clk_adc_reg_syn_8.q1    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |855    |579     |145     |474     |17      |0       |
|  adc                               |adc_ctrl       |20     |12      |0       |20      |0       |0       |
|  fifo_list                         |fifo_ctrl      |152    |78      |40      |58      |8       |0       |
|    fifo_list                       |fifo           |122    |56      |32      |51      |8       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |8       |0       |
|  rx                                |uart_rx        |51     |45      |6       |36      |0       |0       |
|  tx                                |uart_tx        |90     |82      |8       |38      |0       |0       |
|  type                              |type_choice    |115    |107     |8       |64      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |426    |254     |83      |258     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |426    |254     |83      |258     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |165    |94      |0       |156     |0       |0       |
|        reg_inst                    |register       |162    |91      |0       |153     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |261    |160     |83      |102     |0       |0       |
|        bus_inst                    |bus_top        |61     |29      |22      |20      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |44     |18      |16      |12      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |16     |10      |6       |7       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |113    |84      |29      |55      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       648   
    #2          2       240   
    #3          3       120   
    #4          4        32   
    #5        5-10       72   
    #6        11-50      62   
    #7       51-100      2    
    #8       101-500     1    
  Average     2.84            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 490
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1202, pip num: 11777
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 32
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1228 valid insts, and 31661 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101100101110110111011111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.396898s wall, 12.921875s user + 0.031250s system = 12.953125s CPU (540.4%)

RUN-1004 : used memory is 521 MB, reserved memory is 495 MB, peak memory is 701 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230308_002955.log"
