m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/design
vadder
Z1 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z2 !s110 1551429820
!i10b 1
!s100 ijVXn`j8gkb?JEem_D[5R0
I`0Z0i885=9FYME_PkW^0<3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_sv_unit
S1
Z4 d/users/ugrad/2018/winter/agnesj/eecs112lab2/design
Z5 w1551154964
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/adder.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/adder.sv
L0 3
Z6 OL;L;10.4c;61
r1
!s85 0
31
Z7 !s108 1551429820.000000
Z8 !s107 /users/ugrad/2018/winter/agnesj/eecs112lab2/design/RISC_V.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/Datapath.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/Controller.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/RegFile.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/alu.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/ALUController.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/instructionmemory.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/datamemory.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/mux3.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/mux2.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/imm_Gen.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/flopr.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/and1.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/adder1.sv|/users/ugrad/2018/winter/agnesj/eecs112lab2/design/adder.sv|
Z9 !s90 -64|-sv|-f|rtl.cfg|
!i113 0
Z10 o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
vadder1
R1
R2
!i10b 1
!s100 4m:Ko6jKLAjB>b=z^IU>]3
IOAmVnkkzAWCA6hi[57MMQ0
R3
!s105 adder1_sv_unit
S1
R4
Z11 w1551428571
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/adder1.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/adder1.sv
L0 3
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
valu
R1
R2
!i10b 1
!s100 5mifb^PbU[W4VlQ_7H[Ri2
I^I]hmih<MoXY`oiGf=?ce0
R3
!s105 alu_sv_unit
S1
R4
R11
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/alu.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/alu.sv
L0 25
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vALUController
R1
R2
!i10b 1
!s100 ?^9jzLj8DeWf6ih^MLaNI2
IoODN[jeLbH8^I`ldV2nEX0
R3
!s105 ALUController_sv_unit
S1
R4
R11
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/ALUController.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/ALUController.sv
Z12 L0 23
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
n@a@l@u@controller
vand1
R1
R2
!i10b 1
!s100 BV3gc[P8[_YP0_1BX]>jz1
Ib>[=nicdkD31_5[b12Tnk2
R3
!s105 and1_sv_unit
S1
R4
R11
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/and1.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/and1.sv
L0 3
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vController
R1
R2
!i10b 1
!s100 9<F7@[VP2?QB;VzZgeUO11
IokFIeze_Nzd]6jjCCK7[h1
R3
!s105 Controller_sv_unit
S1
R4
w1551429817
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/Controller.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/Controller.sv
Z13 L0 22
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
n@controller
vdatamemory
R1
R2
!i10b 1
!s100 jnZAR?6OKKaNBcUbK:ocM3
ILU^D0l491X`Tc0PYX<RfX3
R3
!s105 datamemory_sv_unit
S1
R4
R5
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/datamemory.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/datamemory.sv
L0 3
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vDatapath
R1
R2
!i10b 1
!s100 ZN<D]ifXOOYnKA693dmEC0
IRoEd0CYKEd1]?4aZmYHDG1
R3
!s105 Datapath_sv_unit
S1
R4
R11
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/Datapath.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/Datapath.sv
R13
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
n@datapath
vflopr
R1
R2
!i10b 1
!s100 B6BS^>`X=WIeQVmG9i5VI0
IBUhf[NKkALhH<o8FPLA1M3
R3
!s105 flopr_sv_unit
S1
R4
R5
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/flopr.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/flopr.sv
R12
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vimm_Gen
R1
R2
!i10b 1
!s100 d:kb2BVlJh1dOcc]CN<fW3
Il_@O5LaOhZo8<kZo82GTj2
R3
!s105 imm_Gen_sv_unit
S1
R4
w1551163434
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/imm_Gen.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/imm_Gen.sv
L0 31
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
nimm_@gen
vinstructionmemory
R1
R2
!i10b 1
!s100 mk^2clj@lGo:B1l_>ANIC1
Iko9U@L_ZDOXXG4HUm7f><0
R3
!s105 instructionmemory_sv_unit
S1
R4
R11
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/instructionmemory.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/instructionmemory.sv
R12
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vmux2
R1
R2
!i10b 1
!s100 @X6>V^M3YMfab:XdY67SE1
I<6V^0[Dmkni]<JRfj_RXo1
R3
!s105 mux2_sv_unit
S1
R4
R5
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/mux2.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/mux2.sv
R12
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vmux3
R1
R2
!i10b 1
!s100 i17PndEl7zRA@YnaNJF1j2
Ij1^1c@_WlBn9oRX]zVT:O1
R3
!s105 mux3_sv_unit
S1
R4
R11
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/mux3.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/mux3.sv
R12
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vRegFile
R1
R2
!i10b 1
!s100 2cGb6>@mnQP5YGGLJFYg]1
I_jBk`Q=<8X^5W0KkWVA:b0
R3
!s105 RegFile_sv_unit
S1
R4
R5
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/RegFile.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/RegFile.sv
L0 3
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
n@reg@file
vriscv
R1
R2
!i10b 1
!s100 6E52DWg9@MYa?NBn;QNRH2
I>onl4PKZV2Bg;e8lZkOkn1
R3
!s105 RISC_V_sv_unit
S1
R4
R11
8/users/ugrad/2018/winter/agnesj/eecs112lab2/design/RISC_V.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/design/RISC_V.sv
L0 3
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
vtb_alu
R1
!s110 1551428589
!i10b 1
!s100 VCQHR1CTzi1=RD7:I1M3:1
ICjM_fA=]kL:4RK^WY@Y@a1
R3
!s105 tb_alu_sv_unit
S1
R4
R11
8/users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_alu.sv
F/users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_alu.sv
L0 3
R6
r1
!s85 0
31
!s108 1551428589.000000
!s107 /users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_alu.sv|
Z14 !s90 -64|-sv|-f|tb.cfg|-work|work|
!i113 0
Z15 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Ttb_alu_opt
!s110 1551428590
V84SKPO;P]jQ36D@7>70k01
04 6 4 work tb_alu fast 0
Z16 o+acc -work work
ntb_alu_opt
Z17 OL;O;10.4c;61
R0
vtb_Controller
R1
!s110 1551429243
!i10b 1
!s100 :oSG4?1z^U_EW;G@k1FaY2
I;adKSeYGoTW:`jB]1@FIJ1
R3
Z18 !s105 tb_controller_sv_unit
S1
R4
w1551428926
Z19 8/users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_controller.sv
Z20 F/users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_controller.sv
L0 5
R6
r1
!s85 0
31
!s108 1551429243.000000
Z21 !s107 /users/ugrad/2018/winter/agnesj/eecs112lab2/verif/tb_controller.sv|
R14
!i113 0
R15
ntb_@controller
vtb_controller
R1
R2
!i10b 1
!s100 hB65<G:nE8B[UHQ22?]363
InQhXPR;GT6`MX<^:8XH?X1
R3
R18
S1
R4
w1551429682
R19
R20
L0 5
R6
r1
!s85 0
31
R7
R21
R14
!i113 0
R15
Ttb_controller_opt
R2
V@=GiNlAbNE]D0N3OGPGin2
04 13 4 work tb_controller fast 0
R16
ntb_controller_opt
R17
vtb_top
R1
!s110 1551079167
!i10b 1
!s100 IB2R7Tdz_J13X9z]?95VO1
I>JCb@<^1gZ6M;DHa2M`U:1
R3
!s105 tb_top_sv_unit
S1
R0
w1549913772
8/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/verif/tb_top.sv
F/users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/verif/tb_top.sv
L0 3
R6
r1
!s85 0
31
!s108 1551079167.000000
!s107 /users/ugrad/2018/winter/agnesj/LabsUpdatedGithub/Labs/Lab3/Lab_Files/verif/tb_top.sv|
R14
!i113 0
R15
Ttb_top_opt
!s110 1551164066
VPdL?8UXM<QYmo@RL@8H_J1
04 6 4 work tb_top fast 0
R16
ntb_top_opt
R17
R0
