# 12x12_BoothRecodedMultiplier_verilog

This project is a Verilog implement of Booth-recoded-based fast multiplier.

# Content:
-  *Using booth-recoded algorithm to generate partial product*
-  *Using Carry Save Array based wallace-tree-like tree to compress partial products*
-  *A carry lookahead adder to do final compress.*

