// Seed: 1515148823
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri id_6,
    input wire id_7,
    output wand id_8
    , id_50,
    output uwire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    input wand id_13,
    input tri id_14,
    output tri1 id_15,
    input supply1 id_16,
    output wire id_17,
    output wor id_18,
    output supply1 id_19,
    input tri0 id_20,
    input tri id_21,
    output tri id_22,
    input supply0 id_23,
    input uwire id_24,
    output tri id_25,
    output tri1 id_26,
    output uwire id_27,
    input tri1 id_28,
    input tri1 id_29,
    output wor id_30,
    input wire id_31,
    input supply1 id_32,
    output supply1 id_33,
    input supply1 id_34,
    input wire id_35,
    output wire id_36,
    input wand id_37,
    input tri id_38,
    output wire id_39,
    input tri0 id_40,
    input supply0 id_41,
    input wire id_42,
    output wand id_43,
    input tri0 id_44,
    input wor id_45,
    output supply0 id_46,
    input supply1 id_47,
    output wor id_48
);
  assign id_18 = 1;
  wire id_51;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    input uwire id_3,
    input wor id_4,
    input tri id_5,
    output wand id_6,
    input tri0 id_7,
    output tri0 id_8,
    input uwire id_9,
    output wor id_10,
    output tri1 id_11,
    output supply0 id_12,
    input uwire id_13,
    input supply0 id_14
);
  initial begin
    if (1'b0 || 1 && 1 && id_5) begin
      id_12 = id_9 ^ 1 << 1;
    end else begin
      $display;
    end
  end
  nor (id_12, id_3, id_2, id_9, id_4, id_0, id_5, id_7, id_1, id_13, id_14);
  module_0(
      id_8,
      id_11,
      id_4,
      id_4,
      id_9,
      id_11,
      id_7,
      id_4,
      id_11,
      id_12,
      id_9,
      id_7,
      id_7,
      id_14,
      id_4,
      id_11,
      id_4,
      id_12,
      id_6,
      id_10,
      id_9,
      id_2,
      id_10,
      id_2,
      id_13,
      id_6,
      id_11,
      id_10,
      id_4,
      id_4,
      id_8,
      id_1,
      id_2,
      id_6,
      id_2,
      id_13,
      id_6,
      id_0,
      id_7,
      id_6,
      id_4,
      id_13,
      id_4,
      id_11,
      id_2,
      id_0,
      id_12,
      id_4,
      id_12
  );
endmodule
