INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jeff/devel/hackdev/hack_b3/hack_b3.srcs/sources_1/imports/hack/hack.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prescaler
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-311] analyzing module RamSinglePort
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-311] analyzing module screen
INFO: [VRFC 10-2458] undeclared symbol nextPixel, assumed default net type wire [../../../../hack_b3.srcs/sources_1/imports/hack/screen.v:42]
INFO: [VRFC 10-311] analyzing module ioports
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module hack
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jeff/devel/hackdev/hack_b3/hack_b3.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jeff/devel/hackdev/hack_b3/hack_b3.srcs/sources_1/new/ramdp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RamDualPort
