// Seed: 213506354
macromodule module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6
);
  wire id_8;
  module_2(
      id_2, id_0
  );
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply0 id_6
);
  wire id_8;
  module_0(
      id_0, id_5, id_5, id_1, id_6, id_4, id_5
  );
endmodule
module module_2 (
    input  supply1 id_0,
    output supply1 id_1
);
  assign id_1 = (1);
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
