INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Desktop/SCHOOL 4.2/DSD/Num 12/Num 12.srcs/sim_1/new/tb_data_delay.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_data_delay
