INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.ip_user_files/bd/vga_bd/ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.ip_user_files/bd/vga_bd/ip/vga_bd_clk_wiz_0_0/vga_bd_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_bd_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.ip_user_files/bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_bd_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.ip_user_files/bd/clock_bd/ip/clock_bd_clk_wiz_0_0/clock_bd_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_bd_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.ip_user_files/bd/vga_bd/hdl/vga_bd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga_bd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.ip_user_files/bd/clock_bd/hdl/clock_bd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clock_bd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/local/Documents/GitHub/source/_vhdl/source/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sources_1/new/master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/local/Documents/GitHub/source/_vhdl/source/vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vga
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/local/Documents/GitHub/elm-project/LogiX/LogiX.srcs/sim_1/new/master_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity master_tb
