

================================================================
== Vitis HLS Report for 'addmod'
================================================================
* Date:           Mon Aug 23 09:42:30 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.832 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          -|          -|     4|        no|
        |- Loop 2  |        4|        4|         1|          -|          -|     4|        no|
        |- Loop 3  |        7|        7|         1|          -|          -|     8|        no|
        |- Loop 4  |        4|        4|         1|          -|          -|     4|        no|
        |- Loop 5  |        7|        7|         1|          -|          -|     8|        no|
        |- Loop 6  |        8|        8|         2|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 4 5 
5 --> 5 6 
6 --> 6 7 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_0 = alloca i32 1"   --->   Operation 12 'alloca' 's_word_num_bits_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_0 = alloca i32 1"   --->   Operation 13 'alloca' 's_word_num_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_0 = alloca i32 1"   --->   Operation 14 'alloca' 's_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_0 = alloca i32 1"   --->   Operation 15 'alloca' 's_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mod_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mod_r"   --->   Operation 16 'read' 'mod_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read715 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7"   --->   Operation 17 'read' 'p_read715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read614 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read6"   --->   Operation 18 'read' 'p_read614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read513 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5"   --->   Operation 19 'read' 'p_read513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read412 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4"   --->   Operation 20 'read' 'p_read412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read311 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3"   --->   Operation 21 'read' 'p_read311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read210 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read2"   --->   Operation 22 'read' 'p_read210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1"   --->   Operation 23 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_19 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read"   --->   Operation 24 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state"   --->   Operation 26 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i = alloca i64 1"   --->   Operation 27 'alloca' 'ref_tmp_1_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%y_word_num_bits_assign = alloca i64 1"   --->   Operation 28 'alloca' 'y_word_num_bits_assign' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%n_word_num_bits = alloca i64 1" [./intx/intx.hpp:899]   --->   Operation 29 'alloca' 'n_word_num_bits' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 30 [1/1] (0.46ns)   --->   "%br_ln29 = br void %branch0" [./intx/intx.hpp:29]   --->   Operation 30 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 0, void, i2 %add_ln29, void %branch0" [./intx/intx.hpp:29]   --->   Operation 31 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 32 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%s_word_num_bits_0_0_load = load i64 %s_word_num_bits_0_0"   --->   Operation 33 'load' 's_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%s_word_num_bits_1_0_load = load i64 %s_word_num_bits_1_0"   --->   Operation 34 'load' 's_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%s_word_num_bits_2_0_load = load i64 %s_word_num_bits_2_0"   --->   Operation 35 'load' 's_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%s_word_num_bits_3_0_load = load i64 %s_word_num_bits_3_0"   --->   Operation 36 'load' 's_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.54ns)   --->   "%s_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i64 %s_word_num_bits_0_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 37 'mux' 's_word_num_bits_0_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.54ns)   --->   "%s_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_1_0_load, i64 0, i64 %s_word_num_bits_1_0_load, i64 %s_word_num_bits_1_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 38 'mux' 's_word_num_bits_1_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.54ns)   --->   "%s_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_2_0_load, i64 %s_word_num_bits_2_0_load, i64 0, i64 %s_word_num_bits_2_0_load, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 39 'mux' 's_word_num_bits_2_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.54ns)   --->   "%s_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 %s_word_num_bits_3_0_load, i64 0, i2 %phi_ln29" [./intx/intx.hpp:29]   --->   Operation 40 'mux' 's_word_num_bits_3_1' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 41 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_3_1, i64 %s_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 43 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_2_1, i64 %s_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 44 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_1_1, i64 %s_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 45 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %s_word_num_bits_0_1, i64 %s_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 46 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 47 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%s_value_word_num_bits_0_0 = alloca i32 1"   --->   Operation 48 'alloca' 's_value_word_num_bits_0_0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%s_value_word_num_bits_1_0 = alloca i32 1"   --->   Operation 49 'alloca' 's_value_word_num_bits_1_0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%s_value_word_num_bits_2_0 = alloca i32 1"   --->   Operation 50 'alloca' 's_value_word_num_bits_2_0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%s_value_word_num_bits_3_0 = alloca i32 1"   --->   Operation 51 'alloca' 's_value_word_num_bits_3_0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln173 = store i64 %s_word_num_bits_3_1, i64 %s_value_word_num_bits_3_0" [./intx/int128.hpp:173]   --->   Operation 52 'store' 'store_ln173' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln173 = store i64 %s_word_num_bits_2_1, i64 %s_value_word_num_bits_2_0" [./intx/int128.hpp:173]   --->   Operation 53 'store' 'store_ln173' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln173 = store i64 %s_word_num_bits_1_1, i64 %s_value_word_num_bits_1_0" [./intx/int128.hpp:173]   --->   Operation 54 'store' 'store_ln173' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln173 = store i64 %s_word_num_bits_0_1, i64 %s_value_word_num_bits_0_0" [./intx/int128.hpp:173]   --->   Operation 55 'store' 'store_ln173' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 56 [1/1] (0.46ns)   --->   "%br_ln173 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i" [./intx/int128.hpp:173]   --->   Operation 56 'br' 'br_ln173' <Predicate = (icmp_ln29)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 4.56>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%i_137 = phi i3 %i, void %.split411, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader"   --->   Operation 57 'phi' 'i_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%k = phi i1 %s_carry, void %.split411, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader"   --->   Operation 58 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.71ns)   --->   "%i = add i3 %i_137, i3 1" [./intx/int128.hpp:173]   --->   Operation 59 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.56ns)   --->   "%icmp_ln173 = icmp_eq  i3 %i_137, i3 4" [./intx/int128.hpp:173]   --->   Operation 60 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty_454 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 61 'speclooptripcount' 'empty_454' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %icmp_ln173, void %.split4, void %_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit.preheader" [./intx/int128.hpp:173]   --->   Operation 62 'br' 'br_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i3 %i_137" [./intx/intx.hpp:50]   --->   Operation 63 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.54ns)   --->   "%tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read_19, i64 %p_read19, i64 %p_read210, i64 %p_read311, i2 %trunc_ln50" [./intx/int128.hpp:175]   --->   Operation 64 'mux' 'tmp' <Predicate = (!icmp_ln173)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read412, i64 %p_read513, i64 %p_read614, i64 %p_read715, i2 %trunc_ln50" [./intx/int128.hpp:175]   --->   Operation 65 'mux' 'tmp_s' <Predicate = (!icmp_ln173)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.36ns)   --->   "%add_ln175 = add i64 %tmp_s, i64 %tmp" [./intx/int128.hpp:175]   --->   Operation 66 'add' 'add_ln175' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.14ns)   --->   "%k1 = icmp_ult  i64 %add_ln175, i64 %tmp" [./intx/int128.hpp:176]   --->   Operation 67 'icmp' 'k1' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %k" [./intx/int128.hpp:177]   --->   Operation 68 'zext' 'zext_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.36ns)   --->   "%add_ln177 = add i64 %add_ln175, i64 %zext_ln177" [./intx/int128.hpp:177]   --->   Operation 69 'add' 'add_ln177' <Predicate = (!icmp_ln173)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.72ns)   --->   "%switch_ln177 = switch i2 %trunc_ln50, void %branch7, i2 0, void %.split4..split411_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [./intx/int128.hpp:177]   --->   Operation 70 'switch' 'switch_ln177' <Predicate = (!icmp_ln173)> <Delay = 0.72>
ST_3 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln177 = store i64 %add_ln177, i64 %s_value_word_num_bits_2_0" [./intx/int128.hpp:177]   --->   Operation 71 'store' 'store_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 2)> <Delay = 0.46>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln177 = br void %.split411" [./intx/int128.hpp:177]   --->   Operation 72 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 2)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln177 = store i64 %add_ln177, i64 %s_value_word_num_bits_1_0" [./intx/int128.hpp:177]   --->   Operation 73 'store' 'store_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 1)> <Delay = 0.46>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln177 = br void %.split411" [./intx/int128.hpp:177]   --->   Operation 74 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 1)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.46ns)   --->   "%store_ln177 = store i64 %add_ln177, i64 %s_value_word_num_bits_0_0" [./intx/int128.hpp:177]   --->   Operation 75 'store' 'store_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 0)> <Delay = 0.46>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln177 = br void %.split411" [./intx/int128.hpp:177]   --->   Operation 76 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 0)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.46ns)   --->   "%store_ln177 = store i64 %add_ln177, i64 %s_value_word_num_bits_3_0" [./intx/int128.hpp:177]   --->   Operation 77 'store' 'store_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 3)> <Delay = 0.46>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln177 = br void %.split411" [./intx/int128.hpp:177]   --->   Operation 78 'br' 'br_ln177' <Predicate = (!icmp_ln173 & trunc_ln50 == 3)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.14ns)   --->   "%icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177" [./intx/int128.hpp:178]   --->   Operation 79 'icmp' 'icmp_ln178' <Predicate = (!icmp_ln173)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.14ns)   --->   "%s_carry = or i1 %icmp_ln178, i1 %k1" [./intx/int128.hpp:178]   --->   Operation 80 'or' 's_carry' <Predicate = (!icmp_ln173)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!icmp_ln173)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.46ns)   --->   "%br_ln29 = br void %_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit" [./intx/intx.hpp:29]   --->   Operation 82 'br' 'br_ln29' <Predicate = (icmp_ln173)> <Delay = 0.46>

State 4 <SV = 3> <Delay = 0.73>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%idx14 = phi i3 %add_ln29_27, void %_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit, i3 0, void %_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit.preheader" [./intx/intx.hpp:29]   --->   Operation 83 'phi' 'idx14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.71ns)   --->   "%add_ln29_27 = add i3 %idx14, i3 1" [./intx/intx.hpp:29]   --->   Operation 84 'add' 'add_ln29_27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i3 %idx14" [./intx/intx.hpp:29]   --->   Operation 85 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%n_word_num_bits_addr = getelementptr i64 %n_word_num_bits, i64 0, i64 %zext_ln29" [./intx/intx.hpp:29]   --->   Operation 86 'getelementptr' 'n_word_num_bits_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.73ns)   --->   "%store_ln29 = store i64 0, i3 %n_word_num_bits_addr" [./intx/intx.hpp:29]   --->   Operation 87 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 88 [1/1] (0.56ns)   --->   "%icmp_ln29_29 = icmp_eq  i3 %idx14, i3 7" [./intx/intx.hpp:29]   --->   Operation 88 'icmp' 'icmp_ln29_29' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%empty_455 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 89 'speclooptripcount' 'empty_455' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_29, void %_ZN4intx14add_with_carryILj256EEENS_17result_with_carryINS_4uintIXT_EEEEERKS3_S6_b.exit, void %.preheader1.preheader" [./intx/intx.hpp:29]   --->   Operation 90 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.46ns)   --->   "%br_ln38 = br void %.preheader1" [./intx/intx.hpp:38]   --->   Operation 91 'br' 'br_ln38' <Predicate = (icmp_ln29_29)> <Delay = 0.46>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%i_138 = phi i3 %i_159, void %.split2, i3 0, void %.preheader1.preheader"   --->   Operation 92 'phi' 'i_138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.71ns)   --->   "%i_159 = add i3 %i_138, i3 1" [./intx/intx.hpp:38]   --->   Operation 93 'add' 'i_159' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %i_138" [./intx/intx.hpp:38]   --->   Operation 94 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.56ns)   --->   "%icmp_ln38 = icmp_eq  i3 %i_138, i3 4" [./intx/intx.hpp:38]   --->   Operation 95 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%empty_456 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 96 'speclooptripcount' 'empty_456' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %.split2, void %_ZN4intx4uintILj512EEC2ILj256EvEERKNS0_IXT_EEE.exit" [./intx/intx.hpp:38]   --->   Operation 97 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%s_value_word_num_bits_0_0_load = load i64 %s_value_word_num_bits_0_0" [./intx/intx.hpp:39]   --->   Operation 98 'load' 's_value_word_num_bits_0_0_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%s_value_word_num_bits_1_0_load = load i64 %s_value_word_num_bits_1_0" [./intx/intx.hpp:39]   --->   Operation 99 'load' 's_value_word_num_bits_1_0_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%s_value_word_num_bits_2_0_load = load i64 %s_value_word_num_bits_2_0" [./intx/intx.hpp:39]   --->   Operation 100 'load' 's_value_word_num_bits_2_0_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%s_value_word_num_bits_3_0_load = load i64 %s_value_word_num_bits_3_0" [./intx/intx.hpp:39]   --->   Operation 101 'load' 's_value_word_num_bits_3_0_load' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln50_62 = trunc i3 %i_138" [./intx/intx.hpp:50]   --->   Operation 102 'trunc' 'trunc_ln50_62' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.54ns)   --->   "%tmp_62 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %s_value_word_num_bits_0_0_load, i64 %s_value_word_num_bits_1_0_load, i64 %s_value_word_num_bits_2_0_load, i64 %s_value_word_num_bits_3_0_load, i2 %trunc_ln50_62" [./intx/intx.hpp:39]   --->   Operation 103 'mux' 'tmp_62' <Predicate = (!icmp_ln38)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%n_word_num_bits_addr_2 = getelementptr i64 %n_word_num_bits, i64 0, i64 %zext_ln38" [./intx/intx.hpp:39]   --->   Operation 104 'getelementptr' 'n_word_num_bits_addr_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.73ns)   --->   "%store_ln39 = store i64 %tmp_62, i3 %n_word_num_bits_addr_2" [./intx/intx.hpp:39]   --->   Operation 105 'store' 'store_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln900 = zext i1 %k" [./intx/intx.hpp:900]   --->   Operation 107 'zext' 'zext_ln900' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%n_word_num_bits_addr_1 = getelementptr i64 %n_word_num_bits, i64 0, i64 4" [./intx/intx.hpp:48]   --->   Operation 108 'getelementptr' 'n_word_num_bits_addr_1' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.73ns)   --->   "%store_ln900 = store i64 %zext_ln900, i3 %n_word_num_bits_addr_1" [./intx/intx.hpp:900]   --->   Operation 109 'store' 'store_ln900' <Predicate = (icmp_ln38)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_5 : Operation 110 [1/1] (0.46ns)   --->   "%br_ln29 = br void" [./intx/intx.hpp:29]   --->   Operation 110 'br' 'br_ln29' <Predicate = (icmp_ln38)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 0.73>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%idx16 = phi i3 0, void %_ZN4intx4uintILj512EEC2ILj256EvEERKNS0_IXT_EEE.exit, i3 %add_ln29_28, void" [./intx/intx.hpp:29]   --->   Operation 111 'phi' 'idx16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.71ns)   --->   "%add_ln29_28 = add i3 %idx16, i3 1" [./intx/intx.hpp:29]   --->   Operation 112 'add' 'add_ln29_28' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i3 %idx16" [./intx/intx.hpp:29]   --->   Operation 113 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%y_word_num_bits_assign_addr_2 = getelementptr i64 %y_word_num_bits_assign, i64 0, i64 %zext_ln29_2" [./intx/intx.hpp:29]   --->   Operation 114 'getelementptr' 'y_word_num_bits_assign_addr_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.73ns)   --->   "%store_ln29 = store i64 0, i3 %y_word_num_bits_assign_addr_2" [./intx/intx.hpp:29]   --->   Operation 115 'store' 'store_ln29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_6 : Operation 116 [1/1] (0.56ns)   --->   "%icmp_ln29_30 = icmp_eq  i3 %idx16, i3 7" [./intx/intx.hpp:29]   --->   Operation 116 'icmp' 'icmp_ln29_30' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%empty_457 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 117 'speclooptripcount' 'empty_457' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_30, void, void %.preheader.preheader" [./intx/intx.hpp:29]   --->   Operation 118 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln50_63 = trunc i19 %mod_read" [./intx/intx.hpp:50]   --->   Operation 119 'trunc' 'trunc_ln50_63' <Predicate = (icmp_ln29_30)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.46ns)   --->   "%br_ln38 = br void %.preheader" [./intx/intx.hpp:38]   --->   Operation 120 'br' 'br_ln38' <Predicate = (icmp_ln29_30)> <Delay = 0.46>

State 7 <SV = 6> <Delay = 2.42>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%i_139 = phi i3 %i_160, void %.split, i3 0, void %.preheader.preheader"   --->   Operation 121 'phi' 'i_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.71ns)   --->   "%i_160 = add i3 %i_139, i3 1" [./intx/intx.hpp:38]   --->   Operation 122 'add' 'i_160' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i3 %i_139" [./intx/intx.hpp:38]   --->   Operation 123 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.56ns)   --->   "%icmp_ln38_1 = icmp_eq  i3 %i_139, i3 4" [./intx/intx.hpp:38]   --->   Operation 124 'icmp' 'icmp_ln38_1' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%empty_458 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 125 'speclooptripcount' 'empty_458' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38_1, void %.split, void %_ZN4intxrmILj512ENS_4uintILj256EEEvEENS1_IXT_EEERKS3_RKT0_.exit" [./intx/intx.hpp:38]   --->   Operation 126 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln50_64 = trunc i3 %i_139" [./intx/intx.hpp:50]   --->   Operation 127 'trunc' 'trunc_ln50_64' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln50 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln50_64, i3 0" [./intx/intx.hpp:50]   --->   Operation 128 'bitconcatenate' 'shl_ln50' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i5 %shl_ln50" [./intx/intx.hpp:50]   --->   Operation 129 'zext' 'zext_ln50' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (1.12ns)   --->   "%add_ln50 = add i19 %zext_ln50, i19 %mod_read" [./intx/intx.hpp:50]   --->   Operation 130 'add' 'add_ln50' <Predicate = (!icmp_ln38_1)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%lshr_ln39_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln50, i32 5, i32 18" [./intx/intx.hpp:39]   --->   Operation 131 'partselect' 'lshr_ln39_2' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i14 %lshr_ln39_2" [./intx/intx.hpp:39]   --->   Operation 132 'zext' 'zext_ln39' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%state_addr = getelementptr i256 %state, i64 0, i64 %zext_ln39" [./intx/intx.hpp:39]   --->   Operation 133 'getelementptr' 'state_addr' <Predicate = (!icmp_ln38_1)> <Delay = 0.00>
ST_7 : Operation 134 [2/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./intx/intx.hpp:39]   --->   Operation 134 'load' 'state_load' <Predicate = (!icmp_ln38_1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_7 : Operation 135 [1/1] (0.82ns)   --->   "%add_ln39 = add i5 %shl_ln50, i5 %trunc_ln50_63" [./intx/intx.hpp:39]   --->   Operation 135 'add' 'add_ln39' <Predicate = (!icmp_ln38_1)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [2/2] (0.00ns)   --->   "%call_ln718 = call void @udivrem<512u>, i64 %ref_tmp_1_i_i, i64 %n_word_num_bits, i64 %y_word_num_bits_assign, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:718]   --->   Operation 136 'call' 'call_ln718' <Predicate = (icmp_ln38_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.46>
ST_8 : Operation 137 [1/2] (1.29ns)   --->   "%state_load = load i14 %state_addr" [./intx/intx.hpp:39]   --->   Operation 137 'load' 'state_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 8986> <RAM>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln39, i3 0" [./intx/intx.hpp:39]   --->   Operation 138 'bitconcatenate' 'shl_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i8 %shl_ln39" [./intx/intx.hpp:39]   --->   Operation 139 'zext' 'zext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.44ns)   --->   "%lshr_ln39 = lshr i256 %state_load, i256 %zext_ln39_2" [./intx/intx.hpp:39]   --->   Operation 140 'lshr' 'lshr_ln39' <Predicate = true> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i256 %lshr_ln39" [./intx/intx.hpp:39]   --->   Operation 141 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%y_word_num_bits_assign_addr = getelementptr i64 %y_word_num_bits_assign, i64 0, i64 %zext_ln38_1" [./intx/intx.hpp:39]   --->   Operation 142 'getelementptr' 'y_word_num_bits_assign_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.73ns)   --->   "%store_ln39 = store i64 %trunc_ln39, i3 %y_word_num_bits_assign_addr" [./intx/intx.hpp:39]   --->   Operation 143 'store' 'store_ln39' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 144 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln718 = call void @udivrem<512u>, i64 %ref_tmp_1_i_i, i64 %n_word_num_bits, i64 %y_word_num_bits_assign, i11 %intx_internal_reciprocal_table" [./intx/intx.hpp:718]   --->   Operation 145 'call' 'call_ln718' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 0.73>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%ref_tmp_1_i_i_addr = getelementptr i64 %ref_tmp_1_i_i, i64 0, i64 0" [./intx/intx.hpp:718]   --->   Operation 146 'getelementptr' 'ref_tmp_1_i_i_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [2/2] (0.73ns)   --->   "%ref_tmp_1_i_i_load = load i3 %ref_tmp_1_i_i_addr" [./intx/intx.hpp:718]   --->   Operation 147 'load' 'ref_tmp_1_i_i_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 11 <SV = 9> <Delay = 0.73>
ST_11 : Operation 148 [1/2] (0.73ns)   --->   "%ref_tmp_1_i_i_load = load i3 %ref_tmp_1_i_i_addr" [./intx/intx.hpp:718]   --->   Operation 148 'load' 'ref_tmp_1_i_i_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln718 = ret i64 %ref_tmp_1_i_i_load" [./intx/intx.hpp:718]   --->   Operation 149 'ret' 'ret_ln718' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln29', ./intx/intx.hpp:29) with incoming values : ('add_ln29', ./intx/intx.hpp:29) [33]  (0.46 ns)

 <State 2>: 1ns
The critical path consists of the following:
	'phi' operation ('phi_ln29', ./intx/intx.hpp:29) with incoming values : ('add_ln29', ./intx/intx.hpp:29) [33]  (0 ns)
	'mux' operation ('s_word_num_bits_3_1', ./intx/intx.hpp:29) [42]  (0.544 ns)
	'store' operation ('store_ln173', ./intx/int128.hpp:173) of variable 's_word_num_bits_3_1', ./intx/intx.hpp:29 on local variable 's_value_word_num_bits_3_0' [55]  (0.46 ns)

 <State 3>: 4.56ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/int128.hpp:173) [61]  (0 ns)
	'mux' operation ('tmp', ./intx/int128.hpp:175) [69]  (0.544 ns)
	'add' operation ('add_ln175', ./intx/int128.hpp:175) [71]  (1.36 ns)
	'add' operation ('add_ln177', ./intx/int128.hpp:177) [74]  (1.36 ns)
	'icmp' operation ('icmp_ln178', ./intx/int128.hpp:178) [89]  (1.14 ns)
	'or' operation ('s.carry', ./intx/int128.hpp:178) [90]  (0.148 ns)

 <State 4>: 0.73ns
The critical path consists of the following:
	'phi' operation ('idx14', ./intx/intx.hpp:29) with incoming values : ('add_ln29_27', ./intx/intx.hpp:29) [95]  (0 ns)
	'getelementptr' operation ('n_word_num_bits_addr', ./intx/intx.hpp:29) [98]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of constant 0 on array 'n.word_num_bits', ./intx/intx.hpp:899 [99]  (0.73 ns)

 <State 5>: 1.29ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:38) [106]  (0 ns)
	'mux' operation ('tmp_62', ./intx/intx.hpp:39) [118]  (0.544 ns)
	'store' operation ('store_ln39', ./intx/intx.hpp:39) of variable 'tmp_62', ./intx/intx.hpp:39 on array 'n.word_num_bits', ./intx/intx.hpp:899 [120]  (0.73 ns)
	blocking operation 0.0172 ns on control path)

 <State 6>: 0.73ns
The critical path consists of the following:
	'phi' operation ('idx16', ./intx/intx.hpp:29) with incoming values : ('add_ln29_28', ./intx/intx.hpp:29) [128]  (0 ns)
	'getelementptr' operation ('y_word_num_bits_assign_addr_2', ./intx/intx.hpp:29) [131]  (0 ns)
	'store' operation ('store_ln29', ./intx/intx.hpp:29) of constant 0 on array 'y.word_num_bits' [132]  (0.73 ns)

 <State 7>: 2.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./intx/intx.hpp:38) [140]  (0 ns)
	'add' operation ('add_ln50', ./intx/intx.hpp:50) [150]  (1.12 ns)
	'getelementptr' operation ('state_addr', ./intx/intx.hpp:39) [153]  (0 ns)
	'load' operation ('state_load', ./intx/intx.hpp:39) on array 'state' [154]  (1.3 ns)

 <State 8>: 3.47ns
The critical path consists of the following:
	'load' operation ('state_load', ./intx/intx.hpp:39) on array 'state' [154]  (1.3 ns)
	'lshr' operation ('lshr_ln39', ./intx/intx.hpp:39) [158]  (1.44 ns)
	'store' operation ('store_ln39', ./intx/intx.hpp:39) of variable 'trunc_ln39', ./intx/intx.hpp:39 on array 'y.word_num_bits' [161]  (0.73 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('ref_tmp_1_i_i_addr', ./intx/intx.hpp:718) [165]  (0 ns)
	'load' operation ('v', ./intx/intx.hpp:718) on array 'ref_tmp_1_i_i' [166]  (0.73 ns)

 <State 11>: 0.73ns
The critical path consists of the following:
	'load' operation ('v', ./intx/intx.hpp:718) on array 'ref_tmp_1_i_i' [166]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
