#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ac9d51c0c0 .scope module, "cpu_tb" "cpu_tb" 2 6;
 .timescale 0 0;
v000001ac9d578f20_0 .var "CLK", 0 0;
v000001ac9d5776c0_0 .net "INSTRUCTION", 31 0, L_000001ac9d5798a0;  1 drivers
v000001ac9d578d40_0 .net "PC", 31 0, v000001ac9d51a840_0;  1 drivers
v000001ac9d5787a0_0 .var "RESET", 0 0;
v000001ac9d577940_0 .net *"_ivl_0", 7 0, L_000001ac9d57b2e0;  1 drivers
v000001ac9d577a80_0 .net *"_ivl_10", 31 0, L_000001ac9d57b6a0;  1 drivers
v000001ac9d578200_0 .net *"_ivl_12", 7 0, L_000001ac9d57a0c0;  1 drivers
L_000001ac9d580118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ac9d5782a0_0 .net/2u *"_ivl_14", 31 0, L_000001ac9d580118;  1 drivers
v000001ac9d578660_0 .net *"_ivl_16", 31 0, L_000001ac9d5799e0;  1 drivers
v000001ac9d578520_0 .net *"_ivl_18", 7 0, L_000001ac9d579a80;  1 drivers
L_000001ac9d580088 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001ac9d5788e0_0 .net/2u *"_ivl_2", 31 0, L_000001ac9d580088;  1 drivers
v000001ac9d57a020_0 .net *"_ivl_4", 31 0, L_000001ac9d57b560;  1 drivers
v000001ac9d579da0_0 .net *"_ivl_6", 7 0, L_000001ac9d57b060;  1 drivers
L_000001ac9d5800d0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001ac9d57b380_0 .net/2u *"_ivl_8", 31 0, L_000001ac9d5800d0;  1 drivers
v000001ac9d57a520_0 .var/i "i", 31 0;
v000001ac9d57aac0 .array "instr_mem", 0 1023, 7 0;
L_000001ac9d57b2e0 .array/port v000001ac9d57aac0, L_000001ac9d57b560;
L_000001ac9d57b560 .arith/sum 32, v000001ac9d51a840_0, L_000001ac9d580088;
L_000001ac9d57b060 .array/port v000001ac9d57aac0, L_000001ac9d57b6a0;
L_000001ac9d57b6a0 .arith/sum 32, v000001ac9d51a840_0, L_000001ac9d5800d0;
L_000001ac9d57a0c0 .array/port v000001ac9d57aac0, L_000001ac9d5799e0;
L_000001ac9d5799e0 .arith/sum 32, v000001ac9d51a840_0, L_000001ac9d580118;
L_000001ac9d579a80 .array/port v000001ac9d57aac0, v000001ac9d51a840_0;
L_000001ac9d5798a0 .delay 32 (2,2,2) L_000001ac9d5798a0/d;
L_000001ac9d5798a0/d .concat [ 8 8 8 8], L_000001ac9d579a80, L_000001ac9d57a0c0, L_000001ac9d57b060, L_000001ac9d57b2e0;
S_000001ac9d4f8570 .scope module, "mycpu" "cpu" 2 44, 3 4 0, S_000001ac9d51c0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /OUTPUT 32 "PC";
v000001ac9d577800_0 .net "ALUOP", 2 0, v000001ac9d503640_0;  1 drivers
v000001ac9d578c00_0 .net "ALURESULT", 7 0, v000001ac9d51b600_0;  1 drivers
v000001ac9d577440_0 .net "BRANCHMUXSELECT", 0 0, v000001ac9d5036e0_0;  1 drivers
v000001ac9d5779e0_0 .net "CLK", 0 0, v000001ac9d578f20_0;  1 drivers
v000001ac9d577580_0 .net "INSTRUCTION", 31 0, L_000001ac9d5798a0;  alias, 1 drivers
v000001ac9d578980_0 .net "MUX1OUT", 7 0, L_000001ac9d57aca0;  1 drivers
v000001ac9d577ee0_0 .net "MUX1SELECT", 0 0, v000001ac9d503b40_0;  1 drivers
v000001ac9d577760_0 .net "MUX2OUT", 7 0, L_000001ac9d57ae80;  1 drivers
v000001ac9d577080_0 .net "MUX2SELECT", 0 0, v000001ac9d503be0_0;  1 drivers
v000001ac9d577300_0 .net "NEXTPCMUXSELECT", 0 0, v000001ac9d577bc0_0;  1 drivers
v000001ac9d5773a0_0 .net "OPCODE", 7 0, L_000001ac9d57b420;  1 drivers
v000001ac9d578ca0_0 .net "PC", 31 0, v000001ac9d51a840_0;  alias, 1 drivers
v000001ac9d5785c0_0 .net "RD", 7 0, L_000001ac9d579c60;  1 drivers
v000001ac9d5771c0_0 .net "READREG1", 2 0, L_000001ac9d57b4c0;  1 drivers
v000001ac9d5783e0_0 .net "READREG2", 2 0, L_000001ac9d57b740;  1 drivers
v000001ac9d578e80_0 .net "REGOUT1", 7 0, v000001ac9d578b60_0;  1 drivers
v000001ac9d577620_0 .net "REGOUT2", 7 0, v000001ac9d578340_0;  1 drivers
v000001ac9d577d00_0 .net "REGOUT2_2SCOMP", 7 0, v000001ac9d503140_0;  1 drivers
v000001ac9d578700_0 .net "RESET", 0 0, v000001ac9d5787a0_0;  1 drivers
v000001ac9d5778a0_0 .net "RS_IMM", 7 0, L_000001ac9d57a660;  1 drivers
v000001ac9d577f80_0 .net "RT", 7 0, L_000001ac9d57a3e0;  1 drivers
v000001ac9d578020_0 .net "WRITEENABLE", 0 0, v000001ac9d578840_0;  1 drivers
v000001ac9d578160_0 .net "WRITEREG", 2 0, L_000001ac9d57a7a0;  1 drivers
v000001ac9d578ac0_0 .net "ZERO", 0 0, v000001ac9d51af20_0;  1 drivers
L_000001ac9d57b420 .part L_000001ac9d5798a0, 24, 8;
L_000001ac9d579c60 .part L_000001ac9d5798a0, 16, 8;
L_000001ac9d57a3e0 .part L_000001ac9d5798a0, 8, 8;
L_000001ac9d57a660 .part L_000001ac9d5798a0, 0, 8;
L_000001ac9d57b4c0 .part L_000001ac9d57a3e0, 0, 3;
L_000001ac9d57b740 .part L_000001ac9d57a660, 0, 3;
L_000001ac9d57a7a0 .part L_000001ac9d579c60, 0, 3;
L_000001ac9d57aca0 .functor MUXZ 8, v000001ac9d578340_0, v000001ac9d503140_0, v000001ac9d503b40_0, C4<>;
L_000001ac9d57ae80 .functor MUXZ 8, L_000001ac9d57a660, L_000001ac9d57aca0, v000001ac9d503be0_0, C4<>;
S_000001ac9d4f8700 .scope module, "addpc" "pcadder" 3 28, 4 1 0, S_000001ac9d4f8570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 8 "RD_OFFSET";
    .port_info 4 /INPUT 1 "BRANCH";
    .port_info 5 /INPUT 1 "JUMP";
    .port_info 6 /INPUT 1 "ZERO";
L_000001ac9d517220 .functor AND 1, v000001ac9d5036e0_0, v000001ac9d51af20_0, C4<1>, C4<1>;
v000001ac9d51a5c0_0 .net "BEQADDRESS", 31 0, L_000001ac9d57a840;  1 drivers
v000001ac9d51aa20_0 .net "BEQSELECT", 0 0, L_000001ac9d517220;  1 drivers
v000001ac9d519da0_0 .net "BRANCH", 0 0, v000001ac9d5036e0_0;  alias, 1 drivers
v000001ac9d519ee0_0 .net "CLK", 0 0, v000001ac9d578f20_0;  alias, 1 drivers
v000001ac9d51a160_0 .net "JUMP", 0 0, v000001ac9d577bc0_0;  alias, 1 drivers
v000001ac9d51b7e0_0 .net "NEXTPC", 31 0, L_000001ac9d579d00;  1 drivers
v000001ac9d51a840_0 .var "PC", 31 0;
v000001ac9d51a480_0 .net "PCPLUS4", 31 0, L_000001ac9d579940;  1 drivers
v000001ac9d51b740_0 .net/s "RD_OFFSET", 7 0, L_000001ac9d579c60;  alias, 1 drivers
v000001ac9d51a7a0_0 .net "RESET", 0 0, v000001ac9d5787a0_0;  alias, 1 drivers
v000001ac9d51b6a0_0 .net/s "SHIFTLEFTADDRESS", 31 0, L_000001ac9d579bc0;  1 drivers
v000001ac9d51ba60_0 .var/s "SIGNEXTNDVALUE", 31 0;
v000001ac9d51a200_0 .net "ZERO", 0 0, v000001ac9d51af20_0;  alias, 1 drivers
L_000001ac9d580160 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ac9d51bba0_0 .net/2u *"_ivl_0", 31 0, L_000001ac9d580160;  1 drivers
v000001ac9d519d00_0 .net *"_ivl_10", 29 0, L_000001ac9d579ee0;  1 drivers
L_000001ac9d5801f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ac9d51a660_0 .net *"_ivl_12", 1 0, L_000001ac9d5801f0;  1 drivers
L_000001ac9d5801a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001ac9d51a2a0_0 .net/2u *"_ivl_4", 31 0, L_000001ac9d5801a8;  1 drivers
v000001ac9d51a340_0 .net *"_ivl_6", 31 0, L_000001ac9d57b600;  1 drivers
v000001ac9d51b240_0 .net *"_ivl_8", 31 0, L_000001ac9d57a340;  1 drivers
E_000001ac9d50b330 .event posedge, v000001ac9d519ee0_0;
E_000001ac9d50a4f0 .event anyedge, v000001ac9d51b740_0;
L_000001ac9d579940 .arith/sum 32, v000001ac9d51a840_0, L_000001ac9d580160;
L_000001ac9d57b600 .arith/sum 32, v000001ac9d51a840_0, L_000001ac9d5801a8;
L_000001ac9d579ee0 .part v000001ac9d51ba60_0, 0, 30;
L_000001ac9d57a340 .concat [ 2 30 0 0], L_000001ac9d5801f0, L_000001ac9d579ee0;
L_000001ac9d579bc0 .delay 32 (2,2,2) L_000001ac9d579bc0/d;
L_000001ac9d579bc0/d .arith/sum 32, L_000001ac9d57b600, L_000001ac9d57a340;
L_000001ac9d57a840 .functor MUXZ 32, L_000001ac9d579940, L_000001ac9d579bc0, L_000001ac9d517220, C4<>;
L_000001ac9d579d00 .functor MUXZ 32, L_000001ac9d57a840, L_000001ac9d579bc0, v000001ac9d577bc0_0, C4<>;
S_000001ac9d4d56b0 .scope module, "alu_cpu" "alu" 3 65, 5 74 0, S_000001ac9d4f8570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 3 "SELECT";
    .port_info 3 /OUTPUT 8 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000001ac9d51b4c0_0 .net/s "DATA1", 7 0, v000001ac9d578b60_0;  alias, 1 drivers
v000001ac9d51aca0_0 .net/s "DATA2", 7 0, L_000001ac9d57ae80;  alias, 1 drivers
v000001ac9d51ad40_0 .net/s "RESULT", 7 0, v000001ac9d51b600_0;  alias, 1 drivers
v000001ac9d51ade0_0 .net "SELECT", 2 0, v000001ac9d503640_0;  alias, 1 drivers
v000001ac9d51af20_0 .var "ZERO", 0 0;
v000001ac9d51afc0_0 .net "tempResult1", 7 0, v000001ac9d51a3e0_0;  1 drivers
v000001ac9d51b060_0 .net "tempResult2", 7 0, v000001ac9d51bb00_0;  1 drivers
v000001ac9d51b2e0_0 .net "tempResult3", 7 0, v000001ac9d51a020_0;  1 drivers
v000001ac9d51b380_0 .net "tempResult4", 7 0, v000001ac9d51ae80_0;  1 drivers
E_000001ac9d50a630 .event anyedge, v000001ac9d51b600_0;
S_000001ac9d4d5840 .scope module, "addVal" "addFunct" 5 81, 5 16 0, S_000001ac9d4d56b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "tempResult";
v000001ac9d519f80_0 .net/s "DATA1", 7 0, v000001ac9d578b60_0;  alias, 1 drivers
v000001ac9d51b9c0_0 .net/s "DATA2", 7 0, L_000001ac9d57ae80;  alias, 1 drivers
v000001ac9d51bb00_0 .var/s "tempResult", 7 0;
E_000001ac9d50c370 .event anyedge, v000001ac9d51b9c0_0, v000001ac9d519f80_0;
S_000001ac9d47e990 .scope module, "andVal" "andFunct" 5 82, 5 25 0, S_000001ac9d4d56b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "tempResult";
v000001ac9d51b880_0 .net/s "DATA1", 7 0, v000001ac9d578b60_0;  alias, 1 drivers
v000001ac9d51b1a0_0 .net/s "DATA2", 7 0, L_000001ac9d57ae80;  alias, 1 drivers
v000001ac9d51a020_0 .var/s "tempResult", 7 0;
S_000001ac9d47eb20 .scope module, "forwardVal" "forwardFunct" 5 80, 5 4 0, S_000001ac9d4d56b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "tempResult";
v000001ac9d51a0c0_0 .net/s "DATA2", 7 0, L_000001ac9d57ae80;  alias, 1 drivers
v000001ac9d51a3e0_0 .var/s "tempResult", 7 0;
E_000001ac9d50be70 .event anyedge, v000001ac9d51b9c0_0;
S_000001ac9d4c81e0 .scope module, "mux" "multiplexer" 5 84, 5 47 0, S_000001ac9d4d56b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "tempResult1";
    .port_info 1 /INPUT 8 "tempResult2";
    .port_info 2 /INPUT 8 "tempResult3";
    .port_info 3 /INPUT 8 "tempResult4";
    .port_info 4 /INPUT 3 "SELECT";
    .port_info 5 /OUTPUT 8 "RESULT";
v000001ac9d51b600_0 .var/s "RESULT", 7 0;
v000001ac9d51a520_0 .net "SELECT", 2 0, v000001ac9d503640_0;  alias, 1 drivers
v000001ac9d51a8e0_0 .net/s "tempResult1", 7 0, v000001ac9d51a3e0_0;  alias, 1 drivers
v000001ac9d51a980_0 .net/s "tempResult2", 7 0, v000001ac9d51bb00_0;  alias, 1 drivers
v000001ac9d51b560_0 .net/s "tempResult3", 7 0, v000001ac9d51a020_0;  alias, 1 drivers
v000001ac9d51b920_0 .net/s "tempResult4", 7 0, v000001ac9d51ae80_0;  alias, 1 drivers
E_000001ac9d50b770/0 .event anyedge, v000001ac9d51a520_0, v000001ac9d51b920_0, v000001ac9d51a020_0, v000001ac9d51bb00_0;
E_000001ac9d50b770/1 .event anyedge, v000001ac9d51a3e0_0;
E_000001ac9d50b770 .event/or E_000001ac9d50b770/0, E_000001ac9d50b770/1;
S_000001ac9d4c8370 .scope module, "orVal" "orFunct" 5 83, 5 35 0, S_000001ac9d4d56b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "tempResult";
v000001ac9d51ac00_0 .net/s "DATA1", 7 0, v000001ac9d578b60_0;  alias, 1 drivers
v000001ac9d51aac0_0 .net/s "DATA2", 7 0, L_000001ac9d57ae80;  alias, 1 drivers
v000001ac9d51ae80_0 .var/s "tempResult", 7 0;
S_000001ac9d4f8a70 .scope module, "complement" "twoScomp" 3 54, 3 151 0, S_000001ac9d4f8570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "REGOUT2_2SCOMP";
    .port_info 1 /INPUT 8 "REGOUT2";
v000001ac9d51b420_0 .net "REGOUT2", 7 0, v000001ac9d578340_0;  alias, 1 drivers
v000001ac9d503140_0 .var/s "REGOUT2_2SCOMP", 7 0;
E_000001ac9d50bcf0 .event anyedge, v000001ac9d51b420_0;
S_000001ac9d4f8c00 .scope module, "cpu_control" "control_unit" 3 35, 3 71 0, S_000001ac9d4f8570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALUOP";
    .port_info 2 /OUTPUT 1 "MUX1SELECT";
    .port_info 3 /OUTPUT 1 "MUX2SELECT";
    .port_info 4 /OUTPUT 1 "WRITEENABLE";
    .port_info 5 /OUTPUT 1 "BRANCHMUXSELECT";
    .port_info 6 /OUTPUT 1 "NEXTPCMUXSELECT";
v000001ac9d503640_0 .var "ALUOP", 2 0;
v000001ac9d5036e0_0 .var "BRANCHMUXSELECT", 0 0;
v000001ac9d503b40_0 .var "MUX1SELECT", 0 0;
v000001ac9d503be0_0 .var "MUX2SELECT", 0 0;
v000001ac9d577bc0_0 .var "NEXTPCMUXSELECT", 0 0;
v000001ac9d577260_0 .net "OPCODE", 7 0, L_000001ac9d57b420;  alias, 1 drivers
v000001ac9d578840_0 .var "WRITEENABLE", 0 0;
E_000001ac9d50bf30 .event anyedge, v000001ac9d577260_0;
S_000001ac9d4fcfa0 .scope module, "reg_8x8" "reg_file" 3 49, 6 1 0, S_000001ac9d4f8570;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDR";
    .port_info 4 /INPUT 3 "OUT1ADD";
    .port_info 5 /INPUT 3 "OUT2ADD";
    .port_info 6 /INPUT 1 "WRITEEN";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v000001ac9d577da0_0 .net "CLK", 0 0, v000001ac9d578f20_0;  alias, 1 drivers
v000001ac9d577120_0 .net "IN", 7 0, v000001ac9d51b600_0;  alias, 1 drivers
v000001ac9d577e40_0 .net "INADDR", 2 0, L_000001ac9d57a7a0;  alias, 1 drivers
v000001ac9d578b60_0 .var "OUT1", 7 0;
v000001ac9d577c60_0 .net "OUT1ADD", 2 0, L_000001ac9d57b4c0;  alias, 1 drivers
v000001ac9d578340_0 .var "OUT2", 7 0;
v000001ac9d578480_0 .net "OUT2ADD", 2 0, L_000001ac9d57b740;  alias, 1 drivers
v000001ac9d577b20_0 .net "RESET", 0 0, v000001ac9d5787a0_0;  alias, 1 drivers
v000001ac9d578a20_0 .net "WRITEEN", 0 0, v000001ac9d578840_0;  alias, 1 drivers
v000001ac9d578de0_0 .var/i "k", 31 0;
v000001ac9d5774e0 .array "regArr", 0 7, 7 0;
v000001ac9d5774e0_0 .array/port v000001ac9d5774e0, 0;
v000001ac9d5774e0_1 .array/port v000001ac9d5774e0, 1;
v000001ac9d5774e0_2 .array/port v000001ac9d5774e0, 2;
E_000001ac9d50bcb0/0 .event anyedge, v000001ac9d577c60_0, v000001ac9d5774e0_0, v000001ac9d5774e0_1, v000001ac9d5774e0_2;
v000001ac9d5774e0_3 .array/port v000001ac9d5774e0, 3;
v000001ac9d5774e0_4 .array/port v000001ac9d5774e0, 4;
v000001ac9d5774e0_5 .array/port v000001ac9d5774e0, 5;
v000001ac9d5774e0_6 .array/port v000001ac9d5774e0, 6;
E_000001ac9d50bcb0/1 .event anyedge, v000001ac9d5774e0_3, v000001ac9d5774e0_4, v000001ac9d5774e0_5, v000001ac9d5774e0_6;
v000001ac9d5774e0_7 .array/port v000001ac9d5774e0, 7;
E_000001ac9d50bcb0/2 .event anyedge, v000001ac9d5774e0_7, v000001ac9d578480_0;
E_000001ac9d50bcb0 .event/or E_000001ac9d50bcb0/0, E_000001ac9d50bcb0/1, E_000001ac9d50bcb0/2;
S_000001ac9d51c420 .scope module, "jumpAlu" "jumpAlu" 3 189;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCPLUS4";
    .port_info 1 /INPUT 32 "SIGN_EXTEND_VALUE";
    .port_info 2 /OUTPUT 32 "JUMPADDRESS";
v000001ac9d57a480_0 .var "JUMPADDRESS", 31 0;
o000001ac9d51ed58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ac9d57a5c0_0 .net "PCPLUS4", 31 0, o000001ac9d51ed58;  0 drivers
o000001ac9d51ed88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ac9d57a700_0 .net "SIGN_EXTEND_VALUE", 31 0, o000001ac9d51ed88;  0 drivers
E_000001ac9d50b670 .event anyedge, v000001ac9d57a700_0;
S_000001ac9d4f3050 .scope module, "shiftLeft" "shiftLeft" 3 180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "input32bit";
    .port_info 1 /OUTPUT 32 "leftshiftoutput";
o000001ac9d51ee48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ac9d579f80_0 .net "input32bit", 31 0, o000001ac9d51ee48;  0 drivers
v000001ac9d57b240_0 .var "leftshiftoutput", 31 0;
E_000001ac9d50bbf0 .event anyedge, v000001ac9d579f80_0;
S_000001ac9d4f31e0 .scope module, "signExtend" "signExtend" 3 163;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input8bit";
    .port_info 1 /OUTPUT 32 "output32bit";
o000001ac9d51ef08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001ac9d57b1a0_0 .net "input8bit", 7 0, o000001ac9d51ef08;  0 drivers
v000001ac9d57a8e0_0 .var "output32bit", 31 0;
E_000001ac9d50bb30 .event anyedge, v000001ac9d57b1a0_0;
    .scope S_000001ac9d4f8700;
T_0 ;
    %wait E_000001ac9d50a4f0;
    %load/vec4 v000001ac9d51b740_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001ac9d51b740_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ac9d51ba60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ac9d51b740_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 16777215, 0, 24;
    %load/vec4 v000001ac9d51b740_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ac9d51ba60_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ac9d4f8700;
T_1 ;
    %wait E_000001ac9d50b330;
    %load/vec4 v000001ac9d51a7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ac9d51a840_0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ac9d51b7e0_0;
    %assign/vec4 v000001ac9d51a840_0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ac9d4f8c00;
T_2 ;
    %wait E_000001ac9d50bf30;
    %load/vec4 v000001ac9d577260_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ac9d503640_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d503b40_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d503be0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d578840_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d5036e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d577bc0_0, 1;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001ac9d503640_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d503b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d503be0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d578840_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d5036e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d577bc0_0, 1;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001ac9d503640_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d503b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d503be0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d578840_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d5036e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d577bc0_0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001ac9d503640_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d503b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d503be0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d578840_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d5036e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d577bc0_0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ac9d503640_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d503b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d503be0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d578840_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d5036e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d577bc0_0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ac9d503640_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d503b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d503be0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d578840_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d5036e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d577bc0_0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d503b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d503be0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d578840_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d5036e0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d577bc0_0, 1;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9d578840_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9d577bc0_0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ac9d4fcfa0;
T_3 ;
    %wait E_000001ac9d50bcb0;
    %load/vec4 v000001ac9d577c60_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001ac9d5774e0, 4;
    %assign/vec4 v000001ac9d578b60_0, 2;
    %load/vec4 v000001ac9d578480_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001ac9d5774e0, 4;
    %assign/vec4 v000001ac9d578340_0, 2;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ac9d4fcfa0;
T_4 ;
    %wait E_000001ac9d50b330;
    %load/vec4 v000001ac9d578a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001ac9d577120_0;
    %load/vec4 v000001ac9d577e40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ac9d5774e0, 0, 4;
T_4.0 ;
    %load/vec4 v000001ac9d577b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac9d578de0_0, 0, 32;
T_4.4 ;
    %load/vec4 v000001ac9d578de0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000001ac9d578de0_0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001ac9d5774e0, 0, 4;
    %load/vec4 v000001ac9d578de0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ac9d578de0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ac9d4f8a70;
T_5 ;
    %wait E_000001ac9d50bcf0;
    %delay 1, 0;
    %load/vec4 v000001ac9d51b420_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000001ac9d503140_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ac9d47eb20;
T_6 ;
    %wait E_000001ac9d50be70;
    %delay 1, 0;
    %load/vec4 v000001ac9d51a0c0_0;
    %store/vec4 v000001ac9d51a3e0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ac9d4d5840;
T_7 ;
    %wait E_000001ac9d50c370;
    %delay 2, 0;
    %load/vec4 v000001ac9d519f80_0;
    %load/vec4 v000001ac9d51b9c0_0;
    %add;
    %store/vec4 v000001ac9d51bb00_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001ac9d47e990;
T_8 ;
    %wait E_000001ac9d50c370;
    %delay 1, 0;
    %load/vec4 v000001ac9d51b880_0;
    %load/vec4 v000001ac9d51b1a0_0;
    %and;
    %store/vec4 v000001ac9d51a020_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001ac9d4c8370;
T_9 ;
    %wait E_000001ac9d50c370;
    %delay 1, 0;
    %load/vec4 v000001ac9d51ac00_0;
    %load/vec4 v000001ac9d51aac0_0;
    %or;
    %store/vec4 v000001ac9d51ae80_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001ac9d4c81e0;
T_10 ;
    %wait E_000001ac9d50b770;
    %load/vec4 v000001ac9d51a520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001ac9d51b600_0, 0, 8;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v000001ac9d51a8e0_0;
    %store/vec4 v000001ac9d51b600_0, 0, 8;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v000001ac9d51a980_0;
    %store/vec4 v000001ac9d51b600_0, 0, 8;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v000001ac9d51b560_0;
    %store/vec4 v000001ac9d51b600_0, 0, 8;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v000001ac9d51b920_0;
    %store/vec4 v000001ac9d51b600_0, 0, 8;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001ac9d4d56b0;
T_11 ;
    %wait E_000001ac9d50a630;
    %load/vec4 v000001ac9d51ad40_0;
    %pad/s 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_11.1, 8;
T_11.0 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_11.1, 8;
 ; End of false expr.
    %blend;
T_11.1;
    %store/vec4 v000001ac9d51af20_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001ac9d51c0c0;
T_12 ;
    %vpi_call 2 34 "$readmemb", "instr_mem.mem", v000001ac9d57aac0 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001ac9d51c0c0;
T_13 ;
    %vpi_call 2 50 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ac9d51c0c0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac9d57a520_0, 0, 32;
T_13.0 ;
    %load/vec4 v000001ac9d57a520_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001ac9d5774e0, v000001ac9d57a520_0 > {0 0 0};
    %load/vec4 v000001ac9d57a520_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ac9d57a520_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ac9d578f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ac9d5787a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ac9d5787a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ac9d5787a0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001ac9d51c0c0;
T_14 ;
    %delay 4, 0;
    %load/vec4 v000001ac9d578f20_0;
    %inv;
    %store/vec4 v000001ac9d578f20_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001ac9d51c420;
T_15 ;
    %wait E_000001ac9d50b670;
    %load/vec4 v000001ac9d57a5c0_0;
    %load/vec4 v000001ac9d57a700_0;
    %add;
    %assign/vec4 v000001ac9d57a480_0, 2;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001ac9d4f3050;
T_16 ;
    %wait E_000001ac9d50bbf0;
    %load/vec4 v000001ac9d579f80_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000001ac9d57b240_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001ac9d4f31e0;
T_17 ;
    %wait E_000001ac9d50bb30;
    %load/vec4 v000001ac9d57b1a0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v000001ac9d57b1a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ac9d57a8e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001ac9d57b1a0_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 1, 0, 24;
    %load/vec4 v000001ac9d57b1a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ac9d57a8e0_0, 0, 32;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./pcadder.v";
    "./alu.v";
    "./registerFile.v";
