Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/yveswong/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto d22833cdf23445cc9804133d1e22fb5a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_key_led_behav xil_defaultlib.tb_key_led xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'time_clk' [/home/yveswong/key_led/key_led.srcs/sources_1/new/key_led.v:136]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/yveswong/key_led/key_led.srcs/sources_1/new/key_led.v" Line 59. Module key_led doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/yveswong/key_led/key_led.srcs/sources_1/new/key_led.v" Line 25. Module time_delay doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.time_delay
Compiling module xil_defaultlib.key_led
Compiling module xil_defaultlib.tb_key_led
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_key_led_behav
