

================================================================
== Vitis HLS Report for 'image_pooling'
================================================================
* Date:           Wed May 14 11:16:39 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        pynq_pooling
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   327680|  1507328|  2.621 ms|  12.059 ms|  327681|  1507329|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+
        |                        |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |        Instance        |    Module   |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_pooling_2x2_fu_286  |pooling_2x2  |        1|        1|  8.000 ns|  8.000 ns|    2|    2|  dataflow|
        +------------------------+-------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LOOP_ROW_LOOP_COL  |   327679|  1507327|    5 ~ 23|          -|          -|  65536|        no|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    560|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|    1157|   1456|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    263|    -|
|Register         |        -|    -|     629|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1786|   2279|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------+---------+----+-----+-----+-----+
    |        Instance        |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U         |control_s_axi  |        0|   0|  246|  424|    0|
    |gmem_m_axi_U            |gmem_m_axi     |        2|   0|  860|  843|    0|
    |grp_pooling_2x2_fu_286  |pooling_2x2    |        0|   0|   51|  189|    0|
    +------------------------+---------------+---------+----+-----+-----+-----+
    |Total                   |               |        2|   0| 1157| 1456|    0|
    +------------------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |linebuf_1_U  |linebuf_1_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |linebuf_U    |linebuf_RAM_AUTO_1R1W    |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_394_p2                       |         +|   0|  0|  15|           8|           2|
    |add_ln68_1_fu_388_p2                     |         +|   0|  0|  23|          16|           1|
    |add_ln68_fu_534_p2                       |         +|   0|  0|  14|           9|           1|
    |add_ln84_fu_459_p2                       |         +|   0|  0|  71|          64|          64|
    |add_ln85_fu_470_p2                       |         +|   0|  0|  71|          64|          64|
    |add_ln90_fu_486_p2                       |         +|   0|  0|  39|          32|           1|
    |col_fu_523_p2                            |         +|   0|  0|  14|           9|           1|
    |dst_col_1_fu_451_p2                      |         +|   0|  0|  39|          32|           1|
    |out_idx_fu_446_p2                        |         +|   0|  0|  39|          32|          32|
    |and_ln77_fu_383_p2                       |       and|   0|  0|   2|           1|           1|
    |and_ln82_fu_435_p2                       |       and|   0|  0|   2|           1|           1|
    |ap_block_state23                         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op139_writeresp_state23     |       and|   0|  0|   2|           1|           1|
    |icmp_ln68_fu_539_p2                      |      icmp|   0|  0|  23|          16|           2|
    |icmp_ln70_fu_528_p2                      |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln82_1_fu_429_p2                    |      icmp|   0|  0|  32|          25|           1|
    |icmp_ln82_fu_414_p2                      |      icmp|   0|  0|  32|          25|           1|
    |icmp_ln88_fu_481_p2                      |      icmp|   0|  0|  39|          32|           8|
    |ap_block_state17_io                      |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_pooling_2x2_fu_286_ap_ready  |        or|   0|  0|   2|           1|           1|
    |dst_col_fu_491_p3                        |    select|   0|  0|  32|           1|           1|
    |dst_row_fu_498_p3                        |    select|   0|  0|  32|           1|          32|
    |row_fu_371_p3                            |    select|   0|  0|   9|           1|           9|
    |select_ln65_fu_344_p3                    |    select|   0|  0|   9|           1|           1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 560|         384|         239|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |add_ln689_fu_124          |    9|          2|    9|         18|
    |ap_NS_fsm                 |  113|         24|    1|         24|
    |col5_fu_120               |    9|          2|    9|         18|
    |dst_col_17_fu_132         |    9|          2|   32|         64|
    |dst_row_16_fu_128         |    9|          2|   32|         64|
    |gmem_AWADDR               |   14|          3|   64|        192|
    |gmem_WDATA                |   14|          3|    8|         24|
    |gmem_blk_n_AR             |    9|          2|    1|          2|
    |gmem_blk_n_AW             |    9|          2|    1|          2|
    |gmem_blk_n_B              |    9|          2|    1|          2|
    |gmem_blk_n_R              |    9|          2|    1|          2|
    |gmem_blk_n_W              |    9|          2|    1|          2|
    |icmp_ln708_reg_274        |    9|          2|    1|          2|
    |indvar_flatten3_fu_112    |    9|          2|   16|         32|
    |linebuf_1_address0_local  |   14|          3|    8|         24|
    |row4_fu_116               |    9|          2|    9|         18|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  263|         57|  194|        490|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |add_ln689_fu_124                             |   9|   0|    9|          0|
    |add_ln68_1_reg_691                           |  16|   0|   16|          0|
    |and_ln77_reg_687                             |   1|   0|    1|          0|
    |and_ln82_reg_716                             |   1|   0|    1|          0|
    |ap_CS_fsm                                    |  23|   0|   23|          0|
    |ap_sync_reg_grp_pooling_2x2_fu_286_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_pooling_2x2_fu_286_ap_ready  |   1|   0|    1|          0|
    |col5_fu_120                                  |   9|   0|    9|          0|
    |dst_col_17_fu_132                            |  32|   0|   32|          0|
    |dst_col_1_reg_725                            |  32|   0|   32|          0|
    |dst_max_read_reg_605                         |  64|   0|   64|          0|
    |dst_min_read_reg_610                         |  64|   0|   64|          0|
    |dst_row_16_fu_128                            |  32|   0|   32|          0|
    |first_iter_0_reg_260                         |   1|   0|    1|          0|
    |gmem_addr_1_reg_731                          |  64|   0|   64|          0|
    |gmem_addr_2_reg_737                          |  64|   0|   64|          0|
    |gmem_addr_read_reg_669                       |   8|   0|    8|          0|
    |grp_pooling_2x2_fu_286_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln708_reg_274                           |   1|   0|    1|          0|
    |indvar_flatten3_fu_112                       |  16|   0|   16|          0|
    |linebuf_1_addr_reg_659                       |   8|   0|    8|          0|
    |linebuf_1_load_1_reg_711                     |   8|   0|    8|          0|
    |linebuf_1_load_reg_675                       |   8|   0|    8|          0|
    |linebuf_load_reg_706                         |   8|   0|    8|          0|
    |max_val_fu_148                               |   8|   0|    8|          0|
    |min_val_fu_144                               |   8|   0|    8|          0|
    |out_idx_reg_720                              |  32|   0|   32|          0|
    |row4_fu_116                                  |   9|   0|    9|          0|
    |row_reg_681                                  |   9|   0|    9|          0|
    |select_ln65_reg_644                          |   9|   0|    9|          0|
    |src_read_reg_615                             |  64|   0|   64|          0|
    |trunc_ln70_reg_654                           |   8|   0|    8|          0|
    |trunc_ln77_reg_664                           |   1|   0|    1|          0|
    |zext_ln70_reg_649                            |   9|   0|   64|         55|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 629|   0|  684|         55|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  image_pooling|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  image_pooling|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  image_pooling|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 23 
12 --> 13 
13 --> 14 
14 --> 15 23 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten3 = alloca i32 1"   --->   Operation 24 'alloca' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%row4 = alloca i32 1"   --->   Operation 25 'alloca' 'row4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%col5 = alloca i32 1"   --->   Operation 26 'alloca' 'col5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add_ln689 = alloca i32 1"   --->   Operation 27 'alloca' 'add_ln689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dst_row_16 = alloca i32 1"   --->   Operation 28 'alloca' 'dst_row_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dst_col_17 = alloca i32 1"   --->   Operation 29 'alloca' 'dst_col_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln47 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [pynq_pooling/source/pooling.cpp:47]   --->   Operation 30 'spectopmodule' 'spectopmodule_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %src, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_min, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_min, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_max, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_max, void @empty_9, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%dst_max_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dst_max"   --->   Operation 40 'read' 'dst_max_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%dst_min_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dst_min"   --->   Operation 41 'read' 'dst_min_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%src_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %src"   --->   Operation 42 'read' 'src_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%linebuf = alloca i64 1" [pynq_pooling/source/pooling.cpp:58]   --->   Operation 43 'alloca' 'linebuf' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%linebuf_1 = alloca i64 1" [pynq_pooling/source/pooling.cpp:58]   --->   Operation 44 'alloca' 'linebuf_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%min_val = alloca i64 1" [pynq_pooling/source/pooling.cpp:80]   --->   Operation 45 'alloca' 'min_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%max_val = alloca i64 1" [pynq_pooling/source/pooling.cpp:80]   --->   Operation 46 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %dst_col_17"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %dst_row_16"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 1, i9 %add_ln689"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %col5"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %row4"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten3"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%br_ln0 = br void %new.header"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 0, void %for.inc"   --->   Operation 54 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%icmp_ln708 = phi i1 0, void %entry, i1 %icmp_ln70, void %for.inc" [pynq_pooling/source/pooling.cpp:70]   --->   Operation 55 'phi' 'icmp_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%dst_row_16_load = load i32 %dst_row_16" [pynq_pooling/source/pooling.cpp:83]   --->   Operation 56 'load' 'dst_row_16_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%dst_col_17_load = load i32 %dst_col_17" [pynq_pooling/source/pooling.cpp:83]   --->   Operation 57 'load' 'dst_col_17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %src_read" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 58 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %first_iter_0, void %for.inc27, void %for.first.iter.for.inc27" [pynq_pooling/source/pooling.cpp:77]   --->   Operation 59 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [8/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 65536" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 60 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 61 [7/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 65536" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 61 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 5.84>
ST_4 : Operation 62 [6/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 65536" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 62 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 5.84>
ST_5 : Operation 63 [5/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 65536" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 5.84>
ST_6 : Operation 64 [4/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 65536" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 64 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.84>
ST_7 : Operation 65 [3/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 65536" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 65 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.84>
ST_8 : Operation 66 [2/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 65536" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 66 'readreq' 'empty' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 67 [1/8] (5.84ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i64 65536" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 67 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc27" [pynq_pooling/source/pooling.cpp:77]   --->   Operation 68 'br' 'br_ln77' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%col5_load = load i9 %col5" [pynq_pooling/source/pooling.cpp:65]   --->   Operation 69 'load' 'col5_load' <Predicate = (!icmp_ln708)> <Delay = 0.00>
ST_9 : Operation 70 [1/1] (0.96ns)   --->   "%select_ln65 = select i1 %icmp_ln708, i9 0, i9 %col5_load" [pynq_pooling/source/pooling.cpp:65]   --->   Operation 70 'select' 'select_ln65' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %select_ln65" [pynq_pooling/source/pooling.cpp:70]   --->   Operation 71 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i9 %select_ln65" [pynq_pooling/source/pooling.cpp:70]   --->   Operation 72 'trunc' 'trunc_ln70' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%linebuf_1_addr = getelementptr i8 %linebuf_1, i64 0, i64 %zext_ln70" [pynq_pooling/source/pooling.cpp:9->pynq_pooling/source/pooling.cpp:74]   --->   Operation 73 'getelementptr' 'linebuf_1_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [2/2] (3.25ns)   --->   "%linebuf_1_load = load i8 %linebuf_1_addr" [pynq_pooling/source/pooling.cpp:9->pynq_pooling/source/pooling.cpp:74]   --->   Operation 74 'load' 'linebuf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i9 %select_ln65" [pynq_pooling/source/pooling.cpp:77]   --->   Operation 75 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.84>
ST_10 : Operation 76 [1/1] (5.84ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr" [pynq_pooling/source/pooling.cpp:10->pynq_pooling/source/pooling.cpp:74]   --->   Operation 76 'read' 'gmem_addr_read' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 77 [1/2] (3.25ns)   --->   "%linebuf_1_load = load i8 %linebuf_1_addr" [pynq_pooling/source/pooling.cpp:9->pynq_pooling/source/pooling.cpp:74]   --->   Operation 77 'load' 'linebuf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 5.16>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%indvar_flatten3_load = load i16 %indvar_flatten3" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 78 'load' 'indvar_flatten3_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%row4_load = load i9 %row4" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 79 'load' 'row4_load' <Predicate = (!icmp_ln708)> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%add_ln689_load = load i9 %add_ln689" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 80 'load' 'add_ln689_load' <Predicate = (icmp_ln708)> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_ROW_LOOP_COL_str"   --->   Operation 81 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (0.96ns)   --->   "%row = select i1 %icmp_ln708, i9 %add_ln689_load, i9 %row4_load" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 83 'select' 'row' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%empty_18 = trunc i9 %row" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 84 'trunc' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%linebuf_addr = getelementptr i8 %linebuf, i64 0, i64 %zext_ln70" [pynq_pooling/source/pooling.cpp:9->pynq_pooling/source/pooling.cpp:74]   --->   Operation 85 'getelementptr' 'linebuf_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln9 = store i8 %linebuf_1_load, i8 %linebuf_addr" [pynq_pooling/source/pooling.cpp:9->pynq_pooling/source/pooling.cpp:74]   --->   Operation 86 'store' 'store_ln9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln10 = store i8 %gmem_addr_read, i8 %linebuf_1_addr" [pynq_pooling/source/pooling.cpp:10->pynq_pooling/source/pooling.cpp:74]   --->   Operation 87 'store' 'store_ln10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln77 = and i1 %empty_18, i1 %trunc_ln77" [pynq_pooling/source/pooling.cpp:77]   --->   Operation 88 'and' 'and_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (2.07ns)   --->   "%add_ln68_1 = add i16 %indvar_flatten3_load, i16 1" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 89 'add' 'add_ln68_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %and_ln77, void %for.inc, void %xlx_occurrence.if.then.0" [pynq_pooling/source/pooling.cpp:77]   --->   Operation 90 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [1/1] (1.91ns)   --->   "%add_ln15 = add i8 %trunc_ln70, i8 255" [pynq_pooling/source/pooling.cpp:15->pynq_pooling/source/pooling.cpp:78]   --->   Operation 91 'add' 'add_ln15' <Predicate = (and_ln77)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %add_ln15" [pynq_pooling/source/pooling.cpp:15->pynq_pooling/source/pooling.cpp:78]   --->   Operation 92 'zext' 'zext_ln15' <Predicate = (and_ln77)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%linebuf_addr_1 = getelementptr i8 %linebuf, i64 0, i64 %zext_ln15" [pynq_pooling/source/pooling.cpp:15->pynq_pooling/source/pooling.cpp:78]   --->   Operation 93 'getelementptr' 'linebuf_addr_1' <Predicate = (and_ln77)> <Delay = 0.00>
ST_11 : Operation 94 [2/2] (3.25ns)   --->   "%linebuf_load = load i8 %linebuf_addr_1" [pynq_pooling/source/pooling.cpp:15->pynq_pooling/source/pooling.cpp:78]   --->   Operation 94 'load' 'linebuf_load' <Predicate = (and_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%linebuf_1_addr_1 = getelementptr i8 %linebuf_1, i64 0, i64 %zext_ln15" [pynq_pooling/source/pooling.cpp:17->pynq_pooling/source/pooling.cpp:78]   --->   Operation 95 'getelementptr' 'linebuf_1_addr_1' <Predicate = (and_ln77)> <Delay = 0.00>
ST_11 : Operation 96 [2/2] (3.25ns)   --->   "%linebuf_1_load_1 = load i8 %linebuf_1_addr_1" [pynq_pooling/source/pooling.cpp:17->pynq_pooling/source/pooling.cpp:78]   --->   Operation 96 'load' 'linebuf_1_load_1' <Predicate = (and_ln77)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 97 [1/2] (3.25ns)   --->   "%linebuf_load = load i8 %linebuf_addr_1" [pynq_pooling/source/pooling.cpp:15->pynq_pooling/source/pooling.cpp:78]   --->   Operation 97 'load' 'linebuf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_12 : Operation 98 [1/2] (3.25ns)   --->   "%linebuf_1_load_1 = load i8 %linebuf_1_addr_1" [pynq_pooling/source/pooling.cpp:17->pynq_pooling/source/pooling.cpp:78]   --->   Operation 98 'load' 'linebuf_1_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>

State 13 <SV = 12> <Delay = 3.16>
ST_13 : Operation 99 [2/2] (3.16ns)   --->   "%call_ln81 = call void @pooling_2x2, i8 %linebuf_load, i8 %linebuf_1_load, i8 %linebuf_1_load_1, i8 %gmem_addr_read, i8 %min_val, i8 %max_val" [pynq_pooling/source/pooling.cpp:81]   --->   Operation 99 'call' 'call_ln81' <Predicate = true> <Delay = 3.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.32>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [pynq_pooling/source/pooling.cpp:13->pynq_pooling/source/pooling.cpp:78]   --->   Operation 100 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln81 = call void @pooling_2x2, i8 %linebuf_load, i8 %linebuf_1_load, i8 %linebuf_1_load_1, i8 %gmem_addr_read, i8 %min_val, i8 %max_val" [pynq_pooling/source/pooling.cpp:81]   --->   Operation 101 'call' 'call_ln81' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %dst_row_16_load, i32 7, i32 31" [pynq_pooling/source/pooling.cpp:82]   --->   Operation 102 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (2.34ns)   --->   "%icmp_ln82 = icmp_slt  i25 %tmp, i25 1" [pynq_pooling/source/pooling.cpp:82]   --->   Operation 103 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %dst_col_17_load, i32 7, i32 31" [pynq_pooling/source/pooling.cpp:82]   --->   Operation 104 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (2.34ns)   --->   "%icmp_ln82_1 = icmp_slt  i25 %tmp_1, i25 1" [pynq_pooling/source/pooling.cpp:82]   --->   Operation 105 'icmp' 'icmp_ln82_1' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [1/1] (0.97ns)   --->   "%and_ln82 = and i1 %icmp_ln82, i1 %icmp_ln82_1" [pynq_pooling/source/pooling.cpp:82]   --->   Operation 106 'and' 'and_ln82' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%specoccurrence_ln82 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 2, void @empty_0" [pynq_pooling/source/pooling.cpp:82]   --->   Operation 107 'specoccurrence' 'specoccurrence_ln82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [pynq_pooling/source/pooling.cpp:82]   --->   Operation 108 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %and_ln82, void %for.inc, void %if.then14" [pynq_pooling/source/pooling.cpp:82]   --->   Operation 109 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node out_idx)   --->   "%shl_ln83 = shl i32 %dst_row_16_load, i32 7" [pynq_pooling/source/pooling.cpp:83]   --->   Operation 110 'shl' 'shl_ln83' <Predicate = (and_ln82)> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (2.55ns) (out node of the LUT)   --->   "%out_idx = add i32 %shl_ln83, i32 %dst_col_17_load" [pynq_pooling/source/pooling.cpp:83]   --->   Operation 111 'add' 'out_idx' <Predicate = (and_ln82)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (2.55ns)   --->   "%dst_col_1 = add i32 %dst_col_17_load, i32 1" [pynq_pooling/source/pooling.cpp:87]   --->   Operation 112 'add' 'dst_col_1' <Predicate = (and_ln82)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.83>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i32 %out_idx" [pynq_pooling/source/pooling.cpp:84]   --->   Operation 113 'sext' 'sext_ln84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (3.52ns)   --->   "%add_ln84 = add i64 %sext_ln84, i64 %dst_min_read" [pynq_pooling/source/pooling.cpp:84]   --->   Operation 114 'add' 'add_ln84' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln84" [pynq_pooling/source/pooling.cpp:84]   --->   Operation 115 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (3.52ns)   --->   "%add_ln85 = add i64 %sext_ln84, i64 %dst_max_read" [pynq_pooling/source/pooling.cpp:85]   --->   Operation 116 'add' 'add_ln85' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %add_ln85" [pynq_pooling/source/pooling.cpp:85]   --->   Operation 117 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (2.55ns)   --->   "%icmp_ln88 = icmp_eq  i32 %dst_col_1, i32 128" [pynq_pooling/source/pooling.cpp:88]   --->   Operation 118 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [1/1] (2.55ns)   --->   "%add_ln90 = add i32 %dst_row_16_load, i32 1" [pynq_pooling/source/pooling.cpp:90]   --->   Operation 119 'add' 'add_ln90' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (0.69ns)   --->   "%dst_col = select i1 %icmp_ln88, i32 0, i32 %dst_col_1" [pynq_pooling/source/pooling.cpp:88]   --->   Operation 120 'select' 'dst_col' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (0.69ns)   --->   "%dst_row = select i1 %icmp_ln88, i32 %add_ln90, i32 %dst_row_16_load" [pynq_pooling/source/pooling.cpp:88]   --->   Operation 121 'select' 'dst_row' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 %dst_col, i32 %dst_col_17" [pynq_pooling/source/pooling.cpp:88]   --->   Operation 122 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 123 [1/1] (1.58ns)   --->   "%store_ln88 = store i32 %dst_row, i32 %dst_row_16" [pynq_pooling/source/pooling.cpp:88]   --->   Operation 123 'store' 'store_ln88' <Predicate = true> <Delay = 1.58>

State 16 <SV = 15> <Delay = 5.84>
ST_16 : Operation 124 [1/1] (5.84ns)   --->   "%gmem_addr_1_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_1, i64 1" [pynq_pooling/source/pooling.cpp:84]   --->   Operation 124 'writereq' 'gmem_addr_1_req' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 5.84>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "%min_val_load = load i8 %min_val" [pynq_pooling/source/pooling.cpp:84]   --->   Operation 125 'load' 'min_val_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 126 [1/1] (5.84ns)   --->   "%write_ln84 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_1, i8 %min_val_load, i1 1" [pynq_pooling/source/pooling.cpp:84]   --->   Operation 126 'write' 'write_ln84' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 127 [1/1] (5.84ns)   --->   "%gmem_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i64 %gmem_addr_2, i64 1" [pynq_pooling/source/pooling.cpp:85]   --->   Operation 127 'writereq' 'gmem_addr_2_req' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.84>
ST_18 : Operation 128 [5/5] (5.84ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1" [pynq_pooling/source/pooling.cpp:84]   --->   Operation 128 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%max_val_load = load i8 %max_val" [pynq_pooling/source/pooling.cpp:85]   --->   Operation 129 'load' 'max_val_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (5.84ns)   --->   "%write_ln85 = write void @_ssdm_op_Write.m_axi.i8P1A, i64 %gmem_addr_2, i8 %max_val_load, i1 1" [pynq_pooling/source/pooling.cpp:85]   --->   Operation 130 'write' 'write_ln85' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 5.84>
ST_19 : Operation 131 [4/5] (5.84ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1" [pynq_pooling/source/pooling.cpp:84]   --->   Operation 131 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 132 [5/5] (5.84ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [pynq_pooling/source/pooling.cpp:85]   --->   Operation 132 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 5.84>
ST_20 : Operation 133 [3/5] (5.84ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1" [pynq_pooling/source/pooling.cpp:84]   --->   Operation 133 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 134 [4/5] (5.84ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [pynq_pooling/source/pooling.cpp:85]   --->   Operation 134 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 5.84>
ST_21 : Operation 135 [2/5] (5.84ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1" [pynq_pooling/source/pooling.cpp:84]   --->   Operation 135 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 136 [3/5] (5.84ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [pynq_pooling/source/pooling.cpp:85]   --->   Operation 136 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 5.84>
ST_22 : Operation 137 [1/5] (5.84ns)   --->   "%gmem_addr_1_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_1" [pynq_pooling/source/pooling.cpp:84]   --->   Operation 137 'writeresp' 'gmem_addr_1_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 138 [2/5] (5.84ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [pynq_pooling/source/pooling.cpp:85]   --->   Operation 138 'writeresp' 'gmem_addr_2_resp' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 5.84>
ST_23 : Operation 139 [1/5] (5.84ns)   --->   "%gmem_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i64 %gmem_addr_2" [pynq_pooling/source/pooling.cpp:85]   --->   Operation 139 'writeresp' 'gmem_addr_2_resp' <Predicate = (and_ln77 & and_ln82)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln92 = br void %for.inc" [pynq_pooling/source/pooling.cpp:92]   --->   Operation 140 'br' 'br_ln92' <Predicate = (and_ln77 & and_ln82)> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "%indvar_flatten3_load_1 = load i16 %indvar_flatten3" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 141 'load' 'indvar_flatten3_load_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 142 [1/1] (1.82ns)   --->   "%col = add i9 %select_ln65, i9 1" [pynq_pooling/source/pooling.cpp:70]   --->   Operation 142 'add' 'col' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 143 [1/1] (1.82ns)   --->   "%icmp_ln70 = icmp_eq  i9 %col, i9 256" [pynq_pooling/source/pooling.cpp:70]   --->   Operation 143 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 144 [1/1] (1.82ns)   --->   "%add_ln68 = add i9 %row, i9 1" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 144 'add' 'add_ln68' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 145 [1/1] (2.07ns)   --->   "%icmp_ln68 = icmp_eq  i16 %indvar_flatten3_load_1, i16 65535" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 145 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln68 = store i9 %add_ln68, i9 %add_ln689" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 146 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln70 = store i9 %col, i9 %col5" [pynq_pooling/source/pooling.cpp:70]   --->   Operation 147 'store' 'store_ln70' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln68 = store i9 %row, i9 %row4" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 148 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln68 = store i16 %add_ln68_1, i16 %indvar_flatten3" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 149 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %new.header, void %for.end29" [pynq_pooling/source/pooling.cpp:68]   --->   Operation 150 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln96 = ret" [pynq_pooling/source/pooling.cpp:96]   --->   Operation 151 'ret' 'ret_ln96' <Predicate = (icmp_ln68)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ src]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_min]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst_max]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten3        (alloca           ) [ 011111111111111111111111]
row4                   (alloca           ) [ 011111111111111111111111]
col5                   (alloca           ) [ 011111111111111111111111]
add_ln689              (alloca           ) [ 011111111111111111111111]
dst_row_16             (alloca           ) [ 011111111111111111111111]
dst_col_17             (alloca           ) [ 011111111111111111111111]
spectopmodule_ln47     (spectopmodule    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000000000000]
dst_max_read           (read             ) [ 001111111111111111111111]
dst_min_read           (read             ) [ 001111111111111111111111]
src_read               (read             ) [ 001111111111111111111111]
linebuf                (alloca           ) [ 001111111111111111111111]
linebuf_1              (alloca           ) [ 001111111111111111111111]
min_val                (alloca           ) [ 001111111111111111111111]
max_val                (alloca           ) [ 001111111111111111111111]
store_ln0              (store            ) [ 000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000]
store_ln0              (store            ) [ 000000000000000000000000]
br_ln0                 (br               ) [ 011111111111111111111111]
first_iter_0           (phi              ) [ 001111111111111111111111]
icmp_ln708             (phi              ) [ 001111111111000000000000]
dst_row_16_load        (load             ) [ 000111111111111100000000]
dst_col_17_load        (load             ) [ 000111111111111000000000]
gmem_addr              (getelementptr    ) [ 000111111110000000000000]
br_ln77                (br               ) [ 000000000000000000000000]
empty                  (readreq          ) [ 000000000000000000000000]
br_ln77                (br               ) [ 000000000000000000000000]
col5_load              (load             ) [ 000000000000000000000000]
select_ln65            (select           ) [ 000000000011111111111111]
zext_ln70              (zext             ) [ 000000000011000000000000]
trunc_ln70             (trunc            ) [ 000000000011000000000000]
linebuf_1_addr         (getelementptr    ) [ 000000000011000000000000]
trunc_ln77             (trunc            ) [ 000000000011000000000000]
gmem_addr_read         (read             ) [ 000000000001111000000000]
linebuf_1_load         (load             ) [ 000000000001111000000000]
indvar_flatten3_load   (load             ) [ 000000000000000000000000]
row4_load              (load             ) [ 000000000000000000000000]
add_ln689_load         (load             ) [ 000000000000000000000000]
specloopname_ln0       (specloopname     ) [ 000000000000000000000000]
speclooptripcount_ln0  (speclooptripcount) [ 000000000000000000000000]
row                    (select           ) [ 000000000000111111111111]
empty_18               (trunc            ) [ 000000000000000000000000]
linebuf_addr           (getelementptr    ) [ 000000000000000000000000]
store_ln9              (store            ) [ 000000000000000000000000]
store_ln10             (store            ) [ 000000000000000000000000]
and_ln77               (and              ) [ 001111111111111111111111]
add_ln68_1             (add              ) [ 000000000000111111111111]
br_ln77                (br               ) [ 000000000000000000000000]
add_ln15               (add              ) [ 000000000000000000000000]
zext_ln15              (zext             ) [ 000000000000000000000000]
linebuf_addr_1         (getelementptr    ) [ 000000000000100000000000]
linebuf_1_addr_1       (getelementptr    ) [ 000000000000100000000000]
linebuf_load           (load             ) [ 000000000000011000000000]
linebuf_1_load_1       (load             ) [ 000000000000011000000000]
rbegin                 (specregionbegin  ) [ 000000000000000000000000]
call_ln81              (call             ) [ 000000000000000000000000]
tmp                    (partselect       ) [ 000000000000000000000000]
icmp_ln82              (icmp             ) [ 000000000000000000000000]
tmp_1                  (partselect       ) [ 000000000000000000000000]
icmp_ln82_1            (icmp             ) [ 000000000000000000000000]
and_ln82               (and              ) [ 001111111111111111111111]
specoccurrence_ln82    (specoccurrence   ) [ 000000000000000000000000]
rend                   (specregionend    ) [ 000000000000000000000000]
br_ln82                (br               ) [ 000000000000000000000000]
shl_ln83               (shl              ) [ 000000000000000000000000]
out_idx                (add              ) [ 000000000000000100000000]
dst_col_1              (add              ) [ 000000000000000100000000]
sext_ln84              (sext             ) [ 000000000000000000000000]
add_ln84               (add              ) [ 000000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 000000000000000011111110]
add_ln85               (add              ) [ 000000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 001111111111111011111111]
icmp_ln88              (icmp             ) [ 000000000000000000000000]
add_ln90               (add              ) [ 000000000000000000000000]
dst_col                (select           ) [ 000000000000000000000000]
dst_row                (select           ) [ 000000000000000000000000]
store_ln88             (store            ) [ 000000000000000000000000]
store_ln88             (store            ) [ 000000000000000000000000]
gmem_addr_1_req        (writereq         ) [ 000000000000000000000000]
min_val_load           (load             ) [ 000000000000000000000000]
write_ln84             (write            ) [ 000000000000000000000000]
gmem_addr_2_req        (writereq         ) [ 000000000000000000000000]
max_val_load           (load             ) [ 000000000000000000000000]
write_ln85             (write            ) [ 000000000000000000000000]
gmem_addr_1_resp       (writeresp        ) [ 000000000000000000000000]
gmem_addr_2_resp       (writeresp        ) [ 000000000000000000000000]
br_ln92                (br               ) [ 000000000000000000000000]
indvar_flatten3_load_1 (load             ) [ 000000000000000000000000]
col                    (add              ) [ 000000000000000000000000]
icmp_ln70              (icmp             ) [ 011111111111111111111111]
add_ln68               (add              ) [ 000000000000000000000000]
icmp_ln68              (icmp             ) [ 001111111111111111111111]
store_ln68             (store            ) [ 000000000000000000000000]
store_ln70             (store            ) [ 000000000000000000000000]
store_ln68             (store            ) [ 000000000000000000000000]
store_ln68             (store            ) [ 000000000000000000000000]
br_ln68                (br               ) [ 011111111111111111111111]
ret_ln96               (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst_min">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_min"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_max">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_max"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_ROW_LOOP_COL_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pooling_2x2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecOccurrence"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten3_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten3/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="row4_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row4/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="col5_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col5/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln689_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_ln689/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="dst_row_16_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_row_16/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="dst_col_17_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_col_17/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="linebuf_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="linebuf_1_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuf_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="min_val_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_val/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="max_val_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="dst_max_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_max_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="dst_min_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_min_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="src_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_readreq_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="0" index="2" bw="18" slack="0"/>
<pin id="174" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="gmem_addr_read_read_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="8" slack="8"/>
<pin id="180" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_writeresp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="1"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_1_req/16 gmem_addr_1_resp/18 "/>
</bind>
</comp>

<comp id="189" class="1004" name="write_ln84_write_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="0" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="2"/>
<pin id="192" dir="0" index="2" bw="8" slack="0"/>
<pin id="193" dir="0" index="3" bw="1" slack="0"/>
<pin id="194" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/17 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_writeresp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="2"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_2_req/17 gmem_addr_2_resp/19 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln85_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="3"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="0" index="3" bw="1" slack="0"/>
<pin id="210" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln85/18 "/>
</bind>
</comp>

<comp id="214" class="1004" name="linebuf_1_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="9" slack="0"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_1_addr/9 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="1"/>
<pin id="223" dir="0" index="2" bw="0" slack="0"/>
<pin id="255" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="256" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="8" slack="1"/>
<pin id="258" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="linebuf_1_load/9 store_ln10/11 linebuf_1_load_1/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="linebuf_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="9" slack="2"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_addr/11 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="235" dir="0" index="2" bw="0" slack="0"/>
<pin id="244" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="247" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln9/11 linebuf_load/11 "/>
</bind>
</comp>

<comp id="238" class="1004" name="linebuf_addr_1_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="8" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_addr_1/11 "/>
</bind>
</comp>

<comp id="249" class="1004" name="linebuf_1_addr_1_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_1_addr_1/11 "/>
</bind>
</comp>

<comp id="260" class="1005" name="first_iter_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_0 (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="first_iter_0_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_0/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="icmp_ln708_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln708 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln708_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln708/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_pooling_2x2_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="1"/>
<pin id="289" dir="0" index="2" bw="8" slack="3"/>
<pin id="290" dir="0" index="3" bw="8" slack="1"/>
<pin id="291" dir="0" index="4" bw="8" slack="3"/>
<pin id="292" dir="0" index="5" bw="8" slack="12"/>
<pin id="293" dir="0" index="6" bw="8" slack="12"/>
<pin id="294" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/13 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="10"/>
<pin id="298" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten3_load/11 indvar_flatten3_load_1/23 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln0_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln0_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln0_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="9" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln0_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="9" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln0_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="9" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln0_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="dst_row_16_load_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_row_16_load/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="dst_col_17_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dst_col_17_load/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="gmem_addr_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="1"/>
<pin id="338" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="col5_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="8"/>
<pin id="343" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col5_load/9 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln65_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="7"/>
<pin id="346" dir="0" index="1" bw="9" slack="0"/>
<pin id="347" dir="0" index="2" bw="9" slack="0"/>
<pin id="348" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/9 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln70_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="9" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/9 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln70_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/9 "/>
</bind>
</comp>

<comp id="361" class="1004" name="trunc_ln77_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/9 "/>
</bind>
</comp>

<comp id="365" class="1004" name="row4_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="10"/>
<pin id="367" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row4_load/11 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln689_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="10"/>
<pin id="370" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_ln689_load/11 "/>
</bind>
</comp>

<comp id="371" class="1004" name="row_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="9"/>
<pin id="373" dir="0" index="1" bw="9" slack="0"/>
<pin id="374" dir="0" index="2" bw="9" slack="0"/>
<pin id="375" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="empty_18_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_18/11 "/>
</bind>
</comp>

<comp id="383" class="1004" name="and_ln77_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="2"/>
<pin id="386" dir="1" index="2" bw="1" slack="12"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/11 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln68_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="16" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="16" slack="12"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/11 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln15_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="2"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/11 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln15_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/11 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="25" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="4" slack="0"/>
<pin id="409" dir="0" index="3" bw="6" slack="0"/>
<pin id="410" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="414" class="1004" name="icmp_ln82_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="25" slack="0"/>
<pin id="416" dir="0" index="1" bw="25" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/14 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="25" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="4" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/14 "/>
</bind>
</comp>

<comp id="429" class="1004" name="icmp_ln82_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="25" slack="0"/>
<pin id="431" dir="0" index="1" bw="25" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82_1/14 "/>
</bind>
</comp>

<comp id="435" class="1004" name="and_ln82_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln82/14 "/>
</bind>
</comp>

<comp id="441" class="1004" name="shl_ln83_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="443" dir="0" index="1" bw="4" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln83/14 "/>
</bind>
</comp>

<comp id="446" class="1004" name="out_idx_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="449" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_idx/14 "/>
</bind>
</comp>

<comp id="451" class="1004" name="dst_col_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dst_col_1/14 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln84_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/15 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln84_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="64" slack="14"/>
<pin id="462" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/15 "/>
</bind>
</comp>

<comp id="464" class="1004" name="gmem_addr_1_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="0"/>
<pin id="467" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/15 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln85_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="64" slack="14"/>
<pin id="473" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/15 "/>
</bind>
</comp>

<comp id="475" class="1004" name="gmem_addr_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="64" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/15 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln88_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/15 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln90_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/15 "/>
</bind>
</comp>

<comp id="491" class="1004" name="dst_col_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="0"/>
<pin id="494" dir="0" index="2" bw="32" slack="1"/>
<pin id="495" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dst_col/15 "/>
</bind>
</comp>

<comp id="498" class="1004" name="dst_row_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="dst_row/15 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln88_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="0" index="1" bw="32" slack="14"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/15 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln88_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="0"/>
<pin id="512" dir="0" index="1" bw="32" slack="14"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/15 "/>
</bind>
</comp>

<comp id="515" class="1004" name="min_val_load_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="16"/>
<pin id="517" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_val_load/17 "/>
</bind>
</comp>

<comp id="519" class="1004" name="max_val_load_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="17"/>
<pin id="521" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load/18 "/>
</bind>
</comp>

<comp id="523" class="1004" name="col_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="14"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/23 "/>
</bind>
</comp>

<comp id="528" class="1004" name="icmp_ln70_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="9" slack="0"/>
<pin id="530" dir="0" index="1" bw="9" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/23 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln68_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="9" slack="12"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/23 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln68_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/23 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln68_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="9" slack="0"/>
<pin id="547" dir="0" index="1" bw="9" slack="22"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/23 "/>
</bind>
</comp>

<comp id="550" class="1004" name="store_ln70_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="9" slack="0"/>
<pin id="552" dir="0" index="1" bw="9" slack="22"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/23 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln68_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="9" slack="12"/>
<pin id="557" dir="0" index="1" bw="9" slack="22"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/23 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln68_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="12"/>
<pin id="561" dir="0" index="1" bw="16" slack="22"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/23 "/>
</bind>
</comp>

<comp id="563" class="1005" name="indvar_flatten3_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="0"/>
<pin id="565" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten3 "/>
</bind>
</comp>

<comp id="570" class="1005" name="row4_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="9" slack="0"/>
<pin id="572" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row4 "/>
</bind>
</comp>

<comp id="577" class="1005" name="col5_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="9" slack="0"/>
<pin id="579" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="col5 "/>
</bind>
</comp>

<comp id="584" class="1005" name="add_ln689_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="9" slack="0"/>
<pin id="586" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln689 "/>
</bind>
</comp>

<comp id="591" class="1005" name="dst_row_16_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dst_row_16 "/>
</bind>
</comp>

<comp id="598" class="1005" name="dst_col_17_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dst_col_17 "/>
</bind>
</comp>

<comp id="605" class="1005" name="dst_max_read_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="14"/>
<pin id="607" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="dst_max_read "/>
</bind>
</comp>

<comp id="610" class="1005" name="dst_min_read_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="64" slack="14"/>
<pin id="612" dir="1" index="1" bw="64" slack="14"/>
</pin_list>
<bind>
<opset="dst_min_read "/>
</bind>
</comp>

<comp id="615" class="1005" name="src_read_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="1"/>
<pin id="617" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="src_read "/>
</bind>
</comp>

<comp id="620" class="1005" name="min_val_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="12"/>
<pin id="622" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="min_val "/>
</bind>
</comp>

<comp id="626" class="1005" name="max_val_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="12"/>
<pin id="628" dir="1" index="1" bw="8" slack="12"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="638" class="1005" name="gmem_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="1"/>
<pin id="640" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="select_ln65_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="9" slack="14"/>
<pin id="646" dir="1" index="1" bw="9" slack="14"/>
</pin_list>
<bind>
<opset="select_ln65 "/>
</bind>
</comp>

<comp id="649" class="1005" name="zext_ln70_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="2"/>
<pin id="651" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln70 "/>
</bind>
</comp>

<comp id="654" class="1005" name="trunc_ln70_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="2"/>
<pin id="656" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

<comp id="659" class="1005" name="linebuf_1_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="1"/>
<pin id="661" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="trunc_ln77_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="2"/>
<pin id="666" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln77 "/>
</bind>
</comp>

<comp id="669" class="1005" name="gmem_addr_read_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="1"/>
<pin id="671" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="linebuf_1_load_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="1"/>
<pin id="677" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_load "/>
</bind>
</comp>

<comp id="681" class="1005" name="row_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="9" slack="12"/>
<pin id="683" dir="1" index="1" bw="9" slack="12"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="687" class="1005" name="and_ln77_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="12"/>
<pin id="689" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77 "/>
</bind>
</comp>

<comp id="691" class="1005" name="add_ln68_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="16" slack="12"/>
<pin id="693" dir="1" index="1" bw="16" slack="12"/>
</pin_list>
<bind>
<opset="add_ln68_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="linebuf_addr_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="1"/>
<pin id="698" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_addr_1 "/>
</bind>
</comp>

<comp id="701" class="1005" name="linebuf_1_addr_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="1"/>
<pin id="703" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_addr_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="linebuf_load_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="1"/>
<pin id="708" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_load "/>
</bind>
</comp>

<comp id="711" class="1005" name="linebuf_1_load_1_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="8" slack="1"/>
<pin id="713" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_load_1 "/>
</bind>
</comp>

<comp id="716" class="1005" name="and_ln82_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="9"/>
<pin id="718" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln82 "/>
</bind>
</comp>

<comp id="720" class="1005" name="out_idx_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_idx "/>
</bind>
</comp>

<comp id="725" class="1005" name="dst_col_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_col_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="gmem_addr_1_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="1"/>
<pin id="733" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="737" class="1005" name="gmem_addr_2_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="2"/>
<pin id="739" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="743" class="1005" name="icmp_ln70_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="1"/>
<pin id="745" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="102" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="50" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="104" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="102" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="204"><net_src comp="106" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="211"><net_src comp="104" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="58" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="213"><net_src comp="106" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="219"><net_src comp="66" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="66" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="226" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="243"><net_src comp="66" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="254"><net_src comp="66" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="3"/><net_sink comp="220" pin=2"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="260" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="260" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="265" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="295"><net_src comp="80" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="303"><net_src comp="18" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="18" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="52" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="54" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="54" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="0" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="335" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="349"><net_src comp="274" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="54" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="360"><net_src comp="344" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="344" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="376"><net_src comp="274" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="368" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="365" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="296" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="76" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="78" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="394" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="404"><net_src comp="399" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="411"><net_src comp="86" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="88" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="413"><net_src comp="90" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="418"><net_src comp="405" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="92" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="426"><net_src comp="86" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="88" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="428"><net_src comp="90" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="433"><net_src comp="420" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="92" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="414" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="429" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="88" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="8" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="0" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="459" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="456" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="0" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="100" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="8" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="481" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="18" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="481" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="486" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="491" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="498" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="515" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="522"><net_src comp="519" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="527"><net_src comp="52" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="108" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="52" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="543"><net_src comp="296" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="110" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="534" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="523" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="566"><net_src comp="112" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="569"><net_src comp="563" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="573"><net_src comp="116" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="580"><net_src comp="120" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="587"><net_src comp="124" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="594"><net_src comp="128" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="601"><net_src comp="132" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="608"><net_src comp="152" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="613"><net_src comp="158" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="618"><net_src comp="164" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="623"><net_src comp="144" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="286" pin=5"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="629"><net_src comp="148" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="286" pin=6"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="641"><net_src comp="335" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="647"><net_src comp="344" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="652"><net_src comp="352" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="657"><net_src comp="357" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="662"><net_src comp="214" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="667"><net_src comp="361" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="672"><net_src comp="177" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="674"><net_src comp="669" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="678"><net_src comp="220" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="684"><net_src comp="371" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="690"><net_src comp="383" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="388" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="699"><net_src comp="238" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="704"><net_src comp="249" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="709"><net_src comp="232" pin="7"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="714"><net_src comp="220" pin="7"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="286" pin=3"/></net>

<net id="719"><net_src comp="435" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="446" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="728"><net_src comp="451" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="734"><net_src comp="464" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="740"><net_src comp="475" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="746"><net_src comp="528" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="278" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {16 17 18 19 20 21 22 23 }
 - Input state : 
	Port: image_pooling : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: image_pooling : src | {1 }
	Port: image_pooling : dst_min | {1 }
	Port: image_pooling : dst_max | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		br_ln77 : 1
		empty : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		select_ln65 : 1
		zext_ln70 : 2
		trunc_ln70 : 2
		linebuf_1_addr : 3
		linebuf_1_load : 4
		trunc_ln77 : 2
	State 10
	State 11
		row : 1
		empty_18 : 2
		store_ln9 : 1
		and_ln77 : 3
		add_ln68_1 : 1
		br_ln77 : 3
		zext_ln15 : 1
		linebuf_addr_1 : 2
		linebuf_load : 3
		linebuf_1_addr_1 : 2
		linebuf_1_load_1 : 3
	State 12
	State 13
	State 14
		icmp_ln82 : 1
		icmp_ln82_1 : 1
		and_ln82 : 2
		rend : 1
		br_ln82 : 2
	State 15
		add_ln84 : 1
		gmem_addr_1 : 2
		add_ln85 : 1
		gmem_addr_2 : 2
		dst_col : 1
		dst_row : 1
		store_ln88 : 2
		store_ln88 : 2
	State 16
	State 17
		write_ln84 : 1
	State 18
		write_ln85 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
		icmp_ln70 : 1
		icmp_ln68 : 1
		store_ln68 : 1
		store_ln70 : 1
		br_ln68 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln68_1_fu_388     |    0    |    0    |    23   |
|          |       add_ln15_fu_394      |    0    |    0    |    15   |
|          |       out_idx_fu_446       |    0    |    0    |    39   |
|          |      dst_col_1_fu_451      |    0    |    0    |    39   |
|    add   |       add_ln84_fu_459      |    0    |    0    |    71   |
|          |       add_ln85_fu_470      |    0    |    0    |    71   |
|          |       add_ln90_fu_486      |    0    |    0    |    39   |
|          |         col_fu_523         |    0    |    0    |    14   |
|          |       add_ln68_fu_534      |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|   call   |   grp_pooling_2x2_fu_286   |  6.352  |    64   |   182   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln82_fu_414      |    0    |    0    |    32   |
|          |     icmp_ln82_1_fu_429     |    0    |    0    |    32   |
|   icmp   |      icmp_ln88_fu_481      |    0    |    0    |    39   |
|          |      icmp_ln70_fu_528      |    0    |    0    |    14   |
|          |      icmp_ln68_fu_539      |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln65_fu_344     |    0    |    0    |    9    |
|  select  |         row_fu_371         |    0    |    0    |    9    |
|          |       dst_col_fu_491       |    0    |    0    |    32   |
|          |       dst_row_fu_498       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    and   |       and_ln77_fu_383      |    0    |    0    |    2    |
|          |       and_ln82_fu_435      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |  dst_max_read_read_fu_152  |    0    |    0    |    0    |
|   read   |  dst_min_read_read_fu_158  |    0    |    0    |    0    |
|          |    src_read_read_fu_164    |    0    |    0    |    0    |
|          | gmem_addr_read_read_fu_177 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |     grp_readreq_fu_170     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| writeresp|    grp_writeresp_fu_182    |    0    |    0    |    0    |
|          |    grp_writeresp_fu_197    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |   write_ln84_write_fu_189  |    0    |    0    |    0    |
|          |   write_ln85_write_fu_205  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln70_fu_352      |    0    |    0    |    0    |
|          |      zext_ln15_fu_399      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln70_fu_357     |    0    |    0    |    0    |
|   trunc  |      trunc_ln77_fu_361     |    0    |    0    |    0    |
|          |       empty_18_fu_379      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         tmp_fu_405         |    0    |    0    |    0    |
|          |        tmp_1_fu_420        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    shl   |       shl_ln83_fu_441      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      sext_ln84_fu_456      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |  6.352  |    64   |   733   |
|----------|----------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
| linebuf |    1   |    0   |    0   |    0   |
|linebuf_1|    1   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln689_reg_584   |    9   |
|   add_ln68_1_reg_691   |   16   |
|    and_ln77_reg_687    |    1   |
|    and_ln82_reg_716    |    1   |
|      col5_reg_577      |    9   |
|   dst_col_17_reg_598   |   32   |
|    dst_col_1_reg_725   |   32   |
|  dst_max_read_reg_605  |   64   |
|  dst_min_read_reg_610  |   64   |
|   dst_row_16_reg_591   |   32   |
|  first_iter_0_reg_260  |    1   |
|   gmem_addr_1_reg_731  |    8   |
|   gmem_addr_2_reg_737  |    8   |
| gmem_addr_read_reg_669 |    8   |
|    gmem_addr_reg_638   |    8   |
|   icmp_ln708_reg_274   |    1   |
|    icmp_ln70_reg_743   |    1   |
| indvar_flatten3_reg_563|   16   |
|linebuf_1_addr_1_reg_701|    8   |
| linebuf_1_addr_reg_659 |    8   |
|linebuf_1_load_1_reg_711|    8   |
| linebuf_1_load_reg_675 |    8   |
| linebuf_addr_1_reg_696 |    8   |
|  linebuf_load_reg_706  |    8   |
|     max_val_reg_626    |    8   |
|     min_val_reg_620    |    8   |
|     out_idx_reg_720    |   32   |
|      row4_reg_570      |    9   |
|       row_reg_681      |    9   |
|   select_ln65_reg_644  |    9   |
|    src_read_reg_615    |   64   |
|   trunc_ln70_reg_654   |    8   |
|   trunc_ln77_reg_664   |    1   |
|    zext_ln70_reg_649   |   64   |
+------------------------+--------+
|          Total         |   571  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|----------------------|------|------|------|--------||---------||---------||---------|
|  grp_readreq_fu_170  |  p1  |   2  |   8  |   16   ||    0    ||    9    |
| grp_writeresp_fu_182 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_197 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_220  |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|   grp_access_fu_220  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|   grp_access_fu_232  |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| first_iter_0_reg_260 |  p0  |   3  |   1  |    3   ||    0    ||    9    |
|  icmp_ln708_reg_274  |  p0  |   2  |   1  |    2   ||    0    ||    9    |
|----------------------|------|------|------|--------||---------||---------||---------|
|         Total        |      |      |      |   41   || 12.8233 ||    0    ||    54   |
|----------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |   64   |   733  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   12   |    0   |   54   |    -   |
|  Register |    -   |    -   |   571  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   19   |   635  |   787  |    0   |
+-----------+--------+--------+--------+--------+--------+
