// Seed: 356438696
module module_0 #(
    parameter id_11 = 32'd26,
    parameter id_12 = 32'd86
) (
    input tri0 id_0,
    output uwire id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    output wire id_7,
    output tri0 id_8
    , id_10
);
  defparam id_11.id_12 = 1;
  wire id_13;
  assign id_11 = id_12;
  tri1 id_14 = id_12;
  logic [7:0] id_15;
  assign id_15[1] = 1;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri0 id_2,
    output uwire id_3,
    output uwire id_4,
    output tri1 id_5,
    output wire id_6,
    input tri0 id_7,
    input wire id_8,
    input uwire id_9,
    output supply0 id_10,
    input wand id_11,
    output wor id_12,
    input tri1 id_13,
    input supply0 id_14,
    input supply0 id_15
);
  wire id_17;
  wire id_18;
  module_0(
      id_15, id_12, id_6, id_2, id_2, id_13, id_13, id_10, id_6
  );
  generate
    assign id_18 = 1;
  endgenerate
endmodule
