<profile>

<section name = "Vitis HLS Report for 'Block_entry2_proc1'" level="0">
<item name = "Date">Tue May 21 09:39:01 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_op_data_exe_wb_fu_120">op_data_exe_wb, 399, 399, 3.990 us, 3.990 us, 399, 399, no</column>
<column name="grp_data_exe_wb_fu_150">data_exe_wb, 280, 280, 2.800 us, 2.800 us, 280, 280, no</column>
<column name="grp_operation_fu_174">operation, 118, 118, 1.180 us, 1.180 us, 118, 118, no</column>
<column name="grp_Block_entry2_proc1_Pipeline_clear_FIFO_a_fu_186">Block_entry2_proc1_Pipeline_clear_FIFO_a, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_Block_entry2_proc1_Pipeline_clear_FIFO_b_fu_192">Block_entry2_proc1_Pipeline_clear_FIFO_b, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_Block_entry2_proc1_Pipeline_clear_FIFO_op_fu_198">Block_entry2_proc1_Pipeline_clear_FIFO_op, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_Block_entry2_proc1_Pipeline_clear_RAM_op_fu_204">Block_entry2_proc1_Pipeline_clear_RAM_op, 52, 52, 0.520 us, 0.520 us, 52, 52, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8, -</column>
<column name="FIFO">8, -, 616, 272, -</column>
<column name="Instance">-, 6, 6986, 7027, -</column>
<column name="Memory">1, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 1130, -</column>
<column name="Register">-, -, 17, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">3, 2, 7, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Block_entry2_proc1_Pipeline_clear_FIFO_a_fu_186">Block_entry2_proc1_Pipeline_clear_FIFO_a, 0, 0, 2, 22, 0</column>
<column name="grp_Block_entry2_proc1_Pipeline_clear_FIFO_b_fu_192">Block_entry2_proc1_Pipeline_clear_FIFO_b, 0, 0, 2, 22, 0</column>
<column name="grp_Block_entry2_proc1_Pipeline_clear_FIFO_op_fu_198">Block_entry2_proc1_Pipeline_clear_FIFO_op, 0, 0, 2, 22, 0</column>
<column name="grp_Block_entry2_proc1_Pipeline_clear_RAM_op_fu_204">Block_entry2_proc1_Pipeline_clear_RAM_op, 0, 0, 8, 55, 0</column>
<column name="grp_data_exe_wb_fu_150">data_exe_wb, 0, 3, 3340, 3121, 0</column>
<column name="grp_op_data_exe_wb_fu_120">op_data_exe_wb, 0, 3, 3486, 3467, 0</column>
<column name="grp_operation_fu_174">operation, 0, 0, 146, 318, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ALU_operation_MEM_U">Block_entry2_proc1_ALU_operation_MEM_RAM_AUTO_1R1W, 1, 0, 0, 0, 50, 32, 1, 1600</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="ALU_operation_fifo_U">2, 154, 0, -, 50, 32, 1600</column>
<column name="data_a_fifo_U">2, 154, 0, -, 50, 32, 1600</column>
<column name="data_b_fifo_U">2, 154, 0, -, 50, 32, 1600</column>
<column name="data_result_fifo_U">2, 154, 0, -, 50, 32, 1600</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_predicate_op48_call_state9">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_on_subcall_done">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ALU_operation_MEM_address0">25, 5, 6, 30</column>
<column name="ALU_operation_MEM_ce0">25, 5, 1, 5</column>
<column name="ALU_operation_MEM_d0">20, 4, 32, 128</column>
<column name="ALU_operation_MEM_we0">20, 4, 1, 4</column>
<column name="ALU_operation_din">9, 2, 32, 64</column>
<column name="ALU_operation_read">20, 4, 1, 4</column>
<column name="ALU_operation_write">14, 3, 1, 3</column>
<column name="ap_NS_fsm">53, 10, 1, 10</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="data_a_din">9, 2, 32, 64</column>
<column name="data_a_read">20, 4, 1, 4</column>
<column name="data_a_write">14, 3, 1, 3</column>
<column name="data_b_din">9, 2, 32, 64</column>
<column name="data_b_read">20, 4, 1, 4</column>
<column name="data_b_write">14, 3, 1, 3</column>
<column name="data_result_din">9, 2, 32, 64</column>
<column name="data_result_read">14, 3, 1, 3</column>
<column name="data_result_write">14, 3, 1, 3</column>
<column name="m_axi_gmem0_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem0_ARBURST">14, 3, 2, 6</column>
<column name="m_axi_gmem0_ARCACHE">14, 3, 4, 12</column>
<column name="m_axi_gmem0_ARID">14, 3, 1, 3</column>
<column name="m_axi_gmem0_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem0_ARLOCK">14, 3, 2, 6</column>
<column name="m_axi_gmem0_ARPROT">14, 3, 3, 9</column>
<column name="m_axi_gmem0_ARQOS">14, 3, 4, 12</column>
<column name="m_axi_gmem0_ARREGION">14, 3, 4, 12</column>
<column name="m_axi_gmem0_ARSIZE">14, 3, 3, 9</column>
<column name="m_axi_gmem0_ARUSER">14, 3, 1, 3</column>
<column name="m_axi_gmem0_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem0_RREADY">14, 3, 1, 3</column>
<column name="m_axi_gmem1_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem1_ARBURST">14, 3, 2, 6</column>
<column name="m_axi_gmem1_ARCACHE">14, 3, 4, 12</column>
<column name="m_axi_gmem1_ARID">14, 3, 1, 3</column>
<column name="m_axi_gmem1_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem1_ARLOCK">14, 3, 2, 6</column>
<column name="m_axi_gmem1_ARPROT">14, 3, 3, 9</column>
<column name="m_axi_gmem1_ARQOS">14, 3, 4, 12</column>
<column name="m_axi_gmem1_ARREGION">14, 3, 4, 12</column>
<column name="m_axi_gmem1_ARSIZE">14, 3, 3, 9</column>
<column name="m_axi_gmem1_ARUSER">14, 3, 1, 3</column>
<column name="m_axi_gmem1_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem1_RREADY">14, 3, 1, 3</column>
<column name="m_axi_gmem2_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem2_AWBURST">14, 3, 2, 6</column>
<column name="m_axi_gmem2_AWCACHE">14, 3, 4, 12</column>
<column name="m_axi_gmem2_AWID">14, 3, 1, 3</column>
<column name="m_axi_gmem2_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem2_AWLOCK">14, 3, 2, 6</column>
<column name="m_axi_gmem2_AWPROT">14, 3, 3, 9</column>
<column name="m_axi_gmem2_AWQOS">14, 3, 4, 12</column>
<column name="m_axi_gmem2_AWREGION">14, 3, 4, 12</column>
<column name="m_axi_gmem2_AWSIZE">14, 3, 3, 9</column>
<column name="m_axi_gmem2_AWUSER">14, 3, 1, 3</column>
<column name="m_axi_gmem2_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem2_BREADY">14, 3, 1, 3</column>
<column name="m_axi_gmem2_WDATA">14, 3, 32, 96</column>
<column name="m_axi_gmem2_WID">14, 3, 1, 3</column>
<column name="m_axi_gmem2_WLAST">14, 3, 1, 3</column>
<column name="m_axi_gmem2_WSTRB">14, 3, 4, 12</column>
<column name="m_axi_gmem2_WUSER">14, 3, 1, 3</column>
<column name="m_axi_gmem2_WVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem3_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem3_ARBURST">14, 3, 2, 6</column>
<column name="m_axi_gmem3_ARCACHE">14, 3, 4, 12</column>
<column name="m_axi_gmem3_ARID">14, 3, 1, 3</column>
<column name="m_axi_gmem3_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem3_ARLOCK">14, 3, 2, 6</column>
<column name="m_axi_gmem3_ARPROT">14, 3, 3, 9</column>
<column name="m_axi_gmem3_ARQOS">14, 3, 4, 12</column>
<column name="m_axi_gmem3_ARREGION">14, 3, 4, 12</column>
<column name="m_axi_gmem3_ARSIZE">14, 3, 3, 9</column>
<column name="m_axi_gmem3_ARUSER">14, 3, 1, 3</column>
<column name="m_axi_gmem3_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem3_RREADY">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry2_proc1_Pipeline_clear_FIFO_a_fu_186_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry2_proc1_Pipeline_clear_FIFO_b_fu_192_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry2_proc1_Pipeline_clear_FIFO_op_fu_198_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Block_entry2_proc1_Pipeline_clear_RAM_op_fu_204_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_data_exe_wb_fu_150_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_op_data_exe_wb_fu_120_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_operation_fu_174_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Block_entry2_proc1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Block_entry2_proc1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Block_entry2_proc1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Block_entry2_proc1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Block_entry2_proc1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Block_entry2_proc1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Block_entry2_proc1, return value</column>
<column name="selec">in, 32, ap_none, selec, scalar</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RFIFONUM">in, 9, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="op">in, 64, ap_none, op, scalar</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 9, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="a">in, 64, ap_none, a, scalar</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 32, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RFIFONUM">in, 9, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="b">in, 64, ap_none, b, scalar</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RFIFONUM">in, 9, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="c">in, 64, ap_none, c, scalar</column>
</table>
</item>
</section>
</profile>
