# 4-to-2-Priority-Encoder-Verilog-HDL-Implementation-Simulation
Designed and simulated a 4-to-2 Priority Encoder in Verilog HDL, assigning priority to inputs for accurate binary encoding. Included valid signal generation, comprehensive testbench, and waveform verification using Icarus Verilog &amp; GTKWave.
