<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="smooth_filter.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Imag_Proc_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Imag_Proc_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Imag_Proc_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Imag_Proc_top.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Imag_Proc_top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Imag_Proc_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Imag_Proc_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Imag_Proc_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Imag_Proc_top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Imag_Proc_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="d_ff.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="d_ff.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="d_ff.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="d_ff.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="d_ff.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="d_ff.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="d_ff.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="d_ff.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="d_ff_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="d_ff_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="d_ff_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lowpass_filter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="lowpass_filter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="lowpass_filter.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lowpass_processing.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="lowpass_processing.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="lowpass_processing.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_lena_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1479286289" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1479286289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479568656" xil_pn:in_ck="8914297068202409573" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1479568655">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1479568656" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8783325825233044070" xil_pn:start_ts="1479568656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479568656" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="871289259521972548" xil_pn:start_ts="1479568656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479568656" xil_pn:in_ck="-3088177342086350053" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2038001403238655729" xil_pn:start_ts="1479568656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1479283490" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1479283490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479569033" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4383073559465658567" xil_pn:start_ts="1479569033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479569033" xil_pn:in_ck="-3088177342086350053" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2038001403238655729" xil_pn:start_ts="1479569033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo.vhd"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479569033" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8139105873584520791" xil_pn:start_ts="1479569033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479569033" xil_pn:in_ck="-5111980336448140134" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1479569033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479569033" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2245595959824094553" xil_pn:start_ts="1479569033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1479569804" xil_pn:in_ck="-5035260233029188065" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-8979033896234865642" xil_pn:start_ts="1479569756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Imag_Proc_top.lso"/>
      <outfile xil_pn:name="Imag_Proc_top.ngc"/>
      <outfile xil_pn:name="Imag_Proc_top.ngr"/>
      <outfile xil_pn:name="Imag_Proc_top.prj"/>
      <outfile xil_pn:name="Imag_Proc_top.stx"/>
      <outfile xil_pn:name="Imag_Proc_top.syr"/>
      <outfile xil_pn:name="Imag_Proc_top.xst"/>
      <outfile xil_pn:name="Imag_Proc_top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="d_ff.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
