$date
	Tue Sep  7 12:13:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb $end
$var wire 1 ! Bout $end
$var wire 12 " DIFF [11:0] $end
$var wire 12 # DIFF_OUT [11:0] $end
$var wire 1 $ OE $end
$var wire 6 % addr_out [5:0] $end
$var wire 6 & out_count [5:0] $end
$var reg 1 ' BUFFER_DE $end
$var reg 12 ( BUFFER_DIFF [11:0] $end
$var reg 1 ) Bin $end
$var reg 1 * CLK $end
$var reg 1 + CS $end
$var reg 1 , DE $end
$var reg 1 - RST $end
$var reg 1 . RW_ $end
$var reg 12 / X [11:0] $end
$var reg 12 0 Y [11:0] $end
$var reg 6 1 buffer_outcount_0 [5:0] $end
$var reg 6 2 buffer_outcount_1 [5:0] $end
$var integer 32 3 counter [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 3
bx 2
bx 1
b0 0
b0 /
x.
1-
1,
0+
1*
0)
bx (
x'
bx &
bx %
x$
bx #
bx "
0!
$end
#2000
0*
#4000
1!
b110100 0
b100101 /
0,
b1 3
0-
1'
bz #
1$
bz "
b0 &
1*
#6000
0*
#8000
b1 &
0$
b1111 "
b110000 0
b10100 /
b10 3
1.
bz (
0'
b0 1
1*
#10000
0*
#12000
1+
b101110 0
b1000 /
b11 3
0.
b1111 (
b0 2
b1 1
b11100 "
b10 &
1*
#14000
0*
#16000
b11 &
b100110 "
b100110 0
b11 /
b100 3
b11100 (
b1 2
b10 1
1*
#18000
0*
#20000
0!
b1 0
b10 /
b101 3
b100110 (
b10 2
b11 1
b100011 "
b100 &
1*
#22000
0*
#24000
b101 &
b1 "
1,
1-
b110 3
b100011 (
b11 2
b100 1
1*
#26000
0*
#28000
b111 3
0-
b1 (
1'
b100 2
b101 1
1$
bz "
b0 &
1*
#30000
0*
#32000
b1 &
b1000 3
1.
bz (
b101 2
b0 1
1*
#34000
0*
#36000
b1001 3
b0 2
b1 1
b10 &
1*
#38000
0*
#40000
b11 &
b1111 #
b100 %
b1010 3
b1 2
b10 1
1*
#42000
0*
#44000
b1011 3
b10 2
b11 1
b11100 #
b100 &
1*
#46000
0*
#48000
b101 &
b100110 #
b1100 3
b11 2
b100 1
1*
#50000
0*
#52000
b1101 3
b100 2
b101 1
b100011 #
b110 &
1*
#54000
0*
#56000
b111 &
b1 #
b1110 3
b101 2
b110 1
1*
#58000
0*
#60000
b1111 3
b110 2
b111 1
bz #
b1000 &
1*
#62000
0*
#64000
b1001 &
b10000 3
b111 2
b1000 1
1*
#66000
0*
#68000
b10001 3
b1000 2
b1001 1
b1010 &
1*
#70000
0*
#72000
b1011 &
b10010 3
b1001 2
b1010 1
1*
#74000
0*
#76000
b10011 3
b1010 2
b1011 1
b1100 &
1*
#78000
0*
#80000
b1101 &
b10100 3
b1011 2
b1100 1
1*
#82000
0*
#84000
b10101 3
b1100 2
b1101 1
b1110 &
1*
