Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 11 21:07:27 2022
| Host         : Mr-YEET running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |            1 |
|      4 |            4 |
|      6 |            1 |
|     11 |            1 |
|     15 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            4 |
| Yes          | No                    | No                     |             392 |          154 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+------------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | button_press_i_2_n_0               | eqOp                            |                1 |              1 |
| ~clk_IBUF_BUFG | encoding/input_key                 | encoding/input_key[125]_i_1_n_0 |                1 |              1 |
| ~clk_IBUF_BUFG | encoding/input_key                 | encoding/input_key[111]_i_1_n_0 |                1 |              2 |
| ~clk_IBUF_BUFG | encoding/input_key                 | encoding/input_key[88]_i_1_n_0  |                1 |              3 |
|  clk_IBUF_BUFG | an[3]_i_2_n_0                      | an[3]_i_1_n_0                   |                1 |              4 |
|  clk_IBUF_BUFG | button_counter[3]_i_1_n_0          |                                 |                2 |              4 |
| ~clk_IBUF_BUFG |                                    |                                 |                2 |              4 |
| ~clk_IBUF_BUFG | encoding/loop_counter              |                                 |                2 |              4 |
|  clk_IBUF_BUFG | FSM_sequential_switch[1]_i_1_n_0   |                                 |                4 |              6 |
|  clk_IBUF_BUFG |                                    | an[3]_i_2_n_0                   |                4 |             11 |
|  clk_IBUF_BUFG |                                    |                                 |                5 |             15 |
|  clk_IBUF_BUFG | an[3]_i_2_n_0                      | output_counter[0]_i_1_n_0       |                5 |             17 |
| ~clk_IBUF_BUFG | encoding/input_key                 |                                 |               30 |            122 |
| ~clk_IBUF_BUFG | encoding/input_all                 |                                 |               87 |            128 |
| ~clk_IBUF_BUFG | encoding/output_array[127]_i_1_n_0 |                                 |               29 |            128 |
+----------------+------------------------------------+---------------------------------+------------------+----------------+


