;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 100, 1
	SUB -207, <-120
	SUB #72, @207
	ADD 210, 60
	CMP -207, <-120
	SUB -207, <-120
	DAT #12, <-10
	SLT 0, -1
	SUB @0, @2
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SLT 100, 1
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SUB -657, <-22
	ADD 210, 60
	SLT 100, 1
	DAT #12, <-10
	SUB 72, 710
	SLT 100, 1
	CMP 12, @-10
	DAT #12, <10
	CMP 12, @-10
	SLT 0, -1
	SUB @0, @2
	SUB @121, 106
	ADD 210, 60
	SLT 100, 1
	SUB -100, -600
	SLT 0, -1
	MOV -1, <-20
	DJN -1, @-20
	SUB @121, 106
	MOV -1, <-820
	SUB #172, @207
	SPL 0, <792
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 60
	SLT 100, 1
	MOV -1, <-20
	SUB 700, 600
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	ADD 3, 920
