Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -max_paths 1
        -transition_time
        -capacitance
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Tue Mar 15 21:40:26 2022
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: winc (input port clocked by wclk)
  Endpoint: wptr_full/wfull_reg
            (rising edge-triggered flip-flop clocked by wclk)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fifo1_sram         540000                saed32rvt_ss0p95v125c
  wptr_full_ADDRSIZE10
                     8000                  saed32rvt_ss0p95v125c

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock wclk (rise edge)                                            0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.00       0.10 r
  winc (in)                                  2505.92      0.03      0.03       0.13 r
  io_b_winc/PADIO (I1025_NS)                              0.03      0.00       0.13 r
  io_b_winc/DOUT (I1025_NS) <-                  3.78      0.18      0.40       0.53 r
  wptr_full/winc (wptr_full_ADDRSIZE10)                             0.00       0.53 r
  wptr_full/U57/A2 (AND2X1_RVT)                           0.18      0.00       0.53 r
  wptr_full/U57/Y (AND2X1_RVT)                  0.55      0.03      0.07       0.60 r
  wptr_full/U58/A2 (AND2X1_RVT)                           0.03      0.00       0.60 r
  wptr_full/U58/Y (AND2X1_RVT)                  2.17      0.03      0.06       0.66 r
  wptr_full/U41/A (INVX0_RVT)                             0.03      0.00       0.66 r
  wptr_full/U41/Y (INVX0_RVT)                   1.09      0.03      0.03       0.69 f
  wptr_full/U63/A1 (NAND2X0_RVT)                          0.03      0.00       0.69 f
  wptr_full/U63/Y (NAND2X0_RVT)                 1.14      0.05      0.05       0.73 r
  wptr_full/U64/A2 (AND2X1_RVT)                           0.05      0.00       0.73 r
  wptr_full/U64/Y (AND2X1_RVT)                  2.14      0.04      0.07       0.80 r
  wptr_full/U75/A1 (NAND2X0_RVT)                          0.04      0.00       0.80 r
  wptr_full/U75/Y (NAND2X0_RVT)                 0.47      0.03      0.03       0.83 f
  wptr_full/U76/A2 (NAND2X0_RVT)                          0.03      0.00       0.83 f
  wptr_full/U76/Y (NAND2X0_RVT)                 2.21      0.07      0.07       0.90 r
  wptr_full/U31/A1 (XNOR2X2_RVT)                          0.07      0.00       0.90 r
  wptr_full/U31/Y (XNOR2X2_RVT)                 0.58      0.03      0.10       1.00 r
  wptr_full/U30/A4 (NAND4X0_RVT)                          0.03      0.00       1.00 r
  wptr_full/U30/Y (NAND4X0_RVT)                 0.56      0.06      0.06       1.06 f
  wptr_full/U23/A1 (OR3X1_RVT)                            0.06      0.00       1.06 f
  wptr_full/U23/Y (OR3X1_RVT)                   0.51      0.03      0.09       1.15 f
  wptr_full/wfull_reg/D (SDFFASX1_RVT)                    0.03      0.00       1.15 f
  data arrival time                                                            1.15

  clock wclk (rise edge)                                            1.18       1.18
  clock network delay (ideal)                                       0.10       1.28
  clock uncertainty                                                -0.07       1.21
  wptr_full/wfull_reg/CLK (SDFFASX1_RVT)                            0.00       1.21 r
  library setup time                                               -0.10       1.11
  data required time                                                           1.11
  ------------------------------------------------------------------------------------
  data required time                                                           1.11
  data arrival time                                                           -1.15
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.04


1
